Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 13:21:47 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/square10/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  100         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

src0_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  114          inf        0.000                      0                  114           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.745ns  (logic 4.723ns (54.000%)  route 4.023ns (46.000%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src2_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[2]/Q
                         net (fo=3, routed)           0.614     0.927    compressor/comp/gpc1/src2[0]
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/lut4_prop1/I3
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.211     1.138 r  compressor/comp/gpc1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.138    compressor/comp/gpc1/lut4_prop1_n_0
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.570 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=6, routed)           1.077     2.647    compressor/comp/gpc18/lut6_2_inst1/I1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/lut6_2_inst1/LUT6/I1
    SLICE_X3Y60          LUT6 (Prop_lut6_I1_O)        0.230     2.877 r  compressor/comp/gpc18/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.877    compressor/comp/gpc18/lut6_2_inst1_n_1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/carry4_inst0/S[1]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.289 r  compressor/comp/gpc18/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     4.121    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[4]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/I1
    SLICE_X3Y62          LUT2 (Prop_lut2_I1_O)        0.097     4.218 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.218    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[7]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[3]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.517 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.517    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[7]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.606 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.606    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[11]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst3/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     4.793 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst3/CO[0]
                         net (fo=1, routed)           1.500     6.293    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.453     8.745 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.745    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.676ns  (logic 4.642ns (53.508%)  route 4.034ns (46.492%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src2_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[2]/Q
                         net (fo=3, routed)           0.614     0.927    compressor/comp/gpc1/src2[0]
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/lut4_prop1/I3
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.211     1.138 r  compressor/comp/gpc1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.138    compressor/comp/gpc1/lut4_prop1_n_0
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.570 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=6, routed)           1.077     2.647    compressor/comp/gpc18/lut6_2_inst1/I1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/lut6_2_inst1/LUT6/I1
    SLICE_X3Y60          LUT6 (Prop_lut6_I1_O)        0.230     2.877 r  compressor/comp/gpc18/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.877    compressor/comp/gpc18/lut6_2_inst1_n_1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/carry4_inst0/S[1]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.289 r  compressor/comp/gpc18/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     4.121    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[4]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/I1
    SLICE_X3Y62          LUT2 (Prop_lut2_I1_O)        0.097     4.218 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.218    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[7]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[3]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.517 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.517    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[7]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.606 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.606    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[11]
    SLICE_X3Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst3/CI
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.765 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst3/O[0]
                         net (fo=1, routed)           1.510     6.276    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     8.676 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.676    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 4.599ns (53.416%)  route 4.011ns (46.584%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src2_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[2]/Q
                         net (fo=3, routed)           0.614     0.927    compressor/comp/gpc1/src2[0]
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/lut4_prop1/I3
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.211     1.138 r  compressor/comp/gpc1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.138    compressor/comp/gpc1/lut4_prop1_n_0
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.570 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=6, routed)           1.077     2.647    compressor/comp/gpc18/lut6_2_inst1/I1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/lut6_2_inst1/LUT6/I1
    SLICE_X3Y60          LUT6 (Prop_lut6_I1_O)        0.230     2.877 r  compressor/comp/gpc18/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.877    compressor/comp/gpc18/lut6_2_inst1_n_1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/carry4_inst0/S[1]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.289 r  compressor/comp/gpc18/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     4.121    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[4]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/I1
    SLICE_X3Y62          LUT2 (Prop_lut2_I1_O)        0.097     4.218 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.218    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[7]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[3]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.517 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.517    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[7]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.698 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/O[2]
                         net (fo=1, routed)           1.487     6.186    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     8.609 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.609    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.568ns  (logic 4.635ns (54.092%)  route 3.934ns (45.908%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src2_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[2]/Q
                         net (fo=3, routed)           0.614     0.927    compressor/comp/gpc1/src2[0]
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/lut4_prop1/I3
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.211     1.138 r  compressor/comp/gpc1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.138    compressor/comp/gpc1/lut4_prop1_n_0
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.570 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=6, routed)           1.077     2.647    compressor/comp/gpc18/lut6_2_inst1/I1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/lut6_2_inst1/LUT6/I1
    SLICE_X3Y60          LUT6 (Prop_lut6_I1_O)        0.230     2.877 r  compressor/comp/gpc18/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.877    compressor/comp/gpc18/lut6_2_inst1_n_1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/carry4_inst0/S[1]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.289 r  compressor/comp/gpc18/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     4.121    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[4]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/I1
    SLICE_X3Y62          LUT2 (Prop_lut2_I1_O)        0.097     4.218 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.218    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[7]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[3]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.517 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.517    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[7]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.751 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/O[3]
                         net (fo=1, routed)           1.410     6.162    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     8.568 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.568    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.430ns  (logic 4.620ns (54.804%)  route 3.810ns (45.196%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src2_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[2]/Q
                         net (fo=3, routed)           0.614     0.927    compressor/comp/gpc1/src2[0]
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/lut4_prop1/I3
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.211     1.138 r  compressor/comp/gpc1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.138    compressor/comp/gpc1/lut4_prop1_n_0
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.570 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=6, routed)           1.077     2.647    compressor/comp/gpc18/lut6_2_inst1/I1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/lut6_2_inst1/LUT6/I1
    SLICE_X3Y60          LUT6 (Prop_lut6_I1_O)        0.230     2.877 r  compressor/comp/gpc18/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.877    compressor/comp/gpc18/lut6_2_inst1_n_1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/carry4_inst0/S[1]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.289 r  compressor/comp/gpc18/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     4.121    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[4]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/I1
    SLICE_X3Y62          LUT2 (Prop_lut2_I1_O)        0.097     4.218 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.218    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[7]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[3]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.517 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.517    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[7]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.747 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/O[1]
                         net (fo=1, routed)           1.287     6.034    dst9_OBUF[0]
    V17                                                               r  dst9_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396     8.430 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.430    dst9[0]
    V17                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.377ns  (logic 4.557ns (54.403%)  route 3.820ns (45.597%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src2_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[2]/Q
                         net (fo=3, routed)           0.614     0.927    compressor/comp/gpc1/src2[0]
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/lut4_prop1/I3
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.211     1.138 r  compressor/comp/gpc1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.138    compressor/comp/gpc1/lut4_prop1_n_0
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.570 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=6, routed)           1.077     2.647    compressor/comp/gpc18/lut6_2_inst1/I1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/lut6_2_inst1/LUT6/I1
    SLICE_X3Y60          LUT6 (Prop_lut6_I1_O)        0.230     2.877 r  compressor/comp/gpc18/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.877    compressor/comp/gpc18/lut6_2_inst1_n_1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/carry4_inst0/S[1]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.289 r  compressor/comp/gpc18/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     4.121    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[4]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/I1
    SLICE_X3Y62          LUT2 (Prop_lut2_I1_O)        0.097     4.218 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.218    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[7]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[3]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.517 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.517    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[7]
    SLICE_X3Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/CI
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.676 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst2/O[0]
                         net (fo=1, routed)           1.296     5.973    dst8_OBUF[0]
    T11                                                               r  dst8_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.404     8.377 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.377    dst8[0]
    T11                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.154ns  (logic 4.708ns (57.732%)  route 3.447ns (42.268%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src2_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[2]/Q
                         net (fo=3, routed)           0.614     0.927    compressor/comp/gpc1/src2[0]
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/lut4_prop1/I3
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.211     1.138 r  compressor/comp/gpc1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.138    compressor/comp/gpc1/lut4_prop1_n_0
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.570 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=6, routed)           1.077     2.647    compressor/comp/gpc18/lut6_2_inst1/I1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/lut6_2_inst1/LUT6/I1
    SLICE_X3Y60          LUT6 (Prop_lut6_I1_O)        0.230     2.877 r  compressor/comp/gpc18/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.877    compressor/comp/gpc18/lut6_2_inst1_n_1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/carry4_inst0/S[1]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.309 r  compressor/comp/gpc18/carry4_inst0/O[2]
                         net (fo=2, routed)           0.460     3.769    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[2]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop5/I1
    SLICE_X3Y62          LUT2 (Prop_lut2_I1_O)        0.230     3.999 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop5/O
                         net (fo=1, routed)           0.000     3.999    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[5]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[1]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.431 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/O[2]
                         net (fo=1, routed)           1.296     5.727    dst6_OBUF[0]
    U12                                                               r  dst6_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428     8.154 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.154    dst6[0]
    U12                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.149ns  (logic 4.747ns (58.247%)  route 3.403ns (41.753%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.700     1.093    compressor/comp/gpc0/lut6_2_inst1/I1
    SLICE_X1Y62                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I1
    SLICE_X1Y62          LUT6 (Prop_lut6_I1_O)        0.097     1.190 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.190    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X1Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.622 r  compressor/comp/gpc0/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     2.213    compressor/comp/gpc17/src1[1]
    SLICE_X2Y61                                                       r  compressor/comp/gpc17/lut2_prop1/I1
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.230     2.443 r  compressor/comp/gpc17/lut2_prop1/O
                         net (fo=1, routed)           0.000     2.443    compressor/comp/gpc17/lut2_prop1_n_0
    SLICE_X2Y61                                                       r  compressor/comp/gpc17/carry4_inst0/S[1]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.875 r  compressor/comp/gpc17/carry4_inst0/O[2]
                         net (fo=2, routed)           0.774     3.649    compressor/ra/ra/rowadder_0/cascade_fa_13/src2[1]
    SLICE_X3Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop2/I1
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.217     3.866 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop2/O
                         net (fo=1, routed)           0.000     3.866    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[2]
    SLICE_X3Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/S[2]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.167 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.167    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[3]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CI
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.397 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/O[1]
                         net (fo=1, routed)           1.338     5.735    dst5_OBUF[0]
    V12                                                               r  dst5_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415     8.149 r  dst5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.149    dst5[0]
    V12                                                               r  dst5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.090ns  (logic 4.743ns (58.632%)  route 3.346ns (41.368%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src2_reg[2]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[2]/Q
                         net (fo=3, routed)           0.614     0.927    compressor/comp/gpc1/src2[0]
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/lut4_prop1/I3
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.211     1.138 r  compressor/comp/gpc1/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.138    compressor/comp/gpc1/lut4_prop1_n_0
    SLICE_X1Y64                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.570 r  compressor/comp/gpc1/carry4_inst0/O[2]
                         net (fo=6, routed)           1.077     2.647    compressor/comp/gpc18/lut6_2_inst1/I1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/lut6_2_inst1/LUT6/I1
    SLICE_X3Y60          LUT6 (Prop_lut6_I1_O)        0.230     2.877 r  compressor/comp/gpc18/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.877    compressor/comp/gpc18/lut6_2_inst1_n_1
    SLICE_X3Y60                                                       r  compressor/comp/gpc18/carry4_inst0/S[1]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.309 r  compressor/comp/gpc18/carry4_inst0/O[2]
                         net (fo=2, routed)           0.460     3.769    compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_gene7_0[2]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop5/I1
    SLICE_X3Y62          LUT2 (Prop_lut2_I1_O)        0.230     3.999 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop5/O
                         net (fo=1, routed)           0.000     3.999    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[5]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/S[1]
    SLICE_X3Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.476 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/O[3]
                         net (fo=1, routed)           1.196     5.671    dst7_OBUF[0]
    U11                                                               r  dst7_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418     8.090 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.090    dst7[0]
    U11                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.977ns  (logic 4.683ns (58.708%)  route 3.294ns (41.292%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDRE                         0.000     0.000 r  src0_reg[3]/C
    SLICE_X2Y62          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[3]/Q
                         net (fo=5, routed)           0.700     1.093    compressor/comp/gpc0/lut6_2_inst1/I1
    SLICE_X1Y62                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I1
    SLICE_X1Y62          LUT6 (Prop_lut6_I1_O)        0.097     1.190 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.190    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X1Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.622 r  compressor/comp/gpc0/carry4_inst0/O[2]
                         net (fo=2, routed)           0.590     2.213    compressor/comp/gpc17/src1[1]
    SLICE_X2Y61                                                       r  compressor/comp/gpc17/lut2_prop1/I1
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.230     2.443 r  compressor/comp/gpc17/lut2_prop1/O
                         net (fo=1, routed)           0.000     2.443    compressor/comp/gpc17/lut2_prop1_n_0
    SLICE_X2Y61                                                       r  compressor/comp/gpc17/carry4_inst0/S[1]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.875 r  compressor/comp/gpc17/carry4_inst0/O[2]
                         net (fo=2, routed)           0.774     3.649    compressor/ra/ra/rowadder_0/cascade_fa_13/src2[1]
    SLICE_X3Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop2/I1
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.217     3.866 r  compressor/ra/ra/rowadder_0/cascade_fa_13/lut2_prop2/O
                         net (fo=1, routed)           0.000     3.866    compressor/ra/ra/rowadder_0/cascade_fa_13/prop[2]
    SLICE_X3Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/S[2]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.167 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.167    compressor/ra/ra/rowadder_0/cascade_fa_13/carryout[3]
    SLICE_X3Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/CI
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.326 r  compressor/ra/ra/rowadder_0/cascade_fa_13/carry4_inst1/O[0]
                         net (fo=1, routed)           1.229     5.555    dst4_OBUF[0]
    V10                                                               r  dst4_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422     7.977 r  dst4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.977    dst4[0]
    V10                                                               r  dst4[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src8_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.084%)  route 0.109ns (45.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE                         0.000     0.000 r  src8_reg[6]/C
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[6]/Q
                         net (fo=2, routed)           0.109     0.237    src8[6]
    SLICE_X5Y64          FDRE                                         r  src8_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.713%)  route 0.103ns (42.287%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[4]/Q
                         net (fo=2, routed)           0.103     0.244    src7[4]
    SLICE_X5Y64          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.336%)  route 0.117ns (47.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src5_reg[6]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[6]/Q
                         net (fo=3, routed)           0.117     0.245    src5[6]
    SLICE_X4Y61          FDRE                                         r  src5_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.239%)  route 0.122ns (48.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE                         0.000     0.000 r  src5_reg[5]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[5]/Q
                         net (fo=2, routed)           0.122     0.250    src5[5]
    SLICE_X5Y60          FDRE                                         r  src5_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.255%)  route 0.110ns (43.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE                         0.000     0.000 r  src5_reg[8]/C
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[8]/Q
                         net (fo=4, routed)           0.110     0.251    src5[8]
    SLICE_X5Y61          FDRE                                         r  src5_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.730%)  route 0.124ns (49.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src2_reg[1]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[1]/Q
                         net (fo=3, routed)           0.124     0.252    src2[1]
    SLICE_X0Y62          FDRE                                         r  src2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.850%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[5]/Q
                         net (fo=3, routed)           0.111     0.252    src7[5]
    SLICE_X5Y64          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE                         0.000     0.000 r  src6_reg[8]/C
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[8]/Q
                         net (fo=7, routed)           0.126     0.254    src6[8]
    SLICE_X5Y61          FDRE                                         r  src6_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.434%)  route 0.126ns (49.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src6_reg[3]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[3]/Q
                         net (fo=5, routed)           0.126     0.254    src6[3]
    SLICE_X5Y60          FDRE                                         r  src6_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.109%)  route 0.120ns (45.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src4_reg[6]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[6]/Q
                         net (fo=5, routed)           0.120     0.261    src4[6]
    SLICE_X5Y60          FDRE                                         r  src4_reg[7]/D
  -------------------------------------------------------------------    -------------------





