Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb 11 09:31:57 2025
| Host         : DESKTOP-T3E75FC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tangerineA7_100_wrapper_timing_summary_routed.rpt -pb tangerineA7_100_wrapper_timing_summary_routed.pb -rpx tangerineA7_100_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : tangerineA7_100_wrapper
| Device       : 7a100t-fgg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
PDRC-190   Warning           Suboptimally placed synchronized register chain            1           
TIMING-16  Warning           Large setup violation                                      79          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.028     -538.191                    294                 7060        0.053        0.000                      0                 7060        0.000        0.000                       0                  2763  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
sysClk50                                {0.000 10.000}       20.000          50.000          
  clk100_tangerineA7_100_clk_wiz_1_0    {0.000 5.000}        10.000          100.000         
  clk320_tangerineA7_100_clk_wiz_0_0    {0.000 1.563}        3.125           320.000         
  clk64_tangerineA7_100_clk_wiz_0_0     {0.000 7.812}        15.625          64.000          
  clkfbout_tangerineA7_100_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_tangerineA7_100_clk_wiz_1_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk50                                                                                                                                                                                  7.000        0.000                       0                     4  
  clk100_tangerineA7_100_clk_wiz_1_0         -0.500      -31.133                    205                 5920        0.053        0.000                      0                 5920        4.020        0.000                       0                  2429  
  clk320_tangerineA7_100_clk_wiz_0_0         -0.158       -0.158                      1                   48        0.073        0.000                      0                   48        0.970        0.000                       0                    46  
  clk64_tangerineA7_100_clk_wiz_0_0           5.850        0.000                      0                  580        0.128        0.000                      0                  580        7.312        0.000                       0                   278  
  clkfbout_tangerineA7_100_clk_wiz_0_0                                                                                                                                                    0.000        0.000                       0                     3  
  clkfbout_tangerineA7_100_clk_wiz_1_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk64_tangerineA7_100_clk_wiz_0_0   clk100_tangerineA7_100_clk_wiz_1_0       -5.777      -11.317                      2                    2        0.176        0.000                      0                    2  
clk64_tangerineA7_100_clk_wiz_0_0   clk320_tangerineA7_100_clk_wiz_0_0        0.010        0.000                      0                   30        0.057        0.000                      0                   30  
clk100_tangerineA7_100_clk_wiz_1_0  clk64_tangerineA7_100_clk_wiz_0_0        -9.028     -491.700                     77                   77        0.166        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk100_tangerineA7_100_clk_wiz_1_0  clk100_tangerineA7_100_clk_wiz_1_0       -0.941       -3.884                      9                  504        0.402        0.000                      0                  504  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk100_tangerineA7_100_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                clk100_tangerineA7_100_clk_wiz_1_0                                          
(none)                                clk320_tangerineA7_100_clk_wiz_0_0                                          
(none)                                clkfbout_tangerineA7_100_clk_wiz_0_0                                        
(none)                                clkfbout_tangerineA7_100_clk_wiz_1_0                                        
(none)                                                                      clk100_tangerineA7_100_clk_wiz_1_0    
(none)                                                                      clk64_tangerineA7_100_clk_wiz_0_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk50
  To Clock:  sysClk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6    tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_tangerineA7_100_clk_wiz_1_0
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Setup :          205  Failing Endpoints,  Worst Slack       -0.500ns,  Total Violation      -31.133ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.500ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 3.493ns (36.013%)  route 6.206ns (63.987%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.861     5.470    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.924 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.759     9.683    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_0[5]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     9.807 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.674    10.481    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[21]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.605 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2/O
                         net (fo=2, routed)           0.290    10.896    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.020 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_1/O
                         net (fo=157, routed)         1.335    12.355    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_1_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.479 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[28]_i_13/O
                         net (fo=1, routed)           0.000    12.479    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[28]_i_13_n_0
    SLICE_X52Y67         MUXF7 (Prop_muxf7_I1_O)      0.245    12.724 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[28]_i_5/O
                         net (fo=1, routed)           0.856    13.580    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[28]_i_5_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.298    13.878 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[28]_i_1/O
                         net (fo=7, routed)           1.292    15.170    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[28]
    DSP48_X1Y21          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.592    15.021    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y21          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/CLK
                         clock pessimism              0.188    15.209    
                         clock uncertainty           -0.090    15.120    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    14.670    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.478ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.677ns  (logic 3.466ns (35.817%)  route 6.211ns (64.183%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.861     5.470    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.924 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.759     9.683    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_0[5]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     9.807 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.674    10.481    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[21]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.605 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2/O
                         net (fo=2, routed)           0.290    10.896    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.020 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_1/O
                         net (fo=157, routed)         1.424    12.443    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_1_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I2_O)        0.124    12.567 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[21]_i_7/O
                         net (fo=1, routed)           0.000    12.567    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[21]_i_7_n_0
    SLICE_X57Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    12.784 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[21]_i_2/O
                         net (fo=1, routed)           0.843    13.627    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[21]_i_2_n_0
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.299    13.926 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[21]_i_1/O
                         net (fo=7, routed)           1.221    15.147    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[21]
    DSP48_X1Y21          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.592    15.021    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y21          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/CLK
                         clock pessimism              0.188    15.209    
                         clock uncertainty           -0.090    15.120    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    14.670    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.433ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 3.495ns (36.011%)  route 6.210ns (63.989%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.861     5.470    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.924 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.759     9.683    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_0[5]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     9.807 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.674    10.481    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[21]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.605 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2/O
                         net (fo=2, routed)           0.498    11.104    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.228 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_14/O
                         net (fo=136, routed)         1.387    12.615    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_14_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.739 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[1]_i_11/O
                         net (fo=1, routed)           0.000    12.739    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[1]_i_11_n_0
    SLICE_X56Y59         MUXF7 (Prop_muxf7_I1_O)      0.247    12.986 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[1]_i_4/O
                         net (fo=1, routed)           0.807    13.793    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[1]_i_4_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I3_O)        0.298    14.091 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[1]_i_1/O
                         net (fo=7, routed)           1.085    15.176    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[1]
    DSP48_X1Y30          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.577    15.006    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y30          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0/CLK
                         clock pessimism              0.188    15.194    
                         clock uncertainty           -0.090    15.105    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    14.743    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -15.176    
  -------------------------------------------------------------------
                         slack                                 -0.433    

Slack (VIOLATED) :        -0.424ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 3.493ns (36.297%)  route 6.130ns (63.703%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.861     5.470    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.924 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.759     9.683    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_0[5]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     9.807 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.674    10.481    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[21]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.605 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2/O
                         net (fo=2, routed)           0.290    10.896    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.020 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_1/O
                         net (fo=157, routed)         1.454    12.474    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_1_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.598 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[24]_i_9/O
                         net (fo=1, routed)           0.000    12.598    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[24]_i_9_n_0
    SLICE_X59Y70         MUXF7 (Prop_muxf7_I1_O)      0.245    12.843 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[24]_i_3/O
                         net (fo=1, routed)           0.729    13.572    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[24]_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I1_O)        0.298    13.870 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[24]_i_1/O
                         net (fo=7, routed)           1.224    15.094    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[24]
    DSP48_X1Y21          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.592    15.021    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y21          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/CLK
                         clock pessimism              0.188    15.209    
                         clock uncertainty           -0.090    15.120    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    14.670    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -15.094    
  -------------------------------------------------------------------
                         slack                                 -0.424    

Slack (VIOLATED) :        -0.407ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 3.461ns (35.962%)  route 6.163ns (64.038%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.828     5.437    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.891 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.171     9.062    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.124     9.186 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.491     9.677    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[15]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.801 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[0]_i_2/O
                         net (fo=3, routed)           1.229    11.031    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[0]_i_2_n_0
    SLICE_X57Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.155 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_196/O
                         net (fo=120, routed)         1.279    12.433    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_196_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.557 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_143/O
                         net (fo=1, routed)           0.000    12.557    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_143_n_0
    SLICE_X42Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    12.771 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_49/O
                         net (fo=1, routed)           0.711    13.483    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_49_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.297    13.780 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_9/O
                         net (fo=7, routed)           1.282    15.061    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_9_n_0
    DSP48_X1Y30          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.577    15.006    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y30          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0/CLK
                         clock pessimism              0.188    15.194    
                         clock uncertainty           -0.090    15.105    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    14.655    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -15.061    
  -------------------------------------------------------------------
                         slack                                 -0.407    

Slack (VIOLATED) :        -0.404ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 3.461ns (35.962%)  route 6.163ns (64.038%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.828     5.437    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.891 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.171     9.062    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.124     9.186 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.491     9.677    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[15]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.124     9.801 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[0]_i_2/O
                         net (fo=3, routed)           1.229    11.031    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs1[0]_i_2_n_0
    SLICE_X57Y47         LUT5 (Prop_lut5_I4_O)        0.124    11.155 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_196/O
                         net (fo=120, routed)         1.279    12.433    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_196_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.557 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_143/O
                         net (fo=1, routed)           0.000    12.557    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_143_n_0
    SLICE_X42Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    12.771 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_49/O
                         net (fo=1, routed)           0.711    13.483    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_49_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.297    13.780 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_9/O
                         net (fo=7, routed)           1.282    15.061    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0_i_9_n_0
    DSP48_X1Y31          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.580    15.009    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y31          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__0/CLK
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.090    15.108    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    14.658    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__0
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -15.061    
  -------------------------------------------------------------------
                         slack                                 -0.404    

Slack (VIOLATED) :        -0.395ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 3.495ns (36.475%)  route 6.087ns (63.525%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.861     5.470    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.924 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.759     9.683    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_0[5]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     9.807 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.674    10.481    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[21]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.605 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2/O
                         net (fo=2, routed)           0.498    11.104    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.228 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_14/O
                         net (fo=136, routed)         1.387    12.615    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_14_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I2_O)        0.124    12.739 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[1]_i_11/O
                         net (fo=1, routed)           0.000    12.739    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[1]_i_11_n_0
    SLICE_X56Y59         MUXF7 (Prop_muxf7_I1_O)      0.247    12.986 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[1]_i_4/O
                         net (fo=1, routed)           0.807    13.793    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[1]_i_4_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I3_O)        0.298    14.091 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[1]_i_1/O
                         net (fo=7, routed)           0.962    15.052    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[1]
    DSP48_X1Y28          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.580    15.009    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y28          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/CLK
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.090    15.108    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    14.658    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -15.052    
  -------------------------------------------------------------------
                         slack                                 -0.395    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.574ns  (logic 3.493ns (36.486%)  route 6.081ns (63.514%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.861     5.470    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.924 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.759     9.683    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_0[5]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     9.807 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.674    10.481    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[21]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.605 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2/O
                         net (fo=2, routed)           0.498    11.104    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.228 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_14/O
                         net (fo=136, routed)         1.128    12.355    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_14_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.479 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[12]_i_9/O
                         net (fo=1, routed)           0.000    12.479    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[12]_i_9_n_0
    SLICE_X41Y62         MUXF7 (Prop_muxf7_I1_O)      0.245    12.724 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[12]_i_3/O
                         net (fo=1, routed)           0.730    13.454    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[12]_i_3_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I1_O)        0.298    13.752 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[12]_i_1/O
                         net (fo=7, routed)           1.292    15.044    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[12]
    DSP48_X1Y28          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.580    15.009    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y28          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1/CLK
                         clock pessimism              0.188    15.197    
                         clock uncertainty           -0.090    15.108    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    14.658    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__1
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -15.044    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.382ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 3.466ns (35.902%)  route 6.188ns (64.098%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.861     5.470    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.924 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.759     9.683    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_0[5]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     9.807 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.674    10.481    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[21]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.605 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2/O
                         net (fo=2, routed)           0.498    11.104    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.228 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_14/O
                         net (fo=136, routed)         1.132    12.359    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_14_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.483 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[15]_i_9/O
                         net (fo=1, routed)           0.000    12.483    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[15]_i_9_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    12.700 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[15]_i_3/O
                         net (fo=1, routed)           0.914    13.615    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[15]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I1_O)        0.299    13.914 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[15]_i_1/O
                         net (fo=7, routed)           1.211    15.124    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[15]
    DSP48_X1Y30          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.577    15.006    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y30          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0/CLK
                         clock pessimism              0.188    15.194    
                         clock uncertainty           -0.090    15.105    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.362    14.743    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -15.124    
  -------------------------------------------------------------------
                         slack                                 -0.382    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 3.466ns (36.182%)  route 6.113ns (63.818%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.470ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.861     5.470    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.924 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.759     9.683    tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_0[5]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     9.807 r  tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.674    10.481    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/douta[21]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.605 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2/O
                         net (fo=2, routed)           0.498    11.104    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/itImm[1]_i_2_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.228 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_14/O
                         net (fo=136, routed)         1.132    12.359    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[16]_i_14_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    12.483 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[15]_i_9/O
                         net (fo=1, routed)           0.000    12.483    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[15]_i_9_n_0
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I1_O)      0.217    12.700 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[15]_i_3/O
                         net (fo=1, routed)           0.914    13.615    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val_reg[15]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I1_O)        0.299    13.914 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rs2Val[15]_i_1/O
                         net (fo=7, routed)           1.136    15.050    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs[0]_32[15]
    DSP48_X1Y20          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.593    15.022    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    DSP48_X1Y20          DSP48E1                                      r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1/CLK
                         clock pessimism              0.188    15.210    
                         clock uncertainty           -0.090    15.121    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    14.671    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__1
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                 -0.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.691%)  route 0.265ns (65.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.653     1.585    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X72Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141     1.726 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[31]/Q
                         net (fo=10, routed)          0.265     1.991    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.970     2.148    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     1.643    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.939    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.196%)  route 0.265ns (61.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.652     1.584    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X74Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y42         FDRE (Prop_fdre_C_Q)         0.164     1.748 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[1]/Q
                         net (fo=2, routed)           0.265     2.013    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y14         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.968     2.146    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y14         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.483     1.663    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.959    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.657%)  route 0.272ns (62.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X62Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.164     1.729 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[17]/Q
                         net (fo=9, routed)           0.272     2.001    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.950     2.128    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.504     1.624    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.920    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.682%)  route 0.309ns (65.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.652     1.584    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X74Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y42         FDRE (Prop_fdre_C_Q)         0.164     1.748 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxBuffer_reg[0]/Q
                         net (fo=2, routed)           0.309     2.057    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X2Y14         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.968     2.146    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y14         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.483     1.663    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.959    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.031%)  route 0.272ns (67.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.633     1.565    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X63Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.128     1.693 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dout_reg[18]/Q
                         net (fo=9, routed)           0.272     1.965    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.950     2.128    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.504     1.624    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.242     1.866    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[22][13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.830%)  route 0.270ns (62.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.563     1.494    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X60Y58         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[13]/Q
                         net (fo=31, routed)          0.270     1.928    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg_n_0_[13]
    SLICE_X51Y58         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[22][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.832     2.009    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X51Y58         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[22][13]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.070     1.828    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[22][13]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataStoreAddr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.594     1.525    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X75Y58         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataStoreAddr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataStoreAddr_reg[22]/Q
                         net (fo=1, routed)           0.054     1.721    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/dataStoreAddr[22]
    SLICE_X74Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.766 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a[22]_i_1/O
                         net (fo=1, routed)           0.000     1.766    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a[22]_i_1_n_0
    SLICE_X74Y58         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.867     2.044    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X74Y58         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[22]/C
                         clock pessimism             -0.506     1.538    
    SLICE_X74Y58         FDRE (Hold_fdre_C_D)         0.121     1.659    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/a_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.198%)  route 0.284ns (66.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.563     1.494    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X61Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[17]/Q
                         net (fo=31, routed)          0.284     1.919    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg_n_0_[17]
    SLICE_X50Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.832     2.009    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X50Y59         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[5][17]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.052     1.810    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[5][17]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[18][13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.830%)  route 0.270ns (62.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.563     1.494    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X60Y58         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg[13]/Q
                         net (fo=31, routed)          0.270     1.928    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/rdVal_reg_n_0_[13]
    SLICE_X50Y58         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[18][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.832     2.009    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X50Y58         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[18][13]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.059     1.817    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[18][13]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.931%)  route 0.221ns (61.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.648     1.580    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X73Y35         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=4, routed)           0.221     1.942    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB18_X2Y14         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.965     2.143    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y14         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.505     1.638    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.821    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_tangerineA7_100_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y27      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y21      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMul0__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y31      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y29      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMulsu0__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y25      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y23      tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resultMuluu0__2/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      tangerineA7_100_i/tangerineSOC_0/U0/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y37     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y37     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y74     tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y74     tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y77     tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y77     tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[29]_i_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[29]_i_35/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X88Y70     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X88Y70     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y37     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y37     tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y74     tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X70Y74     tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y77     tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y77     tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[29]_i_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56     tangerineA7_100_i/tangerineSOC_0/rdVal_reg[29]_i_35/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X88Y70     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X88Y70     tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk320_tangerineA7_100_clk_wiz_0_0
  To Clock:  clk320_tangerineA7_100_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.158ns,  Total Violation       -0.158ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.704ns (27.370%)  route 1.868ns (72.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 8.154 - 3.125 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.719     5.329    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456     5.785 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.824     6.609    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.733 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.299     7.032    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.156 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.745     7.901    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X87Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.600     8.154    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.278     8.432    
                         clock uncertainty           -0.260     8.172    
    SLICE_X87Y101        FDRE (Setup_fdre_C_R)       -0.429     7.743    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.704ns (30.486%)  route 1.605ns (69.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.719     5.329    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456     5.785 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.824     6.609    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.733 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.299     7.032    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.156 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.482     7.638    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.259     8.411    
                         clock uncertainty           -0.260     8.151    
    SLICE_X85Y101        FDRE (Setup_fdre_C_R)       -0.429     7.722    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.704ns (30.486%)  route 1.605ns (69.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.719     5.329    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456     5.785 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.824     6.609    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.733 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.299     7.032    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.156 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.482     7.638    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.259     8.411    
                         clock uncertainty           -0.260     8.151    
    SLICE_X85Y101        FDRE (Setup_fdre_C_R)       -0.429     7.722    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.704ns (30.486%)  route 1.605ns (69.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.719     5.329    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456     5.785 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.824     6.609    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.733 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.299     7.032    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.156 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.482     7.638    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.259     8.411    
                         clock uncertainty           -0.260     8.151    
    SLICE_X85Y101        FDRE (Setup_fdre_C_R)       -0.429     7.722    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.704ns (30.486%)  route 1.605ns (69.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.719     5.329    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456     5.785 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.824     6.609    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.733 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.299     7.032    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.156 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.482     7.638    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.259     8.411    
                         clock uncertainty           -0.260     8.151    
    SLICE_X85Y101        FDRE (Setup_fdre_C_R)       -0.429     7.722    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.704ns (30.486%)  route 1.605ns (69.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.719     5.329    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456     5.785 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.824     6.609    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.733 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.299     7.032    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.156 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.482     7.638    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.259     8.411    
                         clock uncertainty           -0.260     8.151    
    SLICE_X85Y101        FDRE (Setup_fdre_C_R)       -0.429     7.722    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.828ns (29.541%)  route 1.975ns (70.459%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.719     5.329    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456     5.785 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.824     6.609    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.733 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.299     7.032    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.156 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.852     8.007    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X84Y100        LUT3 (Prop_lut3_I1_O)        0.124     8.131 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     8.131    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[5]
    SLICE_X84Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/C
                         clock pessimism              0.259     8.411    
                         clock uncertainty           -0.260     8.151    
    SLICE_X84Y100        FDRE (Setup_fdre_C_D)        0.079     8.230    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.828ns (31.144%)  route 1.831ns (68.856%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 8.165 - 3.125 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.719     5.329    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456     5.785 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.824     6.609    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.733 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.299     7.032    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.156 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.708     7.863    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X87Y99         LUT3 (Prop_lut3_I1_O)        0.124     7.987 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     7.987    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[3]
    SLICE_X87Y99         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.610     8.165    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y99         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/C
                         clock pessimism              0.180     8.345    
                         clock uncertainty           -0.260     8.085    
    SLICE_X87Y99         FDRE (Setup_fdre_C_D)        0.032     8.117    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/D2
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.518ns (29.005%)  route 1.268ns (70.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 8.119 - 3.125 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.719     5.329    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.518     5.847 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           1.268     7.114    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock[1]
    OLOGIC_X1Y122        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.565     8.119    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                         clock pessimism              0.259     8.378    
                         clock uncertainty           -0.260     8.118    
    OLOGIC_X1Y122        ODDR (Setup_oddr_C_D2)      -0.834     7.284    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock
  -------------------------------------------------------------------
                         required time                          7.284    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.828ns (30.675%)  route 1.871ns (69.325%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.719     5.329    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.456     5.785 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.824     6.609    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X89Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.733 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.299     7.032    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_2_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.156 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.748     7.904    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[9]_i_1_n_0
    SLICE_X84Y101        LUT3 (Prop_lut3_I1_O)        0.124     8.028 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     8.028    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[0]
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]/C
                         clock pessimism              0.259     8.411    
                         clock uncertainty           -0.260     8.151    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.079     8.230    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.804%)  route 0.249ns (57.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.606     1.537    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y99         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/Q
                         net (fo=1, routed)           0.249     1.927    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/data1[1]
    SLICE_X86Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.972 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.972    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[1]
    SLICE_X86Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.092     1.899    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.054%)  route 0.345ns (64.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.606     1.537    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y99         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/Q
                         net (fo=1, routed)           0.345     2.023    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[3]
    SLICE_X84Y101        LUT3 (Prop_lut3_I0_O)        0.045     2.068 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.068    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[1]
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.874     2.052    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/C
                         clock pessimism             -0.246     1.806    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.121     1.927    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.604     1.536    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.113     1.790    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[6]
    SLICE_X87Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.076     1.628    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.702%)  route 0.345ns (62.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.603     1.535    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDRE (Prop_fdre_C_Q)         0.164     1.699 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.345     2.044    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[5]
    SLICE_X87Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.089 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.089    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[3]
    SLICE_X87Y99         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.878     2.055    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y99         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.092     1.901    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.534%)  route 0.369ns (66.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.604     1.536    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y102        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/Q
                         net (fo=1, routed)           0.369     2.045    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/data1[3]
    SLICE_X87Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.090 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.090    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[3]
    SLICE_X87Y99         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.878     2.055    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y99         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.092     1.901    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.154%)  route 0.145ns (43.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.604     1.536    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.145     1.822    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[7]
    SLICE_X87Y100        LUT3 (Prop_lut3_I0_O)        0.045     1.867 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.867    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[5]
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/C
                         clock pessimism             -0.504     1.549    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.091     1.640    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.966%)  route 0.171ns (51.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.604     1.536    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.164     1.700 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.171     1.870    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.078     1.630    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.602%)  route 0.182ns (56.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.604     1.536    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.182     1.859    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock[0]
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.066     1.618    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.703%)  route 0.135ns (51.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.604     1.536    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.128     1.664 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.135     1.798    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg_n_0_[2]
    SLICE_X89Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X89Y102        FDRE (Hold_fdre_C_D)         0.017     1.553    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.564%)  route 0.222ns (54.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.604     1.536    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.222     1.899    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[2]
    SLICE_X84Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.944 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.944    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[0]
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.874     2.052    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
                         clock pessimism             -0.479     1.573    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.121     1.694    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk320_tangerineA7_100_clk_wiz_0_0
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.125       0.970      BUFGCTRL_X0Y0    tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y104    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y122    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y106    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         3.125       1.651      OLOGIC_X1Y102    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.125       1.876      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X84Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X89Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X87Y100    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X89Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X84Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X84Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X89Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X87Y100    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X87Y100    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X89Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X87Y100    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X87Y100    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X84Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X84Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X87Y100    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X87Y100    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X89Y101    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X87Y100    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.563       1.063      SLICE_X87Y100    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk64_tangerineA7_100_clk_wiz_0_0
  To Clock:  clk64_tangerineA7_100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 1.304ns (14.602%)  route 7.626ns (85.398%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 20.726 - 15.625 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.852     5.462    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.456     5.918 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/Q
                         net (fo=44, routed)          2.579     8.497    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgState[5]
    SLICE_X72Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.647 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgR[7]_i_4/O
                         net (fo=3, routed)           0.349     8.996    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgR[7]_i_4_n_0
    SLICE_X74Y38         LUT6 (Prop_lut6_I1_O)        0.326     9.322 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_12/O
                         net (fo=1, routed)           0.622     9.944    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_12_n_0
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.068 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_6/O
                         net (fo=1, routed)           1.387    11.455    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_6_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.579 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2/O
                         net (fo=9, routed)           0.828    12.407    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1/O
                         net (fo=5, routed)           1.861    14.392    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1_n_0
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.672    20.726    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[1]/C
                         clock pessimism              0.269    20.995    
                         clock uncertainty           -0.324    20.671    
    SLICE_X71Y39         FDRE (Setup_fdre_C_R)       -0.429    20.242    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[1]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 1.304ns (14.602%)  route 7.626ns (85.398%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 20.726 - 15.625 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.852     5.462    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.456     5.918 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/Q
                         net (fo=44, routed)          2.579     8.497    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgState[5]
    SLICE_X72Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.647 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgR[7]_i_4/O
                         net (fo=3, routed)           0.349     8.996    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgR[7]_i_4_n_0
    SLICE_X74Y38         LUT6 (Prop_lut6_I1_O)        0.326     9.322 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_12/O
                         net (fo=1, routed)           0.622     9.944    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_12_n_0
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.068 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_6/O
                         net (fo=1, routed)           1.387    11.455    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_6_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.579 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2/O
                         net (fo=9, routed)           0.828    12.407    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1/O
                         net (fo=5, routed)           1.861    14.392    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1_n_0
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.672    20.726    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[2]/C
                         clock pessimism              0.269    20.995    
                         clock uncertainty           -0.324    20.671    
    SLICE_X71Y39         FDRE (Setup_fdre_C_R)       -0.429    20.242    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[2]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 1.304ns (14.602%)  route 7.626ns (85.398%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 20.726 - 15.625 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.852     5.462    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.456     5.918 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/Q
                         net (fo=44, routed)          2.579     8.497    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgState[5]
    SLICE_X72Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.647 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgR[7]_i_4/O
                         net (fo=3, routed)           0.349     8.996    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgR[7]_i_4_n_0
    SLICE_X74Y38         LUT6 (Prop_lut6_I1_O)        0.326     9.322 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_12/O
                         net (fo=1, routed)           0.622     9.944    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_12_n_0
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.068 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_6/O
                         net (fo=1, routed)           1.387    11.455    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_6_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.579 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2/O
                         net (fo=9, routed)           0.828    12.407    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1/O
                         net (fo=5, routed)           1.861    14.392    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1_n_0
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.672    20.726    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[3]/C
                         clock pessimism              0.269    20.995    
                         clock uncertainty           -0.324    20.671    
    SLICE_X71Y39         FDRE (Setup_fdre_C_R)       -0.429    20.242    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[3]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 1.304ns (14.602%)  route 7.626ns (85.398%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 20.726 - 15.625 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.852     5.462    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.456     5.918 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/Q
                         net (fo=44, routed)          2.579     8.497    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgState[5]
    SLICE_X72Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.647 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgR[7]_i_4/O
                         net (fo=3, routed)           0.349     8.996    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgR[7]_i_4_n_0
    SLICE_X74Y38         LUT6 (Prop_lut6_I1_O)        0.326     9.322 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_12/O
                         net (fo=1, routed)           0.622     9.944    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_12_n_0
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.068 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_6/O
                         net (fo=1, routed)           1.387    11.455    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_6_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.579 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2/O
                         net (fo=9, routed)           0.828    12.407    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1/O
                         net (fo=5, routed)           1.861    14.392    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1_n_0
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.672    20.726    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[4]/C
                         clock pessimism              0.269    20.995    
                         clock uncertainty           -0.324    20.671    
    SLICE_X71Y39         FDRE (Setup_fdre_C_R)       -0.429    20.242    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[4]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 1.304ns (14.602%)  route 7.626ns (85.398%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 20.726 - 15.625 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.852     5.462    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.456     5.918 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/Q
                         net (fo=44, routed)          2.579     8.497    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgState[5]
    SLICE_X72Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.647 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgR[7]_i_4/O
                         net (fo=3, routed)           0.349     8.996    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgR[7]_i_4_n_0
    SLICE_X74Y38         LUT6 (Prop_lut6_I1_O)        0.326     9.322 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_12/O
                         net (fo=1, routed)           0.622     9.944    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_12_n_0
    SLICE_X73Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.068 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_6/O
                         net (fo=1, routed)           1.387    11.455    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_6_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.579 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2/O
                         net (fo=9, routed)           0.828    12.407    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.531 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1/O
                         net (fo=5, routed)           1.861    14.392    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1_n_0
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.672    20.726    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[5]/C
                         clock pessimism              0.269    20.995    
                         clock uncertainty           -0.324    20.671    
    SLICE_X71Y39         FDRE (Setup_fdre_C_R)       -0.429    20.242    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[5]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 3.307ns (35.415%)  route 6.031ns (64.585%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 20.729 - 15.625 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.895     5.504    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.958 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.308     9.266    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][3]
    SLICE_X72Y45         LUT3 (Prop_lut3_I1_O)        0.154     9.420 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[27]_INST_0/O
                         net (fo=15, routed)          0.922    10.342    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/doutb[27]
    SLICE_X71Y47         LUT3 (Prop_lut3_I2_O)        0.327    10.669 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[22]_i_2_comp_5/O
                         net (fo=1, routed)           1.105    11.774    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[22]_i_2_n_0_repN_5
    SLICE_X67Y47         LUT6 (Prop_lut6_I3_O)        0.124    11.898 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_3/O
                         net (fo=1, routed)           0.848    12.746    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0_repN_3
    SLICE_X70Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.870 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[7]_i_4_comp_1/O
                         net (fo=1, routed)           1.848    14.718    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[7]_i_4_n_0
    SLICE_X70Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.842 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[7]_i_1/O
                         net (fo=1, routed)           0.000    14.842    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[7]
    SLICE_X70Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.675    20.729    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X70Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[7]/C
                         clock pessimism              0.269    20.998    
                         clock uncertainty           -0.324    20.674    
    SLICE_X70Y47         FDRE (Setup_fdre_C_D)        0.081    20.755    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[7]
  -------------------------------------------------------------------
                         required time                         20.755    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 3.431ns (36.965%)  route 5.851ns (63.035%))
  Logic Levels:           6  (LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 20.729 - 15.625 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.885     5.494    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.948 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.332     9.280    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[6]
    SLICE_X70Y35         LUT3 (Prop_lut3_I1_O)        0.124     9.404 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           1.857    11.261    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/doutb[14]
    SLICE_X72Y44         LUT3 (Prop_lut3_I2_O)        0.149    11.410 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[15]_i_3/O
                         net (fo=6, routed)           0.970    12.380    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[15]_i_3_n_0
    SLICE_X72Y47         LUT6 (Prop_lut6_I2_O)        0.332    12.712 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[8]_i_5/O
                         net (fo=4, routed)           0.512    13.224    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[8]_i_5_n_0
    SLICE_X73Y47         LUT4 (Prop_lut4_I3_O)        0.124    13.348 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_1/O
                         net (fo=1, routed)           0.917    14.265    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0_repN_1
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.124    14.389 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[8]_i_1_comp_2/O
                         net (fo=3, routed)           0.263    14.652    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[8]
    SLICE_X71Y47         LUT3 (Prop_lut3_I0_O)        0.124    14.776 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[14]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.776    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[14]
    SLICE_X71Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.675    20.729    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[14]/C
                         clock pessimism              0.269    20.998    
                         clock uncertainty           -0.324    20.674    
    SLICE_X71Y47         FDRE (Setup_fdre_C_D)        0.031    20.705    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[14]
  -------------------------------------------------------------------
                         required time                         20.705    
                         arrival time                         -14.776    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 3.427ns (36.937%)  route 5.851ns (63.063%))
  Logic Levels:           6  (LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 20.729 - 15.625 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.885     5.494    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.948 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.332     9.280    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[6]
    SLICE_X70Y35         LUT3 (Prop_lut3_I1_O)        0.124     9.404 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=5, routed)           1.857    11.261    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/doutb[14]
    SLICE_X72Y44         LUT3 (Prop_lut3_I2_O)        0.149    11.410 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[15]_i_3/O
                         net (fo=6, routed)           0.970    12.380    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[15]_i_3_n_0
    SLICE_X72Y47         LUT6 (Prop_lut6_I2_O)        0.332    12.712 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[8]_i_5/O
                         net (fo=4, routed)           0.512    13.224    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[8]_i_5_n_0
    SLICE_X73Y47         LUT4 (Prop_lut4_I3_O)        0.124    13.348 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_1/O
                         net (fo=1, routed)           0.917    14.265    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0_repN_1
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.124    14.389 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[8]_i_1_comp_2/O
                         net (fo=3, routed)           0.263    14.652    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[8]
    SLICE_X71Y47         LUT3 (Prop_lut3_I0_O)        0.120    14.772 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[13]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.772    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[13]
    SLICE_X71Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.675    20.729    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[13]/C
                         clock pessimism              0.269    20.998    
                         clock uncertainty           -0.324    20.674    
    SLICE_X71Y47         FDRE (Setup_fdre_C_D)        0.075    20.749    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[13]
  -------------------------------------------------------------------
                         required time                         20.749    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 3.176ns (34.869%)  route 5.932ns (65.131%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.728 - 15.625 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.885     5.494    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.948 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.250     9.199    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_0[7]
    SLICE_X70Y35         LUT3 (Prop_lut3_I1_O)        0.146     9.345 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=15, routed)          2.290    11.634    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/doutb[15]
    SLICE_X70Y45         LUT6 (Prop_lut6_I3_O)        0.328    11.962 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_10/O
                         net (fo=1, routed)           0.831    12.793    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0_repN
    SLICE_X71Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.917 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[7]_i_2_comp_2/O
                         net (fo=1, routed)           1.562    14.479    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[7]_i_2_n_0
    SLICE_X71Y45         LUT6 (Prop_lut6_I5_O)        0.124    14.603 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[7]_i_1/O
                         net (fo=1, routed)           0.000    14.603    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[7]_i_1_n_0
    SLICE_X71Y45         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.674    20.728    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y45         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[7]/C
                         clock pessimism              0.269    20.997    
                         clock uncertainty           -0.324    20.673    
    SLICE_X71Y45         FDRE (Setup_fdre_C_D)        0.029    20.702    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[7]
  -------------------------------------------------------------------
                         required time                         20.702    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@15.625ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 3.408ns (37.798%)  route 5.608ns (62.202%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 20.728 - 15.625 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.841     5.450    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.904 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.506     9.410    tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15][3]
    SLICE_X71Y35         LUT3 (Prop_lut3_I0_O)        0.152     9.562 r  tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=15, routed)          1.963    11.525    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/doutb[11]
    SLICE_X71Y49         LUT3 (Prop_lut3_I2_O)        0.352    11.877 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[22]_i_2/O
                         net (fo=13, routed)          1.329    13.206    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[22]_i_2_n_0
    SLICE_X72Y46         LUT6 (Prop_lut6_I4_O)        0.326    13.532 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_2/O
                         net (fo=2, routed)           0.810    14.343    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_2_n_0
    SLICE_X69Y46         LUT3 (Prop_lut3_I2_O)        0.124    14.467 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[23]_i_1/O
                         net (fo=1, routed)           0.000    14.467    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[23]_i_1_n_0
    SLICE_X69Y46         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                     15.625    15.625 r  
    M21                                               0.000    15.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000    15.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    17.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    20.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    17.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.674    20.728    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X69Y46         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[23]/C
                         clock pessimism              0.269    20.997    
                         clock uncertainty           -0.324    20.673    
    SLICE_X69Y46         FDRE (Setup_fdre_C_D)        0.032    20.705    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[23]
  -------------------------------------------------------------------
                         required time                         20.705    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                  6.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.601     1.532    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/pixelClk
    SLICE_X82Y87         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.058     1.731    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue_n_0
    SLICE_X82Y87         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.872     2.049    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X82Y87         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/C
                         clock pessimism             -0.517     1.532    
    SLICE_X82Y87         FDRE (Hold_fdre_C_D)         0.071     1.603    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.829%)  route 0.148ns (51.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.649     1.581    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X72Y37         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y37         FDCE (Prop_fdce_C_Q)         0.141     1.722 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.148     1.870    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X2Y15         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.968     2.146    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y15         RAMB18E1                                     r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.505     1.641    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.737    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgBackgroundColor_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.654     1.586    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X74Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgBackgroundColor_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.164     1.750 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgBackgroundColor_reg[21]/Q
                         net (fo=1, routed)           0.051     1.801    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgBackgroundColor_reg_n_0_[21]
    SLICE_X75Y47         LUT4 (Prop_lut4_I1_O)        0.045     1.846 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgB[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgB[5]_i_1_n_0
    SLICE_X75Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.929     2.106    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgB_reg[5]/C
                         clock pessimism             -0.507     1.599    
    SLICE_X75Y47         FDRE (Hold_fdre_C_D)         0.091     1.690    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgB_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.601     1.532    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/pixelClk
    SLICE_X82Y87         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[7]/Q
                         net (fo=1, routed)           0.059     1.720    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue_n_2
    SLICE_X83Y87         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.872     2.049    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X83Y87         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[7]/C
                         clock pessimism             -0.504     1.545    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.016     1.561    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.600     1.531    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/pixelClk
    SLICE_X84Y86         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue/encoded_reg[5]/Q
                         net (fo=1, routed)           0.056     1.751    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_blue_n_4
    SLICE_X84Y86         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.871     2.048    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X84Y86         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/C
                         clock pessimism             -0.517     1.531    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.060     1.591    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.601     1.532    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/pixelClk
    SLICE_X87Y85         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[7]/Q
                         net (fo=1, routed)           0.112     1.785    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red_n_2
    SLICE_X87Y86         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.872     2.049    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y86         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/C
                         clock pessimism             -0.502     1.547    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.070     1.617    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaHS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.588     1.519    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X81Y73         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y73         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgHSync_reg/Q
                         net (fo=1, routed)           0.110     1.770    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pgHSync
    SLICE_X81Y74         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaHS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.856     2.033    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X81Y74         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaHS_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X81Y74         FDRE (Hold_fdre_C_D)         0.070     1.601    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaHS_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.132%)  route 0.118ns (41.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.603     1.534    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/pixelClk
    SLICE_X84Y91         FDSE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDSE (Prop_fdse_C_Q)         0.164     1.698 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red/encoded_reg[4]/Q
                         net (fo=1, routed)           0.118     1.817    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/TDMS_encoder_red_n_5
    SLICE_X86Y92         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.876     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y92         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[4]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X86Y92         FDRE (Hold_fdre_C_D)         0.072     1.645    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgBackgroundColor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.209ns (67.600%)  route 0.100ns (32.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.654     1.586    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X74Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgBackgroundColor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.164     1.750 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgBackgroundColor_reg[14]/Q
                         net (fo=1, routed)           0.100     1.850    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_1_in[6]
    SLICE_X76Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.895 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgG[6]_i_1/O
                         net (fo=1, routed)           0.000     1.895    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgG[6]_i_1_n_0
    SLICE_X76Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.929     2.106    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X76Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgG_reg[6]/C
                         clock pessimism             -0.504     1.602    
    SLICE_X76Y48         FDRE (Hold_fdre_C_D)         0.121     1.723    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.652     1.584    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[2]/Q
                         net (fo=40, routed)          0.134     1.859    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgState[2]
    SLICE_X74Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.904 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.904    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgState__0[3]
    SLICE_X74Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.927     2.104    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X74Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[3]/C
                         clock pessimism             -0.507     1.597    
    SLICE_X74Y41         FDRE (Hold_fdre_C_D)         0.120     1.717    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk64_tangerineA7_100_clk_wiz_0_0
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y6      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y5      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y6      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y7      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y8      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y9      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y8      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y9      tangerineA7_100_i/tangerineSOC_0/U0/txtfbRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X2Y15     tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB18_X2Y15     tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.625      197.735    MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X83Y87     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X83Y87     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X83Y87     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X83Y87     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X85Y94     tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tangerineA7_100_clk_wiz_0_0
  To Clock:  clkfbout_tangerineA7_100_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tangerineA7_100_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    tangerineA7_100_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tangerineA7_100_clk_wiz_1_0
  To Clock:  clkfbout_tangerineA7_100_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tangerineA7_100_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    tangerineA7_100_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk64_tangerineA7_100_clk_wiz_0_0
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Setup :            2  Failing Endpoints,  Worst Slack       -5.777ns,  Total Violation      -11.317ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.777ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaVS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@110.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@109.375ns)
  Data Path Delay:        4.790ns  (logic 0.456ns (9.520%)  route 4.334ns (90.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 114.922 - 110.000 ) 
    Source Clock Delay      (SCD):    5.221ns = ( 114.596 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    109.375   109.375 r  
    M21                                               0.000   109.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000   109.375    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   110.873 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   112.889    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   112.985 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634   114.619    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   111.178 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   112.889    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   112.985 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.611   114.596    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X71Y74         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaVS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_fdre_C_Q)         0.456   115.052 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaVS_reg/Q
                         net (fo=2, routed)           4.334   119.386    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/vgaVS
    SLICE_X70Y74         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    110.000   110.000 r  
    M21                                               0.000   110.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   110.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   111.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   113.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   113.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680   115.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   111.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   113.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   113.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.492   114.922    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/mainClock
    SLICE_X70Y74         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism              0.071   114.993    
                         clock uncertainty           -1.340   113.653    
    SLICE_X70Y74         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044   113.609    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                        113.609    
                         arrival time                        -119.386    
  -------------------------------------------------------------------
                         slack                                 -5.777    

Slack (VIOLATED) :        -5.539ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgVSync_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@110.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@109.375ns)
  Data Path Delay:        4.578ns  (logic 0.456ns (9.960%)  route 4.122ns (90.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 115.010 - 110.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 114.683 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    109.375   109.375 r  
    M21                                               0.000   109.375 r  sysClk50 (IN)
                         net (fo=0)                   0.000   109.375    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   110.873 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   112.889    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   112.985 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634   114.619    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441   111.178 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   112.889    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   112.985 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.698   114.683    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y77         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgVSync_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.456   115.139 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgVSync_reg_replica/Q
                         net (fo=1, routed)           4.122   119.261    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/signalInput_repN_alias
    SLICE_X76Y77         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    110.000   110.000 r  
    M21                                               0.000   110.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   110.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   111.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   113.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   113.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680   115.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   111.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   113.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   113.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.580   115.010    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/mainClock
    SLICE_X76Y77         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism              0.071   115.081    
                         clock uncertainty           -1.340   113.741    
    SLICE_X76Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019   113.722    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                        113.722    
                         arrival time                        -119.261    
  -------------------------------------------------------------------
                         slack                                 -5.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgVSync_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.141ns (7.223%)  route 1.811ns (92.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.585     1.516    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y77         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgVSync_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgVSync_reg_replica/Q
                         net (fo=1, routed)           1.811     3.469    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/signalInput_repN_alias
    SLICE_X76Y77         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.855     2.032    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/mainClock
    SLICE_X76Y77         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism             -0.188     1.844    
                         clock uncertainty            1.340     3.184    
    SLICE_X76Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     3.293    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/inputSyncVSInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaVS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_tangerineA7_100_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.141ns (7.090%)  route 1.848ns (92.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.553     1.484    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X71Y74         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaVS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaVS_reg/Q
                         net (fo=2, routed)           1.848     3.473    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/vgaVS
    SLICE_X70Y74         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.822     1.999    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/mainClock
    SLICE_X70Y74         SRL16E                                       r  tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2/CLK
                         clock pessimism             -0.188     1.811    
                         clock uncertainty            1.340     3.151    
    SLICE_X70Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     3.268    tangerineA7_100_i/tangerineSOC_0/U0/inputSyncVSInst/stage2Reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.473    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
From Clock:  clk64_tangerineA7_100_clk_wiz_0_0
  To Clock:  clk320_tangerineA7_100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.456ns (18.914%)  route 1.955ns (81.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.729     5.339    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y92         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.456     5.795 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[8]/Q
                         net (fo=1, routed)           1.955     7.750    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[8]
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.095     8.247    
                         clock uncertainty           -0.444     7.803    
    SLICE_X85Y101        FDRE (Setup_fdre_C_D)       -0.043     7.760    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          7.760    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.456ns (19.102%)  route 1.931ns (80.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.728     5.338    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y90         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[9]/Q
                         net (fo=1, routed)           1.931     7.725    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[9]
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.095     8.247    
                         clock uncertainty           -0.444     7.803    
    SLICE_X85Y101        FDRE (Setup_fdre_C_D)       -0.062     7.741    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.580ns (23.448%)  route 1.894ns (76.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 8.154 - 3.125 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.730     5.340    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y93         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[4]/Q
                         net (fo=1, routed)           1.894     7.690    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[4]
    SLICE_X86Y101        LUT3 (Prop_lut3_I2_O)        0.124     7.814 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.814    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[4]
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.600     8.154    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X86Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]/C
                         clock pessimism              0.095     8.249    
                         clock uncertainty           -0.444     7.805    
    SLICE_X86Y101        FDRE (Setup_fdre_C_D)        0.029     7.834    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.580ns (23.430%)  route 1.895ns (76.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.728     5.338    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X85Y94         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.895     7.689    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[0]
    SLICE_X84Y101        LUT3 (Prop_lut3_I2_O)        0.124     7.813 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     7.813    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[0]
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]/C
                         clock pessimism              0.095     8.247    
                         clock uncertainty           -0.444     7.803    
    SLICE_X84Y101        FDRE (Setup_fdre_C_D)        0.081     7.884    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.580ns (24.184%)  route 1.818ns (75.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 8.154 - 3.125 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.728     5.338    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y90         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[5]/Q
                         net (fo=1, routed)           1.818     7.612    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[5]
    SLICE_X87Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.736 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     7.736    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[5]
    SLICE_X87Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.600     8.154    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]/C
                         clock pessimism              0.095     8.249    
                         clock uncertainty           -0.444     7.805    
    SLICE_X87Y102        FDRE (Setup_fdre_C_D)        0.031     7.836    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.580ns (24.155%)  route 1.821ns (75.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 8.154 - 3.125 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.725     5.335    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X87Y86         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           1.821     7.612    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[7]
    SLICE_X89Y102        LUT3 (Prop_lut3_I2_O)        0.124     7.736 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.736    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[7]
    SLICE_X89Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.600     8.154    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y102        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]/C
                         clock pessimism              0.095     8.249    
                         clock uncertainty           -0.444     7.805    
    SLICE_X89Y102        FDRE (Setup_fdre_C_D)        0.032     7.837    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.419ns (19.563%)  route 1.723ns (80.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.724     5.334    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X82Y87         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.419     5.753 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[9]/Q
                         net (fo=1, routed)           1.723     7.476    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[9]
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.095     8.247    
                         clock uncertainty           -0.444     7.803    
    SLICE_X85Y101        FDRE (Setup_fdre_C_D)       -0.219     7.584    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.510%)  route 1.786ns (75.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 8.154 - 3.125 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.728     5.338    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X85Y94         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/Q
                         net (fo=1, routed)           1.786     7.580    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[2]
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.124     7.704 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     7.704    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[2]
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.600     8.154    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
                         clock pessimism              0.095     8.249    
                         clock uncertainty           -0.444     7.805    
    SLICE_X87Y100        FDRE (Setup_fdre_C_D)        0.031     7.836    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.773ns (32.633%)  route 1.596ns (67.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 8.154 - 3.125 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.723     5.333    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X84Y86         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_fdre_C_Q)         0.478     5.811 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           1.596     7.407    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[5]
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.295     7.702 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     7.702    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[5]
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.600     8.154    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/C
                         clock pessimism              0.095     8.249    
                         clock uncertainty           -0.444     7.805    
    SLICE_X87Y100        FDRE (Setup_fdre_C_D)        0.029     7.834    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@3.125ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.518ns (23.262%)  route 1.709ns (76.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 8.152 - 3.125 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     1.803 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     3.514    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.728     5.338    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X84Y94         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[8]/Q
                         net (fo=1, routed)           1.709     7.565    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[8]
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      3.125     3.125 r  
    M21                                               0.000     3.125 r  sysClk50 (IN)
                         net (fo=0)                   0.000     3.125    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     4.552 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     8.068    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.234     4.833 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630     6.463    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.598     8.152    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.095     8.247    
                         clock uncertainty           -0.444     7.803    
    SLICE_X85Y101        FDRE (Setup_fdre_C_D)       -0.095     7.708    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          7.708    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  0.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.209ns (22.227%)  route 0.731ns (77.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.604     1.535    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X84Y94         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[1]/Q
                         net (fo=1, routed)           0.731     2.431    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[1]
    SLICE_X84Y101        LUT3 (Prop_lut3_I2_O)        0.045     2.476 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.476    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[1]
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.874     2.052    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]/C
                         clock pessimism             -0.198     1.854    
                         clock uncertainty            0.444     2.298    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.121     2.419    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.410%)  route 0.725ns (79.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.605     1.536    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y93         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[2]/Q
                         net (fo=1, routed)           0.725     2.403    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[2]
    SLICE_X87Y103        LUT3 (Prop_lut3_I2_O)        0.045     2.448 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.448    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[2]
    SLICE_X87Y103        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.874     2.052    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y103        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]/C
                         clock pessimism             -0.198     1.854    
                         clock uncertainty            0.444     2.298    
    SLICE_X87Y103        FDRE (Hold_fdre_C_D)         0.092     2.390    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.141ns (16.244%)  route 0.727ns (83.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.604     1.535    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y92         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.727     2.403    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[9]
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.874     2.052    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X85Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]/C
                         clock pessimism             -0.198     1.854    
                         clock uncertainty            0.444     2.298    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.047     2.345    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.186ns (19.752%)  route 0.756ns (80.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.604     1.535    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y92         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[2]/Q
                         net (fo=1, routed)           0.756     2.432    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[2]
    SLICE_X84Y101        LUT3 (Prop_lut3_I2_O)        0.045     2.477 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.477    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red[2]
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.874     2.052    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X84Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]/C
                         clock pessimism             -0.198     1.854    
                         clock uncertainty            0.444     2.298    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.120     2.418    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.012%)  route 0.740ns (77.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.604     1.535    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X84Y94         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green_reg[7]/Q
                         net (fo=1, routed)           0.740     2.440    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_green[7]
    SLICE_X88Y100        LUT3 (Prop_lut3_I2_O)        0.045     2.485 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     2.485    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_1[7]
    SLICE_X88Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X88Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]/C
                         clock pessimism             -0.198     1.855    
                         clock uncertainty            0.444     2.299    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.121     2.420    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.121%)  route 0.738ns (79.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.604     1.535    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X85Y94         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[2]/Q
                         net (fo=1, routed)           0.738     2.415    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[2]
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.045     2.460 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     2.460    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[2]
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]/C
                         clock pessimism             -0.198     1.855    
                         clock uncertainty            0.444     2.299    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.092     2.391    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.976%)  route 0.745ns (80.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.604     1.535    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X85Y94         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[4]/Q
                         net (fo=1, routed)           0.745     2.422    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[4]
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.045     2.467 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.467    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[4]
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]/C
                         clock pessimism             -0.198     1.855    
                         clock uncertainty            0.444     2.299    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.092     2.391    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.141ns (15.400%)  route 0.775ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.604     1.535    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X86Y90         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.775     2.451    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_red[8]
    SLICE_X87Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]/C
                         clock pessimism             -0.198     1.855    
                         clock uncertainty            0.444     2.299    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.071     2.370    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.687%)  route 0.759ns (80.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.604     1.535    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X85Y94         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[1]/Q
                         net (fo=1, routed)           0.759     2.435    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[1]
    SLICE_X89Y101        LUT3 (Prop_lut3_I2_O)        0.045     2.480 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.480    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[1]
    SLICE_X89Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X89Y101        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.855    
                         clock uncertainty            0.444     2.299    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.091     2.390    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk320_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk320_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.246ns (25.289%)  route 0.727ns (74.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.600     1.531    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClk
    SLICE_X84Y86         FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_fdre_C_Q)         0.148     1.679 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           0.727     2.406    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/latched_blue[5]
    SLICE_X87Y100        LUT3 (Prop_lut3_I2_O)        0.098     2.504 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.504    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_0[5]
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.875     2.053    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    SLICE_X87Y100        FDRE                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]/C
                         clock pessimism             -0.198     1.855    
                         clock uncertainty            0.444     2.299    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.091     2.390    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_tangerineA7_100_clk_wiz_1_0
  To Clock:  clk64_tangerineA7_100_clk_wiz_0_0

Setup :           77  Failing Endpoints,  Worst Slack       -9.028ns,  Total Violation     -491.700ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.028ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        8.154ns  (logic 1.076ns (13.195%)  route 7.078ns (86.805%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 145.729 - 140.625 ) 
    Source Clock Delay      (SCD):    5.415ns = ( 145.415 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.805   145.415    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X69Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDRE (Prop_fdre_C_Q)         0.456   145.871 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorX_reg[1]/Q
                         net (fo=2, routed)           1.368   147.239    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_6_0[1]
    SLICE_X69Y48         LUT4 (Prop_lut4_I0_O)        0.124   147.363 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=2, routed)           1.138   148.501    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X69Y48         LUT5 (Prop_lut5_I4_O)        0.124   148.625 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_8/O
                         net (fo=3, routed)           1.401   150.026    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_8_n_0
    SLICE_X69Y48         LUT6 (Prop_lut6_I0_O)        0.124   150.150 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=2, routed)           1.324   151.473    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X70Y47         LUT6 (Prop_lut6_I4_O)        0.124   151.597 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[7]_i_4_comp_1/O
                         net (fo=1, routed)           1.848   153.445    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[7]_i_4_n_0
    SLICE_X70Y47         LUT6 (Prop_lut6_I5_O)        0.124   153.569 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[7]_i_1/O
                         net (fo=1, routed)           0.000   153.569    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[7]
    SLICE_X70Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.675   145.729    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X70Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[7]/C
                         clock pessimism              0.071   145.800    
                         clock uncertainty           -1.340   144.460    
    SLICE_X70Y47         FDRE (Setup_fdre_C_D)        0.081   144.541    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[7]
  -------------------------------------------------------------------
                         required time                        144.541    
                         arrival time                        -153.569    
  -------------------------------------------------------------------
                         slack                                 -9.028    

Slack (VIOLATED) :        -8.084ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        7.158ns  (logic 1.076ns (15.033%)  route 6.082ns (84.967%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 145.728 - 140.625 ) 
    Source Clock Delay      (SCD):    5.415ns = ( 145.415 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.805   145.415    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X69Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDRE (Prop_fdre_C_Q)         0.456   145.871 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorX_reg[1]/Q
                         net (fo=2, routed)           1.368   147.239    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_6_0[1]
    SLICE_X69Y48         LUT4 (Prop_lut4_I0_O)        0.124   147.363 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=2, routed)           1.138   148.501    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X69Y48         LUT5 (Prop_lut5_I4_O)        0.124   148.625 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_8/O
                         net (fo=3, routed)           1.184   149.808    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_8_n_0
    SLICE_X70Y45         LUT6 (Prop_lut6_I5_O)        0.124   149.932 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_10/O
                         net (fo=1, routed)           0.831   150.763    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0_repN
    SLICE_X71Y45         LUT6 (Prop_lut6_I4_O)        0.124   150.887 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[7]_i_2_comp_2/O
                         net (fo=1, routed)           1.562   152.449    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[7]_i_2_n_0
    SLICE_X71Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.572 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[7]_i_1/O
                         net (fo=1, routed)           0.000   152.572    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[7]_i_1_n_0
    SLICE_X71Y45         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.674   145.728    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y45         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[7]/C
                         clock pessimism              0.071   145.799    
                         clock uncertainty           -1.340   144.459    
    SLICE_X71Y45         FDRE (Setup_fdre_C_D)        0.029   144.488    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[7]
  -------------------------------------------------------------------
                         required time                        144.488    
                         arrival time                        -152.573    
  -------------------------------------------------------------------
                         slack                                 -8.084    

Slack (VIOLATED) :        -7.702ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        6.779ns  (logic 0.952ns (14.044%)  route 5.827ns (85.956%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 145.729 - 140.625 ) 
    Source Clock Delay      (SCD):    5.415ns = ( 145.415 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.805   145.415    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X69Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y48         FDRE (Prop_fdre_C_Q)         0.456   145.871 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorX_reg[1]/Q
                         net (fo=2, routed)           1.368   147.239    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_6_0[1]
    SLICE_X69Y48         LUT4 (Prop_lut4_I0_O)        0.124   147.363 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_10/O
                         net (fo=2, routed)           1.138   148.501    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_10_n_0
    SLICE_X69Y48         LUT5 (Prop_lut5_I4_O)        0.124   148.625 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_8/O
                         net (fo=3, routed)           1.401   150.026    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_8_n_0
    SLICE_X69Y48         LUT6 (Prop_lut6_I0_O)        0.124   150.150 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_6/O
                         net (fo=2, routed)           1.920   152.070    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_6_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.124   152.194 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[22]_i_1_comp_2/O
                         net (fo=1, routed)           0.000   152.194    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[22]
    SLICE_X68Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.675   145.729    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X68Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[22]/C
                         clock pessimism              0.071   145.800    
                         clock uncertainty           -1.340   144.460    
    SLICE_X68Y47         FDRE (Setup_fdre_C_D)        0.031   144.491    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[22]
  -------------------------------------------------------------------
                         required time                        144.491    
                         arrival time                        -152.194    
  -------------------------------------------------------------------
                         slack                                 -7.702    

Slack (VIOLATED) :        -7.613ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        6.689ns  (logic 1.076ns (16.086%)  route 5.613ns (83.914%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 145.729 - 140.625 ) 
    Source Clock Delay      (SCD):    5.415ns = ( 145.415 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.805   145.415    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X71Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.456   145.871 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/Q
                         net (fo=2, routed)           1.271   147.142    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_0[7]
    SLICE_X71Y49         LUT4 (Prop_lut4_I0_O)        0.124   147.266 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_11/O
                         net (fo=1, routed)           1.306   148.572    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_11_n_0
    SLICE_X71Y49         LUT5 (Prop_lut5_I4_O)        0.124   148.696 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9/O
                         net (fo=4, routed)           1.330   150.026    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_n_0
    SLICE_X69Y48         LUT6 (Prop_lut6_I1_O)        0.124   150.150 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_9/O
                         net (fo=26, routed)          1.093   151.243    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0
    SLICE_X67Y48         LUT6 (Prop_lut6_I0_O)        0.124   151.367 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[21]_i_2/O
                         net (fo=1, routed)           0.612   151.980    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[21]_i_2_n_0
    SLICE_X65Y48         LUT6 (Prop_lut6_I5_O)        0.124   152.104 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[13]_i_1/O
                         net (fo=1, routed)           0.000   152.104    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[13]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.675   145.729    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X65Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[13]/C
                         clock pessimism              0.071   145.800    
                         clock uncertainty           -1.340   144.460    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.031   144.491    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[13]
  -------------------------------------------------------------------
                         required time                        144.491    
                         arrival time                        -152.104    
  -------------------------------------------------------------------
                         slack                                 -7.613    

Slack (VIOLATED) :        -7.599ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        6.674ns  (logic 1.076ns (16.122%)  route 5.598ns (83.878%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 145.728 - 140.625 ) 
    Source Clock Delay      (SCD):    5.415ns = ( 145.415 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.805   145.415    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X71Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.456   145.871 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/Q
                         net (fo=2, routed)           1.271   147.142    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_0[7]
    SLICE_X71Y49         LUT4 (Prop_lut4_I0_O)        0.124   147.266 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_11/O
                         net (fo=1, routed)           1.306   148.572    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_11_n_0
    SLICE_X71Y49         LUT5 (Prop_lut5_I4_O)        0.124   148.696 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9/O
                         net (fo=4, routed)           1.330   150.026    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_n_0
    SLICE_X69Y48         LUT6 (Prop_lut6_I1_O)        0.124   150.150 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_9/O
                         net (fo=26, routed)          1.210   151.360    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0
    SLICE_X69Y46         LUT6 (Prop_lut6_I0_O)        0.124   151.484 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[22]_i_3/O
                         net (fo=1, routed)           0.481   151.965    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[22]_i_3_n_0
    SLICE_X69Y46         LUT6 (Prop_lut6_I5_O)        0.124   152.089 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[22]_i_1/O
                         net (fo=1, routed)           0.000   152.089    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[22]_i_1_n_0
    SLICE_X69Y46         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.674   145.728    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X69Y46         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[22]/C
                         clock pessimism              0.071   145.799    
                         clock uncertainty           -1.340   144.459    
    SLICE_X69Y46         FDRE (Setup_fdre_C_D)        0.031   144.490    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[22]
  -------------------------------------------------------------------
                         required time                        144.490    
                         arrival time                        -152.089    
  -------------------------------------------------------------------
                         slack                                 -7.599    

Slack (VIOLATED) :        -7.594ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        6.671ns  (logic 1.076ns (16.131%)  route 5.595ns (83.869%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 145.729 - 140.625 ) 
    Source Clock Delay      (SCD):    5.415ns = ( 145.415 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.805   145.415    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X71Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.456   145.871 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/Q
                         net (fo=2, routed)           1.271   147.142    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_0[7]
    SLICE_X71Y49         LUT4 (Prop_lut4_I0_O)        0.124   147.266 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_11/O
                         net (fo=1, routed)           1.306   148.572    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_11_n_0
    SLICE_X71Y49         LUT5 (Prop_lut5_I4_O)        0.124   148.696 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9/O
                         net (fo=4, routed)           1.330   150.026    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_n_0
    SLICE_X69Y48         LUT6 (Prop_lut6_I1_O)        0.124   150.150 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_9/O
                         net (fo=26, routed)          1.142   151.292    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0
    SLICE_X70Y48         LUT5 (Prop_lut5_I4_O)        0.124   151.416 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[15]_i_2/O
                         net (fo=1, routed)           0.546   151.962    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[15]_i_2_n_0
    SLICE_X69Y47         LUT6 (Prop_lut6_I5_O)        0.124   152.086 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[15]_i_1/O
                         net (fo=1, routed)           0.000   152.086    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor[15]_i_1_n_0
    SLICE_X69Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.675   145.729    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X69Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[15]/C
                         clock pessimism              0.071   145.800    
                         clock uncertainty           -1.340   144.460    
    SLICE_X69Y47         FDRE (Setup_fdre_C_D)        0.031   144.491    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutLetterColor_reg[15]
  -------------------------------------------------------------------
                         required time                        144.491    
                         arrival time                        -152.086    
  -------------------------------------------------------------------
                         slack                                 -7.594    

Slack (VIOLATED) :        -7.567ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        6.690ns  (logic 1.076ns (16.085%)  route 5.614ns (83.915%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 145.729 - 140.625 ) 
    Source Clock Delay      (SCD):    5.415ns = ( 145.415 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.805   145.415    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X71Y49         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.456   145.871 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[7]/Q
                         net (fo=2, routed)           1.271   147.142    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_0[7]
    SLICE_X71Y49         LUT4 (Prop_lut4_I0_O)        0.124   147.266 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_11/O
                         net (fo=1, routed)           1.306   148.572    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_11_n_0
    SLICE_X71Y49         LUT5 (Prop_lut5_I4_O)        0.124   148.696 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9/O
                         net (fo=4, routed)           1.330   150.026    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_n_0
    SLICE_X69Y48         LUT6 (Prop_lut6_I1_O)        0.124   150.150 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_9/O
                         net (fo=26, routed)          1.141   151.291    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0
    SLICE_X70Y48         LUT6 (Prop_lut6_I0_O)        0.124   151.415 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[21]_i_2/O
                         net (fo=1, routed)           0.566   151.980    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[21]_i_2_n_0
    SLICE_X70Y47         LUT6 (Prop_lut6_I3_O)        0.124   152.104 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[5]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   152.104    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[5]
    SLICE_X70Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.675   145.729    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X70Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[5]/C
                         clock pessimism              0.071   145.800    
                         clock uncertainty           -1.340   144.460    
    SLICE_X70Y47         FDRE (Setup_fdre_C_D)        0.077   144.537    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[5]
  -------------------------------------------------------------------
                         required time                        144.537    
                         arrival time                        -152.105    
  -------------------------------------------------------------------
                         slack                                 -7.567    

Slack (VIOLATED) :        -7.400ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        6.016ns  (logic 0.828ns (13.762%)  route 5.188ns (86.238%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 145.726 - 140.625 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 145.412 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.802   145.412    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X71Y40         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y40         FDRE (Prop_fdre_C_Q)         0.456   145.868 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[3]/Q
                         net (fo=10, routed)          1.248   147.116    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/Q[1]
    SLICE_X71Y39         LUT6 (Prop_lut6_I2_O)        0.124   147.240 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_9/O
                         net (fo=1, routed)           1.252   148.492    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_9_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I5_O)        0.124   148.616 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2/O
                         net (fo=9, routed)           0.828   149.443    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124   149.567 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1/O
                         net (fo=5, routed)           1.861   151.428    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1_n_0
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.672   145.726    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[1]/C
                         clock pessimism              0.071   145.797    
                         clock uncertainty           -1.340   144.457    
    SLICE_X71Y39         FDRE (Setup_fdre_C_R)       -0.429   144.028    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[1]
  -------------------------------------------------------------------
                         required time                        144.028    
                         arrival time                        -151.428    
  -------------------------------------------------------------------
                         slack                                 -7.400    

Slack (VIOLATED) :        -7.400ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        6.016ns  (logic 0.828ns (13.762%)  route 5.188ns (86.238%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 145.726 - 140.625 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 145.412 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.802   145.412    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X71Y40         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y40         FDRE (Prop_fdre_C_Q)         0.456   145.868 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[3]/Q
                         net (fo=10, routed)          1.248   147.116    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/Q[1]
    SLICE_X71Y39         LUT6 (Prop_lut6_I2_O)        0.124   147.240 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_9/O
                         net (fo=1, routed)           1.252   148.492    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_9_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I5_O)        0.124   148.616 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2/O
                         net (fo=9, routed)           0.828   149.443    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124   149.567 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1/O
                         net (fo=5, routed)           1.861   151.428    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1_n_0
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.672   145.726    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[2]/C
                         clock pessimism              0.071   145.797    
                         clock uncertainty           -1.340   144.457    
    SLICE_X71Y39         FDRE (Setup_fdre_C_R)       -0.429   144.028    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[2]
  -------------------------------------------------------------------
                         required time                        144.028    
                         arrival time                        -151.428    
  -------------------------------------------------------------------
                         slack                                 -7.400    

Slack (VIOLATED) :        -7.400ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@140.625ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@140.000ns)
  Data Path Delay:        6.016ns  (logic 0.828ns (13.762%)  route 5.188ns (86.238%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 145.726 - 140.625 ) 
    Source Clock Delay      (SCD):    5.412ns = ( 145.412 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                    140.000   140.000 r  
    M21                                               0.000   140.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498   141.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807   145.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   141.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   143.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   143.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.802   145.412    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X71Y40         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y40         FDRE (Prop_fdre_C_Q)         0.456   145.868 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[3]/Q
                         net (fo=10, routed)          1.248   147.116    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/Q[1]
    SLICE_X71Y39         LUT6 (Prop_lut6_I2_O)        0.124   147.240 f  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_9/O
                         net (fo=1, routed)           1.252   148.492    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_9_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I5_O)        0.124   148.616 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2/O
                         net (fo=9, routed)           0.828   149.443    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_2_n_0
    SLICE_X71Y39         LUT6 (Prop_lut6_I0_O)        0.124   149.567 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1/O
                         net (fo=5, routed)           1.861   151.428    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY[5]_i_1_n_0
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                    140.625   140.625 r  
    M21                                               0.000   140.625 r  sysClk50 (IN)
                         net (fo=0)                   0.000   140.625    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427   142.052 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513   145.568    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234   142.333 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   143.963    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   144.054 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.672   145.726    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[3]/C
                         clock pessimism              0.071   145.797    
                         clock uncertainty           -1.340   144.457    
    SLICE_X71Y39         FDRE (Setup_fdre_C_R)       -0.429   144.028    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterY_reg[3]
  -------------------------------------------------------------------
                         required time                        144.028    
                         arrival time                        -151.428    
  -------------------------------------------------------------------
                         slack                                 -7.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.231ns (11.568%)  route 1.766ns (88.432%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.567     1.498    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X69Y50         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[5]/Q
                         net (fo=6, routed)           0.945     2.585    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_0[5]
    SLICE_X67Y46         LUT4 (Prop_lut4_I3_O)        0.045     2.630 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_4/O
                         net (fo=1, routed)           0.820     3.450    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0_repN_4
    SLICE_X68Y47         LUT6 (Prop_lut6_I4_O)        0.045     3.495 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[22]_i_1_comp_2/O
                         net (fo=1, routed)           0.000     3.495    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[22]
    SLICE_X68Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.909     2.086    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X68Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[22]/C
                         clock pessimism             -0.188     1.898    
                         clock uncertainty            1.340     3.238    
    SLICE_X68Y47         FDRE (Hold_fdre_C_D)         0.092     3.330    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.231ns (11.959%)  route 1.701ns (88.041%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.632     1.564    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X68Y45         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[4]/Q
                         net (fo=3, routed)           0.860     2.565    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_0[4]
    SLICE_X69Y47         LUT5 (Prop_lut5_I1_O)        0.045     2.610 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5/O
                         net (fo=4, routed)           0.841     3.451    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0
    SLICE_X71Y47         LUT6 (Prop_lut6_I3_O)        0.045     3.496 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[8]_i_1_comp_2/O
                         net (fo=3, routed)           0.000     3.496    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[8]
    SLICE_X71Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.909     2.086    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y47         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[8]/C
                         clock pessimism             -0.188     1.898    
                         clock uncertainty            1.340     3.238    
    SLICE_X71Y47         FDRE (Hold_fdre_C_D)         0.092     3.330    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.496    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.299ns (15.325%)  route 1.652ns (84.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.632     1.564    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X66Y46         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_fdre_C_Q)         0.164     1.728 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[3]/Q
                         net (fo=3, routed)           0.515     2.243    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_0[3]
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.288 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_comp/O
                         net (fo=1, routed)           0.541     2.828    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0_repN
    SLICE_X69Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.873 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_9/O
                         net (fo=26, routed)          0.597     3.470    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0
    SLICE_X71Y48         LUT5 (Prop_lut5_I3_O)        0.045     3.515 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[16]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.515    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[16]
    SLICE_X71Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.909     2.086    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[16]/C
                         clock pessimism             -0.188     1.898    
                         clock uncertainty            1.340     3.238    
    SLICE_X71Y48         FDRE (Hold_fdre_C_D)         0.092     3.330    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.299ns (15.302%)  route 1.655ns (84.698%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.632     1.564    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X66Y46         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_fdre_C_Q)         0.164     1.728 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pgCursorY_reg[3]/Q
                         net (fo=3, routed)           0.515     2.243    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_9_0[3]
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.288 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_comp/O
                         net (fo=1, routed)           0.541     2.828    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_5_n_0_repN
    SLICE_X69Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.873 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_comp_9/O
                         net (fo=26, routed)          0.600     3.473    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[23]_i_3_n_0
    SLICE_X71Y48         LUT5 (Prop_lut5_I4_O)        0.045     3.518 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.518    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/p_0_in[0]
    SLICE_X71Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.909     2.086    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X71Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[0]/C
                         clock pessimism             -0.188     1.898    
                         clock uncertainty            1.340     3.238    
    SLICE_X71Y48         FDRE (Hold_fdre_C_D)         0.092     3.330    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLutBackgroundColor_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.518    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.271ns (14.648%)  route 1.579ns (85.352%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.651     1.583    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X73Y41         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDSE (Prop_fdse_C_Q)         0.128     1.711 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.552     2.263    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/Q[0]
    SLICE_X73Y41         LUT6 (Prop_lut6_I3_O)        0.098     2.361 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.420     2.781    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X73Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.826 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.607     3.433    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X74Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.927     2.104    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X74Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.188     1.916    
                         clock uncertainty            1.340     3.256    
    SLICE_X74Y41         FDRE (Hold_fdre_C_CE)       -0.016     3.240    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.271ns (14.648%)  route 1.579ns (85.352%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.651     1.583    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X73Y41         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDSE (Prop_fdse_C_Q)         0.128     1.711 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.552     2.263    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/Q[0]
    SLICE_X73Y41         LUT6 (Prop_lut6_I3_O)        0.098     2.361 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.420     2.781    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X73Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.826 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.607     3.433    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X74Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.927     2.104    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X74Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[3]/C
                         clock pessimism             -0.188     1.916    
                         clock uncertainty            1.340     3.256    
    SLICE_X74Y41         FDRE (Hold_fdre_C_CE)       -0.016     3.240    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.271ns (14.648%)  route 1.579ns (85.352%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.651     1.583    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X73Y41         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDSE (Prop_fdse_C_Q)         0.128     1.711 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.552     2.263    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/Q[0]
    SLICE_X73Y41         LUT6 (Prop_lut6_I3_O)        0.098     2.361 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.420     2.781    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X73Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.826 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.607     3.433    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X74Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.927     2.104    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X74Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[4]/C
                         clock pessimism             -0.188     1.916    
                         clock uncertainty            1.340     3.256    
    SLICE_X74Y41         FDRE (Hold_fdre_C_CE)       -0.016     3.240    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.271ns (14.663%)  route 1.577ns (85.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.651     1.583    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X73Y41         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDSE (Prop_fdse_C_Q)         0.128     1.711 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.552     2.263    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/Q[0]
    SLICE_X73Y41         LUT6 (Prop_lut6_I3_O)        0.098     2.361 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.420     2.781    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X73Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.826 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.605     3.431    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.927     2.104    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[0]/C
                         clock pessimism             -0.188     1.916    
                         clock uncertainty            1.340     3.256    
    SLICE_X75Y41         FDRE (Hold_fdre_C_CE)       -0.039     3.217    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.271ns (14.663%)  route 1.577ns (85.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.651     1.583    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X73Y41         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDSE (Prop_fdse_C_Q)         0.128     1.711 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.552     2.263    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/Q[0]
    SLICE_X73Y41         LUT6 (Prop_lut6_I3_O)        0.098     2.361 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.420     2.781    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X73Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.826 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.605     3.431    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.927     2.104    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[2]/C
                         clock pessimism             -0.188     1.916    
                         clock uncertainty            1.340     3.256    
    SLICE_X75Y41         FDRE (Hold_fdre_C_CE)       -0.039     3.217    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk64_tangerineA7_100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk64_tangerineA7_100_clk_wiz_0_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.271ns (14.663%)  route 1.577ns (85.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      1.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.809ns
    Phase Error              (PE):    0.934ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.651     1.583    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/mainClock
    SLICE_X73Y41         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y41         FDSE (Prop_fdse_C_Q)         0.128     1.711 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.552     2.263    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/Q[0]
    SLICE_X73Y41         LUT6 (Prop_lut6_I3_O)        0.098     2.361 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3/O
                         net (fo=1, routed)           0.420     2.781    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_3_n_0
    SLICE_X73Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.826 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.605     3.431    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.927     2.104    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]/C
                         clock pessimism             -0.188     1.916    
                         clock uncertainty            1.340     3.256    
    SLICE_X75Y41         FDRE (Hold_fdre_C_CE)       -0.039     3.217    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/FSM_sequential_pgState_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100_tangerineA7_100_clk_wiz_1_0
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Setup :            9  Failing Endpoints,  Worst Slack       -0.941ns,  Total Violation       -3.884ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.941ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][18]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.249ns  (logic 0.456ns (4.449%)  route 9.793ns (95.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.716     5.326    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         9.793    15.575    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X37Y63         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.511    14.941    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X37Y63         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][18]/C
                         clock pessimism              0.188    15.129    
                         clock uncertainty           -0.090    15.039    
    SLICE_X37Y63         FDCE (Recov_fdce_C_CLR)     -0.405    14.634    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][18]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                 -0.941    

Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][12]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 0.456ns (4.539%)  route 9.591ns (95.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.716     5.326    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         9.591    15.373    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X39Y62         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.511    14.941    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X39Y62         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][12]/C
                         clock pessimism              0.188    15.129    
                         clock uncertainty           -0.090    15.039    
    SLICE_X39Y62         FDPE (Recov_fdpe_C_PRE)     -0.359    14.680    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][12]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -15.373    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][23]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 0.456ns (4.596%)  route 9.466ns (95.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.716     5.326    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         9.466    15.248    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X37Y65         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.510    14.940    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X37Y65         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][23]/C
                         clock pessimism              0.188    15.128    
                         clock uncertainty           -0.090    15.038    
    SLICE_X37Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.633    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][23]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -15.248    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][11]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 0.456ns (4.711%)  route 9.224ns (95.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.716     5.326    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         9.224    15.006    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X42Y67         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.504    14.934    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X42Y67         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][11]/C
                         clock pessimism              0.188    15.122    
                         clock uncertainty           -0.090    15.032    
    SLICE_X42Y67         FDPE (Recov_fdpe_C_PRE)     -0.361    14.671    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][11]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -15.006    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][29]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 0.456ns (4.711%)  route 9.224ns (95.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.716     5.326    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         9.224    15.006    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X42Y67         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.504    14.934    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X42Y67         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][29]/C
                         clock pessimism              0.188    15.122    
                         clock uncertainty           -0.090    15.032    
    SLICE_X42Y67         FDCE (Recov_fdce_C_CLR)     -0.361    14.671    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][29]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -15.006    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][15]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 0.456ns (4.711%)  route 9.224ns (95.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.716     5.326    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         9.224    15.006    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X42Y67         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.504    14.934    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X42Y67         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][15]/C
                         clock pessimism              0.188    15.122    
                         clock uncertainty           -0.090    15.032    
    SLICE_X42Y67         FDCE (Recov_fdce_C_CLR)     -0.319    14.713    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][15]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -15.006    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][20]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 0.456ns (4.711%)  route 9.224ns (95.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.716     5.326    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         9.224    15.006    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X42Y67         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.504    14.934    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X42Y67         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][20]/C
                         clock pessimism              0.188    15.122    
                         clock uncertainty           -0.090    15.032    
    SLICE_X42Y67         FDCE (Recov_fdce_C_CLR)     -0.319    14.713    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][20]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -15.006    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][28]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 0.456ns (4.711%)  route 9.224ns (95.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.716     5.326    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         9.224    15.006    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X42Y67         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.504    14.934    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X42Y67         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][28]/C
                         clock pessimism              0.188    15.122    
                         clock uncertainty           -0.090    15.032    
    SLICE_X42Y67         FDCE (Recov_fdce_C_CLR)     -0.319    14.713    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][28]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                         -15.006    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][27]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 0.456ns (4.860%)  route 8.926ns (95.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.716     5.326    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         8.926    14.708    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X47Y70         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.499    14.929    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X47Y70         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][27]/C
                         clock pessimism              0.188    15.117    
                         clock uncertainty           -0.090    15.027    
    SLICE_X47Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.622    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][27]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -14.708    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][25]/CLR
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@10.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 0.456ns (4.964%)  route 8.730ns (95.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.716     5.326    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         8.730    14.512    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X53Y70         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    M21                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680    15.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.490    14.920    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X53Y70         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][25]/C
                         clock pessimism              0.260    15.180    
                         clock uncertainty           -0.090    15.090    
    SLICE_X53Y70         FDCE (Recov_fdce_C_CLR)     -0.405    14.685    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/regs_reg[2][25]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  0.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMtval_reg[22]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.117%)  route 0.229ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.595     1.526    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         0.229     1.896    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X84Y71         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMtval_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.864     2.041    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X84Y71         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMtval_reg[22]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X84Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.494    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMtval_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMcause_reg[22]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.708%)  route 0.214ns (60.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.595     1.526    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         0.214     1.882    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X88Y69         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMcause_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.867     2.044    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X88Y69         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMcause_reg[22]/C
                         clock pessimism             -0.502     1.542    
    SLICE_X88Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMcause_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMcause_reg[23]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.708%)  route 0.214ns (60.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.595     1.526    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         0.214     1.882    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X88Y69         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMcause_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.867     2.044    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X88Y69         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMcause_reg[23]/C
                         clock pessimism             -0.502     1.542    
    SLICE_X88Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMcause_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMscratch_reg[22]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.829%)  route 0.222ns (61.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.595     1.526    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         0.222     1.890    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X83Y71         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMscratch_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.864     2.041    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X83Y71         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMscratch_reg[22]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X83Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.469    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMscratch_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMstatus_reg[22]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.117%)  route 0.229ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.595     1.526    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         0.229     1.896    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X85Y71         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMstatus_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.864     2.041    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X85Y71         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMstatus_reg[22]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X85Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.469    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMstatus_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[20]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.708%)  route 0.214ns (60.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.595     1.526    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         0.214     1.882    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X89Y69         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.867     2.044    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X89Y69         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[20]/C
                         clock pessimism             -0.502     1.542    
    SLICE_X89Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[21]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.708%)  route 0.214ns (60.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.595     1.526    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         0.214     1.882    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X89Y69         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.867     2.044    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X89Y69         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[21]/C
                         clock pessimism             -0.502     1.542    
    SLICE_X89Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[23]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.708%)  route 0.214ns (60.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.595     1.526    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         0.214     1.882    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X89Y69         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.867     2.044    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X89Y69         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[23]/C
                         clock pessimism             -0.502     1.542    
    SLICE_X89Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrDOut_reg[22]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.902%)  route 0.288ns (67.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.595     1.526    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         0.288     1.955    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X84Y69         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrDOut_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.866     2.043    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X84Y69         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrDOut_reg[22]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X84Y69         FDCE (Remov_fdce_C_CLR)     -0.067     1.496    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrDOut_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[22]/CLR
                            (removal check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns - clk100_tangerineA7_100_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.026%)  route 0.250ns (63.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.595     1.526    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X89Y71         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  tangerineA7_100_i/tangerineSOC_0/U0/cpuReset_reg/Q
                         net (fo=524, routed)         0.250     1.918    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/AR[0]
    SLICE_X89Y70         FDCE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.866     2.043    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/mainClock
    SLICE_X89Y70         FDCE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[22]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X89Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/csrMie_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.468    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.653ns  (logic 0.152ns (1.986%)  route 7.501ns (98.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         2.384     7.653    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X75Y36         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.718     5.147    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X75Y36         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.355ns  (logic 0.044ns (1.311%)  route 3.311ns (98.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.316     2.316    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.044     2.360 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         0.996     3.355    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X75Y36         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.923     2.100    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X75Y36         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_tangerineA7_100_clk_wiz_1_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.855ns  (logic 4.022ns (45.414%)  route 4.834ns (54.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.797     5.407    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X53Y48         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDSE (Prop_fdse_C_Q)         0.456     5.863 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           4.834    10.697    lopt
    G20                  OBUF (Prop_obuf_I_O)         3.566    14.262 r  led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.262    led1[0]
    G20                                                               r  led1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTxd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.911ns  (logic 4.106ns (51.908%)  route 3.804ns (48.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807     5.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.495 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.514    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.610 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.852     5.462    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X78Y41         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDSE (Prop_fdse_C_Q)         0.518     5.980 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/Q
                         net (fo=1, routed)           3.804     9.784    uartTxd_OBUF
    E3                   OBUF (Prop_obuf_I_O)         3.588    13.373 r  uartTxd_OBUF_inst/O
                         net (fo=0)                   0.000    13.373    uartTxd
    E3                                                                r  uartTxd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartTxd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.657ns  (logic 1.452ns (54.670%)  route 1.204ns (45.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.652     1.584    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/mainClock
    SLICE_X78Y41         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDSE (Prop_fdse_C_Q)         0.164     1.748 r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/uartTXD_reg/Q
                         net (fo=1, routed)           1.204     2.952    uartTxd_OBUF
    E3                   OBUF (Prop_obuf_I_O)         1.288     4.241 r  uartTxd_OBUF_inst/O
                         net (fo=0)                   0.000     4.241    uartTxd
    E3                                                                r  uartTxd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.407ns (45.245%)  route 1.703ns (54.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.629     1.561    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X53Y48         FDSE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDSE (Prop_fdse_C_Q)         0.141     1.702 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/gpo_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           1.703     3.405    lopt
    G20                  OBUF (Prop_obuf_I_O)         1.266     4.671 r  led1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.671    led1[0]
    G20                                                               r  led1[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk320_tangerineA7_100_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.429ns  (logic 2.428ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.723     6.895    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.472     7.367 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     7.368    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_OB)    1.956     9.325 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/OB
                         net (fo=0)                   0.000     9.325    hdmiDN[2]
    G1                                                                r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.428ns  (logic 2.427ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.723     6.895    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.472     7.367 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     7.368    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_O)     1.955     9.324 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/O
                         net (fo=0)                   0.000     9.324    hdmiDP[2]
    G2                                                                r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.427ns  (logic 2.426ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.721     6.893    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.472     7.365 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     7.366    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_OB)    1.954     9.321 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/OB
                         net (fo=0)                   0.000     9.321    hdmiDN[1]
    E2                                                                r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.426ns  (logic 2.425ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.721     6.893    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.472     7.365 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     7.366    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_O)     1.953     9.320 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/O
                         net (fo=0)                   0.000     9.320    hdmiDP[1]
    F2                                                                r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.425ns  (logic 2.424ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722     6.894    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.472     7.366 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     7.367    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_OB)    1.952     9.319 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/OB
                         net (fo=0)                   0.000     9.319    hdmiDN[0]
    D1                                                                r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.424ns  (logic 2.423ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.722     6.894    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.472     7.366 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     7.367    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_O)     1.951     9.318 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/O
                         net (fo=0)                   0.000     9.318    hdmiDP[0]
    E1                                                                r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.426ns  (logic 2.425ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.880    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.472     7.352 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     7.353    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_OB)    1.953     9.306 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/OB
                         net (fo=0)                   0.000     9.306    hdmiClkN
    C4                                                                r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.425ns  (logic 2.424ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                      1.563     1.563 f  
    M21                                               0.000     1.563 f  sysClk50 (IN)
                         net (fo=0)                   0.000     1.563    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498     3.061 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     6.806    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.441     3.366 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710     5.076    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.172 f  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     6.880    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         f  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.472     7.352 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     7.353    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_O)     1.952     9.305 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/O
                         net (fo=0)                   0.000     9.305    hdmiClkP
    D4                                                                r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 1.076ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.588     1.520    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.177     1.697 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.698    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_O)     0.899     2.597 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/O
                         net (fo=0)                   0.000     2.597    hdmiClkP
    D4                                                                r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 1.077ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.588     1.520    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y122        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.177     1.697 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.698    tangerineA7_100_i/hdmiOut_0/U0/hdmiPixelClock
    D4                   OBUFDS (Prop_obufds_I_OB)    0.900     2.598 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.598    hdmiClkN
    C4                                                                r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 1.076ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     1.704 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.705    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_O)     0.899     2.603 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/O
                         net (fo=0)                   0.000     2.603    hdmiDP[0]
    E1                                                                r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 1.077ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.595     1.527    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y104        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     1.704 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.705    tangerineA7_100_i/hdmiOut_0/U0/I
    E1                   OBUFDS (Prop_obufds_I_OB)    0.900     2.604 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.604    hdmiDN[0]
    D1                                                                r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 1.078ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.594     1.526    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.177     1.703 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.704    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_O)     0.901     2.605 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/O
                         net (fo=0)                   0.000     2.605    hdmiDP[1]
    F2                                                                r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.080ns  (logic 1.079ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.594     1.526    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y106        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.177     1.703 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.704    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_1
    F2                   OBUFDS (Prop_obufds_I_OB)    0.902     2.606 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_green/OB
                         net (fo=0)                   0.000     2.606    hdmiDN[1]
    E2                                                                r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 1.080ns (99.908%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.177     1.705 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.706    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_O)     0.903     2.609 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/O
                         net (fo=0)                   0.000     2.609    hdmiDP[2]
    G2                                                                r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk320_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 1.081ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      1.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk320_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk320_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=44, routed)          0.596     1.528    tangerineA7_100_i/hdmiOut_0/U0/dvidInst/pixelClkx5
    OLOGIC_X1Y102        ODDR                                         r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.177     1.705 r  tangerineA7_100_i/hdmiOut_0/U0/dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.706    tangerineA7_100_i/hdmiOut_0/U0/hdmiEncodedData_2
    G2                   OBUFDS (Prop_obufds_I_OB)    0.904     2.610 r  tangerineA7_100_i/hdmiOut_0/U0/OBUFDS_red/OB
                         net (fo=0)                   0.000     2.610    hdmiDN[2]
    G1                                                                r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_tangerineA7_100_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.441ns  (logic 0.096ns (2.790%)  route 3.345ns (97.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      1.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    M21                                               0.000    50.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    50.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498    51.498 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016    53.514    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.610 f  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634    55.244    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.441    51.803 f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.710    53.514    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    53.610 f  tangerineA7_100_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.634    55.244    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_buf_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_0_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 0.026ns (2.415%)  route 1.050ns (97.585%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      1.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.467ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.077     0.411 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.495     0.906    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.556     1.487    tangerineA7_100_i/clk_wiz_0/inst/clkfbout_buf_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_tangerineA7_100_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_1_0 fall edge)
                                                     10.000    10.000 f  
    M21                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.498    11.498 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.016    13.514    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    13.610 f  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.807    15.417    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    11.495 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    13.514    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    13.610 f  tangerineA7_100_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    15.417    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_buf_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tangerineA7_100_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.906    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.258 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.906    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.932 r  tangerineA7_100_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     1.554    tangerineA7_100_i/clk_wiz_1/inst/clkfbout_buf_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_tangerineA7_100_clk_wiz_1_0

Max Delay           440 Endpoints
Min Delay           440 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[12]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.327ns  (logic 0.152ns (1.472%)  route 10.175ns (98.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         5.058    10.327    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X88Y73         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.594     5.024    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X88Y73         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[12]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[13]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.327ns  (logic 0.152ns (1.472%)  route 10.175ns (98.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         5.058    10.327    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X88Y73         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.594     5.024    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X88Y73         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[13]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[14]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.327ns  (logic 0.152ns (1.472%)  route 10.175ns (98.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         5.058    10.327    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X88Y73         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.594     5.024    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X88Y73         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[14]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[15]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.327ns  (logic 0.152ns (1.472%)  route 10.175ns (98.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         5.058    10.327    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X88Y73         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.594     5.024    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X88Y73         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[15]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.261ns  (logic 0.152ns (1.481%)  route 10.109ns (98.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.992    10.261    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X88Y70         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.598     5.028    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X88Y70         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[1]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.261ns  (logic 0.152ns (1.481%)  route 10.109ns (98.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.992    10.261    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X88Y70         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.598     5.028    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X88Y70         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[1]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[2]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.261ns  (logic 0.152ns (1.481%)  route 10.109ns (98.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.992    10.261    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X88Y70         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.598     5.028    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X88Y70         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[2]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[3]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.261ns  (logic 0.152ns (1.481%)  route 10.109ns (98.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.992    10.261    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X88Y70         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.598     5.028    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X88Y70         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[3]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[10]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.189ns  (logic 0.152ns (1.492%)  route 10.037ns (98.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.919    10.189    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X88Y72         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.595     5.025    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X88Y72         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[10]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[11]/PRE
                            (recovery check against rising-edge clock clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.189ns  (logic 0.152ns (1.492%)  route 10.037ns (98.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 f  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.919    10.189    tangerineA7_100_i/tangerineSOC_0/U0/reset
    SLICE_X88Y72         FDPE                                         f  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.680     5.109    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.415 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.338    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        1.595     5.025    tangerineA7_100_i/tangerineSOC_0/U0/mainClock
    SLICE_X88Y72         FDPE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/cpuResetGenCounter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/frameTimerReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.045ns (2.988%)  route 1.461ns (97.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.461     1.461    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resetn
    SLICE_X56Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.506 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/frameTimerReset_i_1/O
                         net (fo=1, routed)           0.000     1.506    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/frameTimerReset_reg_1
    SLICE_X56Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/frameTimerReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.902     2.079    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X56Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/frameTimerReset_reg/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.045ns (2.737%)  route 1.599ns (97.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.599     1.599    tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/resetn
    SLICE_X56Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.644 r  tangerineA7_100_i/tangerineSOC_0/U0/nekoRvInst/tickTimerReset_i_1/O
                         net (fo=1, routed)           0.000     1.644    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerReset_reg_0
    SLICE_X56Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.902     2.079    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X56Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerReset_reg/C

Slack:                    inf
  Source:                 uartRxd
                            (input port)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/stage1Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.312ns (16.864%)  route 1.538ns (83.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  uartRxd (IN)
                         net (fo=0)                   0.000     0.000    uartRxd
    F3                   IBUF (Prop_ibuf_I_O)         0.312     0.312 r  uartRxd_IBUF_inst/O
                         net (fo=1, routed)           1.538     1.850    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/uartRX
    SLICE_X80Y45         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/stage1Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.929     2.106    tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/mainClock
    SLICE_X80Y45         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/UARTInst/rxdSyncInst/stage1Reg_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.045ns (2.198%)  route 2.002ns (97.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.801     1.801    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X67Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=22, routed)          0.201     2.047    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[21]
    SLICE_X66Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.907     2.084    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X66Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[13]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.045ns (2.198%)  route 2.002ns (97.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.801     1.801    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X67Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=22, routed)          0.201     2.047    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[21]
    SLICE_X66Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.907     2.084    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X66Y41         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[14]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.048ns  (logic 0.045ns (2.197%)  route 2.003ns (97.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.801     1.801    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X67Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=22, routed)          0.203     2.048    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[21]
    SLICE_X66Y40         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.907     2.084    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X66Y40         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[11]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.048ns  (logic 0.045ns (2.197%)  route 2.003ns (97.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.801     1.801    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X67Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=22, routed)          0.203     2.048    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[21]
    SLICE_X66Y40         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.907     2.084    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X66Y40         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[12]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.049ns  (logic 0.045ns (2.196%)  route 2.004ns (97.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.801     1.801    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X67Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=22, routed)          0.204     2.049    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[21]
    SLICE_X66Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.907     2.084    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X66Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[17]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.049ns  (logic 0.045ns (2.196%)  route 2.004ns (97.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.801     1.801    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X67Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=22, routed)          0.204     2.049    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[21]
    SLICE_X66Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.907     2.084    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X66Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[18]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100_tangerineA7_100_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.049ns  (logic 0.045ns (2.196%)  route 2.004ns (97.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.801     1.801    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X67Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=22, routed)          0.204     2.049    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter[21]
    SLICE_X66Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_tangerineA7_100_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.896     2.073    tangerineA7_100_i/clk_wiz_1/inst/clk_in1_tangerineA7_100_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.448 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.148    tangerineA7_100_i/clk_wiz_1/inst/clk100_tangerineA7_100_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2433, routed)        0.907     2.084    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/mainClock
    SLICE_X66Y42         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/tickTimerPrescalerCounter_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk64_tangerineA7_100_clk_wiz_0_0

Max Delay           182 Endpoints
Min Delay           182 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaHS_reg/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.898ns  (logic 0.152ns (1.536%)  route 9.746ns (98.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.628     9.898    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/reset
    SLICE_X81Y74         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaHS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.583     5.013    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X81Y74         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaHS_reg/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaR_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.618ns  (logic 0.152ns (1.580%)  route 9.466ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.349     9.618    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/reset
    SLICE_X80Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaR_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.586     5.016    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X80Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaR_reg[4]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.618ns  (logic 0.152ns (1.580%)  route 9.466ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.349     9.618    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/reset
    SLICE_X80Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.586     5.016    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X80Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaR_reg[5]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.296ns  (logic 0.152ns (1.635%)  route 9.144ns (98.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.026     9.296    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/reset
    SLICE_X78Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.583     5.013    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X78Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[4]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.296ns  (logic 0.152ns (1.635%)  route 9.144ns (98.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.026     9.296    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/reset
    SLICE_X78Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.583     5.013    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X78Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[5]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.296ns  (logic 0.152ns (1.635%)  route 9.144ns (98.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.026     9.296    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/reset
    SLICE_X78Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.583     5.013    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X78Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[6]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.296ns  (logic 0.152ns (1.635%)  route 9.144ns (98.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.026     9.296    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/reset
    SLICE_X79Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.583     5.013    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X79Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaB_reg[7]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaG_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.296ns  (logic 0.152ns (1.635%)  route 9.144ns (98.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.026     9.296    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/reset
    SLICE_X78Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaG_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.583     5.013    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X78Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaG_reg[6]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaG_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.296ns  (logic 0.152ns (1.635%)  route 9.144ns (98.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.026     9.296    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/reset
    SLICE_X79Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaG_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.583     5.013    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X79Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaG_reg[7]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.296ns  (logic 0.152ns (1.635%)  route 9.144ns (98.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          5.118     5.118    tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/resetn
    SLICE_X73Y47         LUT1 (Prop_lut1_I0_O)        0.152     5.270 r  tangerineA7_100_i/tangerineSOC_0/U0/rootRegistersInst/vgaR[7]_i_1/O
                         net (fo=323, routed)         4.026     9.296    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/reset
    SLICE_X79Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           1.911     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513     4.943    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     1.708 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     3.338    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.429 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         1.583     5.013    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/pixelClock
    SLICE_X79Y72         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/videoMuxInst/vgaR_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.303ns  (logic 0.044ns (1.910%)  route 2.259ns (98.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.966     1.966    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/resetn
    SLICE_X64Y39         LUT2 (Prop_lut2_I0_O)        0.044     2.010 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.293     2.303    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X74Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.926     2.103    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X74Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[4]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.303ns  (logic 0.044ns (1.910%)  route 2.259ns (98.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.966     1.966    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/resetn
    SLICE_X64Y39         LUT2 (Prop_lut2_I0_O)        0.044     2.010 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.293     2.303    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X74Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.926     2.103    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X74Y39         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[7]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.340ns  (logic 0.044ns (1.881%)  route 2.296ns (98.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.966     1.966    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/resetn
    SLICE_X64Y39         LUT2 (Prop_lut2_I0_O)        0.044     2.010 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.329     2.340    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X73Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.926     2.103    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X73Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[2]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.340ns  (logic 0.044ns (1.881%)  route 2.296ns (98.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.966     1.966    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/resetn
    SLICE_X64Y39         LUT2 (Prop_lut2_I0_O)        0.044     2.010 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.329     2.340    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X73Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.926     2.103    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X73Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[3]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.340ns  (logic 0.044ns (1.881%)  route 2.296ns (98.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.966     1.966    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/resetn
    SLICE_X64Y39         LUT2 (Prop_lut2_I0_O)        0.044     2.010 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.329     2.340    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X73Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.926     2.103    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X73Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[5]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.345ns  (logic 0.044ns (1.877%)  route 2.301ns (98.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.966     1.966    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/resetn
    SLICE_X64Y39         LUT2 (Prop_lut2_I0_O)        0.044     2.010 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.334     2.345    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X75Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.926     2.103    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.345ns  (logic 0.044ns (1.877%)  route 2.301ns (98.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.966     1.966    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/resetn
    SLICE_X64Y39         LUT2 (Prop_lut2_I0_O)        0.044     2.010 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.334     2.345    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X75Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.926     2.103    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X75Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[1]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.044ns (1.868%)  route 2.312ns (98.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          1.966     1.966    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/resetn
    SLICE_X64Y39         LUT2 (Prop_lut2_I0_O)        0.044     2.010 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.346     2.356    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X74Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.926     2.103    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X74Y38         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterData_reg[6]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterX_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.481ns  (logic 0.043ns (1.733%)  route 2.438ns (98.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.316     2.316    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/resetn
    SLICE_X73Y47         LUT3 (Prop_lut3_I0_O)        0.043     2.359 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterX[7]_i_2/O
                         net (fo=8, routed)           0.123     2.481    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterX[7]_i_2_n_0
    SLICE_X73Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.929     2.106    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X73Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterX_reg[0]/C

Slack:                    inf
  Source:                 tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterX_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk64_tangerineA7_100_clk_wiz_0_0  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.481ns  (logic 0.043ns (1.733%)  route 2.438ns (98.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      1.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.644ns
    Phase Error              (PE):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  tangerineA7_100_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=33, routed)          2.316     2.316    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/resetn
    SLICE_X73Y47         LUT3 (Prop_lut3_I0_O)        0.043     2.359 r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterX[7]_i_2/O
                         net (fo=8, routed)           0.123     2.481    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterX[7]_i_2_n_0
    SLICE_X72Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk64_tangerineA7_100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M21                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.826     2.003    tangerineA7_100_i/clk_wiz_0/inst/clk_in1_tangerineA7_100_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     0.609 r  tangerineA7_100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.148    tangerineA7_100_i/clk_wiz_0/inst/clk64_tangerineA7_100_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.177 r  tangerineA7_100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=276, routed)         0.929     2.106    tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pixelClock
    SLICE_X72Y48         FDRE                                         r  tangerineA7_100_i/tangerineSOC_0/U0/vgaInst/pixelGenInst/pgLetterX_reg[1]/C





