// Seed: 1522981659
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
module module_1 ();
  logic [1 : -1] id_1, id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2 #(
    parameter id_4 = 32'd17
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  module_0 modCall_1 (id_1);
  output logic [7:0] id_2;
  output wire id_1;
  assign id_1 = -1;
  logic [-1 : -1 'b0] id_19 = id_19;
  wire id_20;
  assign id_2[id_4] = id_18;
  wire id_21;
  ;
  logic id_22;
  ;
endmodule
