============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Oct 25 23:31:11 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : net u_image_process/u_RGBYCbCr/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_2 will be merged with clock u_camera_reader/wrreq
PHY-1001 : eco open net = 0
PHY-1001 : 22 feed throughs used by 18 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  4.868942s wall, 4.828125s user + 0.078125s system = 4.906250s CPU (100.8%)

RUN-1004 : used memory is 495 MB, reserved memory is 460 MB, peak memory is 526 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(19)
HDL-1007 : undeclared symbol 'rd_en', assumed default net type 'wire' in RTL/three_martix.v(23)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(25)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(19)
HDL-1007 : undeclared symbol 'rd_en', assumed default net type 'wire' in RTL/three_martix.v(23)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(25)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(19)
HDL-1007 : undeclared symbol 'rd_en', assumed default net type 'wire' in RTL/three_martix.v(23)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(25)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(21)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(27)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(21)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(27)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(21)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(27)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(25)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(31)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(26)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(32)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(26)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(32)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(35)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(41)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(35)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(41)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(38)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(44)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(42)
HDL-1007 : undeclared symbol 'data_out2', assumed default net type 'wire' in RTL/three_martix.v(48)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(47)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(48)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(49)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(48)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : net u_image_process/u_RGBYCbCr/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_2 will be merged with clock u_camera_reader/wrreq
PHY-1001 : eco open net = 0
PHY-1001 : 22 feed throughs used by 18 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  1.589382s wall, 1.484375s user + 0.156250s system = 1.640625s CPU (103.2%)

RUN-1004 : used memory is 406 MB, reserved memory is 485 MB, peak memory is 526 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(57)
HDL-5007 WARNING: 'sys_clk' is not declared in RTL/three_martix.v(45)
HDL-5007 WARNING: 'sys_rst_n' is not declared in RTL/three_martix.v(45)
HDL-5007 WARNING: 'sys_rst_n' is not declared in RTL/three_martix.v(46)
HDL-5007 WARNING: 'Byte_flag' is not declared in RTL/three_martix.v(48)
HDL-5007 WARNING: 'Byte_flag' is not declared in RTL/three_martix.v(50)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in RTL/three_martix.v(56)
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(57)
HDL-5007 WARNING: 'sys_rst_n' is not declared in RTL/three_martix.v(45)
HDL-5007 WARNING: 'sys_rst_n' is not declared in RTL/three_martix.v(46)
HDL-5007 WARNING: 'Byte_flag' is not declared in RTL/three_martix.v(48)
HDL-5007 WARNING: 'Byte_flag' is not declared in RTL/three_martix.v(50)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(57)
HDL-5007 WARNING: 'sys_rst_n' is not declared in RTL/three_martix.v(46)
HDL-5007 WARNING: 'Byte_flag' is not declared in RTL/three_martix.v(48)
HDL-5007 WARNING: 'Byte_flag' is not declared in RTL/three_martix.v(50)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(57)
HDL-5007 WARNING: 'Byte_flag' is not declared in RTL/three_martix.v(48)
HDL-5007 WARNING: 'Byte_flag' is not declared in RTL/three_martix.v(50)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: syntax error near 'input' in RTL/image_process.v(5)
HDL-8007 ERROR: Verilog 2000 keyword 'input' used in incorrect context in RTL/image_process.v(5)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: syntax error near '.' in RTL/image_process.v(42)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/image_process.v(1)
HDL-1007 : Verilog file 'RTL/image_process.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-8007 ERROR: syntax error near ')' in RTL/three_martix.v(7)
HDL-1007 : Verilog file 'RTL/three_martix.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-8007 ERROR: ANSI port 'wrreq' cannot be redeclared in RTL/three_martix.v(6)
HDL-8007 ERROR: syntax error near ')' in RTL/three_martix.v(7)
HDL-1007 : Verilog file 'RTL/three_martix.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(59)
HDL-5007 WARNING: 'Byte_flag' is not declared in RTL/three_martix.v(50)
HDL-5007 WARNING: 'Byte_flag' is not declared in RTL/three_martix.v(52)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(59)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'rst', assumed default net type 'wire' in RTL/three_martix.v(60)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
