// Seed: 1881933695
module module_0 (
    output wand id_0,
    output wire id_1,
    output wire id_2,
    input  tri0 id_3
);
  assign id_1 = id_3;
  wire id_5;
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input logic id_2,
    input logic id_3,
    input supply1 id_4,
    input tri0 id_5
);
  uwire id_7;
  for (id_8 = 1 && id_7 && 1; id_2; id_8 = id_3) begin : LABEL_0
    wire id_9;
    wire id_10;
  end
  assign id_1 = 1;
  always
    if (1)
      if (1) id_8 <= 1;
      else begin : LABEL_0
      end
  event id_11 = id_3;
  wire  id_12;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_4
  );
  id_13(
      .id_0(1), .id_1(1), .id_2(), .id_3()
  );
  genvar id_14;
  always begin : LABEL_0
    @(1) id_11 = 1'b0;
  end
endmodule
