ARM GAS  /tmp/cc7nVOhG.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_pwr.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_PWR_DeInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_PWR_DeInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_PWR_DeInit:
  26              	.LFB141:
  27              		.file 1 "Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c"
   1:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
   2:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   ******************************************************************************
   3:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @file    stm32h7xx_hal_pwr.c
   4:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @author  MCD Application Team
   5:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief   PWR HAL module driver.
   6:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *           + Initialization and de-initialization functions.
   9:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *           + Peripheral Control functions.
  10:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *           + Interrupt Handling functions.
  11:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   ******************************************************************************
  12:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @attention
  13:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *
  14:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * Copyright (c) 2017 STMicroelectronics.
  15:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * All rights reserved.
  16:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *
  17:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * in the root directory of this software component.
  19:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *
  21:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   ******************************************************************************
  22:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   @verbatim
  23:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   ==============================================================================
  24:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                         ##### PWR peripheral overview #####
  25:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   ==============================================================================
  26:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   [..]
  27:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) The Power control (PWR) provides an overview of the supply architecture
  28:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        for the different power domains and of the supply configuration
  29:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        controller.
  30:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        In the H7 family, the number of power domains is different between
  31:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        device lines. This difference is due to characteristics of each device.
ARM GAS  /tmp/cc7nVOhG.s 			page 2


  32:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
  33:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Domain architecture overview for the different H7 lines:
  34:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) Dual core lines are STM32H745, STM32H747, STM32H755 and STM32H757.
  35:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           These devices have 3 power domains (D1, D2 and D3).
  36:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           The domain D1 contains a CPU (Cortex-M7), a Flash memory and some
  37:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           peripherals. The D2 domain contains peripherals and a CPU
  38:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           (Cortex-M4). The D3 domain contains the system control, I/O logic
  39:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           and low-power peripherals.
  40:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) STM32H72x, STM32H73x, STM32H742, STM32H743, STM32H750 and STM32H753 
  41:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           devices have 3 power domains (D1, D2 and D3).
  42:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           The domain D1 contains a CPU (Cortex-M7), a Flash memory and some
  43:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           peripherals. The D2 domain contains peripherals. The D3 domains
  44:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           contains the system control, I/O logic and low-power peripherals.
  45:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) STM32H7Axxx and STM32H7Bxxx devices have 2 power domains (CD and SRD).
  46:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           The core domain (CD) contains a CPU (Cortex-M7), a Flash
  47:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           memory and peripherals. The SmartRun domain contains the system
  48:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           control, I/O logic and low-power peripherals.
  49:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
  50:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Every entity have low power mode as described below :
  51:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) The CPU low power modes are :
  52:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) CPU CRUN.
  53:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) CPU CSLEEP.
  54:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) CPU CSTOP.
  55:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) The domain low power modes are :
  56:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) DRUN.
  57:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) DSTOP.
  58:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) DSTANDBY.
  59:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) The SYSTEM low power modes are :
  60:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) RUN* : The Run* mode is entered after a POR reset and a wakeup from
  61:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                  Standby. In Run* mode, the performance is limited and the
  62:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                  system supply configuration shall be programmed. The system
  63:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                  enters Run mode only when the ACTVOSRDY bit in PWR control
  64:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                  status register 1 (PWR_CSR1) is set to 1.
  65:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) RUN.
  66:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) STOP.
  67:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) STANDBY.
  68:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
  69:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   ==============================================================================
  70:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                         ##### How to use this driver #####
  71:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   ==============================================================================
  72:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   [..]
  73:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Power management peripheral is active by default at startup level in
  74:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        STM32h7xx lines.
  75:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
  76:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableBkUpAccess() and HAL_PWR_DisableBkUpAccess() functions
  77:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        to enable/disable access to the backup domain (RTC registers, RTC backup
  78:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        data registers and backup SRAM).
  79:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
  80:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Call HAL_PWR_ConfigPVD() after setting parameters to be configured (event
  81:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        mode and voltage threshold) in order to set up the Power Voltage Detector,
  82:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        then use HAL_PWR_EnablePVD() and  HAL_PWR_DisablePVD() functions to start
  83:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        and stop the PVD detection.
  84:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        (+) PVD level could be one of the following values :
  85:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****              (++) 1V95
  86:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****              (++) 2V1
  87:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****              (++) 2V25
  88:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****              (++) 2V4
ARM GAS  /tmp/cc7nVOhG.s 			page 3


  89:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****              (++) 2V55
  90:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****              (++) 2V7
  91:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****              (++) 2V85
  92:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****              (++) External voltage level
  93:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
  94:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableWakeUpPin() and HAL_PWR_DisableWakeUpPin() functions
  95:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        with the right parameter to configure the wake up pin polarity (Low or
  96:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        High) and to enable and disable it.
  97:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
  98:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Call HAL_PWR_EnterSLEEPMode() function to enter the current Core in SLEEP
  99:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        mode. Wake-up from SLEEP mode could be following to an event or an
 100:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        interrupt according to low power mode intrinsic request called (__WFI()
 101:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        or __WFE()).
 102:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        Please ensure to clear all CPU pending events by calling
 103:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        HAL_PWREx_ClearPendingEvent() function when trying to enter the Cortex-Mx
 104:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        in SLEEP mode with __WFE() entry.
 105:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 106:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Call HAL_PWR_EnterSTOPMode() function to enter the whole system to Stop 0
 107:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        mode for single core devices. For dual core devices, this API will enter
 108:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        the domain (containing Cortex-Mx that executing this function) in DSTOP
 109:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        mode. According to the used parameter, user could select the regulator to
 110:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        be kept actif in low power mode and wake-up event type.
 111:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        Please ensure to clear all CPU pending events by calling
 112:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        HAL_PWREx_ClearPendingEvent() function when trying to enter the Cortex-Mx
 113:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        in CSTOP mode with __WFE() entry.
 114:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 115:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Call HAL_PWR_EnterSTANDBYMode() function to enter the whole system in
 116:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        STANDBY mode for single core devices. For dual core devices, this API
 117:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        will enter the domain (containing Cortex-Mx that executing this function)
 118:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        in DSTANDBY mode.
 119:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 120:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableSleepOnExit() and HAL_PWR_DisableSleepOnExit() APIs to
 121:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        enable and disable the Cortex-Mx re-entring in SLEEP mode after an
 122:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        interruption handling is over.
 123:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 124:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Call HAL_PWR_EnableSEVOnPend() and HAL_PWR_DisableSEVOnPend() functions
 125:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        to configure the Cortex-Mx to wake-up after any pending event / interrupt
 126:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        even if it's disabled or has insufficient priority to cause exception
 127:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        entry.
 128:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 129:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    (#) Call HAL_PWR_PVD_IRQHandler() function to handle the PWR PVD interrupt
 130:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        request.
 131:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 132:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****      *** PWR HAL driver macros list ***
 133:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****      =============================================
 134:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****      [..]
 135:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        Below the list of most used macros in PWR HAL driver.
 136:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 137:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) __HAL_PWR_VOLTAGESCALING_CONFIG() : Configure the main internal
 138:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                                               regulator output voltage.
 139:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) __HAL_PWR_GET_FLAG()              : Get the PWR pending flags.
 140:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) __HAL_PWR_CLEAR_FLAG()            : Clear the PWR pending flags.
 141:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 142:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   @endverbatim
 143:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 144:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 145:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /* Includes ------------------------------------------------------------------*/
ARM GAS  /tmp/cc7nVOhG.s 			page 4


 146:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #include "stm32h7xx_hal.h"
 147:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 148:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /** @addtogroup STM32H7xx_HAL_Driver
 149:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @{
 150:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 151:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 152:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /** @defgroup PWR PWR
 153:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief PWR HAL module driver
 154:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @{
 155:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 156:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 157:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #ifdef HAL_PWR_MODULE_ENABLED
 158:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 159:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /* Private typedef -----------------------------------------------------------*/
 160:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /* Private define ------------------------------------------------------------*/
 161:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 162:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /** @addtogroup PWR_Private_Constants PWR Private Constants
 163:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @{
 164:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 165:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 166:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask
 167:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @{
 168:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 169:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #if !defined (DUAL_CORE)
 170:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #define PVD_MODE_IT              (0x00010000U)
 171:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #define PVD_MODE_EVT             (0x00020000U)
 172:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #endif /* !defined (DUAL_CORE) */
 173:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 174:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #define PVD_RISING_EDGE          (0x00000001U)
 175:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #define PVD_FALLING_EDGE         (0x00000002U)
 176:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #define PVD_RISING_FALLING_EDGE  (0x00000003U)
 177:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 178:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @}
 179:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 180:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 181:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 182:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @}
 183:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 184:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 185:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /* Private macro -------------------------------------------------------------*/
 186:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /* Private variables ---------------------------------------------------------*/
 187:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /* Private function prototypes -----------------------------------------------*/
 188:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /* Private functions ---------------------------------------------------------*/
 189:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 190:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions PWR Exported Functions
 191:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @{
 192:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 193:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 194:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group1 Initialization and De-Initialization Functions
 195:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief    Initialization and De-Initialization functions
 196:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *
 197:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** @verbatim
 198:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****  ===============================================================================
 199:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****               ##### Initialization and De-Initialization Functions #####
 200:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****  ===============================================================================
 201:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 202:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       This section provides functions allowing to deinitialize power peripheral.
ARM GAS  /tmp/cc7nVOhG.s 			page 5


 203:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 204:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 205:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       After system reset, the backup domain (RTC registers, RTC backup data
 206:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       registers and backup SRAM) is protected against possible unwanted write
 207:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       accesses.
 208:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       The HAL_PWR_EnableBkUpAccess() function enables the access to the backup
 209:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       domain.
 210:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       The HAL_PWR_DisableBkUpAccess() function disables the access to the backup
 211:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       domain.
 212:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 213:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** @endverbatim
 214:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @{
 215:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 216:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 217:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 218:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Deinitialize the HAL PWR peripheral registers to their default reset
 219:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         values.
 220:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   This functionality is not available in this product.
 221:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         The prototype is kept just to maintain compatibility with other
 222:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         products.
 223:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 224:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 225:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_DeInit (void)
 226:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
  28              		.loc 1 226 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 227:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
  33              		.loc 1 227 1 view .LVU1
  34 0000 7047     		bx	lr
  35              		.cfi_endproc
  36              	.LFE141:
  38              		.section	.text.HAL_PWR_EnableBkUpAccess,"ax",%progbits
  39              		.align	1
  40              		.global	HAL_PWR_EnableBkUpAccess
  41              		.syntax unified
  42              		.thumb
  43              		.thumb_func
  45              	HAL_PWR_EnableBkUpAccess:
  46              	.LFB142:
 228:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 229:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 230:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Enable access to the backup domain (RTC registers, RTC backup data
 231:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         registers and backup SRAM).
 232:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
 233:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         Backup Domain Access should be kept enabled.
 234:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 235:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 236:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_EnableBkUpAccess (void)
 237:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
  47              		.loc 1 237 1 view -0
  48              		.cfi_startproc
  49              		@ args = 0, pretend = 0, frame = 0
  50              		@ frame_needed = 0, uses_anonymous_args = 0
  51              		@ link register save eliminated.
ARM GAS  /tmp/cc7nVOhG.s 			page 6


 238:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Enable access to RTC and backup registers */
 239:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   SET_BIT (PWR->CR1, PWR_CR1_DBP);
  52              		.loc 1 239 3 view .LVU3
  53 0000 024A     		ldr	r2, .L3
  54 0002 1368     		ldr	r3, [r2]
  55 0004 43F48073 		orr	r3, r3, #256
  56 0008 1360     		str	r3, [r2]
 240:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
  57              		.loc 1 240 1 is_stmt 0 view .LVU4
  58 000a 7047     		bx	lr
  59              	.L4:
  60              		.align	2
  61              	.L3:
  62 000c 00480258 		.word	1476544512
  63              		.cfi_endproc
  64              	.LFE142:
  66              		.section	.text.HAL_PWR_DisableBkUpAccess,"ax",%progbits
  67              		.align	1
  68              		.global	HAL_PWR_DisableBkUpAccess
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	HAL_PWR_DisableBkUpAccess:
  74              	.LFB143:
 241:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 242:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 243:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Disable access to the backup domain (RTC registers, RTC backup data
 244:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         registers and backup SRAM).
 245:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
 246:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         Backup Domain Access should be kept enabled.
 247:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 248:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 249:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_DisableBkUpAccess (void)
 250:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
  75              		.loc 1 250 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		@ link register save eliminated.
 251:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Disable access to RTC and backup registers */
 252:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   CLEAR_BIT (PWR->CR1, PWR_CR1_DBP);
  80              		.loc 1 252 3 view .LVU6
  81 0000 024A     		ldr	r2, .L6
  82 0002 1368     		ldr	r3, [r2]
  83 0004 23F48073 		bic	r3, r3, #256
  84 0008 1360     		str	r3, [r2]
 253:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
  85              		.loc 1 253 1 is_stmt 0 view .LVU7
  86 000a 7047     		bx	lr
  87              	.L7:
  88              		.align	2
  89              	.L6:
  90 000c 00480258 		.word	1476544512
  91              		.cfi_endproc
  92              	.LFE143:
  94              		.section	.text.HAL_PWR_ConfigPVD,"ax",%progbits
  95              		.align	1
ARM GAS  /tmp/cc7nVOhG.s 			page 7


  96              		.global	HAL_PWR_ConfigPVD
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	HAL_PWR_ConfigPVD:
 102              	.LVL0:
 103              	.LFB144:
 254:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 255:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @}
 256:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 257:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 258:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group2 Peripheral Control Functions
 259:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *  @brief   Power Control functions
 260:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *
 261:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** @verbatim
 262:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****  ===============================================================================
 263:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                  ##### Peripheral Control Functions #####
 264:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****  ===============================================================================
 265:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 266:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       This section provides functions allowing to control power peripheral.
 267:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 268:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     *** PVD configuration ***
 269:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     =========================
 270:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 271:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) The PVD is used to monitor the VDD power supply by comparing it to a
 272:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           threshold selected by the PVD Level (PLS[7:0] bits in the PWR_CR1
 273:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           register).
 274:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 275:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) A PVDO flag is available to indicate if VDD is higher or lower
 276:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           than the PVD threshold. This event is internally connected to the EXTI
 277:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           line 16 to generate an interrupt if enabled.
 278:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           It is configurable through __HAL_PWR_PVD_EXTI_ENABLE_IT() macro.
 279:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 280:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) The PVD is stopped in STANDBY mode.
 281:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 282:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     *** Wake-up pin configuration ***
 283:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     =================================
 284:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 285:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) Wake-up pin is used to wake up the system from STANDBY mode.
 286:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           The pin pull is configurable through the WKUPEPR register to be in
 287:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           No-pull, Pull-up and Pull-down.
 288:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           The pin polarity is configurable through the WKUPEPR register to be
 289:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           active on rising or falling edges.
 290:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 291:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) There are up to six Wake-up pin in the STM32H7 devices family.
 292:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 293:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     *** Low Power modes configuration ***
 294:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     =====================================
 295:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 296:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****      The device present 3 principles low-power modes features:
 297:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) SLEEP mode   : Cortex-Mx is stopped and all PWR domains are remaining
 298:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                          active (Powered and Clocked).
 299:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 300:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) STOP mode    : Cortex-Mx is stopped, clocks are stopped and the
 301:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                          regulator is running. The Main regulator or the LP
 302:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                          regulator could be selected.
 303:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
ARM GAS  /tmp/cc7nVOhG.s 			page 8


 304:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) STANDBY mode : All PWR domains enter DSTANDBY mode and the VCORE
 305:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                          supply regulator is powered off.
 306:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 307:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    *** SLEEP mode ***
 308:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    ==================
 309:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 310:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) Entry:
 311:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****         The SLEEP mode is entered by using the HAL_PWR_EnterSLEEPMode(Regulator,
 312:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****         SLEEPEntry) function.
 313:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 314:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           (++) PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction.
 315:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           (++) PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction.
 316:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 317:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       -@@- The Regulator parameter is not used for the STM32H7 family
 318:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****               and is kept as parameter just to maintain compatibility with the
 319:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****               lower power families (STM32L).
 320:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 321:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) Exit:
 322:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****         Any peripheral interrupt acknowledged by the nested vectored interrupt
 323:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****         controller (NVIC) can wake up the device from SLEEP mode.
 324:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 325:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    *** STOP mode ***
 326:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    =================
 327:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 328:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       In system STOP mode, all clocks in the 1.2V domain are stopped, the PLL,
 329:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       the HSI, and the HSE RC oscillators are disabled. Internal SRAM and
 330:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       register contents are preserved.
 331:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       The voltage regulator can be configured either in normal or low-power mode.
 332:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       To minimize the consumption in STOP mode, FLASH can be powered off before
 333:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       entering the STOP mode using the HAL_PWREx_EnableFlashPowerDown() function.
 334:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       It can be switched on again by software after exiting the STOP mode using
 335:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       the HAL_PWREx_DisableFlashPowerDown() function.
 336:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 337:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) Entry:
 338:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****          The STOP mode is entered using the HAL_PWR_EnterSTOPMode(Regulator,
 339:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****          STOPEntry) function with:
 340:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 341:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****          (++) Regulator:
 342:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           (+++) PWR_MAINREGULATOR_ON: Main regulator ON.
 343:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           (+++) PWR_LOWPOWERREGULATOR_ON: Low Power regulator ON.
 344:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 345:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****          (++) STOPEntry:
 346:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           (+++) PWR_STOPENTRY_WFI: enter STOP mode with WFI instruction.
 347:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****           (+++) PWR_STOPENTRY_WFE: enter STOP mode with WFE instruction.
 348:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 349:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (+) Exit:
 350:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****          Any EXTI Line (Internal or External) configured in Interrupt/Event mode.
 351:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 352:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    *** STANDBY mode ***
 353:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    ====================
 354:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 355:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     (+)
 356:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       The system STANDBY mode allows to achieve the lowest power consumption.
 357:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       It is based on the Cortex-Mx deep SLEEP mode, with the voltage regulator
 358:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       disabled. The system is consequently powered off. The PLL, the HSI
 359:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       oscillator and the HSE oscillator are also switched off. SRAM and register
 360:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       contents are lost except for the RTC registers, RTC backup registers,
ARM GAS  /tmp/cc7nVOhG.s 			page 9


 361:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       backup SRAM and standby circuitry.
 362:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 363:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 364:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       The voltage regulator is OFF.
 365:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 366:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (++) Entry:
 367:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****         (+++) The STANDBY mode is entered using the HAL_PWR_EnterSTANDBYMode()
 368:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****               function.
 369:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 370:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       (++) Exit:
 371:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****         (+++) WKUP pin rising or falling edge, RTC alarm (Alarm A and Alarm B),
 372:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****               RTC wakeup, tamper event, time stamp event, external reset in NRST
 373:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****               pin, IWDG reset.
 374:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 375:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    *** Auto-wakeup (AWU) from low-power mode ***
 376:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****    =============================================
 377:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 378:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****      (+) The MCU can be woken up from low-power mode by an RTC Alarm event, an
 379:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****          RTC Wakeup event, a tamper event or a time-stamp event, without
 380:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****          depending on an external interrupt (Auto-wakeup mode).
 381:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 382:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****      (+) RTC auto-wakeup (AWU) from the STOP and STANDBY modes
 383:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 384:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        (++) To wake up from the STOP mode with an RTC alarm event, it is
 385:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****             necessary to configure the RTC to generate the RTC alarm using the
 386:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****             HAL_RTC_SetAlarm_IT() function.
 387:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 388:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        (++) To wake up from the STOP mode with an RTC Tamper or time stamp event,
 389:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****             it is necessary to configure the RTC to detect the tamper or time
 390:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****             stamp event using the HAL_RTCEx_SetTimeStamp_IT() or
 391:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****             HAL_RTCEx_SetTamper_IT() functions.
 392:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 393:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****        (++) To wake up from the STOP mode with an RTC WakeUp event, it is
 394:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****             necessary to configure the RTC to generate the RTC WakeUp event
 395:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****             using the HAL_RTCEx_SetWakeUpTimer_IT() function.
 396:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 397:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** @endverbatim
 398:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @{
 399:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 400:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 401:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 402:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Configure the event mode and the voltage threshold detected by the
 403:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         Programmable Voltage Detector(PVD).
 404:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @param  sConfigPVD : Pointer to an PWR_PVDTypeDef structure that contains
 405:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                      the configuration information for the PVD.
 406:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   Refer to the electrical characteristics of your device datasheet for
 407:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         more details about the voltage threshold corresponding to each
 408:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         detection level.
 409:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   For dual core devices, please ensure to configure the EXTI lines for
 410:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         the different Cortex-Mx through PWR_Exported_Macro provided by this
 411:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         driver. All combination are allowed: wake up only Cortex-M7, wake up
 412:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         only Cortex-M4 or wake up Cortex-M7 and Cortex-M4.
 413:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 414:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 415:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_ConfigPVD (PWR_PVDTypeDef *sConfigPVD)
 416:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 104              		.loc 1 416 1 is_stmt 1 view -0
ARM GAS  /tmp/cc7nVOhG.s 			page 10


 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 0
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		@ link register save eliminated.
 417:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Check the PVD configuration parameter */
 418:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   if (sConfigPVD == NULL)
 109              		.loc 1 418 3 view .LVU9
 110              		.loc 1 418 6 is_stmt 0 view .LVU10
 111 0000 0246     		mov	r2, r0
 112 0002 0028     		cmp	r0, #0
 113 0004 48D0     		beq	.L8
 419:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 420:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     return;
 421:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 422:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 423:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Check the parameters */
 424:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   assert_param (IS_PWR_PVD_LEVEL (sConfigPVD->PVDLevel));
 114              		.loc 1 424 3 is_stmt 1 view .LVU11
 425:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   assert_param (IS_PWR_PVD_MODE (sConfigPVD->Mode));
 115              		.loc 1 425 3 view .LVU12
 426:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 427:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Set PLS[7:5] bits according to PVDLevel value */
 428:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   MODIFY_REG (PWR->CR1, PWR_CR1_PLS, sConfigPVD->PVDLevel);
 116              		.loc 1 428 3 view .LVU13
 117 0006 2549     		ldr	r1, .L13
 118 0008 0B68     		ldr	r3, [r1]
 119 000a 23F0E003 		bic	r3, r3, #224
 120 000e 0068     		ldr	r0, [r0]
 121              	.LVL1:
 122              		.loc 1 428 3 is_stmt 0 view .LVU14
 123 0010 0343     		orrs	r3, r3, r0
 124 0012 0B60     		str	r3, [r1]
 429:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 430:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Clear previous config */
 431:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #if !defined (DUAL_CORE)
 432:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_EVENT ();
 125              		.loc 1 432 3 is_stmt 1 view .LVU15
 126 0014 4FF0B043 		mov	r3, #1476395008
 127 0018 D3F88410 		ldr	r1, [r3, #132]
 128 001c 21F48031 		bic	r1, r1, #65536
 129 0020 C3F88410 		str	r1, [r3, #132]
 433:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_IT ();
 130              		.loc 1 433 3 view .LVU16
 131 0024 D3F88010 		ldr	r1, [r3, #128]
 132 0028 21F48031 		bic	r1, r1, #65536
 133 002c C3F88010 		str	r1, [r3, #128]
 434:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #endif /* !defined (DUAL_CORE) */
 435:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 436:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE ();
 134              		.loc 1 436 3 view .LVU17
 135 0030 1968     		ldr	r1, [r3]
 136 0032 21F48031 		bic	r1, r1, #65536
 137 0036 1960     		str	r1, [r3]
 437:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE ();
 138              		.loc 1 437 3 view .LVU18
 139 0038 5968     		ldr	r1, [r3, #4]
 140 003a 21F48031 		bic	r1, r1, #65536
ARM GAS  /tmp/cc7nVOhG.s 			page 11


 141 003e 5960     		str	r1, [r3, #4]
 438:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 439:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #if !defined (DUAL_CORE)
 440:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Interrupt mode configuration */
 441:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 142              		.loc 1 441 3 view .LVU19
 143              		.loc 1 441 18 is_stmt 0 view .LVU20
 144 0040 5368     		ldr	r3, [r2, #4]
 145              		.loc 1 441 6 view .LVU21
 146 0042 13F4803F 		tst	r3, #65536
 147 0046 07D0     		beq	.L10
 442:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 443:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_IT ();
 148              		.loc 1 443 5 is_stmt 1 view .LVU22
 149 0048 4FF0B041 		mov	r1, #1476395008
 150 004c D1F88030 		ldr	r3, [r1, #128]
 151 0050 43F48033 		orr	r3, r3, #65536
 152 0054 C1F88030 		str	r3, [r1, #128]
 153              	.L10:
 444:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 445:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 446:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Event mode configuration */
 447:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 154              		.loc 1 447 3 view .LVU23
 155              		.loc 1 447 18 is_stmt 0 view .LVU24
 156 0058 5368     		ldr	r3, [r2, #4]
 157              		.loc 1 447 6 view .LVU25
 158 005a 13F4003F 		tst	r3, #131072
 159 005e 07D0     		beq	.L11
 448:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 449:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_EVENT ();
 160              		.loc 1 449 5 is_stmt 1 view .LVU26
 161 0060 4FF0B041 		mov	r1, #1476395008
 162 0064 D1F88430 		ldr	r3, [r1, #132]
 163 0068 43F48033 		orr	r3, r3, #65536
 164 006c C1F88430 		str	r3, [r1, #132]
 165              	.L11:
 450:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 451:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #endif /* !defined (DUAL_CORE) */
 452:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 453:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Rising edge configuration */
 454:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 166              		.loc 1 454 3 view .LVU27
 167              		.loc 1 454 18 is_stmt 0 view .LVU28
 168 0070 5368     		ldr	r3, [r2, #4]
 169              		.loc 1 454 6 view .LVU29
 170 0072 13F0010F 		tst	r3, #1
 171 0076 05D0     		beq	.L12
 455:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 456:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE ();
 172              		.loc 1 456 5 is_stmt 1 view .LVU30
 173 0078 4FF0B041 		mov	r1, #1476395008
 174 007c 0B68     		ldr	r3, [r1]
 175 007e 43F48033 		orr	r3, r3, #65536
 176 0082 0B60     		str	r3, [r1]
 177              	.L12:
 457:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
ARM GAS  /tmp/cc7nVOhG.s 			page 12


 458:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 459:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Falling edge configuration */
 460:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 178              		.loc 1 460 3 view .LVU31
 179              		.loc 1 460 18 is_stmt 0 view .LVU32
 180 0084 5368     		ldr	r3, [r2, #4]
 181              		.loc 1 460 6 view .LVU33
 182 0086 13F0020F 		tst	r3, #2
 183 008a 05D0     		beq	.L8
 461:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 462:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE ();
 184              		.loc 1 462 5 is_stmt 1 view .LVU34
 185 008c 4FF0B042 		mov	r2, #1476395008
 186              	.LVL2:
 187              		.loc 1 462 5 is_stmt 0 view .LVU35
 188 0090 5368     		ldr	r3, [r2, #4]
 189 0092 43F48033 		orr	r3, r3, #65536
 190 0096 5360     		str	r3, [r2, #4]
 191              	.L8:
 463:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 464:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 192              		.loc 1 464 1 view .LVU36
 193 0098 7047     		bx	lr
 194              	.L14:
 195 009a 00BF     		.align	2
 196              	.L13:
 197 009c 00480258 		.word	1476544512
 198              		.cfi_endproc
 199              	.LFE144:
 201              		.section	.text.HAL_PWR_EnablePVD,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_PWR_EnablePVD
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	HAL_PWR_EnablePVD:
 209              	.LFB145:
 465:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 466:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 467:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief Enable the Programmable Voltage Detector (PVD).
 468:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 469:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 470:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_EnablePVD (void)
 471:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 210              		.loc 1 471 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		@ link register save eliminated.
 472:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Enable the power voltage detector */
 473:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   SET_BIT (PWR->CR1, PWR_CR1_PVDEN);
 215              		.loc 1 473 3 view .LVU38
 216 0000 024A     		ldr	r2, .L16
 217 0002 1368     		ldr	r3, [r2]
 218 0004 43F01003 		orr	r3, r3, #16
 219 0008 1360     		str	r3, [r2]
 474:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
ARM GAS  /tmp/cc7nVOhG.s 			page 13


 220              		.loc 1 474 1 is_stmt 0 view .LVU39
 221 000a 7047     		bx	lr
 222              	.L17:
 223              		.align	2
 224              	.L16:
 225 000c 00480258 		.word	1476544512
 226              		.cfi_endproc
 227              	.LFE145:
 229              		.section	.text.HAL_PWR_DisablePVD,"ax",%progbits
 230              		.align	1
 231              		.global	HAL_PWR_DisablePVD
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 236              	HAL_PWR_DisablePVD:
 237              	.LFB146:
 475:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 476:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 477:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief Disable the Programmable Voltage Detector (PVD).
 478:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 479:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 480:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_DisablePVD (void)
 481:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 238              		.loc 1 481 1 is_stmt 1 view -0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242              		@ link register save eliminated.
 482:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Disable the power voltage detector */
 483:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   CLEAR_BIT (PWR->CR1, PWR_CR1_PVDEN);
 243              		.loc 1 483 3 view .LVU41
 244 0000 024A     		ldr	r2, .L19
 245 0002 1368     		ldr	r3, [r2]
 246 0004 23F01003 		bic	r3, r3, #16
 247 0008 1360     		str	r3, [r2]
 484:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 248              		.loc 1 484 1 is_stmt 0 view .LVU42
 249 000a 7047     		bx	lr
 250              	.L20:
 251              		.align	2
 252              	.L19:
 253 000c 00480258 		.word	1476544512
 254              		.cfi_endproc
 255              	.LFE146:
 257              		.section	.text.HAL_PWR_EnableWakeUpPin,"ax",%progbits
 258              		.align	1
 259              		.global	HAL_PWR_EnableWakeUpPin
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	HAL_PWR_EnableWakeUpPin:
 265              	.LVL3:
 266              	.LFB147:
 485:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 486:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 487:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Enable the WakeUp PINx functionality.
 488:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @param  WakeUpPinPolarity : Specifies which Wake-Up pin to enable.
ARM GAS  /tmp/cc7nVOhG.s 			page 14


 489:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *          This parameter can be one of the following legacy values, which
 490:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *          sets the default (rising edge):
 491:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3,
 492:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5, PWR_WAKEUP_PIN6.
 493:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *          or one of the following values where the user can explicitly states
 494:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *          the enabled pin and the chosen polarity:
 495:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_PIN1_HIGH, PWR_WAKEUP_PIN1_LOW,
 496:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN2_HIGH, PWR_WAKEUP_PIN2_LOW,
 497:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW,
 498:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN4_HIGH, PWR_WAKEUP_PIN4_LOW,
 499:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN5_HIGH, PWR_WAKEUP_PIN5_LOW,
 500:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN6_HIGH, PWR_WAKEUP_PIN6_LOW.
 501:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
 502:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   The PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW, PWR_WAKEUP_PIN5_HIGH
 503:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         and PWR_WAKEUP_PIN5_LOW are available only for devices that includes
 504:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         GPIOI port.
 505:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 506:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 507:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_EnableWakeUpPin (uint32_t WakeUpPinPolarity)
 508:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 267              		.loc 1 508 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		@ link register save eliminated.
 509:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Check the parameters */
 510:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   assert_param (IS_PWR_WAKEUP_PIN (WakeUpPinPolarity));
 272              		.loc 1 510 3 view .LVU44
 511:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 512:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /*
 513:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****      Enable and Specify the Wake-Up pin polarity and the pull configuration
 514:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****      for the event detection (rising or falling edge).
 515:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 516:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   MODIFY_REG (PWR->WKUPEPR, PWR_EWUP_MASK, WakeUpPinPolarity);
 273              		.loc 1 516 3 view .LVU45
 274 0000 034A     		ldr	r2, .L22
 275 0002 916A     		ldr	r1, [r2, #40]
 276 0004 034B     		ldr	r3, .L22+4
 277 0006 0B40     		ands	r3, r3, r1
 278 0008 0343     		orrs	r3, r3, r0
 279 000a 9362     		str	r3, [r2, #40]
 517:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 280              		.loc 1 517 1 is_stmt 0 view .LVU46
 281 000c 7047     		bx	lr
 282              	.L23:
 283 000e 00BF     		.align	2
 284              	.L22:
 285 0010 00480258 		.word	1476544512
 286 0014 C0C000F0 		.word	-268386112
 287              		.cfi_endproc
 288              	.LFE147:
 290              		.section	.text.HAL_PWR_DisableWakeUpPin,"ax",%progbits
 291              		.align	1
 292              		.global	HAL_PWR_DisableWakeUpPin
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
ARM GAS  /tmp/cc7nVOhG.s 			page 15


 297              	HAL_PWR_DisableWakeUpPin:
 298              	.LVL4:
 299              	.LFB148:
 518:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 519:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 520:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Disable the WakeUp PINx functionality.
 521:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @param  WakeUpPinx : Specifies the Power Wake-Up pin to disable.
 522:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 523:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *            @arg PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3,
 524:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5, PWR_WAKEUP_PIN6,
 525:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN1_HIGH, PWR_WAKEUP_PIN1_LOW,
 526:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN2_HIGH, PWR_WAKEUP_PIN2_LOW,
 527:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW,
 528:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN4_HIGH, PWR_WAKEUP_PIN4_LOW,
 529:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN5_HIGH, PWR_WAKEUP_PIN5_LOW,
 530:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                 PWR_WAKEUP_PIN6_HIGH, PWR_WAKEUP_PIN6_LOW.
 531:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   The PWR_WAKEUP_PIN3_HIGH, PWR_WAKEUP_PIN3_LOW, PWR_WAKEUP_PIN5_HIGH
 532:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         and PWR_WAKEUP_PIN5_LOW are available only for devices that includes
 533:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         GPIOI port.
 534:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 535:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 536:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_DisableWakeUpPin (uint32_t WakeUpPinx)
 537:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 300              		.loc 1 537 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304              		@ link register save eliminated.
 538:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Check the parameters */
 539:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   assert_param (IS_PWR_WAKEUP_PIN (WakeUpPinx));
 305              		.loc 1 539 3 view .LVU48
 540:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 541:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Disable the wake up pin selected */
 542:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   CLEAR_BIT (PWR->WKUPEPR, (PWR_WKUPEPR_WKUPEN & WakeUpPinx));
 306              		.loc 1 542 3 view .LVU49
 307 0000 034A     		ldr	r2, .L25
 308 0002 936A     		ldr	r3, [r2, #40]
 309 0004 00F03F00 		and	r0, r0, #63
 310              	.LVL5:
 311              		.loc 1 542 3 is_stmt 0 view .LVU50
 312 0008 23EA0003 		bic	r3, r3, r0
 313 000c 9362     		str	r3, [r2, #40]
 543:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 314              		.loc 1 543 1 view .LVU51
 315 000e 7047     		bx	lr
 316              	.L26:
 317              		.align	2
 318              	.L25:
 319 0010 00480258 		.word	1476544512
 320              		.cfi_endproc
 321              	.LFE148:
 323              		.section	.text.HAL_PWR_EnterSLEEPMode,"ax",%progbits
 324              		.align	1
 325              		.global	HAL_PWR_EnterSLEEPMode
 326              		.syntax unified
 327              		.thumb
 328              		.thumb_func
ARM GAS  /tmp/cc7nVOhG.s 			page 16


 330              	HAL_PWR_EnterSLEEPMode:
 331              	.LVL6:
 332              	.LFB149:
 544:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 545:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 546:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Enter the current core in SLEEP mode (CSLEEP).
 547:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @param  Regulator : Specifies the regulator state in SLEEP mode.
 548:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 549:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *            @arg PWR_MAINREGULATOR_ON     : SLEEP mode with regulator ON.
 550:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *            @arg PWR_LOWPOWERREGULATOR_ON : SLEEP mode with low power
 551:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                                           regulator ON.
 552:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   This parameter is not used for the STM32H7 family and is kept as
 553:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         parameter just to maintain compatibility with the lower power
 554:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         families.
 555:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @param  SLEEPEntry : Specifies if SLEEP mode is entered with WFI or WFE
 556:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                      intrinsic instruction.
 557:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 558:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *            @arg PWR_SLEEPENTRY_WFI : enter SLEEP mode with WFI instruction.
 559:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *            @arg PWR_SLEEPENTRY_WFE : enter SLEEP mode with WFE instruction.
 560:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   Ensure to clear pending events before calling this API through
 561:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         HAL_PWREx_ClearPendingEvent() when the SLEEP entry is WFE.
 562:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 563:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 564:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_EnterSLEEPMode (uint32_t Regulator, uint8_t SLEEPEntry)
 565:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 333              		.loc 1 565 1 is_stmt 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 0
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337              		@ link register save eliminated.
 566:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Check the parameters */
 567:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   assert_param (IS_PWR_REGULATOR (Regulator));
 338              		.loc 1 567 3 view .LVU53
 568:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   assert_param (IS_PWR_SLEEP_ENTRY (SLEEPEntry));
 339              		.loc 1 568 3 view .LVU54
 569:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 570:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Prevent unused argument(s) compilation warning */
 571:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   UNUSED(Regulator);
 340              		.loc 1 571 3 view .LVU55
 572:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 573:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Clear SLEEPDEEP bit of Cortex System Control Register */
 574:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 341              		.loc 1 574 3 view .LVU56
 342 0000 054A     		ldr	r2, .L31
 343 0002 1369     		ldr	r3, [r2, #16]
 344 0004 23F00403 		bic	r3, r3, #4
 345 0008 1361     		str	r3, [r2, #16]
 575:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 576:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Select SLEEP mode entry */
 577:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 346              		.loc 1 577 3 view .LVU57
 347              		.loc 1 577 6 is_stmt 0 view .LVU58
 348 000a 0129     		cmp	r1, #1
 349 000c 01D0     		beq	.L30
 578:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 579:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* Request Wait For Interrupt */
 580:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     __WFI ();
ARM GAS  /tmp/cc7nVOhG.s 			page 17


 581:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 582:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   else
 583:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 584:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* Request Wait For Event */
 585:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     __WFE ();
 350              		.loc 1 585 5 is_stmt 1 view .LVU59
 351              		.syntax unified
 352              	@ 585 "Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c" 1
 353 000e 20BF     		wfe
 354              	@ 0 "" 2
 586:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 587:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 355              		.loc 1 587 1 is_stmt 0 view .LVU60
 356              		.thumb
 357              		.syntax unified
 358 0010 7047     		bx	lr
 359              	.L30:
 580:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 360              		.loc 1 580 5 is_stmt 1 view .LVU61
 361              		.syntax unified
 362              	@ 580 "Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c" 1
 363 0012 30BF     		wfi
 364              	@ 0 "" 2
 365              		.thumb
 366              		.syntax unified
 367 0014 7047     		bx	lr
 368              	.L32:
 369 0016 00BF     		.align	2
 370              	.L31:
 371 0018 00ED00E0 		.word	-536810240
 372              		.cfi_endproc
 373              	.LFE149:
 375              		.section	.text.HAL_PWR_EnterSTOPMode,"ax",%progbits
 376              		.align	1
 377              		.global	HAL_PWR_EnterSTOPMode
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 382              	HAL_PWR_EnterSTOPMode:
 383              	.LVL7:
 384              	.LFB150:
 588:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 589:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 590:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Enter STOP mode.
 591:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   For single core devices, this API will enter the system in STOP mode
 592:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         with all domains in DSTOP, if RUN_D3/RUN_SRD bit in CPUCR register is
 593:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         cleared.
 594:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         For dual core devices, this API will enter the domain (containing
 595:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         Cortex-Mx that executing this function) in DSTOP mode. If all
 596:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         Cortex-Mx domains are in DSTOP and RUN_D3 bit in CPUCR register is
 597:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         cleared, all the system will enter in STOP mode.
 598:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @param  Regulator : Specifies the regulator state in STOP mode.
 599:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 600:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *            @arg PWR_MAINREGULATOR_ON     : STOP mode with regulator ON.
 601:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *            @arg PWR_LOWPOWERREGULATOR_ON : STOP mode with low power
 602:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                                            regulator ON.
 603:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @param  STOPEntry : Specifies if STOP mode in entered with WFI or WFE
ARM GAS  /tmp/cc7nVOhG.s 			page 18


 604:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *                     intrinsic instruction.
 605:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *          This parameter can be one of the following values:
 606:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *            @arg PWR_STOPENTRY_WFI : Enter STOP mode with WFI instruction.
 607:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *            @arg PWR_STOPENTRY_WFE : Enter STOP mode with WFE instruction.
 608:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   In System STOP mode, all I/O pins keep the same state as in Run mode.
 609:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   When exiting System STOP mode by issuing an interrupt or a wakeup
 610:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         event, the HSI RC oscillator is selected as default system wakeup
 611:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         clock.
 612:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   In System STOP mode, when the voltage regulator operates in low
 613:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         power mode, an additional startup delay is incurred when the system
 614:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         is waking up. By keeping the internal regulator ON during STOP mode,
 615:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         the consumption is higher although the startup time is reduced.
 616:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 617:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 618:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry)
 619:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 385              		.loc 1 619 1 view -0
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 0, uses_anonymous_args = 0
 389              		@ link register save eliminated.
 620:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Check the parameters */
 621:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   assert_param (IS_PWR_REGULATOR (Regulator));
 390              		.loc 1 621 3 view .LVU63
 622:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
 391              		.loc 1 622 3 view .LVU64
 623:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 624:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Select the regulator state in STOP mode */
 625:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 392              		.loc 1 625 3 view .LVU65
 393 0000 104B     		ldr	r3, .L37
 394 0002 1A68     		ldr	r2, [r3]
 395 0004 22F00102 		bic	r2, r2, #1
 396 0008 0243     		orrs	r2, r2, r0
 397 000a 1A60     		str	r2, [r3]
 626:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 627:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Configure the PWR mode for the different Domains */
 628:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #if defined (DUAL_CORE)
 629:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Check CPU ID */
 630:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   if (HAL_GetCurrentCPUID () == CM7_CPUID)
 631:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 632:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* Keep DSTOP mode when Cortex-M7 enters DEEP-SLEEP */
 633:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 634:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 635:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   else
 636:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 637:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */
 638:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
 639:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 640:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #else /* Single core devices */
 641:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
 642:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 398              		.loc 1 642 3 view .LVU66
 399 000c 1A69     		ldr	r2, [r3, #16]
 400 000e 22F00502 		bic	r2, r2, #5
 401 0012 1A61     		str	r2, [r3, #16]
 643:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
ARM GAS  /tmp/cc7nVOhG.s 			page 19


 644:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #if defined (PWR_CPUCR_PDDS_D2)
 645:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
 646:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
 402              		.loc 1 646 3 view .LVU67
 403 0014 1A69     		ldr	r2, [r3, #16]
 404 0016 22F00202 		bic	r2, r2, #2
 405 001a 1A61     		str	r2, [r3, #16]
 647:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #endif /* PWR_CPUCR_PDDS_D2 */
 648:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #endif /* defined (DUAL_CORE) */
 649:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 650:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 651:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 406              		.loc 1 651 3 view .LVU68
 407 001c 0A4A     		ldr	r2, .L37+4
 408 001e 1369     		ldr	r3, [r2, #16]
 409 0020 43F00403 		orr	r3, r3, #4
 410 0024 1361     		str	r3, [r2, #16]
 652:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 653:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Ensure that all instructions are done before entering STOP mode */
 654:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   __DSB ();
 411              		.loc 1 654 3 view .LVU69
 412              	.LBB10:
 413              	.LBI10:
 414              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc7nVOhG.s 			page 20


  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
ARM GAS  /tmp/cc7nVOhG.s 			page 21


  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
ARM GAS  /tmp/cc7nVOhG.s 			page 22


 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc7nVOhG.s 			page 23


 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc7nVOhG.s 			page 24


 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/cc7nVOhG.s 			page 25


 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc7nVOhG.s 			page 26


 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
ARM GAS  /tmp/cc7nVOhG.s 			page 27


 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
ARM GAS  /tmp/cc7nVOhG.s 			page 28


 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
ARM GAS  /tmp/cc7nVOhG.s 			page 29


 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc7nVOhG.s 			page 30


 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
ARM GAS  /tmp/cc7nVOhG.s 			page 31


 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
ARM GAS  /tmp/cc7nVOhG.s 			page 32


 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
ARM GAS  /tmp/cc7nVOhG.s 			page 33


 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc7nVOhG.s 			page 34


 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 415              		.loc 2 877 27 view .LVU70
 416              	.LBB11:
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 417              		.loc 2 879 3 view .LVU71
 418              		.syntax unified
 419              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 420 0026 BFF34F8F 		dsb 0xF
 421              	@ 0 "" 2
 422              		.thumb
 423              		.syntax unified
ARM GAS  /tmp/cc7nVOhG.s 			page 35


 424              	.LBE11:
 425              	.LBE10:
 655:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   __ISB ();
 426              		.loc 1 655 3 view .LVU72
 427              	.LBB12:
 428              	.LBI12:
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429              		.loc 2 866 27 view .LVU73
 430              	.LBB13:
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431              		.loc 2 868 3 view .LVU74
 432              		.syntax unified
 433              	@ 868 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 434 002a BFF36F8F 		isb 0xF
 435              	@ 0 "" 2
 436              		.thumb
 437              		.syntax unified
 438              	.LBE13:
 439              	.LBE12:
 656:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 657:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Select STOP mode entry */
 658:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   if (STOPEntry == PWR_STOPENTRY_WFI)
 440              		.loc 1 658 3 view .LVU75
 441              		.loc 1 658 6 is_stmt 0 view .LVU76
 442 002e 0129     		cmp	r1, #1
 443 0030 06D0     		beq	.L36
 659:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 660:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* Request Wait For Interrupt */
 661:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     __WFI ();
 662:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 663:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   else
 664:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 665:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* Request Wait For Event */
 666:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     __WFE ();
 444              		.loc 1 666 5 is_stmt 1 view .LVU77
 445              		.syntax unified
 446              	@ 666 "Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c" 1
 447 0032 20BF     		wfe
 448              	@ 0 "" 2
 449              		.thumb
 450              		.syntax unified
 451              	.L35:
 667:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 668:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 669:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
 670:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 452              		.loc 1 670 3 view .LVU78
 453 0034 044A     		ldr	r2, .L37+4
 454 0036 1369     		ldr	r3, [r2, #16]
 455 0038 23F00403 		bic	r3, r3, #4
 456 003c 1361     		str	r3, [r2, #16]
 671:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 457              		.loc 1 671 1 is_stmt 0 view .LVU79
 458 003e 7047     		bx	lr
 459              	.L36:
 661:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 460              		.loc 1 661 5 is_stmt 1 view .LVU80
ARM GAS  /tmp/cc7nVOhG.s 			page 36


 461              		.syntax unified
 462              	@ 661 "Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c" 1
 463 0040 30BF     		wfi
 464              	@ 0 "" 2
 465              		.thumb
 466              		.syntax unified
 467 0042 F7E7     		b	.L35
 468              	.L38:
 469              		.align	2
 470              	.L37:
 471 0044 00480258 		.word	1476544512
 472 0048 00ED00E0 		.word	-536810240
 473              		.cfi_endproc
 474              	.LFE150:
 476              		.section	.text.HAL_PWR_EnterSTANDBYMode,"ax",%progbits
 477              		.align	1
 478              		.global	HAL_PWR_EnterSTANDBYMode
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 483              	HAL_PWR_EnterSTANDBYMode:
 484              	.LFB151:
 672:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 673:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 674:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Enter STANDBY mode.
 675:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   For single core devices, this API will enter the system in STANDBY
 676:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         mode with all domains in DSTANDBY, if RUN_D3/RUN_SRD bit in CPUCR
 677:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         register is cleared.
 678:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         For dual core devices, this API will enter the domain (containing
 679:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         Cortex-Mx that executing this function) in DSTANDBY mode. If all
 680:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         Cortex-Mx domains are in DSTANDBY and RUN_D3 bit in CPUCR register
 681:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         is cleared, all the system will enter in STANDBY mode.
 682:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   The system enters Standby mode only when all domains are in DSTANDBY.
 683:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   When the System exit STANDBY mode by issuing an interrupt or a
 684:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         wakeup event, the HSI RC oscillator is selected as system clock.
 685:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   It is recommended to disable all regulators before entring STANDBY
 686:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         mode for power consumption saving purpose.
 687:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 688:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 689:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_EnterSTANDBYMode (void)
 690:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 485              		.loc 1 690 1 view -0
 486              		.cfi_startproc
 487              		@ args = 0, pretend = 0, frame = 0
 488              		@ frame_needed = 0, uses_anonymous_args = 0
 489              		@ link register save eliminated.
 691:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Configure the PWR mode for the different Domains */
 692:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #if defined (DUAL_CORE)
 693:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Check CPU ID */
 694:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   if (HAL_GetCurrentCPUID () == CM7_CPUID)
 695:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 696:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* Enter DSTANDBY mode when Cortex-M7 enters DEEP-SLEEP */
 697:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     SET_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 698:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     SET_BIT (PWR->CPU2CR, (PWR_CPU2CR_PDDS_D1 | PWR_CPU2CR_PDDS_D3));
 699:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 700:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   else
 701:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
ARM GAS  /tmp/cc7nVOhG.s 			page 37


 702:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* Enter DSTANDBY mode when Cortex-M4 enters DEEP-SLEEP */
 703:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     SET_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
 704:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     SET_BIT (PWR->CPU2CR, (PWR_CPU2CR_PDDS_D2 | PWR_CPU2CR_PDDS_D3));
 705:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 706:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #else /* Single core devices */
 707:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Enter DSTANDBY mode when Cortex-M7 enters DEEP-SLEEP */
 708:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   SET_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 490              		.loc 1 708 3 view .LVU82
 491 0000 094B     		ldr	r3, .L40
 492 0002 1A69     		ldr	r2, [r3, #16]
 493 0004 42F00502 		orr	r2, r2, #5
 494 0008 1A61     		str	r2, [r3, #16]
 709:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 710:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #if defined (PWR_CPUCR_PDDS_D2)
 711:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Enter DSTANDBY mode when Cortex-M7 enters DEEP-SLEEP */
 712:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   SET_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
 495              		.loc 1 712 3 view .LVU83
 496 000a 1A69     		ldr	r2, [r3, #16]
 497 000c 42F00202 		orr	r2, r2, #2
 498 0010 1A61     		str	r2, [r3, #16]
 713:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #endif /* PWR_CPUCR_PDDS_D2 */
 714:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #endif /* defined (DUAL_CORE) */
 715:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 716:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 717:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 499              		.loc 1 717 3 view .LVU84
 500 0012 064A     		ldr	r2, .L40+4
 501 0014 1369     		ldr	r3, [r2, #16]
 502 0016 43F00403 		orr	r3, r3, #4
 503 001a 1361     		str	r3, [r2, #16]
 718:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 719:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Ensure that all instructions are done before entering STOP mode */
 720:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   __DSB ();
 504              		.loc 1 720 3 view .LVU85
 505              	.LBB14:
 506              	.LBI14:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 507              		.loc 2 877 27 view .LVU86
 508              	.LBB15:
 509              		.loc 2 879 3 view .LVU87
 510              		.syntax unified
 511              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 512 001c BFF34F8F 		dsb 0xF
 513              	@ 0 "" 2
 514              		.thumb
 515              		.syntax unified
 516              	.LBE15:
 517              	.LBE14:
 721:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   __ISB ();
 518              		.loc 1 721 3 view .LVU88
 519              	.LBB16:
 520              	.LBI16:
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 521              		.loc 2 866 27 view .LVU89
 522              	.LBB17:
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 523              		.loc 2 868 3 view .LVU90
ARM GAS  /tmp/cc7nVOhG.s 			page 38


 524              		.syntax unified
 525              	@ 868 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 526 0020 BFF36F8F 		isb 0xF
 527              	@ 0 "" 2
 528              		.thumb
 529              		.syntax unified
 530              	.LBE17:
 531              	.LBE16:
 722:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 723:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* This option is used to ensure that store operations are completed */
 724:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #if defined (__CC_ARM)
 725:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   __force_stores();
 726:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #endif /* defined (__CC_ARM) */
 727:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 728:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Request Wait For Interrupt */
 729:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   __WFI ();
 532              		.loc 1 729 3 view .LVU91
 533              		.syntax unified
 534              	@ 729 "Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c" 1
 535 0024 30BF     		wfi
 536              	@ 0 "" 2
 730:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 537              		.loc 1 730 1 is_stmt 0 view .LVU92
 538              		.thumb
 539              		.syntax unified
 540 0026 7047     		bx	lr
 541              	.L41:
 542              		.align	2
 543              	.L40:
 544 0028 00480258 		.word	1476544512
 545 002c 00ED00E0 		.word	-536810240
 546              		.cfi_endproc
 547              	.LFE151:
 549              		.section	.text.HAL_PWR_EnableSleepOnExit,"ax",%progbits
 550              		.align	1
 551              		.global	HAL_PWR_EnableSleepOnExit
 552              		.syntax unified
 553              		.thumb
 554              		.thumb_func
 556              	HAL_PWR_EnableSleepOnExit:
 557              	.LFB152:
 731:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 732:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 733:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Indicate Sleep-On-Exit feature when returning from Handler mode to
 734:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         Thread mode.
 735:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   Set SLEEPONEXIT bit of SCR register. When this bit is set, the
 736:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         processor re-enters SLEEP mode when an interruption handling is over.
 737:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         Setting this bit is useful when the processor is expected to run
 738:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         only on interruptions handling.
 739:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 740:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 741:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_EnableSleepOnExit (void)
 742:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 558              		.loc 1 742 1 is_stmt 1 view -0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 0
 561              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc7nVOhG.s 			page 39


 562              		@ link register save eliminated.
 743:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Set SLEEPONEXIT bit of Cortex-Mx System Control Register */
 744:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   SET_BIT (SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
 563              		.loc 1 744 3 view .LVU94
 564 0000 024A     		ldr	r2, .L43
 565 0002 1369     		ldr	r3, [r2, #16]
 566 0004 43F00203 		orr	r3, r3, #2
 567 0008 1361     		str	r3, [r2, #16]
 745:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 568              		.loc 1 745 1 is_stmt 0 view .LVU95
 569 000a 7047     		bx	lr
 570              	.L44:
 571              		.align	2
 572              	.L43:
 573 000c 00ED00E0 		.word	-536810240
 574              		.cfi_endproc
 575              	.LFE152:
 577              		.section	.text.HAL_PWR_DisableSleepOnExit,"ax",%progbits
 578              		.align	1
 579              		.global	HAL_PWR_DisableSleepOnExit
 580              		.syntax unified
 581              		.thumb
 582              		.thumb_func
 584              	HAL_PWR_DisableSleepOnExit:
 585              	.LFB153:
 746:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 747:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 748:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Disable Sleep-On-Exit feature when returning from Handler mode to
 749:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         Thread mode.
 750:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   Clears SLEEPONEXIT bit of SCR register. When this bit is set, the
 751:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         processor re-enters SLEEP mode when an interruption handling is over.
 752:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None
 753:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 754:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_DisableSleepOnExit (void)
 755:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 586              		.loc 1 755 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 0
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590              		@ link register save eliminated.
 756:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Clear SLEEPONEXIT bit of Cortex-Mx System Control Register */
 757:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPONEXIT_Msk);
 591              		.loc 1 757 3 view .LVU97
 592 0000 024A     		ldr	r2, .L46
 593 0002 1369     		ldr	r3, [r2, #16]
 594 0004 23F00203 		bic	r3, r3, #2
 595 0008 1361     		str	r3, [r2, #16]
 758:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 596              		.loc 1 758 1 is_stmt 0 view .LVU98
 597 000a 7047     		bx	lr
 598              	.L47:
 599              		.align	2
 600              	.L46:
 601 000c 00ED00E0 		.word	-536810240
 602              		.cfi_endproc
 603              	.LFE153:
 605              		.section	.text.HAL_PWR_EnableSEVOnPend,"ax",%progbits
ARM GAS  /tmp/cc7nVOhG.s 			page 40


 606              		.align	1
 607              		.global	HAL_PWR_EnableSEVOnPend
 608              		.syntax unified
 609              		.thumb
 610              		.thumb_func
 612              	HAL_PWR_EnableSEVOnPend:
 613              	.LFB154:
 759:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 760:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 761:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Enable CORTEX SEVONPEND feature.
 762:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   Sets SEVONPEND bit of SCR register. When this bit is set, any
 763:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         pending event / interrupt even if it's disabled or has insufficient
 764:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         priority to cause exception entry wakes up the Cortex-Mx.
 765:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 766:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 767:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_EnableSEVOnPend (void)
 768:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 614              		.loc 1 768 1 is_stmt 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              		@ link register save eliminated.
 769:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Set SEVONPEND bit of Cortex-Mx System Control Register */
 770:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   SET_BIT (SCB->SCR, SCB_SCR_SEVONPEND_Msk);
 619              		.loc 1 770 3 view .LVU100
 620 0000 024A     		ldr	r2, .L49
 621 0002 1369     		ldr	r3, [r2, #16]
 622 0004 43F01003 		orr	r3, r3, #16
 623 0008 1361     		str	r3, [r2, #16]
 771:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 624              		.loc 1 771 1 is_stmt 0 view .LVU101
 625 000a 7047     		bx	lr
 626              	.L50:
 627              		.align	2
 628              	.L49:
 629 000c 00ED00E0 		.word	-536810240
 630              		.cfi_endproc
 631              	.LFE154:
 633              		.section	.text.HAL_PWR_DisableSEVOnPend,"ax",%progbits
 634              		.align	1
 635              		.global	HAL_PWR_DisableSEVOnPend
 636              		.syntax unified
 637              		.thumb
 638              		.thumb_func
 640              	HAL_PWR_DisableSEVOnPend:
 641              	.LFB155:
 772:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 773:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 774:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  Disable CORTEX SEVONPEND feature.
 775:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   Resets SEVONPEND bit of SCR register. When this bit is reset, only
 776:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *         enabled pending causes exception entry wakes up the Cortex-Mx.
 777:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 778:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 779:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_DisableSEVOnPend (void)
 780:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 642              		.loc 1 780 1 is_stmt 1 view -0
 643              		.cfi_startproc
ARM GAS  /tmp/cc7nVOhG.s 			page 41


 644              		@ args = 0, pretend = 0, frame = 0
 645              		@ frame_needed = 0, uses_anonymous_args = 0
 646              		@ link register save eliminated.
 781:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Clear SEVONPEND bit of Cortex System Control Register */
 782:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   CLEAR_BIT (SCB->SCR, SCB_SCR_SEVONPEND_Msk);
 647              		.loc 1 782 3 view .LVU103
 648 0000 024A     		ldr	r2, .L52
 649 0002 1369     		ldr	r3, [r2, #16]
 650 0004 23F01003 		bic	r3, r3, #16
 651 0008 1361     		str	r3, [r2, #16]
 783:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 652              		.loc 1 783 1 is_stmt 0 view .LVU104
 653 000a 7047     		bx	lr
 654              	.L53:
 655              		.align	2
 656              	.L52:
 657 000c 00ED00E0 		.word	-536810240
 658              		.cfi_endproc
 659              	.LFE155:
 661              		.section	.text.HAL_PWR_PVDCallback,"ax",%progbits
 662              		.align	1
 663              		.weak	HAL_PWR_PVDCallback
 664              		.syntax unified
 665              		.thumb
 666              		.thumb_func
 668              	HAL_PWR_PVDCallback:
 669              	.LFB157:
 784:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 785:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @}
 786:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 787:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 788:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /** @defgroup PWR_Exported_Functions_Group3 Interrupt Handling Functions
 789:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *  @brief   Interrupt Handling functions
 790:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   *
 791:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** @verbatim
 792:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****  ===============================================================================
 793:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****                     ##### Interrupt Handling Functions #####
 794:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****  ===============================================================================
 795:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     [..]
 796:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     This section provides functions allowing to handle the PVD pending
 797:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     interrupts.
 798:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 799:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** @endverbatim
 800:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @{
 801:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 802:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 803:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 804:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  This function handles the PWR PVD interrupt request.
 805:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @note   This API should be called under the PVD_AVD_IRQHandler().
 806:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 807:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 808:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** void HAL_PWR_PVD_IRQHandler (void)
 809:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 810:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #if defined (DUAL_CORE)
 811:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* Check Cortex-Mx ID */
 812:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   if (HAL_GetCurrentCPUID () == CM7_CPUID)
 813:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
ARM GAS  /tmp/cc7nVOhG.s 			page 42


 814:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* Check PWR EXTI D1 flag */
 815:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     if(__HAL_PWR_PVD_EXTI_GET_FLAG () != 0U)
 816:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     {
 817:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       /* Clear PWR EXTI D1 pending bit */
 818:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       __HAL_PWR_PVD_EXTI_CLEAR_FLAG ();
 819:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 820:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       /* PWR PVD interrupt user callback */
 821:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       HAL_PWR_PVDCallback ();
 822:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     }
 823:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 824:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   else
 825:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 826:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* Check PWR EXTI D2 flag */
 827:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     if (__HAL_PWR_PVD_EXTID2_GET_FLAG () != 0U)
 828:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     {
 829:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       /* Clear PWR EXTI D2 pending bit */
 830:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       __HAL_PWR_PVD_EXTID2_CLEAR_FLAG ();
 831:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 832:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       /* PWR PVD interrupt user callback */
 833:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****       HAL_PWR_PVDCallback ();
 834:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     }
 835:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 836:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #else /* Single core devices */
 837:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* PVD EXTI line interrupt detected */
 838:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   if (__HAL_PWR_PVD_EXTI_GET_FLAG () != 0U)
 839:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 840:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* Clear PWR EXTI pending bit */
 841:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     __HAL_PWR_PVD_EXTI_CLEAR_FLAG ();
 842:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 843:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     /* PWR PVD interrupt user callback */
 844:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****     HAL_PWR_PVDCallback ();
 845:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 846:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #endif /* defined (DUAL_CORE) */
 847:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 848:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 849:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** /**
 850:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @brief  PWR PVD interrupt callback.
 851:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   * @retval None.
 852:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 853:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** __weak void HAL_PWR_PVDCallback (void)
 854:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** {
 670              		.loc 1 854 1 is_stmt 1 view -0
 671              		.cfi_startproc
 672              		@ args = 0, pretend = 0, frame = 0
 673              		@ frame_needed = 0, uses_anonymous_args = 0
 674              		@ link register save eliminated.
 855:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 856:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****             the HAL_PWR_PVDCallback can be implemented in the user file
 857:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   */
 858:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** }
 675              		.loc 1 858 1 view .LVU106
 676 0000 7047     		bx	lr
 677              		.cfi_endproc
 678              	.LFE157:
 680              		.section	.text.HAL_PWR_PVD_IRQHandler,"ax",%progbits
 681              		.align	1
 682              		.global	HAL_PWR_PVD_IRQHandler
ARM GAS  /tmp/cc7nVOhG.s 			page 43


 683              		.syntax unified
 684              		.thumb
 685              		.thumb_func
 687              	HAL_PWR_PVD_IRQHandler:
 688              	.LFB156:
 809:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** #if defined (DUAL_CORE)
 689              		.loc 1 809 1 view -0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 0
 692              		@ frame_needed = 0, uses_anonymous_args = 0
 693 0000 08B5     		push	{r3, lr}
 694              	.LCFI0:
 695              		.cfi_def_cfa_offset 8
 696              		.cfi_offset 3, -8
 697              		.cfi_offset 14, -4
 838:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 698              		.loc 1 838 3 view .LVU108
 838:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 699              		.loc 1 838 7 is_stmt 0 view .LVU109
 700 0002 4FF0B043 		mov	r3, #1476395008
 701 0006 D3F88830 		ldr	r3, [r3, #136]
 838:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   {
 702              		.loc 1 838 6 view .LVU110
 703 000a 13F4803F 		tst	r3, #65536
 704 000e 00D1     		bne	.L58
 705              	.L55:
 847:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 706              		.loc 1 847 1 view .LVU111
 707 0010 08BD     		pop	{r3, pc}
 708              	.L58:
 841:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 709              		.loc 1 841 5 is_stmt 1 view .LVU112
 710 0012 4FF0B042 		mov	r2, #1476395008
 711 0016 D2F88830 		ldr	r3, [r2, #136]
 712 001a 43F48033 		orr	r3, r3, #65536
 713 001e C2F88830 		str	r3, [r2, #136]
 844:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c ****   }
 714              		.loc 1 844 5 view .LVU113
 715 0022 FFF7FEFF 		bl	HAL_PWR_PVDCallback
 716              	.LVL8:
 847:Drivers/stm32h7xx_hal_driver/Src/stm32h7xx_hal_pwr.c **** 
 717              		.loc 1 847 1 is_stmt 0 view .LVU114
 718 0026 F3E7     		b	.L55
 719              		.cfi_endproc
 720              	.LFE156:
 722              		.text
 723              	.Letext0:
 724              		.file 3 "/home/joseluiz/Programs/gcc-arm-none-eabi-10.3-2021.10-x86_64-linux/arm-none-eabi/include
 725              		.file 4 "/home/joseluiz/Programs/gcc-arm-none-eabi-10.3-2021.10-x86_64-linux/arm-none-eabi/include
 726              		.file 5 "Drivers/CMSIS/Include/core_cm7.h"
 727              		.file 6 "Drivers/cmsis_device_h7/Include/stm32h743xx.h"
 728              		.file 7 "Drivers/stm32h7xx_hal_driver/Inc/stm32h7xx_hal_pwr.h"
ARM GAS  /tmp/cc7nVOhG.s 			page 44


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_pwr.c
     /tmp/cc7nVOhG.s:19     .text.HAL_PWR_DeInit:0000000000000000 $t
     /tmp/cc7nVOhG.s:25     .text.HAL_PWR_DeInit:0000000000000000 HAL_PWR_DeInit
     /tmp/cc7nVOhG.s:39     .text.HAL_PWR_EnableBkUpAccess:0000000000000000 $t
     /tmp/cc7nVOhG.s:45     .text.HAL_PWR_EnableBkUpAccess:0000000000000000 HAL_PWR_EnableBkUpAccess
     /tmp/cc7nVOhG.s:62     .text.HAL_PWR_EnableBkUpAccess:000000000000000c $d
     /tmp/cc7nVOhG.s:67     .text.HAL_PWR_DisableBkUpAccess:0000000000000000 $t
     /tmp/cc7nVOhG.s:73     .text.HAL_PWR_DisableBkUpAccess:0000000000000000 HAL_PWR_DisableBkUpAccess
     /tmp/cc7nVOhG.s:90     .text.HAL_PWR_DisableBkUpAccess:000000000000000c $d
     /tmp/cc7nVOhG.s:95     .text.HAL_PWR_ConfigPVD:0000000000000000 $t
     /tmp/cc7nVOhG.s:101    .text.HAL_PWR_ConfigPVD:0000000000000000 HAL_PWR_ConfigPVD
     /tmp/cc7nVOhG.s:197    .text.HAL_PWR_ConfigPVD:000000000000009c $d
     /tmp/cc7nVOhG.s:202    .text.HAL_PWR_EnablePVD:0000000000000000 $t
     /tmp/cc7nVOhG.s:208    .text.HAL_PWR_EnablePVD:0000000000000000 HAL_PWR_EnablePVD
     /tmp/cc7nVOhG.s:225    .text.HAL_PWR_EnablePVD:000000000000000c $d
     /tmp/cc7nVOhG.s:230    .text.HAL_PWR_DisablePVD:0000000000000000 $t
     /tmp/cc7nVOhG.s:236    .text.HAL_PWR_DisablePVD:0000000000000000 HAL_PWR_DisablePVD
     /tmp/cc7nVOhG.s:253    .text.HAL_PWR_DisablePVD:000000000000000c $d
     /tmp/cc7nVOhG.s:258    .text.HAL_PWR_EnableWakeUpPin:0000000000000000 $t
     /tmp/cc7nVOhG.s:264    .text.HAL_PWR_EnableWakeUpPin:0000000000000000 HAL_PWR_EnableWakeUpPin
     /tmp/cc7nVOhG.s:285    .text.HAL_PWR_EnableWakeUpPin:0000000000000010 $d
     /tmp/cc7nVOhG.s:291    .text.HAL_PWR_DisableWakeUpPin:0000000000000000 $t
     /tmp/cc7nVOhG.s:297    .text.HAL_PWR_DisableWakeUpPin:0000000000000000 HAL_PWR_DisableWakeUpPin
     /tmp/cc7nVOhG.s:319    .text.HAL_PWR_DisableWakeUpPin:0000000000000010 $d
     /tmp/cc7nVOhG.s:324    .text.HAL_PWR_EnterSLEEPMode:0000000000000000 $t
     /tmp/cc7nVOhG.s:330    .text.HAL_PWR_EnterSLEEPMode:0000000000000000 HAL_PWR_EnterSLEEPMode
     /tmp/cc7nVOhG.s:371    .text.HAL_PWR_EnterSLEEPMode:0000000000000018 $d
     /tmp/cc7nVOhG.s:376    .text.HAL_PWR_EnterSTOPMode:0000000000000000 $t
     /tmp/cc7nVOhG.s:382    .text.HAL_PWR_EnterSTOPMode:0000000000000000 HAL_PWR_EnterSTOPMode
     /tmp/cc7nVOhG.s:471    .text.HAL_PWR_EnterSTOPMode:0000000000000044 $d
     /tmp/cc7nVOhG.s:477    .text.HAL_PWR_EnterSTANDBYMode:0000000000000000 $t
     /tmp/cc7nVOhG.s:483    .text.HAL_PWR_EnterSTANDBYMode:0000000000000000 HAL_PWR_EnterSTANDBYMode
     /tmp/cc7nVOhG.s:544    .text.HAL_PWR_EnterSTANDBYMode:0000000000000028 $d
     /tmp/cc7nVOhG.s:550    .text.HAL_PWR_EnableSleepOnExit:0000000000000000 $t
     /tmp/cc7nVOhG.s:556    .text.HAL_PWR_EnableSleepOnExit:0000000000000000 HAL_PWR_EnableSleepOnExit
     /tmp/cc7nVOhG.s:573    .text.HAL_PWR_EnableSleepOnExit:000000000000000c $d
     /tmp/cc7nVOhG.s:578    .text.HAL_PWR_DisableSleepOnExit:0000000000000000 $t
     /tmp/cc7nVOhG.s:584    .text.HAL_PWR_DisableSleepOnExit:0000000000000000 HAL_PWR_DisableSleepOnExit
     /tmp/cc7nVOhG.s:601    .text.HAL_PWR_DisableSleepOnExit:000000000000000c $d
     /tmp/cc7nVOhG.s:606    .text.HAL_PWR_EnableSEVOnPend:0000000000000000 $t
     /tmp/cc7nVOhG.s:612    .text.HAL_PWR_EnableSEVOnPend:0000000000000000 HAL_PWR_EnableSEVOnPend
     /tmp/cc7nVOhG.s:629    .text.HAL_PWR_EnableSEVOnPend:000000000000000c $d
     /tmp/cc7nVOhG.s:634    .text.HAL_PWR_DisableSEVOnPend:0000000000000000 $t
     /tmp/cc7nVOhG.s:640    .text.HAL_PWR_DisableSEVOnPend:0000000000000000 HAL_PWR_DisableSEVOnPend
     /tmp/cc7nVOhG.s:657    .text.HAL_PWR_DisableSEVOnPend:000000000000000c $d
     /tmp/cc7nVOhG.s:662    .text.HAL_PWR_PVDCallback:0000000000000000 $t
     /tmp/cc7nVOhG.s:668    .text.HAL_PWR_PVDCallback:0000000000000000 HAL_PWR_PVDCallback
     /tmp/cc7nVOhG.s:681    .text.HAL_PWR_PVD_IRQHandler:0000000000000000 $t
     /tmp/cc7nVOhG.s:687    .text.HAL_PWR_PVD_IRQHandler:0000000000000000 HAL_PWR_PVD_IRQHandler

NO UNDEFINED SYMBOLS
