/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [5:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [34:0] celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~(celloutsig_1_16z[5] & celloutsig_1_6z[32]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z[5] & celloutsig_0_2z);
  assign celloutsig_0_12z = ~(celloutsig_0_9z[2] & celloutsig_0_1z[13]);
  assign celloutsig_1_11z = !(celloutsig_1_9z ? celloutsig_1_1z[0] : celloutsig_1_7z[0]);
  assign celloutsig_0_5z = !(celloutsig_0_1z[7] ? celloutsig_0_2z : celloutsig_0_1z[4]);
  assign celloutsig_1_3z = !(celloutsig_1_1z[0] ? celloutsig_1_0z[2] : celloutsig_1_2z[7]);
  assign celloutsig_1_8z = !(celloutsig_1_4z[11] ? celloutsig_1_5z[2] : celloutsig_1_1z[2]);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_0z[0], celloutsig_0_0z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 6'h00;
    else _01_ <= _00_;
  assign celloutsig_1_10z = { in_data[187], celloutsig_1_5z } > { celloutsig_1_1z[2:0], celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_10z } > { celloutsig_1_2z[5:0], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_16z[9:6], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_0z } > in_data[176:160];
  assign celloutsig_0_8z = celloutsig_0_1z[7:1] > { in_data[71:66], celloutsig_0_5z };
  assign celloutsig_0_19z = { _01_[5], _00_, celloutsig_0_8z, celloutsig_0_17z } > { celloutsig_0_9z[5], celloutsig_0_9z[9:8], celloutsig_0_9z[2:1], celloutsig_0_12z, _00_, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_1_16z = { celloutsig_1_4z[11:3], celloutsig_1_11z } * { celloutsig_1_1z[3:0], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_17z = { celloutsig_0_6z, celloutsig_0_7z } * { celloutsig_0_9z[7:5], celloutsig_0_9z[9:8], celloutsig_0_9z[2:1] };
  assign celloutsig_1_2z = { celloutsig_1_0z[3], celloutsig_1_1z, celloutsig_1_0z } * in_data[157:148];
  assign celloutsig_1_6z = { celloutsig_1_2z[9:2], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z } * { in_data[129:101], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_19z = ~ { celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_1z = ~ in_data[110:106];
  assign celloutsig_1_4z = ~ in_data[110:99];
  assign celloutsig_1_5z = ~ celloutsig_1_4z[4:2];
  assign celloutsig_1_7z = ~ { in_data[142:124], celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[59:55] >>> in_data[20:16];
  assign celloutsig_0_3z = { celloutsig_0_1z[15:11], celloutsig_0_2z } >>> celloutsig_0_1z[5:0];
  assign celloutsig_0_6z = _00_ >>> celloutsig_0_1z[8:3];
  assign celloutsig_0_1z = in_data[21:6] >>> in_data[20:5];
  assign celloutsig_0_11z = celloutsig_0_3z[5:3] >>> { celloutsig_0_3z[4:3], celloutsig_0_5z };
  assign celloutsig_0_13z = celloutsig_0_11z >>> celloutsig_0_6z[5:3];
  assign celloutsig_1_0z = in_data[191:188] >>> in_data[132:129];
  assign celloutsig_0_10z = ~((celloutsig_0_2z & celloutsig_0_1z[4]) | (celloutsig_0_7z & celloutsig_0_0z[3]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[9] & celloutsig_0_1z[11]) | (celloutsig_0_0z[2] & celloutsig_0_0z[4]));
  assign celloutsig_1_9z = ~((celloutsig_1_1z[0] & celloutsig_1_4z[4]) | (celloutsig_1_8z & celloutsig_1_2z[0]));
  assign { celloutsig_0_9z[6], celloutsig_0_9z[7], celloutsig_0_9z[5], celloutsig_0_9z[9:8], celloutsig_0_9z[2:1] } = ~ { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign { out_data[2:0], out_data[4:3], out_data[12], out_data[31:13], out_data[11:7] } = ~ { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, in_data[57:39], celloutsig_0_0z };
  assign { celloutsig_0_9z[4:3], celloutsig_0_9z[0] } = { celloutsig_0_9z[9:8], celloutsig_0_9z[6] };
  assign { out_data[128], out_data[101:96], out_data[32], out_data[6:5] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, out_data[12], out_data[12] };
endmodule
