#ifndef RP2040_XOSC_H_INCLUDED
#define RP2040_XOSC_H_INCLUDED


#include "_common.h"


#define RP2040_XOSC_BASE    0x40024000
#define RP2040_XOSC_CTRL    MMIO32(RP2040_XOSC_BASE)
#define RP2040_XOSC_STATUS  MMIO32(RP2040_XOSC_BASE + 0x04)
#define RP2040_XOSC_STARTUP MMIO32(RP2040_XOSC_BASE + 0x0C)


#define RP2040_XOSC_CTRL_FREQ_RANGE_BITS(Value) MASKSHIFT((Value), 0xFFF, 0)
#define RP2040_XOSC_CTRL_ENABLE_BITS(Value)     MASKSHIFT((Value), 0xFFF, 12)

#define RP2040_XOSC_STATUS_STABLE_BITS(Value) MASKSHIFT((Value), 0x1, 31)

#define RP2040_XOSC_CTRL_FREQ_RANGE 0xAA0

typedef enum {
    RP2040_XOSC_CTRL_ENABLE_CMD_ENABLE  = 0xFAB,
    RP2040_XOSC_CTRL_ENABLE_CMD_DISABLE = 0xD1E,
} rp2040_xosc_ctrl_enable_cmd_t;

#endif
