# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Register.srcs/sim_1/imports/Vivado/GenerateClock.v" \
"../../../../Register.srcs/sources_1/new/Register.v" \
"../../../../Register.srcs/sim_1/new/Register_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
