{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733444139422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733444139423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 18:15:39 2024 " "Processing started: Thu Dec  5 18:15:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733444139423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444139423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tankgame2 -c tankgame2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tankgame2 -c tankgame2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444139423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733444139722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733444139722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "../miniprojects/ps2/ps2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145305 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "../miniprojects/ps2/ps2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/ps2/oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/ps2/oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "../miniprojects/ps2/oneshot.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145307 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "../miniprojects/ps2/oneshot.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/ps2/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/ps2/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "../miniprojects/ps2/keyboard.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145309 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "../miniprojects/ps2/keyboard.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/mini_project_vga/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/mini_project_vga/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "../miniprojects/Mini_project_vga/vga_sync.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145311 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../miniprojects/Mini_project_vga/vga_sync.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/mini_project_vga/colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/miniprojects/mini_project_vga/colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "../miniprojects/Mini_project_vga/colorROM.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145312 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "../miniprojects/Mini_project_vga/colorROM.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_location-behavioral " "Found design unit 1: tank_location-behavioral" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145314 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_location " "Found entity 1: tank_location" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/pll_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/pll_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_counter-behavioral " "Found design unit 1: pll_counter-behavioral" {  } { { "../final_project v2/pll_counter.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/pll_counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145315 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_counter " "Found entity 1: pll_counter" {  } { { "../final_project v2/pll_counter.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/pll_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "../final_project v2/pixelGenerator.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/pixelGenerator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145317 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "../final_project v2/pixelGenerator.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/pixelGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "../final_project v2/leddcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145318 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "../final_project v2/leddcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/game_library.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/game_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_library " "Found design unit 1: game_library" {  } { { "../final_project v2/game_library.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/game_library.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145320 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 game_library-body " "Found design unit 2: game_library-body" {  } { { "../final_project v2/game_library.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/game_library.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145322 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/bullet_location.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/bullet_location.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet_location-behavioral " "Found design unit 1: bullet_location-behavioral" {  } { { "../final_project v2/bullet_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/bullet_location.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145323 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet_location " "Found entity 1: bullet_location" {  } { { "../final_project v2/bullet_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/bullet_location.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/tank_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/antb2/desktop/school/ce 355/final/final_tank_game/finalproject-ce355/final_project v2/tank_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_const " "Found design unit 1: tank_const" {  } { { "../final_project v2/tank_const.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_const.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145325 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_const-body " "Found design unit 2: tank_const-body" {  } { { "../final_project v2/tank_const.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_const.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tankgame2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tankgame2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tankgame2-structure " "Found design unit 1: tankgame2-structure" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145327 ""} { "Info" "ISGN_ENTITY_NAME" "1 tankgame2 " "Found entity 1: tankgame2" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_control-fsm " "Found design unit 1: tank_control-fsm" {  } { { "tank_control.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145328 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_control " "Found entity 1: tank_control" {  } { { "tank_control.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_tank_control-testbench " "Found design unit 1: tb_tank_control-testbench" {  } { { "tank_control_tb.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145330 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_tank_control " "Found entity 1: tb_tank_control" {  } { { "tank_control_tb.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tankgame2 " "Elaborating entity \"tankgame2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733444145429 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tank_1_bul_next_pos tankgame2.vhd(56) " "VHDL Signal Declaration warning at tankgame2.vhd(56): used implicit default value for signal \"tank_1_bul_next_pos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_1_fire_key tankgame2.vhd(65) " "Verilog HDL or VHDL warning at tankgame2.vhd(65): object \"tank_1_fire_key\" assigned a value but never read" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tank_1_bul_disp_flag tankgame2.vhd(69) " "VHDL Signal Declaration warning at tankgame2.vhd(69): used implicit default value for signal \"tank_1_bul_disp_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_1_bul_curr_fire tankgame2.vhd(71) " "Verilog HDL or VHDL warning at tankgame2.vhd(71): object \"tank_1_bul_curr_fire\" assigned a value but never read" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tank_1_bul_next_fire tankgame2.vhd(72) " "VHDL Signal Declaration warning at tankgame2.vhd(72): used explicit default value for signal \"tank_1_bul_next_fire\" because signal was never assigned a value" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tank_2_bul_next_pos tankgame2.vhd(79) " "VHDL Signal Declaration warning at tankgame2.vhd(79): used implicit default value for signal \"tank_2_bul_next_pos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_2_fire_key tankgame2.vhd(88) " "Verilog HDL or VHDL warning at tankgame2.vhd(88): object \"tank_2_fire_key\" assigned a value but never read" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tank_2_bul_disp_flag tankgame2.vhd(91) " "VHDL Signal Declaration warning at tankgame2.vhd(91): used implicit default value for signal \"tank_2_bul_disp_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_2_bul_curr_fire tankgame2.vhd(93) " "Verilog HDL or VHDL warning at tankgame2.vhd(93): object \"tank_2_bul_curr_fire\" assigned a value but never read" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tank_2_bul_next_fire tankgame2.vhd(94) " "VHDL Signal Declaration warning at tankgame2.vhd(94): used explicit default value for signal \"tank_2_bul_next_fire\" because signal was never assigned a value" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "score_1_signal tankgame2.vhd(96) " "VHDL Signal Declaration warning at tankgame2.vhd(96): used implicit default value for signal \"score_1_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "score_2_signal tankgame2.vhd(97) " "VHDL Signal Declaration warning at tankgame2.vhd(97): used implicit default value for signal \"score_2_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733444145431 "|tankgame2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist3 tankgame2.vhd(104) " "Verilog HDL or VHDL warning at tankgame2.vhd(104): object \"hist3\" assigned a value but never read" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733444145432 "|tankgame2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist2 tankgame2.vhd(104) " "Verilog HDL or VHDL warning at tankgame2.vhd(104): object \"hist2\" assigned a value but never read" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733444145432 "|tankgame2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist0 tankgame2.vhd(104) " "Verilog HDL or VHDL warning at tankgame2.vhd(104): object \"hist0\" assigned a value but never read" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733444145432 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_1_speed1_key tankgame2.vhd(367) " "VHDL Process Statement warning at tankgame2.vhd(367): signal \"tank_1_speed1_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733444145432 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_1_speed2_key tankgame2.vhd(369) " "VHDL Process Statement warning at tankgame2.vhd(369): signal \"tank_1_speed2_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733444145432 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_1_speed3_key tankgame2.vhd(371) " "VHDL Process Statement warning at tankgame2.vhd(371): signal \"tank_1_speed3_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733444145432 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_2_speed1_key tankgame2.vhd(375) " "VHDL Process Statement warning at tankgame2.vhd(375): signal \"tank_2_speed1_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733444145432 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_2_speed2_key tankgame2.vhd(377) " "VHDL Process Statement warning at tankgame2.vhd(377): signal \"tank_2_speed2_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733444145433 "|tankgame2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_2_speed3_key tankgame2.vhd(379) " "VHDL Process Statement warning at tankgame2.vhd(379): signal \"tank_2_speed3_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733444145433 "|tankgame2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tank_1_next_speed tankgame2.vhd(324) " "VHDL Process Statement warning at tankgame2.vhd(324): inferring latch(es) for signal or variable \"tank_1_next_speed\", which holds its previous value in one or more paths through the process" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733444145433 "|tankgame2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tank_2_next_speed tankgame2.vhd(324) " "VHDL Process Statement warning at tankgame2.vhd(324): inferring latch(es) for signal or variable \"tank_2_next_speed\", which holds its previous value in one or more paths through the process" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 324 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733444145433 "|tankgame2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tank_2_next_speed\[0\] tankgame2.vhd(324) " "Inferred latch for \"tank_2_next_speed\[0\]\" at tankgame2.vhd(324)" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145439 "|tankgame2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tank_2_next_speed\[1\] tankgame2.vhd(324) " "Inferred latch for \"tank_2_next_speed\[1\]\" at tankgame2.vhd(324)" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145439 "|tankgame2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tank_2_next_speed\[2\] tankgame2.vhd(324) " "Inferred latch for \"tank_2_next_speed\[2\]\" at tankgame2.vhd(324)" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145439 "|tankgame2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tank_1_next_speed\[0\] tankgame2.vhd(324) " "Inferred latch for \"tank_1_next_speed\[0\]\" at tankgame2.vhd(324)" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145439 "|tankgame2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tank_1_next_speed\[1\] tankgame2.vhd(324) " "Inferred latch for \"tank_1_next_speed\[1\]\" at tankgame2.vhd(324)" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145439 "|tankgame2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tank_1_next_speed\[2\] tankgame2.vhd(324) " "Inferred latch for \"tank_1_next_speed\[2\]\" at tankgame2.vhd(324)" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 324 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145439 "|tankgame2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_counter pll_counter:pll " "Elaborating entity \"pll_counter\" for hierarchy \"pll_counter:pll\"" {  } { { "tankgame2.vhd" "pll" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator pixelGenerator:vid " "Elaborating entity \"pixelGenerator\" for hierarchy \"pixelGenerator:vid\"" {  } { { "tankgame2.vhd" "vid" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM pixelGenerator:vid\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"pixelGenerator:vid\|colorROM:colors\"" {  } { { "../final_project v2/pixelGenerator.vhd" "colors" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/pixelGenerator.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pixelGenerator:vid\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pixelGenerator:vid\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "../miniprojects/Mini_project_vga/colorROM.vhd" "altsyncram_component" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelGenerator:vid\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pixelGenerator:vid\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "../miniprojects/Mini_project_vga/colorROM.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelGenerator:vid\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"pixelGenerator:vid\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444145487 ""}  } { { "../miniprojects/Mini_project_vga/colorROM.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/Mini_project_vga/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733444145487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e481 " "Found entity 1: altsyncram_e481" {  } { { "db/altsyncram_e481.tdf" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/db/altsyncram_e481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444145516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e481 pixelGenerator:vid\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated " "Elaborating entity \"altsyncram_e481\" for hierarchy \"pixelGenerator:vid\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_e481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:sync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:sync\"" {  } { { "tankgame2.vhd" "sync" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard\"" {  } { { "tankgame2.vhd" "keyboard" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:keyboard\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:keyboard\|keyboard:u1\"" {  } { { "../miniprojects/ps2/ps2.vhd" "u1" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:keyboard\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:keyboard\|oneshot:pulser\"" {  } { { "../miniprojects/ps2/ps2.vhd" "pulser" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/miniprojects/ps2/ps2.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_control tank_control:tank_1_control " "Elaborating entity \"tank_control\" for hierarchy \"tank_control:tank_1_control\"" {  } { { "tankgame2.vhd" "tank_1_control" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_location tank_location:tank_1 " "Elaborating entity \"tank_location\" for hierarchy \"tank_location:tank_1\"" {  } { { "tankgame2.vhd" "tank_1" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_location tank_location:tank_2 " "Elaborating entity \"tank_location\" for hierarchy \"tank_location:tank_2\"" {  } { { "tankgame2.vhd" "tank_2" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet_location bullet_location:bul_1 " "Elaborating entity \"bullet_location\" for hierarchy \"bullet_location:bul_1\"" {  } { { "tankgame2.vhd" "bul_1" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet_location bullet_location:bul_2 " "Elaborating entity \"bullet_location\" for hierarchy \"bullet_location:bul_2\"" {  } { { "tankgame2.vhd" "bul_2" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:score_decoder_1 " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:score_decoder_1\"" {  } { { "tankgame2.vhd" "score_decoder_1" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:lcd_message " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:lcd_message\"" {  } { { "tankgame2.vhd" "lcd_message" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444145645 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733444145646 "|tankgame2|de2lcd:lcd_message"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init de2lcd.vhd(50) " "VHDL Process Statement warning at de2lcd.vhd(50): inferring latch(es) for signal or variable \"init\", which holds its previous value in one or more paths through the process" {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733444145646 "|tankgame2|de2lcd:lcd_message"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init de2lcd.vhd(54) " "Inferred latch for \"init\" at de2lcd.vhd(54)" {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444145646 "|tankgame2|de2lcd:lcd_message"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "tank_control:tank_2_control\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"tank_control:tank_2_control\|Add0\"" {  } { { "tank_control.vhd" "Add0" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd" 54 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733444146013 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "tank_control:tank_1_control\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"tank_control:tank_1_control\|Add0\"" {  } { { "tank_control.vhd" "Add0" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd" 54 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733444146013 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733444146013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tank_control:tank_2_control\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"tank_control:tank_2_control\|lpm_add_sub:Add0\"" {  } { { "tank_control.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444146045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tank_control:tank_2_control\|lpm_add_sub:Add0 " "Instantiated megafunction \"tank_control:tank_2_control\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444146045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444146045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444146045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733444146045 ""}  } { { "tank_control.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tank_control.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733444146045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/db/add_sub_pvi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733444146073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444146073 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 25 -1 0 } } { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 84 -1 0 } } { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 61 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733444146265 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733444146265 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[0\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[0\]~synth\"" {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733444146370 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[1\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[1\]~synth\"" {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733444146370 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[2\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[2\]~synth\"" {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733444146370 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[3\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[3\]~synth\"" {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733444146370 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[4\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[4\]~synth\"" {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733444146370 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[5\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[5\]~synth\"" {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733444146370 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[6\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[6\]~synth\"" {  } { { "../final_project v2/de2lcd.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733444146370 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733444146370 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_1\[0\] VCC " "Pin \"seg_out_1\[0\]\" is stuck at VCC" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_1\[1\] GND " "Pin \"seg_out_1\[1\]\" is stuck at GND" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_1\[2\] GND " "Pin \"seg_out_1\[2\]\" is stuck at GND" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_1\[3\] VCC " "Pin \"seg_out_1\[3\]\" is stuck at VCC" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_1\[4\] VCC " "Pin \"seg_out_1\[4\]\" is stuck at VCC" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_1\[5\] VCC " "Pin \"seg_out_1\[5\]\" is stuck at VCC" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_1\[6\] VCC " "Pin \"seg_out_1\[6\]\" is stuck at VCC" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_2\[0\] VCC " "Pin \"seg_out_2\[0\]\" is stuck at VCC" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_2\[1\] GND " "Pin \"seg_out_2\[1\]\" is stuck at GND" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_2\[2\] GND " "Pin \"seg_out_2\[2\]\" is stuck at GND" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_2\[3\] VCC " "Pin \"seg_out_2\[3\]\" is stuck at VCC" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_2\[4\] VCC " "Pin \"seg_out_2\[4\]\" is stuck at VCC" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_2\[5\] VCC " "Pin \"seg_out_2\[5\]\" is stuck at VCC" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_out_2\[6\] VCC " "Pin \"seg_out_2\[6\]\" is stuck at VCC" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|seg_out_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "tankgame2.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v3/tankgame2.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733444146370 "|tankgame2|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733444146370 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733444146421 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank_location:tank_1\|tank_pos_out\[0\]\[31\] Low " "Register tank_location:tank_1\|tank_pos_out\[0\]\[31\] will power up to Low" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733444146495 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank_location:tank_1\|tank_pos_out\[0\]\[8\] High " "Register tank_location:tank_1\|tank_pos_out\[0\]\[8\] will power up to High" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733444146495 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank_location:tank_1\|tank_pos_out\[0\]\[5\] High " "Register tank_location:tank_1\|tank_pos_out\[0\]\[5\] will power up to High" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733444146495 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank_location:tank_1\|tank_pos_out\[0\]\[4\] High " "Register tank_location:tank_1\|tank_pos_out\[0\]\[4\] will power up to High" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733444146495 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank_location:tank_2\|tank_pos_out\[1\]\[1\] High " "Register tank_location:tank_2\|tank_pos_out\[1\]\[1\] will power up to High" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733444146495 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank_location:tank_2\|tank_pos_out\[0\]\[31\] Low " "Register tank_location:tank_2\|tank_pos_out\[0\]\[31\] will power up to Low" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733444146495 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank_location:tank_2\|tank_pos_out\[0\]\[8\] High " "Register tank_location:tank_2\|tank_pos_out\[0\]\[8\] will power up to High" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733444146495 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank_location:tank_2\|tank_pos_out\[0\]\[5\] High " "Register tank_location:tank_2\|tank_pos_out\[0\]\[5\] will power up to High" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733444146495 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank_location:tank_2\|tank_pos_out\[0\]\[4\] High " "Register tank_location:tank_2\|tank_pos_out\[0\]\[4\] will power up to High" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733444146495 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank_location:tank_2\|tank_pos_out\[1\]\[3\] High " "Register tank_location:tank_2\|tank_pos_out\[1\]\[3\] will power up to High" {  } { { "../final_project v2/tank_location.vhd" "" { Text "C:/Users/antb2/Desktop/School/CE 355/Final/final_tank_game/finalproject-ce355/final_project v2/tank_location.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733444146495 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1733444146495 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733444146786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733444146903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733444146903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1046 " "Implemented 1046 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733444146970 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733444146970 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1733444146970 ""} { "Info" "ICUT_CUT_TM_LCELLS" "961 " "Implemented 961 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733444146970 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733444146970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733444146970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733444146984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 18:15:46 2024 " "Processing ended: Thu Dec  5 18:15:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733444146984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733444146984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733444146984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733444146984 ""}
