<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>FIR_Halfband_v1</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.736</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>7</Best-caseLatency>
            <Average-caseLatency>7</Average-caseLatency>
            <Worst-caseLatency>7</Worst-caseLatency>
            <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
            <Interval-min>8</Interval-min>
            <Interval-max>8</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>FIR_HLS.cpp:20</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>56</DSP>
            <FF>5876</FF>
            <LUT>2766</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>FIR_Halfband_v1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>FIR_Halfband_v1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TDATA</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TVALID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TREADY</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TDATA</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>FIR_Halfband_v1</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_FIR_filter_1_fu_411</InstName>
                    <ModuleName>FIR_filter_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>411</ID>
                    <BindInstances>am_addmul_16s_16s_15ns_32_4_1_U90 am_addmul_16s_16s_15ns_32_4_1_U90 am_addmul_16s_16s_15ns_32_4_1_U90 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_1_fu_421</InstName>
                    <ModuleName>FIR_filter_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>421</ID>
                    <BindInstances>am_addmul_16s_16s_15ns_32_4_1_U90 am_addmul_16s_16s_15ns_32_4_1_U90 am_addmul_16s_16s_15ns_32_4_1_U90 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 ama_addmuladd_16s_16s_14s_32s_32_4_1_U92</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_2_fu_431</InstName>
                    <ModuleName>FIR_filter_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>431</ID>
                    <BindInstances>am_addmul_16s_16s_15ns_32_4_1_U100 am_addmul_16s_16s_15ns_32_4_1_U100 am_addmul_16s_16s_15ns_32_4_1_U100 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_2_fu_440</InstName>
                    <ModuleName>FIR_filter_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>440</ID>
                    <BindInstances>am_addmul_16s_16s_15ns_32_4_1_U100 am_addmul_16s_16s_15ns_32_4_1_U100 am_addmul_16s_16s_15ns_32_4_1_U100 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 ama_addmuladd_16s_16s_13s_32s_32_4_1_U101</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_fu_448</InstName>
                    <ModuleName>FIR_filter</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>448</ID>
                    <BindInstances>tmp4_fu_1226_p2 tmp93_fu_1236_p2 am_addmul_17s_17s_9ns_27_4_1_U2 am_addmul_17s_17s_9ns_27_4_1_U2 am_addmul_17s_17s_9ns_27_4_1_U2 tmp5_fu_1246_p2 mul_18s_8ns_25_1_1_U1 tmp125_fu_1268_p2 tmp126_fu_1278_p2 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 tmp127_fu_1288_p2 tmp128_fu_1298_p2 ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 am_addmul_16s_16s_15ns_32_4_1_U5 am_addmul_16s_16s_15ns_32_4_1_U5 am_addmul_16s_16s_15ns_32_4_1_U5 ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 tmp25_fu_1308_p2 grp_fu_2953_p3 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 am_addmul_16s_16s_13s_30_4_1_U7 am_addmul_16s_16s_13s_30_4_1_U7 am_addmul_16s_16s_13s_30_4_1_U7 ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 tmp35_fu_1314_p2 tmp36_fu_2371_p2 am_addmul_16s_16s_12s_29_4_1_U9 am_addmul_16s_16s_12s_29_4_1_U9 am_addmul_16s_16s_12s_29_4_1_U9 ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 tmp43_fu_1320_p2 tmp44_fu_2403_p2 ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 am_addmul_16s_16s_11ns_28_4_1_U11 am_addmul_16s_16s_11ns_28_4_1_U11 am_addmul_16s_16s_11ns_28_4_1_U11 ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 am_addmul_16s_16s_11s_28_4_1_U12 am_addmul_16s_16s_11s_28_4_1_U12 am_addmul_16s_16s_11s_28_4_1_U12 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 am_addmul_16s_16s_10ns_28_4_1_U13 am_addmul_16s_16s_10ns_28_4_1_U13 am_addmul_16s_16s_10ns_28_4_1_U13 am_addmul_16s_16s_10s_27_4_1_U14 am_addmul_16s_16s_10s_27_4_1_U14 am_addmul_16s_16s_10s_27_4_1_U14 ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 am_addmul_16s_16s_10ns_27_4_1_U15 am_addmul_16s_16s_10ns_27_4_1_U15 am_addmul_16s_16s_10ns_27_4_1_U15 ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 am_addmul_16s_16s_10s_27_4_1_U16 am_addmul_16s_16s_10s_27_4_1_U16 am_addmul_16s_16s_10s_27_4_1_U16 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 am_addmul_16s_16s_9ns_27_4_1_U17 am_addmul_16s_16s_9ns_27_4_1_U17 am_addmul_16s_16s_9ns_27_4_1_U17 ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 tmp81_fu_1326_p2 am_addmul_16s_16s_9ns_26_4_1_U19 am_addmul_16s_16s_9ns_26_4_1_U19 am_addmul_16s_16s_9ns_26_4_1_U19 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 tmp91_fu_1332_p2 grp_fu_3073_p3 tmp931_fu_1346_p2 ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 am_addmul_16s_16s_8ns_25_4_1_U22 am_addmul_16s_16s_8ns_25_4_1_U22 am_addmul_16s_16s_8ns_25_4_1_U22 ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 am_addmul_16s_16s_9s_26_4_1_U23 am_addmul_16s_16s_9s_26_4_1_U23 am_addmul_16s_16s_9s_26_4_1_U23 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 tmp107_fu_1352_p2 tmp108_fu_1382_p2 tmp109_fu_1388_p2 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 tmp113_fu_1424_p2 tmp115_fu_1430_p2 tmp116_fu_2542_p2 tmp117_fu_1436_p2 grp_fu_3121_p3 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 tmp121_fu_1442_p2 grp_fu_3132_p3 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 add_ln71_5_fu_2663_p2 ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 add_ln71_11_fu_2675_p2 add_ln71_12_fu_2684_p2 ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 add_ln71_18_fu_2699_p2 add_ln71_19_fu_2806_p2 ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 add_ln71_22_fu_2711_p2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 add_ln71_25_fu_2727_p2 add_ln71_26_fu_2737_p2 add_ln71_27_fu_2819_p2 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 add_ln71_33_fu_2752_p2 ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 add_ln71_39_fu_2767_p2 add_ln71_40_fu_2777_p2 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 add_ln71_46_fu_2617_p2 add_ln71_47_fu_2866_p2 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 add_ln71_50_fu_2629_p2 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 add_ln71_53_fu_2642_p2 add_ln71_54_fu_2651_p2 add_ln71_55_fu_2879_p2 add_ln71_56_fu_2889_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>sub_ln29_fu_725_p2 sub_ln29_1_fu_751_p2 select_ln29_fu_757_p3 grp_FIR_filter_1_fu_411_FIR_delays_write sub_ln35_fu_895_p2 sub_ln35_1_fu_921_p2 select_ln35_fu_927_p3 grp_FIR_filter_fu_448_x_n Halfband_delay10_V_U Halfband_delay20_V_U Halfband_delay21_V_U Halfband_delay11_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>FIR_filter</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.281</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:63</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>46</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>3594</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1800</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_1226_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp93_fu_1236_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_17s_17s_9ns_27_4_1_U2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_17s_17s_9ns_27_4_1_U2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_17s_17s_9ns_27_4_1_U2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp5_fu_1246_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_8ns_25_1_1_U1" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp125_fu_1268_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp126_fu_1278_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp127_fu_1288_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp128_fu_1298_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_8s_24s_25_4_1_U4" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_8s_24s_25_4_1_U4" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_8s_24s_25_4_1_U4" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_1_U5" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_1_U5" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_1_U5" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_1_U27" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_1_U27" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_1_U27" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_1_U27" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_30s_30_4_1_U6" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_30s_30_4_1_U6" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_30s_30_4_1_U6" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp25_fu_1308_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2953_p3" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_13s_30_4_1_U7" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_13s_30_4_1_U7" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_13s_30_4_1_U7" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_29s_29_4_1_U29" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_29s_29_4_1_U29" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_29s_29_4_1_U29" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_29s_29_4_1_U29" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp35_fu_1314_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp36_fu_2371_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U9" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U9" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_12s_29_4_1_U9" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_29s_29_4_1_U30" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_29s_29_4_1_U30" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_29s_29_4_1_U30" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_29s_29_4_1_U30" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp43_fu_1320_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp44_fu_2403_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_28s_29_4_1_U44" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_28s_29_4_1_U44" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_28s_29_4_1_U44" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_11ns_28_4_1_U11" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_11ns_28_4_1_U11" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_11ns_28_4_1_U11" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_28s_28_4_1_U32" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_28s_28_4_1_U32" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_28s_28_4_1_U32" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_28s_28_4_1_U32" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp52_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U12" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U12" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_11s_28_4_1_U12" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U13" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U13" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_28_4_1_U13" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U14" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U14" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U14" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_27s_27_4_1_U34" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_27s_27_4_1_U34" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_27s_27_4_1_U34" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_27_4_1_U15" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_27_4_1_U15" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_10ns_27_4_1_U15" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U35" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U35" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U35" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U16" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U16" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_10s_27_4_1_U16" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_27_4_1_U17" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_27_4_1_U17" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_27_4_1_U17" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U37" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U37" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U37" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_26_4_1_U18" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_26_4_1_U18" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_26_4_1_U18" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp81_fu_1326_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_26_4_1_U19" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_26_4_1_U19" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_9ns_26_4_1_U19" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U40" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U40" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U40" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7s_26s_26_4_1_U20" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7s_26s_26_4_1_U20" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7s_26s_26_4_1_U20" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7s_26s_26_4_1_U20" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp91_fu_1332_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_3073_p3" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp931_fu_1346_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp931" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_19s_25_4_1_U21" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_19s_25_4_1_U21" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_19s_25_4_1_U21" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_25_4_1_U22" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_25_4_1_U22" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_8ns_25_4_1_U22" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7s_26s_26_4_1_U46" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7s_26s_26_4_1_U46" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7s_26s_26_4_1_U46" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7s_26s_26_4_1_U46" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U23" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U23" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_9s_26_4_1_U23" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp107_fu_1352_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp108_fu_1382_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp109_fu_1388_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp113_fu_1424_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp115_fu_1430_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp116_fu_2542_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp117_fu_1436_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3121_p3" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp121_fu_1442_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_3132_p3" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln71_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_1_U27" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_30s_30_4_1_U6" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_5_fu_2663_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_29s_29_4_1_U29" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_29s_29_4_1_U30" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_11_fu_2675_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_12_fu_2684_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_12s_28s_29_4_1_U44" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_28s_28_4_1_U32" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_18_fu_2699_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_19_fu_2806_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_11s_27s_27_4_1_U34" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U35" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_22_fu_2711_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_27_4_1_U37" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_25_fu_2727_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_26_fu_2737_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_27_fu_2819_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_27s_28_4_1_U45" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_26_4_1_U18" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_33_fu_2752_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7s_26s_26_4_1_U20" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10s_26s_27_4_1_U40" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9s_19s_25_4_1_U21" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_39_fu_2767_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_40_fu_2777_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7s_26s_26_4_1_U46" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_46_fu_2617_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_47_fu_2866_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17s_17s_8s_24s_25_4_1_U4" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_50_fu_2629_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_53_fu_2642_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_54_fu_2651_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_55_fu_2879_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_56_fu_2889_p2" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_56" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FIR_filter_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.392</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:63</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>512</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_1_U90" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_1_U90" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_1_U90" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_1_U92" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_1_U92" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_1_U92" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_1_U92" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91" SOURCE="FIR_HLS.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91" SOURCE="FIR_HLS.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91" SOURCE="FIR_HLS.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln71_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_14s_32s_32_4_1_U92" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FIR_filter_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.392</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:63</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>320</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>96</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_1_U100" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_1_U100" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_15ns_32_4_1_U100" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_32s_32_4_1_U101" SOURCE="FIR_HLS.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_32s_32_4_1_U101" SOURCE="FIR_HLS.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_32s_32_4_1_U101" SOURCE="FIR_HLS.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_32s_32_4_1_U101" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_32s_32_4_1_U101" SOURCE="FIR_HLS.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FIR_Halfband_v1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.736</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:20</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>56</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>5876</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2766</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln29_fu_725_p2" SOURCE="FIR_HLS.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln29_1_fu_751_p2" SOURCE="FIR_HLS.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln29_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln29_fu_757_p3" SOURCE="FIR_HLS.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_FIR_filter_1_fu_411_FIR_delays_write" SOURCE="FIR_HLS.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_fu_895_p2" SOURCE="FIR_HLS.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_1_fu_921_p2" SOURCE="FIR_HLS.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln35_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln35_fu_927_p3" SOURCE="FIR_HLS.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_FIR_filter_fu_448_x_n" SOURCE="FIR_HLS.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Halfband_delay10_V_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="Halfband_delay10_V" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Halfband_delay20_V_U" SOURCE="" STORAGESIZE="16 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="Halfband_delay20_V" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Halfband_delay21_V_U" SOURCE="" STORAGESIZE="16 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="Halfband_delay21_V" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Halfband_delay11_V_U" SOURCE="" STORAGESIZE="16 3 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="Halfband_delay11_V" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export display_name="FIR_Halfband_v1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="input_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="output_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">input_r:output_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="16" portPrefix="input_r_">
            <ports>
                <port>input_r_TDATA</port>
                <port>input_r_TREADY</port>
                <port>input_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="16" portPrefix="output_r_">
            <ports>
                <port>output_r_TDATA</port>
                <port>output_r_TREADY</port>
                <port>output_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="input_r">in, both, 16, 1, 1</column>
                    <column name="output_r">out, both, 16, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="output">out, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">input_r, interface</column>
                    <column name="output">output_r, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="FIR_HLS.cpp:21" status="valid" parentFunction="fir_halfband_v1" variable="input" isDirective="0" options="mode=axis port=input"/>
        <Pragma type="interface" location="FIR_HLS.cpp:22" status="valid" parentFunction="fir_halfband_v1" variable="output" isDirective="0" options="mode=axis port=output"/>
        <Pragma type="interface" location="FIR_HLS.cpp:23" status="valid" parentFunction="fir_halfband_v1" variable="return" isDirective="0" options="mode=ap_ctrl_none port=return"/>
        <Pragma type="pipeline" location="FIR_HLS.cpp:64" status="valid" parentFunction="fir_filter" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

