\hypertarget{portserial_8h}{}\section{portserial.\+h File Reference}
\label{portserial_8h}\index{portserial.\+h@{portserial.\+h}}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=145pt]{portserial_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{portserial_8h_a1592b78e87967ae6a06756679cfc855e}{U\+A\+R\+T\+\_\+\+T\+H\+R\+\_\+\+M\+A\+S\+K\+B\+IT}~((uint8\+\_\+t)0x\+F\+F)
\item 
\#define \hyperlink{portserial_8h_ab5fadcd32fca709aece83c05f8be1901}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}~((uint32\+\_\+t)(1$<$$<$0))
\item 
\#define \hyperlink{portserial_8h_a4441660d2a99f6b17a79eafbfb0424dd}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}~((uint32\+\_\+t)(3$<$$<$1))
\item 
\#define \hyperlink{portserial_8h_ac646d8f797f3e71e01f4361997fc581b}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}~((uint32\+\_\+t)(2$<$$<$1))
\item 
\#define \hyperlink{portserial_8h_a965ba229214955385f11277549b7ecce}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}~((uint32\+\_\+t)(6$<$$<$1))
\item 
\#define \hyperlink{portserial_8h_afb93160677afbc9c90f7a0baa917a435}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}~((uint32\+\_\+t)(1$<$$<$1))
\item 
\#define \hyperlink{portserial_8h_a0496801d1096f782e06e6d394836db91}{U\+A\+R\+T1\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}~((uint32\+\_\+t)(0$<$$<$1))
\item 
\#define \hyperlink{portserial_8h_a6f78952aec5835ac753718323b681910}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}~((uint32\+\_\+t)(7$<$$<$1))
\item 
\#define \hyperlink{portserial_8h_a29b20e73585acb416f112502d29554d7}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}~((uint32\+\_\+t)(3$<$$<$6))
\item 
\#define \hyperlink{portserial_8h_a6ce7f02b02e196d84ef8f6066dd2b9d4}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}~((uint32\+\_\+t)(1$<$$<$8))
\item 
\#define \hyperlink{portserial_8h_a29486c78b0afdb4b3943defe36d5404c}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}~((uint32\+\_\+t)(1$<$$<$9))
\item 
\#define \hyperlink{portserial_8h_ad443b74131fa7b7aecf0f1c581172faa}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~((uint32\+\_\+t)(0x3\+C\+F))
\item 
\#define \hyperlink{portserial_8h_a3d83de31d722cd373ee69a2a38aaed43}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}~((uint8\+\_\+t)(1$<$$<$0))
\item 
\#define \hyperlink{portserial_8h_a85c4312a700f6033bf0a075ae41de57c}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}~((uint8\+\_\+t)(1$<$$<$1))
\item 
\#define \hyperlink{portserial_8h_a3ae0ee26be22b855aa08d68a2801d3d2}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}~((uint8\+\_\+t)(1$<$$<$2))
\item 
\#define \hyperlink{portserial_8h_a18b1661d7c37ab40c9310311dd4f647d}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}~((uint8\+\_\+t)(1$<$$<$3))
\item 
\#define \hyperlink{portserial_8h_aaca4bb43e62c7085534b67576e1ddbeb}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}~((uint8\+\_\+t)(1$<$$<$4))
\item 
\#define \hyperlink{portserial_8h_ae05118527ef8873b9d7b1b0be0153019}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}~((uint8\+\_\+t)(1$<$$<$5))
\item 
\#define \hyperlink{portserial_8h_adb3f8bb82f0a253700fdb88d8c609710}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}~((uint8\+\_\+t)(1$<$$<$6))
\item 
\#define \hyperlink{portserial_8h_a5972ac77db6249142b482356427dcf7c}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}~((uint8\+\_\+t)(1$<$$<$7))
\item 
\#define \hyperlink{portserial_8h_a3643d58e12f1d3bf342d140a5e3cb1ae}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~((uint8\+\_\+t)(0x\+F\+F))
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Created on\+: Jun 29, 2016 Author\+: ankit 

\subsection{Macro Definition Documentation}
\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+T\+H\+R\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+T\+H\+R\+\_\+\+M\+A\+S\+K\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+T\+H\+R\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+T\+H\+R\+\_\+\+M\+A\+S\+K\+B\+IT}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+T\+H\+R\+\_\+\+M\+A\+S\+K\+B\+IT}{UART_THR_MASKBIT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+T\+H\+R\+\_\+\+M\+A\+S\+K\+B\+IT~((uint8\+\_\+t)0x\+F\+F)}\hypertarget{portserial_8h_a1592b78e87967ae6a06756679cfc855e}{}\label{portserial_8h_a1592b78e87967ae6a06756679cfc855e}
Macro defines for Macro defines for U\+A\+R\+Tn Transmit Holding Register\+U\+A\+RT Transmit Holding mask bit (8 bits) 

Definition at line 14 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}{UART_IIR_INTSTAT_PEND}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND~((uint32\+\_\+t)(1$<$$<$0))}\hypertarget{portserial_8h_ab5fadcd32fca709aece83c05f8be1901}{}\label{portserial_8h_ab5fadcd32fca709aece83c05f8be1901}
Interrupt Status -\/ Active low 

Definition at line 16 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}{UART_IIR_INTID_RLS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS~((uint32\+\_\+t)(3$<$$<$1))}\hypertarget{portserial_8h_a4441660d2a99f6b17a79eafbfb0424dd}{}\label{portserial_8h_a4441660d2a99f6b17a79eafbfb0424dd}
Interrupt identification\+: Receive line status 

Definition at line 17 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}{UART_IIR_INTID_RDA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA~((uint32\+\_\+t)(2$<$$<$1))}\hypertarget{portserial_8h_ac646d8f797f3e71e01f4361997fc581b}{}\label{portserial_8h_ac646d8f797f3e71e01f4361997fc581b}
Interrupt identification\+: Receive data available 

Definition at line 18 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}{UART_IIR_INTID_CTI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI~((uint32\+\_\+t)(6$<$$<$1))}\hypertarget{portserial_8h_a965ba229214955385f11277549b7ecce}{}\label{portserial_8h_a965ba229214955385f11277549b7ecce}
Interrupt identification\+: Character time-\/out indicator 

Definition at line 19 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}{UART_IIR_INTID_THRE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE~((uint32\+\_\+t)(1$<$$<$1))}\hypertarget{portserial_8h_afb93160677afbc9c90f7a0baa917a435}{}\label{portserial_8h_afb93160677afbc9c90f7a0baa917a435}
Interrupt identification\+: T\+H\+RE interrupt 

Definition at line 20 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T1\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM@{U\+A\+R\+T1\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}}
\index{U\+A\+R\+T1\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM@{U\+A\+R\+T1\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T1\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}{UART1_IIR_INTID_MODEM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T1\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM~((uint32\+\_\+t)(0$<$$<$1))}\hypertarget{portserial_8h_a0496801d1096f782e06e6d394836db91}{}\label{portserial_8h_a0496801d1096f782e06e6d394836db91}
Interrupt identification\+: Modem interrupt 

Definition at line 21 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}{UART_IIR_INTID_MASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK~((uint32\+\_\+t)(7$<$$<$1))}\hypertarget{portserial_8h_a6f78952aec5835ac753718323b681910}{}\label{portserial_8h_a6f78952aec5835ac753718323b681910}
Interrupt identification\+: Interrupt ID mask 

Definition at line 22 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}{UART_IIR_FIFO_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN~((uint32\+\_\+t)(3$<$$<$6))}\hypertarget{portserial_8h_a29b20e73585acb416f112502d29554d7}{}\label{portserial_8h_a29b20e73585acb416f112502d29554d7}
These bits are equivalent to Un\+F\+CR\mbox{[}0\mbox{]} 

Definition at line 23 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}{UART_IIR_ABEO_INT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT~((uint32\+\_\+t)(1$<$$<$8))}\hypertarget{portserial_8h_a6ce7f02b02e196d84ef8f6066dd2b9d4}{}\label{portserial_8h_a6ce7f02b02e196d84ef8f6066dd2b9d4}
End of auto-\/baud interrupt 

Definition at line 24 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}{UART_IIR_ABTO_INT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT~((uint32\+\_\+t)(1$<$$<$9))}\hypertarget{portserial_8h_a29486c78b0afdb4b3943defe36d5404c}{}\label{portserial_8h_a29486c78b0afdb4b3943defe36d5404c}
Auto-\/baud time-\/out interrupt 

Definition at line 25 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_IIR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK~((uint32\+\_\+t)(0x3\+C\+F))}\hypertarget{portserial_8h_ad443b74131fa7b7aecf0f1c581172faa}{}\label{portserial_8h_ad443b74131fa7b7aecf0f1c581172faa}
U\+A\+RT interrupt identification register bit mask 

Definition at line 26 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}{UART_LSR_RDR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR~((uint8\+\_\+t)(1$<$$<$0))}\hypertarget{portserial_8h_a3d83de31d722cd373ee69a2a38aaed43}{}\label{portserial_8h_a3d83de31d722cd373ee69a2a38aaed43}
Macro defines for Macro defines for U\+A\+RT line status register\+Line status register\+: Receive data ready 

Definition at line 31 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}{UART_LSR_OE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE~((uint8\+\_\+t)(1$<$$<$1))}\hypertarget{portserial_8h_a85c4312a700f6033bf0a075ae41de57c}{}\label{portserial_8h_a85c4312a700f6033bf0a075ae41de57c}
Line status register\+: Overrun error 

Definition at line 32 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}{UART_LSR_PE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE~((uint8\+\_\+t)(1$<$$<$2))}\hypertarget{portserial_8h_a3ae0ee26be22b855aa08d68a2801d3d2}{}\label{portserial_8h_a3ae0ee26be22b855aa08d68a2801d3d2}
Line status register\+: Parity error 

Definition at line 33 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}{UART_LSR_FE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE~((uint8\+\_\+t)(1$<$$<$3))}\hypertarget{portserial_8h_a18b1661d7c37ab40c9310311dd4f647d}{}\label{portserial_8h_a18b1661d7c37ab40c9310311dd4f647d}
Line status register\+: Framing error 

Definition at line 34 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}{UART_LSR_BI}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI~((uint8\+\_\+t)(1$<$$<$4))}\hypertarget{portserial_8h_aaca4bb43e62c7085534b67576e1ddbeb}{}\label{portserial_8h_aaca4bb43e62c7085534b67576e1ddbeb}
Line status register\+: Break interrupt 

Definition at line 35 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}{UART_LSR_THRE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE~((uint8\+\_\+t)(1$<$$<$5))}\hypertarget{portserial_8h_ae05118527ef8873b9d7b1b0be0153019}{}\label{portserial_8h_ae05118527ef8873b9d7b1b0be0153019}
Line status register\+: Transmit holding register empty 

Definition at line 36 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}{UART_LSR_TEMT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT~((uint8\+\_\+t)(1$<$$<$6))}\hypertarget{portserial_8h_adb3f8bb82f0a253700fdb88d8c609710}{}\label{portserial_8h_adb3f8bb82f0a253700fdb88d8c609710}
Line status register\+: Transmitter empty 

Definition at line 37 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}{UART_LSR_RXFE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE~((uint8\+\_\+t)(1$<$$<$7))}\hypertarget{portserial_8h_a5972ac77db6249142b482356427dcf7c}{}\label{portserial_8h_a5972ac77db6249142b482356427dcf7c}
Error in RX F\+I\+FO 

Definition at line 38 of file portserial.\+h.

\index{portserial.\+h@{portserial.\+h}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!portserial.\+h@{portserial.\+h}}
\subsubsection[{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART_LSR_BITMASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK~((uint8\+\_\+t)(0x\+F\+F))}\hypertarget{portserial_8h_a3643d58e12f1d3bf342d140a5e3cb1ae}{}\label{portserial_8h_a3643d58e12f1d3bf342d140a5e3cb1ae}
U\+A\+RT Line status bit mask 

Definition at line 39 of file portserial.\+h.

