# Analog Circuit Design Environment
## Reference papers
[GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning](https://gcnrl.mit.edu)

[Learning to Design Circuits](https://hanlab.mit.edu/projects/l2dc/)

## BibTex
```
@inproceedings{wang2020gcnrl,
    title     = {GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning},
    author    = {Wang, Hanrui and Wang, Kuan and Yang, Jiacheng and Shen, Linxiao and Sun, Nan and Lee, Hae-Seung and Han, Song},
    booktitle = {The 57th Design Automation Conference (DAC)},
    year      = {2020}
} 
```
```
@article{hanruiwang2018learning,
    title = {Learning to design circuits},
    author = {Wang, Hanrui and Yang, Jiacheng and Lee, Hae-Seung and Han, Song},
    journal = {NeurIPS MLSys Workshop},
    year = {2018}
}

```
