ADF4158 register mapping through Nucleo-F413ZH UART
indicates control bits (LSB of 32-bit register) [xxx]
R7 ... R0
DB31 ... DB0

[111] R7: unused
00000000000000000000000000000111

[110] R6: set DB22:DB3 as 200 for our # of steps
Run twice for STEP SEL = 0, 1
00000000000000000000011001000110
00000000100000000000011001000110

[101] R5: FSK RAMP ON, DEVOFFSET=2 DEV[DB18:DB3]=25166
Run twice for DEV SEL = 0, 1
00000010000100110001001001110101
00000010100100110001001001110101

[100] R4: DB22:DB19 all high, set CLKDIV to 1 (not dividing) 
00000000011110000000000010000100

[011] R3: designate sawtooth as 00 on [DB11:DB10]
00000000000000000000000101000011

[010] R2: not using charge pump or R-divider, CLK1 to 250
00000000000000000000011111010010

[001] R1: 6291 for Frac LSB [DB27:DB15]
00001100010010011000000000000001

[000] R0: DB31 ramp on, DB30:DB27 for ramp cplt sig. to muxout,
			DB8 high for Frac MSB value of 32
11111000000000000000000100000000


UART R7 to R0
00000000000000000000000000000111
00000000000000000000011001000110
00000000100000000000011001000110
00000010000100110001001001110101
00000010100100110001001001110101
00000000011110000000000010000100
00000000000000000000000101000011
00000000000000000000011111010010
00001100010010011000000000000001
11111000000000000000000100000000

DATA: Pin 15 on Freq. Syn. is Serial Data Input. 
The serial data is loaded MSB first with the three LSBs being the control bits. This input is a high
impedance CMOS input.

Order: load R7 first, MSB first, then R6, R5, ... to R0.
Delay at beginning or sync clocks or something?
Circular UART transaction?? or just stop after R0 is "loaded"