Simulator report for ise_proj
Tue Mar 03 15:40:47 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 131 nodes    ;
; Simulation Coverage         ;       0.68 % ;
; Total Number of Transitions ; 99           ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                             ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                          ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                 ;               ;
; Vector input source                                                                        ; //icnas3.cc.ic.ac.uk/fyq14/student_files_2015/student_files_2015/prj1/quartus_proj_DE0/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                  ; On            ;
; Check outputs                                                                              ; Off                                                                                                 ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                 ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                  ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                                                                           ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                                                                           ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.68 % ;
; Total nodes checked                                 ; 131          ;
; Total output ports checked                          ; 147          ;
; Total output ports with complete 1/0-value coverage ; 1            ;
; Total output ports with no 1/0-value coverage       ; 146          ;
; Total output ports with no 1-value coverage         ; 146          ;
; Total output ports with no 0-value coverage         ; 146          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------+
; Complete 1/0-Value Coverage                                  ;
+---------------------+---------------------+------------------+
; Node Name           ; Output Port Name    ; Output Port Type ;
+---------------------+---------------------+------------------+
; |ise_proj|BUTTON[2] ; |ise_proj|BUTTON[2] ; out              ;
+---------------------+---------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                              ; Output Port Name                                                                                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ise_proj|VGA_CLK                                                                                                                      ; |ise_proj|VGA_CLK                                                                                                                                ; pin_out          ;
; |ise_proj|VGA_SYNC                                                                                                                     ; |ise_proj|VGA_SYNC                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_BLANK                                                                                                                    ; |ise_proj|VGA_BLANK                                                                                                                              ; pin_out          ;
; |ise_proj|VGA_VS                                                                                                                       ; |ise_proj|VGA_VS                                                                                                                                 ; pin_out          ;
; |ise_proj|VGA_HS                                                                                                                       ; |ise_proj|VGA_HS                                                                                                                                 ; pin_out          ;
; |ise_proj|HEX0_D[6]                                                                                                                    ; |ise_proj|HEX0_D[6]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[5]                                                                                                                    ; |ise_proj|HEX0_D[5]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[4]                                                                                                                    ; |ise_proj|HEX0_D[4]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[3]                                                                                                                    ; |ise_proj|HEX0_D[3]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[2]                                                                                                                    ; |ise_proj|HEX0_D[2]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[1]                                                                                                                    ; |ise_proj|HEX0_D[1]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[0]                                                                                                                    ; |ise_proj|HEX0_D[0]                                                                                                                              ; pin_out          ;
; |ise_proj|LEDG[9]                                                                                                                      ; |ise_proj|LEDG[9]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[8]                                                                                                                      ; |ise_proj|LEDG[8]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[7]                                                                                                                      ; |ise_proj|LEDG[7]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[6]                                                                                                                      ; |ise_proj|LEDG[6]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[5]                                                                                                                      ; |ise_proj|LEDG[5]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[4]                                                                                                                      ; |ise_proj|LEDG[4]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[3]                                                                                                                      ; |ise_proj|LEDG[3]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[2]                                                                                                                      ; |ise_proj|LEDG[2]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[1]                                                                                                                      ; |ise_proj|LEDG[1]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[0]                                                                                                                      ; |ise_proj|LEDG[0]                                                                                                                                ; pin_out          ;
; |ise_proj|SW[9]                                                                                                                        ; |ise_proj|SW[9]                                                                                                                                  ; out              ;
; |ise_proj|SW[8]                                                                                                                        ; |ise_proj|SW[8]                                                                                                                                  ; out              ;
; |ise_proj|SW[7]                                                                                                                        ; |ise_proj|SW[7]                                                                                                                                  ; out              ;
; |ise_proj|SW[6]                                                                                                                        ; |ise_proj|SW[6]                                                                                                                                  ; out              ;
; |ise_proj|SW[5]                                                                                                                        ; |ise_proj|SW[5]                                                                                                                                  ; out              ;
; |ise_proj|SW[4]                                                                                                                        ; |ise_proj|SW[4]                                                                                                                                  ; out              ;
; |ise_proj|SW[3]                                                                                                                        ; |ise_proj|SW[3]                                                                                                                                  ; out              ;
; |ise_proj|SW[2]                                                                                                                        ; |ise_proj|SW[2]                                                                                                                                  ; out              ;
; |ise_proj|SW[1]                                                                                                                        ; |ise_proj|SW[1]                                                                                                                                  ; out              ;
; |ise_proj|SW[0]                                                                                                                        ; |ise_proj|SW[0]                                                                                                                                  ; out              ;
; |ise_proj|VGA_B[3]                                                                                                                     ; |ise_proj|VGA_B[3]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_B[2]                                                                                                                     ; |ise_proj|VGA_B[2]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_B[1]                                                                                                                     ; |ise_proj|VGA_B[1]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_B[0]                                                                                                                     ; |ise_proj|VGA_B[0]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_G[3]                                                                                                                     ; |ise_proj|VGA_G[3]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_G[2]                                                                                                                     ; |ise_proj|VGA_G[2]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_G[1]                                                                                                                     ; |ise_proj|VGA_G[1]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_G[0]                                                                                                                     ; |ise_proj|VGA_G[0]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_R[3]                                                                                                                     ; |ise_proj|VGA_R[3]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_R[2]                                                                                                                     ; |ise_proj|VGA_R[2]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_R[1]                                                                                                                     ; |ise_proj|VGA_R[1]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_R[0]                                                                                                                     ; |ise_proj|VGA_R[0]                                                                                                                               ; pin_out          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~0                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~0                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~1                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~1                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~2                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~2                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~3                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~3                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~4                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~4                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~5                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~5                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~6                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~6                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~7                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~7                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~0                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~0                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~1                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~1                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~2                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~2                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|exit_MAC_lpi                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|exit_MAC_lpi                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~0                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~0                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~1                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~1                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~2                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~2                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~3                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~3                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~4                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~4                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~5                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~5                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~6                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~6                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~7                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~7                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[7]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[7]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[6]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[6]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[5]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[5]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[4]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[4]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[3]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[3]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[2]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[2]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[1]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[1]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[0]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[0]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[7]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[7]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[6]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[6]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[5]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[5]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[4]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[4]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[3]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[3]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[2]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[2]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[1]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[1]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[0]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[0]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[2]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[2]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[1]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[1]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[0]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[0]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~0                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~0                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~1                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~1                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~2                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~2                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~3                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~3                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~4                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~4                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~5                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~5                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~6                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~6                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~7                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~7                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~8                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~8                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~9                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~9                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~10                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~10                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~11                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~11                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~12                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~12                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~13                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~13                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~14                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~14                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~15                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~15                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~16                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~16                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~17                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~17                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~18                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~18                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~19                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~19                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~20                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~20                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~21                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~21                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~22                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~22                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~23                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~23                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~24                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~24                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~25                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~25                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~26                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~26                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~27                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~27                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~28                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~28                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~29                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~29                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~30                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~30                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~31                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~31                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~32                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~32                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~0                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~0                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~1                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~1                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~2                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~2                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~0                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~0                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~1                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~1                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~2                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~2                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1           ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT1  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT2  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT3  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT4  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT5  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT6  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT7  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT8  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT9  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT10 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT11 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT12 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT13 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT14 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT15 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2             ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT7    ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT8    ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT9    ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT10   ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT11   ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT12   ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT13   ; dataout          ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                              ; Output Port Name                                                                                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ise_proj|VGA_CLK                                                                                                                      ; |ise_proj|VGA_CLK                                                                                                                                ; pin_out          ;
; |ise_proj|VGA_SYNC                                                                                                                     ; |ise_proj|VGA_SYNC                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_BLANK                                                                                                                    ; |ise_proj|VGA_BLANK                                                                                                                              ; pin_out          ;
; |ise_proj|VGA_VS                                                                                                                       ; |ise_proj|VGA_VS                                                                                                                                 ; pin_out          ;
; |ise_proj|VGA_HS                                                                                                                       ; |ise_proj|VGA_HS                                                                                                                                 ; pin_out          ;
; |ise_proj|HEX0_D[6]                                                                                                                    ; |ise_proj|HEX0_D[6]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[5]                                                                                                                    ; |ise_proj|HEX0_D[5]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[4]                                                                                                                    ; |ise_proj|HEX0_D[4]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[3]                                                                                                                    ; |ise_proj|HEX0_D[3]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[2]                                                                                                                    ; |ise_proj|HEX0_D[2]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[1]                                                                                                                    ; |ise_proj|HEX0_D[1]                                                                                                                              ; pin_out          ;
; |ise_proj|HEX0_D[0]                                                                                                                    ; |ise_proj|HEX0_D[0]                                                                                                                              ; pin_out          ;
; |ise_proj|LEDG[9]                                                                                                                      ; |ise_proj|LEDG[9]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[8]                                                                                                                      ; |ise_proj|LEDG[8]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[7]                                                                                                                      ; |ise_proj|LEDG[7]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[6]                                                                                                                      ; |ise_proj|LEDG[6]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[5]                                                                                                                      ; |ise_proj|LEDG[5]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[4]                                                                                                                      ; |ise_proj|LEDG[4]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[3]                                                                                                                      ; |ise_proj|LEDG[3]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[2]                                                                                                                      ; |ise_proj|LEDG[2]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[1]                                                                                                                      ; |ise_proj|LEDG[1]                                                                                                                                ; pin_out          ;
; |ise_proj|LEDG[0]                                                                                                                      ; |ise_proj|LEDG[0]                                                                                                                                ; pin_out          ;
; |ise_proj|SW[9]                                                                                                                        ; |ise_proj|SW[9]                                                                                                                                  ; out              ;
; |ise_proj|SW[8]                                                                                                                        ; |ise_proj|SW[8]                                                                                                                                  ; out              ;
; |ise_proj|SW[7]                                                                                                                        ; |ise_proj|SW[7]                                                                                                                                  ; out              ;
; |ise_proj|SW[6]                                                                                                                        ; |ise_proj|SW[6]                                                                                                                                  ; out              ;
; |ise_proj|SW[5]                                                                                                                        ; |ise_proj|SW[5]                                                                                                                                  ; out              ;
; |ise_proj|SW[4]                                                                                                                        ; |ise_proj|SW[4]                                                                                                                                  ; out              ;
; |ise_proj|SW[3]                                                                                                                        ; |ise_proj|SW[3]                                                                                                                                  ; out              ;
; |ise_proj|SW[2]                                                                                                                        ; |ise_proj|SW[2]                                                                                                                                  ; out              ;
; |ise_proj|SW[1]                                                                                                                        ; |ise_proj|SW[1]                                                                                                                                  ; out              ;
; |ise_proj|SW[0]                                                                                                                        ; |ise_proj|SW[0]                                                                                                                                  ; out              ;
; |ise_proj|VGA_B[3]                                                                                                                     ; |ise_proj|VGA_B[3]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_B[2]                                                                                                                     ; |ise_proj|VGA_B[2]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_B[1]                                                                                                                     ; |ise_proj|VGA_B[1]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_B[0]                                                                                                                     ; |ise_proj|VGA_B[0]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_G[3]                                                                                                                     ; |ise_proj|VGA_G[3]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_G[2]                                                                                                                     ; |ise_proj|VGA_G[2]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_G[1]                                                                                                                     ; |ise_proj|VGA_G[1]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_G[0]                                                                                                                     ; |ise_proj|VGA_G[0]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_R[3]                                                                                                                     ; |ise_proj|VGA_R[3]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_R[2]                                                                                                                     ; |ise_proj|VGA_R[2]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_R[1]                                                                                                                     ; |ise_proj|VGA_R[1]                                                                                                                               ; pin_out          ;
; |ise_proj|VGA_R[0]                                                                                                                     ; |ise_proj|VGA_R[0]                                                                                                                               ; pin_out          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~0                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~0                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~1                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~1                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~2                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~2                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~3                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~3                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~4                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~4                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~5                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~5                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~6                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~6                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~7                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_acc_sva_2~7                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~0                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~0                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~1                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~1                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~2                                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|nl_i_1_sva_2~2                                                                 ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|exit_MAC_lpi                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|exit_MAC_lpi                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~0                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~0                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~1                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~1                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~2                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~2                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~3                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~3                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~4                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~4                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~5                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~5                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~6                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~6                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~7                                                             ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|result~7                                                                       ; out              ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[7]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[7]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[6]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[6]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[5]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[5]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[4]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[4]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[3]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[3]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[2]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[2]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[1]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[1]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[0]                                       ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|output_rsc_mgc_out_stdreg_d[0]                                                 ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[7]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[7]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[6]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[6]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[5]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[5]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[4]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[4]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[3]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[3]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[2]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[2]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[1]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[1]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[0]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|acc_sva_1[0]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[2]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[2]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[1]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[1]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[0]                                                         ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|i_1_sva_1[0]                                                                   ; regout           ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~0                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~0                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~1                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~1                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~2                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~2                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~3                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~3                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~4                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~4                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~5                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~5                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~6                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~6                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~7                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~7                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~8                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~8                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~9                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~9                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~10                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~10                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~11                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~11                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~12                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~12                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~13                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~13                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~14                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~14                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~15                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~15                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~16                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~16                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~17                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~17                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~18                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~18                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~19                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~19                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~20                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~20                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~21                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~21                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~22                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~22                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~23                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~23                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~24                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~24                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~25                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~25                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~26                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~26                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~27                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~27                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~28                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~28                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~29                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~29                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~30                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~30                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~31                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~31                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~32                                                              ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add0~32                                                                        ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~0                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~0                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~1                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~1                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~2                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add1~2                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~0                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~0                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~1                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~1                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~2                                                               ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|Add2~2                                                                         ; out0             ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1           ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT1  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT2  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT3  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT4  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT5  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT6  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT7  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT8  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT9  ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT10 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT11 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT12 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT13 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT14 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1 ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_mult:mac_mult1~DATAOUT15 ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2             ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT7    ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT8    ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT9    ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT10   ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT11   ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT12   ; dataout          ;
; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2   ; |ise_proj|dot_product:inst|dot_product_core:dot_product_core_inst|lpm_mult:Mult0|mult_19t:auto_generated|cycloneiii_mac_out:mac_out2~DATAOUT13   ; dataout          ;
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Mar 03 15:40:44 2015
Info: Command: quartus_sim --simulation_results_format=VWF ise_proj -c ise_proj
Info (324025): Using vector source file "//icnas3.cc.ic.ac.uk/fyq14/student_files_2015/student_files_2015/prj1/quartus_proj_DE0/Waveform.vwf"
Warning (328012): Can't find signal in vector source file for input pin "|ise_proj|BUTTON[1]"
Warning (328012): Can't find signal in vector source file for input pin "|ise_proj|BUTTON[0]"
Warning (328012): Can't find signal in vector source file for input pin "|ise_proj|PS2_MSDAT"
Warning (328012): Can't find signal in vector source file for input pin "|ise_proj|PS2_MSCLK"
Warning (328012): Can't find signal in vector source file for input pin "|ise_proj|CLOCK_50"
Warning (328012): Can't find signal in vector source file for input pin "|ise_proj|CLOCK_50_2"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is       0.68 %
Info (328052): Number of transitions in simulation is 99
Info (324045): Vector file ise_proj.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 336 megabytes
    Info: Processing ended: Tue Mar 03 15:40:47 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


