
mystm2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004170  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000afc  0800427c  0800427c  0000527c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d78  08004d78  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004d78  08004d78  00005d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d80  08004d80  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d80  08004d80  00005d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d84  08004d84  00005d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004d88  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000498  20000060  08004de8  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f8  08004de8  000064f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b948  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e3f  00000000  00000000  000119d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a90  00000000  00000000  00013810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000833  00000000  00000000  000142a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a23  00000000  00000000  00014ad3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e8f1  00000000  00000000  0002c4f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085c98  00000000  00000000  0003ade7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c0a7f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003050  00000000  00000000  000c0ac4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000c3b14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	08004264 	.word	0x08004264

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	08004264 	.word	0x08004264

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_UART_TxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
volatile uint8_t uart_tx_done = 1;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	4a05      	ldr	r2, [pc, #20]	@ (8000180 <HAL_UART_TxCpltCallback+0x24>)
 800016a:	4293      	cmp	r3, r2
 800016c:	d102      	bne.n	8000174 <HAL_UART_TxCpltCallback+0x18>
        uart_tx_done = 1;
 800016e:	4b05      	ldr	r3, [pc, #20]	@ (8000184 <HAL_UART_TxCpltCallback+0x28>)
 8000170:	2201      	movs	r2, #1
 8000172:	701a      	strb	r2, [r3, #0]
    }
}
 8000174:	bf00      	nop
 8000176:	370c      	adds	r7, #12
 8000178:	46bd      	mov	sp, r7
 800017a:	bc80      	pop	{r7}
 800017c:	4770      	bx	lr
 800017e:	bf00      	nop
 8000180:	40013800 	.word	0x40013800
 8000184:	20000000 	.word	0x20000000

08000188 <UART_Printf>:

void UART_Printf(const char* fmt, ...) {
 8000188:	b40f      	push	{r0, r1, r2, r3}
 800018a:	b580      	push	{r7, lr}
 800018c:	b09a      	sub	sp, #104	@ 0x68
 800018e:	af00      	add	r7, sp, #0
    char buffer[100];
    va_list args;
    va_start(args, fmt);
 8000190:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000194:	603b      	str	r3, [r7, #0]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 8000196:	1d38      	adds	r0, r7, #4
 8000198:	683b      	ldr	r3, [r7, #0]
 800019a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800019c:	2164      	movs	r1, #100	@ 0x64
 800019e:	f003 fbc5 	bl	800392c <vsniprintf>
    va_end(args);
    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 100);
 80001a2:	1d3b      	adds	r3, r7, #4
 80001a4:	4618      	mov	r0, r3
 80001a6:	f7ff ffd1 	bl	800014c <strlen>
 80001aa:	4603      	mov	r3, r0
 80001ac:	b29a      	uxth	r2, r3
 80001ae:	1d39      	adds	r1, r7, #4
 80001b0:	2364      	movs	r3, #100	@ 0x64
 80001b2:	4805      	ldr	r0, [pc, #20]	@ (80001c8 <UART_Printf+0x40>)
 80001b4:	f002 fc8a 	bl	8002acc <HAL_UART_Transmit>
}
 80001b8:	bf00      	nop
 80001ba:	3768      	adds	r7, #104	@ 0x68
 80001bc:	46bd      	mov	sp, r7
 80001be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80001c2:	b004      	add	sp, #16
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	200000d0 	.word	0x200000d0

080001cc <UART_Printf_DMA>:

void UART_Printf_DMA(const char* fmt, ...) {
 80001cc:	b40f      	push	{r0, r1, r2, r3}
 80001ce:	b580      	push	{r7, lr}
 80001d0:	af00      	add	r7, sp, #0
	uart_tx_done = 0;
 80001d2:	4b07      	ldr	r3, [pc, #28]	@ (80001f0 <UART_Printf_DMA+0x24>)
 80001d4:	2200      	movs	r2, #0
 80001d6:	701a      	strb	r2, [r3, #0]
//    char buffer[1028];
//    va_list args;
//    va_start(args, fmt);
//    vsnprintf(buffer, sizeof(buffer), fmt, args);
//    va_end(args);
    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)fmt, 1028);
 80001d8:	f240 4204 	movw	r2, #1028	@ 0x404
 80001dc:	68b9      	ldr	r1, [r7, #8]
 80001de:	4805      	ldr	r0, [pc, #20]	@ (80001f4 <UART_Printf_DMA+0x28>)
 80001e0:	f002 fd00 	bl	8002be4 <HAL_UART_Transmit_DMA>
//    while(!uart_tx_done);
}
 80001e4:	bf00      	nop
 80001e6:	46bd      	mov	sp, r7
 80001e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80001ec:	b004      	add	sp, #16
 80001ee:	4770      	bx	lr
 80001f0:	20000000 	.word	0x20000000
 80001f4:	200000d0 	.word	0x200000d0

080001f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001fe:	f000 fd6d 	bl	8000cdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000202:	f000 f85f 	bl	80002c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000206:	f000 f91b 	bl	8000440 <MX_GPIO_Init>
  MX_DMA_Init();
 800020a:	f000 f8f3 	bl	80003f4 <MX_DMA_Init>
  MX_I2C1_Init();
 800020e:	f000 f899 	bl	8000344 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000212:	f000 f8c5 	bl	80003a0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint32_t start, end;
  static const char msg1[] = "Lorem ipsum dolor sit amet, consectetur adipiscing elit. Nam dolor ligula, sollicitudin tincidunt aliquam ac, mattis faucibus sem. Etiam commodo, sem semper consequat scelerisque, risus felis malesuada neque, vel faucibus nibh risus ut erat. Orci varius natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Vestibulum nunc magna, tristique vitae tempus quis, egestas eu lectus. Mauris eget ultrices leo. Sed a velit a ante auctor pellentesque eu a mauris. Phasellus eget suscipit metus, vitae sodales libero. Morbi pharetra consequat felis. Sed luctus urna vel arcu hendrerit semper. Vivamus sem tortor, commodo eget quam nec, mollis iaculis diam. Ut placerat non mauris quis rutrum. Ut sit amet ipsum urna. Aenean ultricies ipsum quis mauris pulvinar, vitae vehicula nisl tempus. Praesent luctus est nec sollicitudin mattis. Integer non turpis iaculis, lacinia leo quis, euismod lacus. Curabitur lobortis lorem dolor, vitae volutpat mauris facilisis et. Etiam lacinia in quam eget fringilla. Ut aenean.\r\n";
//  uint32_t msglen = strlen(msg1);
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000216:	4b23      	ldr	r3, [pc, #140]	@ (80002a4 <main+0xac>)
 8000218:	68db      	ldr	r3, [r3, #12]
 800021a:	4a22      	ldr	r2, [pc, #136]	@ (80002a4 <main+0xac>)
 800021c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000220:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000222:	4b21      	ldr	r3, [pc, #132]	@ (80002a8 <main+0xb0>)
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	4a20      	ldr	r2, [pc, #128]	@ (80002a8 <main+0xb0>)
 8000228:	f043 0301 	orr.w	r3, r3, #1
 800022c:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 800022e:	4b1e      	ldr	r3, [pc, #120]	@ (80002a8 <main+0xb0>)
 8000230:	2200      	movs	r2, #0
 8000232:	605a      	str	r2, [r3, #4]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ssd1306_Init();
 8000234:	f000 f98e 	bl	8000554 <ssd1306_Init>
	  ssd1306_SetCursor(0, 0);
 8000238:	2100      	movs	r1, #0
 800023a:	2000      	movs	r0, #0
 800023c:	f000 fb3e 	bl	80008bc <ssd1306_SetCursor>
	  ssd1306_WriteString("Resampling...", Font_6x8, White);
 8000240:	4b1a      	ldr	r3, [pc, #104]	@ (80002ac <main+0xb4>)
 8000242:	2201      	movs	r2, #1
 8000244:	9200      	str	r2, [sp, #0]
 8000246:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000248:	4819      	ldr	r0, [pc, #100]	@ (80002b0 <main+0xb8>)
 800024a:	f000 fb11 	bl	8000870 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 800024e:	f000 fa03 	bl	8000658 <ssd1306_UpdateScreen>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Toggle LED
 8000252:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000256:	4817      	ldr	r0, [pc, #92]	@ (80002b4 <main+0xbc>)
 8000258:	f001 fb12 	bl	8001880 <HAL_GPIO_TogglePin>
//		  UART_Printf("10pulvinar, vitae vehicula nisl tempus. Praesent luctus est nec sollicitudin mattis. Integer non");
//		  UART_Printf("11turpis iaculis, lacinia leo quis, euismod lacus. Curabitur lobortis lorem dolor, vitae volutpat ");
//		  UART_Printf("12mauris facilisis et. Etiam lacinia in quam eget fringilla. Ut aenean.\n");
//	  }
//	  UART_Printf("\nEND_DATA\r\n");
	  HAL_Delay(100);
 800025c:	2064      	movs	r0, #100	@ 0x64
 800025e:	f000 fd9f 	bl	8000da0 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000262:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000266:	4813      	ldr	r0, [pc, #76]	@ (80002b4 <main+0xbc>)
 8000268:	f001 fb0a 	bl	8001880 <HAL_GPIO_TogglePin>
//	  Benchmark_UART();
	  start = DWT->CYCCNT;
 800026c:	4b0e      	ldr	r3, [pc, #56]	@ (80002a8 <main+0xb0>)
 800026e:	685b      	ldr	r3, [r3, #4]
 8000270:	607b      	str	r3, [r7, #4]
	  UART_Printf_DMA(msg1);
 8000272:	4811      	ldr	r0, [pc, #68]	@ (80002b8 <main+0xc0>)
 8000274:	f7ff ffaa 	bl	80001cc <UART_Printf_DMA>
	  end = DWT->CYCCNT;
 8000278:	4b0b      	ldr	r3, [pc, #44]	@ (80002a8 <main+0xb0>)
 800027a:	685b      	ldr	r3, [r3, #4]
 800027c:	603b      	str	r3, [r7, #0]
	  while (!uart_tx_done);
 800027e:	bf00      	nop
 8000280:	4b0e      	ldr	r3, [pc, #56]	@ (80002bc <main+0xc4>)
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	b2db      	uxtb	r3, r3
 8000286:	2b00      	cmp	r3, #0
 8000288:	d0fa      	beq.n	8000280 <main+0x88>
	  UART_Printf("Cycles from user def fn: %lu\r\n", end-start);
 800028a:	683a      	ldr	r2, [r7, #0]
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	1ad3      	subs	r3, r2, r3
 8000290:	4619      	mov	r1, r3
 8000292:	480b      	ldr	r0, [pc, #44]	@ (80002c0 <main+0xc8>)
 8000294:	f7ff ff78 	bl	8000188 <UART_Printf>
	  HAL_Delay(1000);
 8000298:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800029c:	f000 fd80 	bl	8000da0 <HAL_Delay>
	  ssd1306_Init();
 80002a0:	e7c8      	b.n	8000234 <main+0x3c>
 80002a2:	bf00      	nop
 80002a4:	e000edf0 	.word	0xe000edf0
 80002a8:	e0001000 	.word	0xe0001000
 80002ac:	08004d0c 	.word	0x08004d0c
 80002b0:	080042e8 	.word	0x080042e8
 80002b4:	40011000 	.word	0x40011000
 80002b8:	08004318 	.word	0x08004318
 80002bc:	20000000 	.word	0x20000000
 80002c0:	080042f8 	.word	0x080042f8

080002c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b090      	sub	sp, #64	@ 0x40
 80002c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ca:	f107 0318 	add.w	r3, r7, #24
 80002ce:	2228      	movs	r2, #40	@ 0x28
 80002d0:	2100      	movs	r1, #0
 80002d2:	4618      	mov	r0, r3
 80002d4:	f003 fb52 	bl	800397c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d8:	1d3b      	adds	r3, r7, #4
 80002da:	2200      	movs	r2, #0
 80002dc:	601a      	str	r2, [r3, #0]
 80002de:	605a      	str	r2, [r3, #4]
 80002e0:	609a      	str	r2, [r3, #8]
 80002e2:	60da      	str	r2, [r3, #12]
 80002e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002e6:	2302      	movs	r3, #2
 80002e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ea:	2301      	movs	r3, #1
 80002ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ee:	2310      	movs	r3, #16
 80002f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002f2:	2302      	movs	r3, #2
 80002f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002f6:	2300      	movs	r3, #0
 80002f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002fa:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80002fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000300:	f107 0318 	add.w	r3, r7, #24
 8000304:	4618      	mov	r0, r3
 8000306:	f001 ff81 	bl	800220c <HAL_RCC_OscConfig>
 800030a:	4603      	mov	r3, r0
 800030c:	2b00      	cmp	r3, #0
 800030e:	d001      	beq.n	8000314 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000310:	f000 f8e2 	bl	80004d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000314:	230f      	movs	r3, #15
 8000316:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000318:	2302      	movs	r3, #2
 800031a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800031c:	2300      	movs	r3, #0
 800031e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000320:	2300      	movs	r3, #0
 8000322:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000324:	2300      	movs	r3, #0
 8000326:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	2100      	movs	r1, #0
 800032c:	4618      	mov	r0, r3
 800032e:	f002 f9ef 	bl	8002710 <HAL_RCC_ClockConfig>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000338:	f000 f8ce 	bl	80004d8 <Error_Handler>
  }
}
 800033c:	bf00      	nop
 800033e:	3740      	adds	r7, #64	@ 0x40
 8000340:	46bd      	mov	sp, r7
 8000342:	bd80      	pop	{r7, pc}

08000344 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000348:	4b12      	ldr	r3, [pc, #72]	@ (8000394 <MX_I2C1_Init+0x50>)
 800034a:	4a13      	ldr	r2, [pc, #76]	@ (8000398 <MX_I2C1_Init+0x54>)
 800034c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800034e:	4b11      	ldr	r3, [pc, #68]	@ (8000394 <MX_I2C1_Init+0x50>)
 8000350:	4a12      	ldr	r2, [pc, #72]	@ (800039c <MX_I2C1_Init+0x58>)
 8000352:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000354:	4b0f      	ldr	r3, [pc, #60]	@ (8000394 <MX_I2C1_Init+0x50>)
 8000356:	2200      	movs	r2, #0
 8000358:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800035a:	4b0e      	ldr	r3, [pc, #56]	@ (8000394 <MX_I2C1_Init+0x50>)
 800035c:	2200      	movs	r2, #0
 800035e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000360:	4b0c      	ldr	r3, [pc, #48]	@ (8000394 <MX_I2C1_Init+0x50>)
 8000362:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000366:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000368:	4b0a      	ldr	r3, [pc, #40]	@ (8000394 <MX_I2C1_Init+0x50>)
 800036a:	2200      	movs	r2, #0
 800036c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800036e:	4b09      	ldr	r3, [pc, #36]	@ (8000394 <MX_I2C1_Init+0x50>)
 8000370:	2200      	movs	r2, #0
 8000372:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000374:	4b07      	ldr	r3, [pc, #28]	@ (8000394 <MX_I2C1_Init+0x50>)
 8000376:	2200      	movs	r2, #0
 8000378:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800037a:	4b06      	ldr	r3, [pc, #24]	@ (8000394 <MX_I2C1_Init+0x50>)
 800037c:	2200      	movs	r2, #0
 800037e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000380:	4804      	ldr	r0, [pc, #16]	@ (8000394 <MX_I2C1_Init+0x50>)
 8000382:	f001 fa97 	bl	80018b4 <HAL_I2C_Init>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800038c:	f000 f8a4 	bl	80004d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000390:	bf00      	nop
 8000392:	bd80      	pop	{r7, pc}
 8000394:	2000007c 	.word	0x2000007c
 8000398:	40005400 	.word	0x40005400
 800039c:	000186a0 	.word	0x000186a0

080003a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003a4:	4b11      	ldr	r3, [pc, #68]	@ (80003ec <MX_USART1_UART_Init+0x4c>)
 80003a6:	4a12      	ldr	r2, [pc, #72]	@ (80003f0 <MX_USART1_UART_Init+0x50>)
 80003a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80003aa:	4b10      	ldr	r3, [pc, #64]	@ (80003ec <MX_USART1_UART_Init+0x4c>)
 80003ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003b2:	4b0e      	ldr	r3, [pc, #56]	@ (80003ec <MX_USART1_UART_Init+0x4c>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003b8:	4b0c      	ldr	r3, [pc, #48]	@ (80003ec <MX_USART1_UART_Init+0x4c>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003be:	4b0b      	ldr	r3, [pc, #44]	@ (80003ec <MX_USART1_UART_Init+0x4c>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003c4:	4b09      	ldr	r3, [pc, #36]	@ (80003ec <MX_USART1_UART_Init+0x4c>)
 80003c6:	220c      	movs	r2, #12
 80003c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003ca:	4b08      	ldr	r3, [pc, #32]	@ (80003ec <MX_USART1_UART_Init+0x4c>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003d0:	4b06      	ldr	r3, [pc, #24]	@ (80003ec <MX_USART1_UART_Init+0x4c>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003d6:	4805      	ldr	r0, [pc, #20]	@ (80003ec <MX_USART1_UART_Init+0x4c>)
 80003d8:	f002 fb28 	bl	8002a2c <HAL_UART_Init>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003e2:	f000 f879 	bl	80004d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003e6:	bf00      	nop
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	200000d0 	.word	0x200000d0
 80003f0:	40013800 	.word	0x40013800

080003f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003fa:	4b10      	ldr	r3, [pc, #64]	@ (800043c <MX_DMA_Init+0x48>)
 80003fc:	695b      	ldr	r3, [r3, #20]
 80003fe:	4a0f      	ldr	r2, [pc, #60]	@ (800043c <MX_DMA_Init+0x48>)
 8000400:	f043 0301 	orr.w	r3, r3, #1
 8000404:	6153      	str	r3, [r2, #20]
 8000406:	4b0d      	ldr	r3, [pc, #52]	@ (800043c <MX_DMA_Init+0x48>)
 8000408:	695b      	ldr	r3, [r3, #20]
 800040a:	f003 0301 	and.w	r3, r3, #1
 800040e:	607b      	str	r3, [r7, #4]
 8000410:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000412:	2200      	movs	r2, #0
 8000414:	2100      	movs	r1, #0
 8000416:	200e      	movs	r0, #14
 8000418:	f000 fdbd 	bl	8000f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800041c:	200e      	movs	r0, #14
 800041e:	f000 fdd6 	bl	8000fce <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000422:	2200      	movs	r2, #0
 8000424:	2100      	movs	r1, #0
 8000426:	200f      	movs	r0, #15
 8000428:	f000 fdb5 	bl	8000f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800042c:	200f      	movs	r0, #15
 800042e:	f000 fdce 	bl	8000fce <HAL_NVIC_EnableIRQ>

}
 8000432:	bf00      	nop
 8000434:	3708      	adds	r7, #8
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	40021000 	.word	0x40021000

08000440 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b088      	sub	sp, #32
 8000444:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000446:	f107 0310 	add.w	r3, r7, #16
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]
 8000452:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000454:	4b1e      	ldr	r3, [pc, #120]	@ (80004d0 <MX_GPIO_Init+0x90>)
 8000456:	699b      	ldr	r3, [r3, #24]
 8000458:	4a1d      	ldr	r2, [pc, #116]	@ (80004d0 <MX_GPIO_Init+0x90>)
 800045a:	f043 0310 	orr.w	r3, r3, #16
 800045e:	6193      	str	r3, [r2, #24]
 8000460:	4b1b      	ldr	r3, [pc, #108]	@ (80004d0 <MX_GPIO_Init+0x90>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	f003 0310 	and.w	r3, r3, #16
 8000468:	60fb      	str	r3, [r7, #12]
 800046a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800046c:	4b18      	ldr	r3, [pc, #96]	@ (80004d0 <MX_GPIO_Init+0x90>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a17      	ldr	r2, [pc, #92]	@ (80004d0 <MX_GPIO_Init+0x90>)
 8000472:	f043 0304 	orr.w	r3, r3, #4
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b15      	ldr	r3, [pc, #84]	@ (80004d0 <MX_GPIO_Init+0x90>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0304 	and.w	r3, r3, #4
 8000480:	60bb      	str	r3, [r7, #8]
 8000482:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000484:	4b12      	ldr	r3, [pc, #72]	@ (80004d0 <MX_GPIO_Init+0x90>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	4a11      	ldr	r2, [pc, #68]	@ (80004d0 <MX_GPIO_Init+0x90>)
 800048a:	f043 0308 	orr.w	r3, r3, #8
 800048e:	6193      	str	r3, [r2, #24]
 8000490:	4b0f      	ldr	r3, [pc, #60]	@ (80004d0 <MX_GPIO_Init+0x90>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	f003 0308 	and.w	r3, r3, #8
 8000498:	607b      	str	r3, [r7, #4]
 800049a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800049c:	2200      	movs	r2, #0
 800049e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004a2:	480c      	ldr	r0, [pc, #48]	@ (80004d4 <MX_GPIO_Init+0x94>)
 80004a4:	f001 f9d4 	bl	8001850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80004a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ae:	2301      	movs	r3, #1
 80004b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b2:	2300      	movs	r3, #0
 80004b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b6:	2302      	movs	r3, #2
 80004b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004ba:	f107 0310 	add.w	r3, r7, #16
 80004be:	4619      	mov	r1, r3
 80004c0:	4804      	ldr	r0, [pc, #16]	@ (80004d4 <MX_GPIO_Init+0x94>)
 80004c2:	f001 f841 	bl	8001548 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004c6:	bf00      	nop
 80004c8:	3720      	adds	r7, #32
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	40021000 	.word	0x40021000
 80004d4:	40011000 	.word	0x40011000

080004d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004dc:	b672      	cpsid	i
}
 80004de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004e0:	bf00      	nop
 80004e2:	e7fd      	b.n	80004e0 <Error_Handler+0x8>

080004e4 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80004e8:	bf00      	nop
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bc80      	pop	{r7}
 80004ee:	4770      	bx	lr

080004f0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b086      	sub	sp, #24
 80004f4:	af04      	add	r7, sp, #16
 80004f6:	4603      	mov	r3, r0
 80004f8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80004fa:	f04f 33ff 	mov.w	r3, #4294967295
 80004fe:	9302      	str	r3, [sp, #8]
 8000500:	2301      	movs	r3, #1
 8000502:	9301      	str	r3, [sp, #4]
 8000504:	1dfb      	adds	r3, r7, #7
 8000506:	9300      	str	r3, [sp, #0]
 8000508:	2301      	movs	r3, #1
 800050a:	2200      	movs	r2, #0
 800050c:	2178      	movs	r1, #120	@ 0x78
 800050e:	4803      	ldr	r0, [pc, #12]	@ (800051c <ssd1306_WriteCommand+0x2c>)
 8000510:	f001 fb14 	bl	8001b3c <HAL_I2C_Mem_Write>
}
 8000514:	bf00      	nop
 8000516:	3708      	adds	r7, #8
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	2000007c 	.word	0x2000007c

08000520 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000520:	b580      	push	{r7, lr}
 8000522:	b086      	sub	sp, #24
 8000524:	af04      	add	r7, sp, #16
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800052a:	683b      	ldr	r3, [r7, #0]
 800052c:	b29b      	uxth	r3, r3
 800052e:	f04f 32ff 	mov.w	r2, #4294967295
 8000532:	9202      	str	r2, [sp, #8]
 8000534:	9301      	str	r3, [sp, #4]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	9300      	str	r3, [sp, #0]
 800053a:	2301      	movs	r3, #1
 800053c:	2240      	movs	r2, #64	@ 0x40
 800053e:	2178      	movs	r1, #120	@ 0x78
 8000540:	4803      	ldr	r0, [pc, #12]	@ (8000550 <ssd1306_WriteData+0x30>)
 8000542:	f001 fafb 	bl	8001b3c <HAL_I2C_Mem_Write>
}
 8000546:	bf00      	nop
 8000548:	3708      	adds	r7, #8
 800054a:	46bd      	mov	sp, r7
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	2000007c 	.word	0x2000007c

08000554 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000558:	f7ff ffc4 	bl	80004e4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800055c:	2064      	movs	r0, #100	@ 0x64
 800055e:	f000 fc1f 	bl	8000da0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000562:	2000      	movs	r0, #0
 8000564:	f000 f9d6 	bl	8000914 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000568:	2020      	movs	r0, #32
 800056a:	f7ff ffc1 	bl	80004f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800056e:	2000      	movs	r0, #0
 8000570:	f7ff ffbe 	bl	80004f0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000574:	20b0      	movs	r0, #176	@ 0xb0
 8000576:	f7ff ffbb 	bl	80004f0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800057a:	20c8      	movs	r0, #200	@ 0xc8
 800057c:	f7ff ffb8 	bl	80004f0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000580:	2000      	movs	r0, #0
 8000582:	f7ff ffb5 	bl	80004f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000586:	2010      	movs	r0, #16
 8000588:	f7ff ffb2 	bl	80004f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800058c:	2040      	movs	r0, #64	@ 0x40
 800058e:	f7ff ffaf 	bl	80004f0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000592:	20ff      	movs	r0, #255	@ 0xff
 8000594:	f000 f9aa 	bl	80008ec <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000598:	20a1      	movs	r0, #161	@ 0xa1
 800059a:	f7ff ffa9 	bl	80004f0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800059e:	20a6      	movs	r0, #166	@ 0xa6
 80005a0:	f7ff ffa6 	bl	80004f0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80005a4:	20a8      	movs	r0, #168	@ 0xa8
 80005a6:	f7ff ffa3 	bl	80004f0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 80005aa:	201f      	movs	r0, #31
 80005ac:	f7ff ffa0 	bl	80004f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80005b0:	20a4      	movs	r0, #164	@ 0xa4
 80005b2:	f7ff ff9d 	bl	80004f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80005b6:	20d3      	movs	r0, #211	@ 0xd3
 80005b8:	f7ff ff9a 	bl	80004f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80005bc:	2000      	movs	r0, #0
 80005be:	f7ff ff97 	bl	80004f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80005c2:	20d5      	movs	r0, #213	@ 0xd5
 80005c4:	f7ff ff94 	bl	80004f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80005c8:	20f0      	movs	r0, #240	@ 0xf0
 80005ca:	f7ff ff91 	bl	80004f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80005ce:	20d9      	movs	r0, #217	@ 0xd9
 80005d0:	f7ff ff8e 	bl	80004f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80005d4:	2022      	movs	r0, #34	@ 0x22
 80005d6:	f7ff ff8b 	bl	80004f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80005da:	20da      	movs	r0, #218	@ 0xda
 80005dc:	f7ff ff88 	bl	80004f0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 80005e0:	2002      	movs	r0, #2
 80005e2:	f7ff ff85 	bl	80004f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80005e6:	20db      	movs	r0, #219	@ 0xdb
 80005e8:	f7ff ff82 	bl	80004f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80005ec:	2020      	movs	r0, #32
 80005ee:	f7ff ff7f 	bl	80004f0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80005f2:	208d      	movs	r0, #141	@ 0x8d
 80005f4:	f7ff ff7c 	bl	80004f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80005f8:	2014      	movs	r0, #20
 80005fa:	f7ff ff79 	bl	80004f0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80005fe:	2001      	movs	r0, #1
 8000600:	f000 f988 	bl	8000914 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8000604:	2000      	movs	r0, #0
 8000606:	f000 f80f 	bl	8000628 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800060a:	f000 f825 	bl	8000658 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800060e:	4b05      	ldr	r3, [pc, #20]	@ (8000624 <ssd1306_Init+0xd0>)
 8000610:	2200      	movs	r2, #0
 8000612:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000614:	4b03      	ldr	r3, [pc, #12]	@ (8000624 <ssd1306_Init+0xd0>)
 8000616:	2200      	movs	r2, #0
 8000618:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800061a:	4b02      	ldr	r3, [pc, #8]	@ (8000624 <ssd1306_Init+0xd0>)
 800061c:	2201      	movs	r2, #1
 800061e:	711a      	strb	r2, [r3, #4]
}
 8000620:	bf00      	nop
 8000622:	bd80      	pop	{r7, pc}
 8000624:	200003a0 	.word	0x200003a0

08000628 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d101      	bne.n	800063c <ssd1306_Fill+0x14>
 8000638:	2300      	movs	r3, #0
 800063a:	e000      	b.n	800063e <ssd1306_Fill+0x16>
 800063c:	23ff      	movs	r3, #255	@ 0xff
 800063e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000642:	4619      	mov	r1, r3
 8000644:	4803      	ldr	r0, [pc, #12]	@ (8000654 <ssd1306_Fill+0x2c>)
 8000646:	f003 f999 	bl	800397c <memset>
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	200001a0 	.word	0x200001a0

08000658 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800065e:	2300      	movs	r3, #0
 8000660:	71fb      	strb	r3, [r7, #7]
 8000662:	e016      	b.n	8000692 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	3b50      	subs	r3, #80	@ 0x50
 8000668:	b2db      	uxtb	r3, r3
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff ff40 	bl	80004f0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8000670:	2000      	movs	r0, #0
 8000672:	f7ff ff3d 	bl	80004f0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8000676:	2010      	movs	r0, #16
 8000678:	f7ff ff3a 	bl	80004f0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800067c:	79fb      	ldrb	r3, [r7, #7]
 800067e:	01db      	lsls	r3, r3, #7
 8000680:	4a08      	ldr	r2, [pc, #32]	@ (80006a4 <ssd1306_UpdateScreen+0x4c>)
 8000682:	4413      	add	r3, r2
 8000684:	2180      	movs	r1, #128	@ 0x80
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff ff4a 	bl	8000520 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	3301      	adds	r3, #1
 8000690:	71fb      	strb	r3, [r7, #7]
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	2b03      	cmp	r3, #3
 8000696:	d9e5      	bls.n	8000664 <ssd1306_UpdateScreen+0xc>
    }
}
 8000698:	bf00      	nop
 800069a:	bf00      	nop
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	200001a0 	.word	0x200001a0

080006a8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	71fb      	strb	r3, [r7, #7]
 80006b2:	460b      	mov	r3, r1
 80006b4:	71bb      	strb	r3, [r7, #6]
 80006b6:	4613      	mov	r3, r2
 80006b8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80006ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	db3d      	blt.n	800073e <ssd1306_DrawPixel+0x96>
 80006c2:	79bb      	ldrb	r3, [r7, #6]
 80006c4:	2b1f      	cmp	r3, #31
 80006c6:	d83a      	bhi.n	800073e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80006c8:	797b      	ldrb	r3, [r7, #5]
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d11a      	bne.n	8000704 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80006ce:	79fa      	ldrb	r2, [r7, #7]
 80006d0:	79bb      	ldrb	r3, [r7, #6]
 80006d2:	08db      	lsrs	r3, r3, #3
 80006d4:	b2d8      	uxtb	r0, r3
 80006d6:	4603      	mov	r3, r0
 80006d8:	01db      	lsls	r3, r3, #7
 80006da:	4413      	add	r3, r2
 80006dc:	4a1a      	ldr	r2, [pc, #104]	@ (8000748 <ssd1306_DrawPixel+0xa0>)
 80006de:	5cd3      	ldrb	r3, [r2, r3]
 80006e0:	b25a      	sxtb	r2, r3
 80006e2:	79bb      	ldrb	r3, [r7, #6]
 80006e4:	f003 0307 	and.w	r3, r3, #7
 80006e8:	2101      	movs	r1, #1
 80006ea:	fa01 f303 	lsl.w	r3, r1, r3
 80006ee:	b25b      	sxtb	r3, r3
 80006f0:	4313      	orrs	r3, r2
 80006f2:	b259      	sxtb	r1, r3
 80006f4:	79fa      	ldrb	r2, [r7, #7]
 80006f6:	4603      	mov	r3, r0
 80006f8:	01db      	lsls	r3, r3, #7
 80006fa:	4413      	add	r3, r2
 80006fc:	b2c9      	uxtb	r1, r1
 80006fe:	4a12      	ldr	r2, [pc, #72]	@ (8000748 <ssd1306_DrawPixel+0xa0>)
 8000700:	54d1      	strb	r1, [r2, r3]
 8000702:	e01d      	b.n	8000740 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000704:	79fa      	ldrb	r2, [r7, #7]
 8000706:	79bb      	ldrb	r3, [r7, #6]
 8000708:	08db      	lsrs	r3, r3, #3
 800070a:	b2d8      	uxtb	r0, r3
 800070c:	4603      	mov	r3, r0
 800070e:	01db      	lsls	r3, r3, #7
 8000710:	4413      	add	r3, r2
 8000712:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <ssd1306_DrawPixel+0xa0>)
 8000714:	5cd3      	ldrb	r3, [r2, r3]
 8000716:	b25a      	sxtb	r2, r3
 8000718:	79bb      	ldrb	r3, [r7, #6]
 800071a:	f003 0307 	and.w	r3, r3, #7
 800071e:	2101      	movs	r1, #1
 8000720:	fa01 f303 	lsl.w	r3, r1, r3
 8000724:	b25b      	sxtb	r3, r3
 8000726:	43db      	mvns	r3, r3
 8000728:	b25b      	sxtb	r3, r3
 800072a:	4013      	ands	r3, r2
 800072c:	b259      	sxtb	r1, r3
 800072e:	79fa      	ldrb	r2, [r7, #7]
 8000730:	4603      	mov	r3, r0
 8000732:	01db      	lsls	r3, r3, #7
 8000734:	4413      	add	r3, r2
 8000736:	b2c9      	uxtb	r1, r1
 8000738:	4a03      	ldr	r2, [pc, #12]	@ (8000748 <ssd1306_DrawPixel+0xa0>)
 800073a:	54d1      	strb	r1, [r2, r3]
 800073c:	e000      	b.n	8000740 <ssd1306_DrawPixel+0x98>
        return;
 800073e:	bf00      	nop
    }
}
 8000740:	370c      	adds	r7, #12
 8000742:	46bd      	mov	sp, r7
 8000744:	bc80      	pop	{r7}
 8000746:	4770      	bx	lr
 8000748:	200001a0 	.word	0x200001a0

0800074c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800074c:	b590      	push	{r4, r7, lr}
 800074e:	b089      	sub	sp, #36	@ 0x24
 8000750:	af00      	add	r7, sp, #0
 8000752:	4604      	mov	r4, r0
 8000754:	4638      	mov	r0, r7
 8000756:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800075a:	4623      	mov	r3, r4
 800075c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800075e:	7bfb      	ldrb	r3, [r7, #15]
 8000760:	2b1f      	cmp	r3, #31
 8000762:	d902      	bls.n	800076a <ssd1306_WriteChar+0x1e>
 8000764:	7bfb      	ldrb	r3, [r7, #15]
 8000766:	2b7e      	cmp	r3, #126	@ 0x7e
 8000768:	d901      	bls.n	800076e <ssd1306_WriteChar+0x22>
        return 0;
 800076a:	2300      	movs	r3, #0
 800076c:	e079      	b.n	8000862 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d005      	beq.n	8000780 <ssd1306_WriteChar+0x34>
 8000774:	68ba      	ldr	r2, [r7, #8]
 8000776:	7bfb      	ldrb	r3, [r7, #15]
 8000778:	3b20      	subs	r3, #32
 800077a:	4413      	add	r3, r2
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	e000      	b.n	8000782 <ssd1306_WriteChar+0x36>
 8000780:	783b      	ldrb	r3, [r7, #0]
 8000782:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000784:	4b39      	ldr	r3, [pc, #228]	@ (800086c <ssd1306_WriteChar+0x120>)
 8000786:	881b      	ldrh	r3, [r3, #0]
 8000788:	461a      	mov	r2, r3
 800078a:	7dfb      	ldrb	r3, [r7, #23]
 800078c:	4413      	add	r3, r2
 800078e:	2b80      	cmp	r3, #128	@ 0x80
 8000790:	dc06      	bgt.n	80007a0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8000792:	4b36      	ldr	r3, [pc, #216]	@ (800086c <ssd1306_WriteChar+0x120>)
 8000794:	885b      	ldrh	r3, [r3, #2]
 8000796:	461a      	mov	r2, r3
 8000798:	787b      	ldrb	r3, [r7, #1]
 800079a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800079c:	2b20      	cmp	r3, #32
 800079e:	dd01      	ble.n	80007a4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80007a0:	2300      	movs	r3, #0
 80007a2:	e05e      	b.n	8000862 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80007a4:	2300      	movs	r3, #0
 80007a6:	61fb      	str	r3, [r7, #28]
 80007a8:	e04d      	b.n	8000846 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	7bfb      	ldrb	r3, [r7, #15]
 80007ae:	3b20      	subs	r3, #32
 80007b0:	7879      	ldrb	r1, [r7, #1]
 80007b2:	fb01 f303 	mul.w	r3, r1, r3
 80007b6:	4619      	mov	r1, r3
 80007b8:	69fb      	ldr	r3, [r7, #28]
 80007ba:	440b      	add	r3, r1
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	4413      	add	r3, r2
 80007c0:	881b      	ldrh	r3, [r3, #0]
 80007c2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80007c4:	2300      	movs	r3, #0
 80007c6:	61bb      	str	r3, [r7, #24]
 80007c8:	e036      	b.n	8000838 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80007ca:	693a      	ldr	r2, [r7, #16]
 80007cc:	69bb      	ldr	r3, [r7, #24]
 80007ce:	fa02 f303 	lsl.w	r3, r2, r3
 80007d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d013      	beq.n	8000802 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80007da:	4b24      	ldr	r3, [pc, #144]	@ (800086c <ssd1306_WriteChar+0x120>)
 80007dc:	881b      	ldrh	r3, [r3, #0]
 80007de:	b2da      	uxtb	r2, r3
 80007e0:	69bb      	ldr	r3, [r7, #24]
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	4413      	add	r3, r2
 80007e6:	b2d8      	uxtb	r0, r3
 80007e8:	4b20      	ldr	r3, [pc, #128]	@ (800086c <ssd1306_WriteChar+0x120>)
 80007ea:	885b      	ldrh	r3, [r3, #2]
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	69fb      	ldr	r3, [r7, #28]
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	4413      	add	r3, r2
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80007fa:	4619      	mov	r1, r3
 80007fc:	f7ff ff54 	bl	80006a8 <ssd1306_DrawPixel>
 8000800:	e017      	b.n	8000832 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8000802:	4b1a      	ldr	r3, [pc, #104]	@ (800086c <ssd1306_WriteChar+0x120>)
 8000804:	881b      	ldrh	r3, [r3, #0]
 8000806:	b2da      	uxtb	r2, r3
 8000808:	69bb      	ldr	r3, [r7, #24]
 800080a:	b2db      	uxtb	r3, r3
 800080c:	4413      	add	r3, r2
 800080e:	b2d8      	uxtb	r0, r3
 8000810:	4b16      	ldr	r3, [pc, #88]	@ (800086c <ssd1306_WriteChar+0x120>)
 8000812:	885b      	ldrh	r3, [r3, #2]
 8000814:	b2da      	uxtb	r2, r3
 8000816:	69fb      	ldr	r3, [r7, #28]
 8000818:	b2db      	uxtb	r3, r3
 800081a:	4413      	add	r3, r2
 800081c:	b2d9      	uxtb	r1, r3
 800081e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000822:	2b00      	cmp	r3, #0
 8000824:	bf0c      	ite	eq
 8000826:	2301      	moveq	r3, #1
 8000828:	2300      	movne	r3, #0
 800082a:	b2db      	uxtb	r3, r3
 800082c:	461a      	mov	r2, r3
 800082e:	f7ff ff3b 	bl	80006a8 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8000832:	69bb      	ldr	r3, [r7, #24]
 8000834:	3301      	adds	r3, #1
 8000836:	61bb      	str	r3, [r7, #24]
 8000838:	7dfb      	ldrb	r3, [r7, #23]
 800083a:	69ba      	ldr	r2, [r7, #24]
 800083c:	429a      	cmp	r2, r3
 800083e:	d3c4      	bcc.n	80007ca <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8000840:	69fb      	ldr	r3, [r7, #28]
 8000842:	3301      	adds	r3, #1
 8000844:	61fb      	str	r3, [r7, #28]
 8000846:	787b      	ldrb	r3, [r7, #1]
 8000848:	461a      	mov	r2, r3
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	4293      	cmp	r3, r2
 800084e:	d3ac      	bcc.n	80007aa <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8000850:	4b06      	ldr	r3, [pc, #24]	@ (800086c <ssd1306_WriteChar+0x120>)
 8000852:	881a      	ldrh	r2, [r3, #0]
 8000854:	7dfb      	ldrb	r3, [r7, #23]
 8000856:	b29b      	uxth	r3, r3
 8000858:	4413      	add	r3, r2
 800085a:	b29a      	uxth	r2, r3
 800085c:	4b03      	ldr	r3, [pc, #12]	@ (800086c <ssd1306_WriteChar+0x120>)
 800085e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8000860:	7bfb      	ldrb	r3, [r7, #15]
}
 8000862:	4618      	mov	r0, r3
 8000864:	3724      	adds	r7, #36	@ 0x24
 8000866:	46bd      	mov	sp, r7
 8000868:	bd90      	pop	{r4, r7, pc}
 800086a:	bf00      	nop
 800086c:	200003a0 	.word	0x200003a0

08000870 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af02      	add	r7, sp, #8
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	4638      	mov	r0, r7
 800087a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800087e:	e013      	b.n	80008a8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	7818      	ldrb	r0, [r3, #0]
 8000884:	7e3b      	ldrb	r3, [r7, #24]
 8000886:	9300      	str	r3, [sp, #0]
 8000888:	463b      	mov	r3, r7
 800088a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800088c:	f7ff ff5e 	bl	800074c <ssd1306_WriteChar>
 8000890:	4603      	mov	r3, r0
 8000892:	461a      	mov	r2, r3
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	429a      	cmp	r2, r3
 800089a:	d002      	beq.n	80008a2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	e008      	b.n	80008b4 <ssd1306_WriteString+0x44>
        }
        str++;
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	3301      	adds	r3, #1
 80008a6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d1e7      	bne.n	8000880 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	781b      	ldrb	r3, [r3, #0]
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3710      	adds	r7, #16
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	460a      	mov	r2, r1
 80008c6:	71fb      	strb	r3, [r7, #7]
 80008c8:	4613      	mov	r3, r2
 80008ca:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	b29a      	uxth	r2, r3
 80008d0:	4b05      	ldr	r3, [pc, #20]	@ (80008e8 <ssd1306_SetCursor+0x2c>)
 80008d2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80008d4:	79bb      	ldrb	r3, [r7, #6]
 80008d6:	b29a      	uxth	r2, r3
 80008d8:	4b03      	ldr	r3, [pc, #12]	@ (80008e8 <ssd1306_SetCursor+0x2c>)
 80008da:	805a      	strh	r2, [r3, #2]
}
 80008dc:	bf00      	nop
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bc80      	pop	{r7}
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	200003a0 	.word	0x200003a0

080008ec <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80008f6:	2381      	movs	r3, #129	@ 0x81
 80008f8:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80008fa:	7bfb      	ldrb	r3, [r7, #15]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fdf7 	bl	80004f0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff fdf3 	bl	80004f0 <ssd1306_WriteCommand>
}
 800090a:	bf00      	nop
 800090c:	3710      	adds	r7, #16
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d005      	beq.n	8000930 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8000924:	23af      	movs	r3, #175	@ 0xaf
 8000926:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8000928:	4b08      	ldr	r3, [pc, #32]	@ (800094c <ssd1306_SetDisplayOn+0x38>)
 800092a:	2201      	movs	r2, #1
 800092c:	715a      	strb	r2, [r3, #5]
 800092e:	e004      	b.n	800093a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8000930:	23ae      	movs	r3, #174	@ 0xae
 8000932:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8000934:	4b05      	ldr	r3, [pc, #20]	@ (800094c <ssd1306_SetDisplayOn+0x38>)
 8000936:	2200      	movs	r2, #0
 8000938:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800093a:	7bfb      	ldrb	r3, [r7, #15]
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff fdd7 	bl	80004f0 <ssd1306_WriteCommand>
}
 8000942:	bf00      	nop
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	200003a0 	.word	0x200003a0

08000950 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000950:	b480      	push	{r7}
 8000952:	b085      	sub	sp, #20
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000956:	4b15      	ldr	r3, [pc, #84]	@ (80009ac <HAL_MspInit+0x5c>)
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	4a14      	ldr	r2, [pc, #80]	@ (80009ac <HAL_MspInit+0x5c>)
 800095c:	f043 0301 	orr.w	r3, r3, #1
 8000960:	6193      	str	r3, [r2, #24]
 8000962:	4b12      	ldr	r3, [pc, #72]	@ (80009ac <HAL_MspInit+0x5c>)
 8000964:	699b      	ldr	r3, [r3, #24]
 8000966:	f003 0301 	and.w	r3, r3, #1
 800096a:	60bb      	str	r3, [r7, #8]
 800096c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800096e:	4b0f      	ldr	r3, [pc, #60]	@ (80009ac <HAL_MspInit+0x5c>)
 8000970:	69db      	ldr	r3, [r3, #28]
 8000972:	4a0e      	ldr	r2, [pc, #56]	@ (80009ac <HAL_MspInit+0x5c>)
 8000974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000978:	61d3      	str	r3, [r2, #28]
 800097a:	4b0c      	ldr	r3, [pc, #48]	@ (80009ac <HAL_MspInit+0x5c>)
 800097c:	69db      	ldr	r3, [r3, #28]
 800097e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000982:	607b      	str	r3, [r7, #4]
 8000984:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000986:	4b0a      	ldr	r3, [pc, #40]	@ (80009b0 <HAL_MspInit+0x60>)
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	60fb      	str	r3, [r7, #12]
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	4a04      	ldr	r2, [pc, #16]	@ (80009b0 <HAL_MspInit+0x60>)
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009a2:	bf00      	nop
 80009a4:	3714      	adds	r7, #20
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bc80      	pop	{r7}
 80009aa:	4770      	bx	lr
 80009ac:	40021000 	.word	0x40021000
 80009b0:	40010000 	.word	0x40010000

080009b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b088      	sub	sp, #32
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009bc:	f107 0310 	add.w	r3, r7, #16
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
 80009c4:	605a      	str	r2, [r3, #4]
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a15      	ldr	r2, [pc, #84]	@ (8000a24 <HAL_I2C_MspInit+0x70>)
 80009d0:	4293      	cmp	r3, r2
 80009d2:	d123      	bne.n	8000a1c <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d4:	4b14      	ldr	r3, [pc, #80]	@ (8000a28 <HAL_I2C_MspInit+0x74>)
 80009d6:	699b      	ldr	r3, [r3, #24]
 80009d8:	4a13      	ldr	r2, [pc, #76]	@ (8000a28 <HAL_I2C_MspInit+0x74>)
 80009da:	f043 0308 	orr.w	r3, r3, #8
 80009de:	6193      	str	r3, [r2, #24]
 80009e0:	4b11      	ldr	r3, [pc, #68]	@ (8000a28 <HAL_I2C_MspInit+0x74>)
 80009e2:	699b      	ldr	r3, [r3, #24]
 80009e4:	f003 0308 	and.w	r3, r3, #8
 80009e8:	60fb      	str	r3, [r7, #12]
 80009ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80009ec:	23c0      	movs	r3, #192	@ 0xc0
 80009ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009f0:	2312      	movs	r3, #18
 80009f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009f4:	2303      	movs	r3, #3
 80009f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f8:	f107 0310 	add.w	r3, r7, #16
 80009fc:	4619      	mov	r1, r3
 80009fe:	480b      	ldr	r0, [pc, #44]	@ (8000a2c <HAL_I2C_MspInit+0x78>)
 8000a00:	f000 fda2 	bl	8001548 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a04:	4b08      	ldr	r3, [pc, #32]	@ (8000a28 <HAL_I2C_MspInit+0x74>)
 8000a06:	69db      	ldr	r3, [r3, #28]
 8000a08:	4a07      	ldr	r2, [pc, #28]	@ (8000a28 <HAL_I2C_MspInit+0x74>)
 8000a0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a0e:	61d3      	str	r3, [r2, #28]
 8000a10:	4b05      	ldr	r3, [pc, #20]	@ (8000a28 <HAL_I2C_MspInit+0x74>)
 8000a12:	69db      	ldr	r3, [r3, #28]
 8000a14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a18:	60bb      	str	r3, [r7, #8]
 8000a1a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000a1c:	bf00      	nop
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40005400 	.word	0x40005400
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	40010c00 	.word	0x40010c00

08000a30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b088      	sub	sp, #32
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 0310 	add.w	r3, r7, #16
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a47      	ldr	r2, [pc, #284]	@ (8000b68 <HAL_UART_MspInit+0x138>)
 8000a4c:	4293      	cmp	r3, r2
 8000a4e:	f040 8086 	bne.w	8000b5e <HAL_UART_MspInit+0x12e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a52:	4b46      	ldr	r3, [pc, #280]	@ (8000b6c <HAL_UART_MspInit+0x13c>)
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	4a45      	ldr	r2, [pc, #276]	@ (8000b6c <HAL_UART_MspInit+0x13c>)
 8000a58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a5c:	6193      	str	r3, [r2, #24]
 8000a5e:	4b43      	ldr	r3, [pc, #268]	@ (8000b6c <HAL_UART_MspInit+0x13c>)
 8000a60:	699b      	ldr	r3, [r3, #24]
 8000a62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	4b40      	ldr	r3, [pc, #256]	@ (8000b6c <HAL_UART_MspInit+0x13c>)
 8000a6c:	699b      	ldr	r3, [r3, #24]
 8000a6e:	4a3f      	ldr	r2, [pc, #252]	@ (8000b6c <HAL_UART_MspInit+0x13c>)
 8000a70:	f043 0304 	orr.w	r3, r3, #4
 8000a74:	6193      	str	r3, [r2, #24]
 8000a76:	4b3d      	ldr	r3, [pc, #244]	@ (8000b6c <HAL_UART_MspInit+0x13c>)
 8000a78:	699b      	ldr	r3, [r3, #24]
 8000a7a:	f003 0304 	and.w	r3, r3, #4
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a90:	f107 0310 	add.w	r3, r7, #16
 8000a94:	4619      	mov	r1, r3
 8000a96:	4836      	ldr	r0, [pc, #216]	@ (8000b70 <HAL_UART_MspInit+0x140>)
 8000a98:	f000 fd56 	bl	8001548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000aa0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aaa:	f107 0310 	add.w	r3, r7, #16
 8000aae:	4619      	mov	r1, r3
 8000ab0:	482f      	ldr	r0, [pc, #188]	@ (8000b70 <HAL_UART_MspInit+0x140>)
 8000ab2:	f000 fd49 	bl	8001548 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000ab6:	4b2f      	ldr	r3, [pc, #188]	@ (8000b74 <HAL_UART_MspInit+0x144>)
 8000ab8:	4a2f      	ldr	r2, [pc, #188]	@ (8000b78 <HAL_UART_MspInit+0x148>)
 8000aba:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000abc:	4b2d      	ldr	r3, [pc, #180]	@ (8000b74 <HAL_UART_MspInit+0x144>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ac2:	4b2c      	ldr	r3, [pc, #176]	@ (8000b74 <HAL_UART_MspInit+0x144>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ac8:	4b2a      	ldr	r3, [pc, #168]	@ (8000b74 <HAL_UART_MspInit+0x144>)
 8000aca:	2280      	movs	r2, #128	@ 0x80
 8000acc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ace:	4b29      	ldr	r3, [pc, #164]	@ (8000b74 <HAL_UART_MspInit+0x144>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ad4:	4b27      	ldr	r3, [pc, #156]	@ (8000b74 <HAL_UART_MspInit+0x144>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000ada:	4b26      	ldr	r3, [pc, #152]	@ (8000b74 <HAL_UART_MspInit+0x144>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ae0:	4b24      	ldr	r3, [pc, #144]	@ (8000b74 <HAL_UART_MspInit+0x144>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000ae6:	4823      	ldr	r0, [pc, #140]	@ (8000b74 <HAL_UART_MspInit+0x144>)
 8000ae8:	f000 fa8c 	bl	8001004 <HAL_DMA_Init>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8000af2:	f7ff fcf1 	bl	80004d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4a1e      	ldr	r2, [pc, #120]	@ (8000b74 <HAL_UART_MspInit+0x144>)
 8000afa:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000afc:	4a1d      	ldr	r2, [pc, #116]	@ (8000b74 <HAL_UART_MspInit+0x144>)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8000b02:	4b1e      	ldr	r3, [pc, #120]	@ (8000b7c <HAL_UART_MspInit+0x14c>)
 8000b04:	4a1e      	ldr	r2, [pc, #120]	@ (8000b80 <HAL_UART_MspInit+0x150>)
 8000b06:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b08:	4b1c      	ldr	r3, [pc, #112]	@ (8000b7c <HAL_UART_MspInit+0x14c>)
 8000b0a:	2210      	movs	r2, #16
 8000b0c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000b7c <HAL_UART_MspInit+0x14c>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b14:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <HAL_UART_MspInit+0x14c>)
 8000b16:	2280      	movs	r2, #128	@ 0x80
 8000b18:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b1a:	4b18      	ldr	r3, [pc, #96]	@ (8000b7c <HAL_UART_MspInit+0x14c>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b20:	4b16      	ldr	r3, [pc, #88]	@ (8000b7c <HAL_UART_MspInit+0x14c>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000b26:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <HAL_UART_MspInit+0x14c>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b2c:	4b13      	ldr	r3, [pc, #76]	@ (8000b7c <HAL_UART_MspInit+0x14c>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000b32:	4812      	ldr	r0, [pc, #72]	@ (8000b7c <HAL_UART_MspInit+0x14c>)
 8000b34:	f000 fa66 	bl	8001004 <HAL_DMA_Init>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8000b3e:	f7ff fccb 	bl	80004d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4a0d      	ldr	r2, [pc, #52]	@ (8000b7c <HAL_UART_MspInit+0x14c>)
 8000b46:	639a      	str	r2, [r3, #56]	@ 0x38
 8000b48:	4a0c      	ldr	r2, [pc, #48]	@ (8000b7c <HAL_UART_MspInit+0x14c>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2100      	movs	r1, #0
 8000b52:	2025      	movs	r0, #37	@ 0x25
 8000b54:	f000 fa1f 	bl	8000f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b58:	2025      	movs	r0, #37	@ 0x25
 8000b5a:	f000 fa38 	bl	8000fce <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000b5e:	bf00      	nop
 8000b60:	3720      	adds	r7, #32
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40013800 	.word	0x40013800
 8000b6c:	40021000 	.word	0x40021000
 8000b70:	40010800 	.word	0x40010800
 8000b74:	20000118 	.word	0x20000118
 8000b78:	40020058 	.word	0x40020058
 8000b7c:	2000015c 	.word	0x2000015c
 8000b80:	40020044 	.word	0x40020044

08000b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <NMI_Handler+0x4>

08000b8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <HardFault_Handler+0x4>

08000b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <MemManage_Handler+0x4>

08000b9c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <BusFault_Handler+0x4>

08000ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <UsageFault_Handler+0x4>

08000bac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bb0:	bf00      	nop
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bc80      	pop	{r7}
 8000bb6:	4770      	bx	lr

08000bb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bc80      	pop	{r7}
 8000bc2:	4770      	bx	lr

08000bc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bc80      	pop	{r7}
 8000bce:	4770      	bx	lr

08000bd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bd4:	f000 f8c8 	bl	8000d68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000be0:	4802      	ldr	r0, [pc, #8]	@ (8000bec <DMA1_Channel4_IRQHandler+0x10>)
 8000be2:	f000 fb7d 	bl	80012e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	2000015c 	.word	0x2000015c

08000bf0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000bf4:	4802      	ldr	r0, [pc, #8]	@ (8000c00 <DMA1_Channel5_IRQHandler+0x10>)
 8000bf6:	f000 fb73 	bl	80012e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000118 	.word	0x20000118

08000c04 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c08:	4802      	ldr	r0, [pc, #8]	@ (8000c14 <USART1_IRQHandler+0x10>)
 8000c0a:	f002 f85b 	bl	8002cc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	200000d0 	.word	0x200000d0

08000c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c20:	4a14      	ldr	r2, [pc, #80]	@ (8000c74 <_sbrk+0x5c>)
 8000c22:	4b15      	ldr	r3, [pc, #84]	@ (8000c78 <_sbrk+0x60>)
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c2c:	4b13      	ldr	r3, [pc, #76]	@ (8000c7c <_sbrk+0x64>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d102      	bne.n	8000c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c34:	4b11      	ldr	r3, [pc, #68]	@ (8000c7c <_sbrk+0x64>)
 8000c36:	4a12      	ldr	r2, [pc, #72]	@ (8000c80 <_sbrk+0x68>)
 8000c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3a:	4b10      	ldr	r3, [pc, #64]	@ (8000c7c <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d207      	bcs.n	8000c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c48:	f002 fea0 	bl	800398c <__errno>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	220c      	movs	r2, #12
 8000c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c52:	f04f 33ff 	mov.w	r3, #4294967295
 8000c56:	e009      	b.n	8000c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c58:	4b08      	ldr	r3, [pc, #32]	@ (8000c7c <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c5e:	4b07      	ldr	r3, [pc, #28]	@ (8000c7c <_sbrk+0x64>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4413      	add	r3, r2
 8000c66:	4a05      	ldr	r2, [pc, #20]	@ (8000c7c <_sbrk+0x64>)
 8000c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c6a:	68fb      	ldr	r3, [r7, #12]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3718      	adds	r7, #24
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	20005000 	.word	0x20005000
 8000c78:	00000400 	.word	0x00000400
 8000c7c:	200003a8 	.word	0x200003a8
 8000c80:	200004f8 	.word	0x200004f8

08000c84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr

08000c90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c90:	f7ff fff8 	bl	8000c84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c94:	480b      	ldr	r0, [pc, #44]	@ (8000cc4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c96:	490c      	ldr	r1, [pc, #48]	@ (8000cc8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c98:	4a0c      	ldr	r2, [pc, #48]	@ (8000ccc <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c9c:	e002      	b.n	8000ca4 <LoopCopyDataInit>

08000c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca2:	3304      	adds	r3, #4

08000ca4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca8:	d3f9      	bcc.n	8000c9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000caa:	4a09      	ldr	r2, [pc, #36]	@ (8000cd0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000cac:	4c09      	ldr	r4, [pc, #36]	@ (8000cd4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb0:	e001      	b.n	8000cb6 <LoopFillZerobss>

08000cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb4:	3204      	adds	r2, #4

08000cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb8:	d3fb      	bcc.n	8000cb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cba:	f002 fe6d 	bl	8003998 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cbe:	f7ff fa9b 	bl	80001f8 <main>
  bx lr
 8000cc2:	4770      	bx	lr
  ldr r0, =_sdata
 8000cc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000ccc:	08004d88 	.word	0x08004d88
  ldr r2, =_sbss
 8000cd0:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000cd4:	200004f8 	.word	0x200004f8

08000cd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cd8:	e7fe      	b.n	8000cd8 <ADC1_2_IRQHandler>
	...

08000cdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ce0:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <HAL_Init+0x28>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a07      	ldr	r2, [pc, #28]	@ (8000d04 <HAL_Init+0x28>)
 8000ce6:	f043 0310 	orr.w	r3, r3, #16
 8000cea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cec:	2003      	movs	r0, #3
 8000cee:	f000 f947 	bl	8000f80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cf2:	200f      	movs	r0, #15
 8000cf4:	f000 f808 	bl	8000d08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf8:	f7ff fe2a 	bl	8000950 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cfc:	2300      	movs	r3, #0
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40022000 	.word	0x40022000

08000d08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d10:	4b12      	ldr	r3, [pc, #72]	@ (8000d5c <HAL_InitTick+0x54>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	4b12      	ldr	r3, [pc, #72]	@ (8000d60 <HAL_InitTick+0x58>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 f95f 	bl	8000fea <HAL_SYSTICK_Config>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e00e      	b.n	8000d54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2b0f      	cmp	r3, #15
 8000d3a:	d80a      	bhi.n	8000d52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	6879      	ldr	r1, [r7, #4]
 8000d40:	f04f 30ff 	mov.w	r0, #4294967295
 8000d44:	f000 f927 	bl	8000f96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d48:	4a06      	ldr	r2, [pc, #24]	@ (8000d64 <HAL_InitTick+0x5c>)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	e000      	b.n	8000d54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20000004 	.word	0x20000004
 8000d60:	2000000c 	.word	0x2000000c
 8000d64:	20000008 	.word	0x20000008

08000d68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d6c:	4b05      	ldr	r3, [pc, #20]	@ (8000d84 <HAL_IncTick+0x1c>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	461a      	mov	r2, r3
 8000d72:	4b05      	ldr	r3, [pc, #20]	@ (8000d88 <HAL_IncTick+0x20>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4413      	add	r3, r2
 8000d78:	4a03      	ldr	r2, [pc, #12]	@ (8000d88 <HAL_IncTick+0x20>)
 8000d7a:	6013      	str	r3, [r2, #0]
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr
 8000d84:	2000000c 	.word	0x2000000c
 8000d88:	200003ac 	.word	0x200003ac

08000d8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d90:	4b02      	ldr	r3, [pc, #8]	@ (8000d9c <HAL_GetTick+0x10>)
 8000d92:	681b      	ldr	r3, [r3, #0]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr
 8000d9c:	200003ac 	.word	0x200003ac

08000da0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000da8:	f7ff fff0 	bl	8000d8c <HAL_GetTick>
 8000dac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000db8:	d005      	beq.n	8000dc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dba:	4b0a      	ldr	r3, [pc, #40]	@ (8000de4 <HAL_Delay+0x44>)
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dc6:	bf00      	nop
 8000dc8:	f7ff ffe0 	bl	8000d8c <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	68fa      	ldr	r2, [r7, #12]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d8f7      	bhi.n	8000dc8 <HAL_Delay+0x28>
  {
  }
}
 8000dd8:	bf00      	nop
 8000dda:	bf00      	nop
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	2000000c 	.word	0x2000000c

08000de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	f003 0307 	and.w	r3, r3, #7
 8000df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000df8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <__NVIC_SetPriorityGrouping+0x44>)
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e04:	4013      	ands	r3, r2
 8000e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e1a:	4a04      	ldr	r2, [pc, #16]	@ (8000e2c <__NVIC_SetPriorityGrouping+0x44>)
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	60d3      	str	r3, [r2, #12]
}
 8000e20:	bf00      	nop
 8000e22:	3714      	adds	r7, #20
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e34:	4b04      	ldr	r3, [pc, #16]	@ (8000e48 <__NVIC_GetPriorityGrouping+0x18>)
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	0a1b      	lsrs	r3, r3, #8
 8000e3a:	f003 0307 	and.w	r3, r3, #7
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bc80      	pop	{r7}
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	db0b      	blt.n	8000e76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	f003 021f 	and.w	r2, r3, #31
 8000e64:	4906      	ldr	r1, [pc, #24]	@ (8000e80 <__NVIC_EnableIRQ+0x34>)
 8000e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6a:	095b      	lsrs	r3, r3, #5
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e76:	bf00      	nop
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr
 8000e80:	e000e100 	.word	0xe000e100

08000e84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	6039      	str	r1, [r7, #0]
 8000e8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	db0a      	blt.n	8000eae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	b2da      	uxtb	r2, r3
 8000e9c:	490c      	ldr	r1, [pc, #48]	@ (8000ed0 <__NVIC_SetPriority+0x4c>)
 8000e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea2:	0112      	lsls	r2, r2, #4
 8000ea4:	b2d2      	uxtb	r2, r2
 8000ea6:	440b      	add	r3, r1
 8000ea8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eac:	e00a      	b.n	8000ec4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	b2da      	uxtb	r2, r3
 8000eb2:	4908      	ldr	r1, [pc, #32]	@ (8000ed4 <__NVIC_SetPriority+0x50>)
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	f003 030f 	and.w	r3, r3, #15
 8000eba:	3b04      	subs	r3, #4
 8000ebc:	0112      	lsls	r2, r2, #4
 8000ebe:	b2d2      	uxtb	r2, r2
 8000ec0:	440b      	add	r3, r1
 8000ec2:	761a      	strb	r2, [r3, #24]
}
 8000ec4:	bf00      	nop
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	e000e100 	.word	0xe000e100
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b089      	sub	sp, #36	@ 0x24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	f1c3 0307 	rsb	r3, r3, #7
 8000ef2:	2b04      	cmp	r3, #4
 8000ef4:	bf28      	it	cs
 8000ef6:	2304      	movcs	r3, #4
 8000ef8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	3304      	adds	r3, #4
 8000efe:	2b06      	cmp	r3, #6
 8000f00:	d902      	bls.n	8000f08 <NVIC_EncodePriority+0x30>
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	3b03      	subs	r3, #3
 8000f06:	e000      	b.n	8000f0a <NVIC_EncodePriority+0x32>
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f10:	69bb      	ldr	r3, [r7, #24]
 8000f12:	fa02 f303 	lsl.w	r3, r2, r3
 8000f16:	43da      	mvns	r2, r3
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	401a      	ands	r2, r3
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f20:	f04f 31ff 	mov.w	r1, #4294967295
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	fa01 f303 	lsl.w	r3, r1, r3
 8000f2a:	43d9      	mvns	r1, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f30:	4313      	orrs	r3, r2
         );
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3724      	adds	r7, #36	@ 0x24
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr

08000f3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3b01      	subs	r3, #1
 8000f48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f4c:	d301      	bcc.n	8000f52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e00f      	b.n	8000f72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f52:	4a0a      	ldr	r2, [pc, #40]	@ (8000f7c <SysTick_Config+0x40>)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3b01      	subs	r3, #1
 8000f58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f5a:	210f      	movs	r1, #15
 8000f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f60:	f7ff ff90 	bl	8000e84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f64:	4b05      	ldr	r3, [pc, #20]	@ (8000f7c <SysTick_Config+0x40>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f6a:	4b04      	ldr	r3, [pc, #16]	@ (8000f7c <SysTick_Config+0x40>)
 8000f6c:	2207      	movs	r2, #7
 8000f6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f70:	2300      	movs	r3, #0
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	e000e010 	.word	0xe000e010

08000f80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff ff2d 	bl	8000de8 <__NVIC_SetPriorityGrouping>
}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b086      	sub	sp, #24
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	60b9      	str	r1, [r7, #8]
 8000fa0:	607a      	str	r2, [r7, #4]
 8000fa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fa8:	f7ff ff42 	bl	8000e30 <__NVIC_GetPriorityGrouping>
 8000fac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	68b9      	ldr	r1, [r7, #8]
 8000fb2:	6978      	ldr	r0, [r7, #20]
 8000fb4:	f7ff ff90 	bl	8000ed8 <NVIC_EncodePriority>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff ff5f 	bl	8000e84 <__NVIC_SetPriority>
}
 8000fc6:	bf00      	nop
 8000fc8:	3718      	adds	r7, #24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff ff35 	bl	8000e4c <__NVIC_EnableIRQ>
}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b082      	sub	sp, #8
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f7ff ffa2 	bl	8000f3c <SysTick_Config>
 8000ff8:	4603      	mov	r3, r0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800100c:	2300      	movs	r3, #0
 800100e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d101      	bne.n	800101a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	e043      	b.n	80010a2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	461a      	mov	r2, r3
 8001020:	4b22      	ldr	r3, [pc, #136]	@ (80010ac <HAL_DMA_Init+0xa8>)
 8001022:	4413      	add	r3, r2
 8001024:	4a22      	ldr	r2, [pc, #136]	@ (80010b0 <HAL_DMA_Init+0xac>)
 8001026:	fba2 2303 	umull	r2, r3, r2, r3
 800102a:	091b      	lsrs	r3, r3, #4
 800102c:	009a      	lsls	r2, r3, #2
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4a1f      	ldr	r2, [pc, #124]	@ (80010b4 <HAL_DMA_Init+0xb0>)
 8001036:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2202      	movs	r2, #2
 800103c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800104e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001052:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800105c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	68db      	ldr	r3, [r3, #12]
 8001062:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001068:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001074:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	69db      	ldr	r3, [r3, #28]
 800107a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800107c:	68fa      	ldr	r2, [r7, #12]
 800107e:	4313      	orrs	r3, r2
 8001080:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	68fa      	ldr	r2, [r7, #12]
 8001088:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2201      	movs	r2, #1
 8001094:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3714      	adds	r7, #20
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bc80      	pop	{r7}
 80010aa:	4770      	bx	lr
 80010ac:	bffdfff8 	.word	0xbffdfff8
 80010b0:	cccccccd 	.word	0xcccccccd
 80010b4:	40020000 	.word	0x40020000

080010b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b086      	sub	sp, #24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
 80010c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80010c6:	2300      	movs	r3, #0
 80010c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d101      	bne.n	80010d8 <HAL_DMA_Start_IT+0x20>
 80010d4:	2302      	movs	r3, #2
 80010d6:	e04b      	b.n	8001170 <HAL_DMA_Start_IT+0xb8>
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	2201      	movs	r2, #1
 80010dc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d13a      	bne.n	8001162 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	2202      	movs	r2, #2
 80010f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	2200      	movs	r2, #0
 80010f8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f022 0201 	bic.w	r2, r2, #1
 8001108:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	68b9      	ldr	r1, [r7, #8]
 8001110:	68f8      	ldr	r0, [r7, #12]
 8001112:	f000 f9eb 	bl	80014ec <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800111a:	2b00      	cmp	r3, #0
 800111c:	d008      	beq.n	8001130 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f042 020e 	orr.w	r2, r2, #14
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	e00f      	b.n	8001150 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f022 0204 	bic.w	r2, r2, #4
 800113e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f042 020a 	orr.w	r2, r2, #10
 800114e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f042 0201 	orr.w	r2, r2, #1
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	e005      	b.n	800116e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2200      	movs	r2, #0
 8001166:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800116a:	2302      	movs	r3, #2
 800116c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800116e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3718      	adds	r7, #24
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001180:	2300      	movs	r3, #0
 8001182:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800118a:	b2db      	uxtb	r3, r3
 800118c:	2b02      	cmp	r3, #2
 800118e:	d008      	beq.n	80011a2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2204      	movs	r2, #4
 8001194:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e020      	b.n	80011e4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f022 020e 	bic.w	r2, r2, #14
 80011b0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f022 0201 	bic.w	r2, r2, #1
 80011c0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011ca:	2101      	movs	r1, #1
 80011cc:	fa01 f202 	lsl.w	r2, r1, r2
 80011d0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2201      	movs	r2, #1
 80011d6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2200      	movs	r2, #0
 80011de:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3714      	adds	r7, #20
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bc80      	pop	{r7}
 80011ec:	4770      	bx	lr
	...

080011f0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011f8:	2300      	movs	r3, #0
 80011fa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001202:	b2db      	uxtb	r3, r3
 8001204:	2b02      	cmp	r3, #2
 8001206:	d005      	beq.n	8001214 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2204      	movs	r2, #4
 800120c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	73fb      	strb	r3, [r7, #15]
 8001212:	e051      	b.n	80012b8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f022 020e 	bic.w	r2, r2, #14
 8001222:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f022 0201 	bic.w	r2, r2, #1
 8001232:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a22      	ldr	r2, [pc, #136]	@ (80012c4 <HAL_DMA_Abort_IT+0xd4>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d029      	beq.n	8001292 <HAL_DMA_Abort_IT+0xa2>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a21      	ldr	r2, [pc, #132]	@ (80012c8 <HAL_DMA_Abort_IT+0xd8>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d022      	beq.n	800128e <HAL_DMA_Abort_IT+0x9e>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a1f      	ldr	r2, [pc, #124]	@ (80012cc <HAL_DMA_Abort_IT+0xdc>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d01a      	beq.n	8001288 <HAL_DMA_Abort_IT+0x98>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a1e      	ldr	r2, [pc, #120]	@ (80012d0 <HAL_DMA_Abort_IT+0xe0>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d012      	beq.n	8001282 <HAL_DMA_Abort_IT+0x92>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a1c      	ldr	r2, [pc, #112]	@ (80012d4 <HAL_DMA_Abort_IT+0xe4>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d00a      	beq.n	800127c <HAL_DMA_Abort_IT+0x8c>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a1b      	ldr	r2, [pc, #108]	@ (80012d8 <HAL_DMA_Abort_IT+0xe8>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d102      	bne.n	8001276 <HAL_DMA_Abort_IT+0x86>
 8001270:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001274:	e00e      	b.n	8001294 <HAL_DMA_Abort_IT+0xa4>
 8001276:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800127a:	e00b      	b.n	8001294 <HAL_DMA_Abort_IT+0xa4>
 800127c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001280:	e008      	b.n	8001294 <HAL_DMA_Abort_IT+0xa4>
 8001282:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001286:	e005      	b.n	8001294 <HAL_DMA_Abort_IT+0xa4>
 8001288:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800128c:	e002      	b.n	8001294 <HAL_DMA_Abort_IT+0xa4>
 800128e:	2310      	movs	r3, #16
 8001290:	e000      	b.n	8001294 <HAL_DMA_Abort_IT+0xa4>
 8001292:	2301      	movs	r3, #1
 8001294:	4a11      	ldr	r2, [pc, #68]	@ (80012dc <HAL_DMA_Abort_IT+0xec>)
 8001296:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2201      	movs	r2, #1
 800129c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d003      	beq.n	80012b8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	4798      	blx	r3
    } 
  }
  return status;
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40020008 	.word	0x40020008
 80012c8:	4002001c 	.word	0x4002001c
 80012cc:	40020030 	.word	0x40020030
 80012d0:	40020044 	.word	0x40020044
 80012d4:	40020058 	.word	0x40020058
 80012d8:	4002006c 	.word	0x4002006c
 80012dc:	40020000 	.word	0x40020000

080012e0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fc:	2204      	movs	r2, #4
 80012fe:	409a      	lsls	r2, r3
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	4013      	ands	r3, r2
 8001304:	2b00      	cmp	r3, #0
 8001306:	d04f      	beq.n	80013a8 <HAL_DMA_IRQHandler+0xc8>
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	f003 0304 	and.w	r3, r3, #4
 800130e:	2b00      	cmp	r3, #0
 8001310:	d04a      	beq.n	80013a8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0320 	and.w	r3, r3, #32
 800131c:	2b00      	cmp	r3, #0
 800131e:	d107      	bne.n	8001330 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f022 0204 	bic.w	r2, r2, #4
 800132e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a66      	ldr	r2, [pc, #408]	@ (80014d0 <HAL_DMA_IRQHandler+0x1f0>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d029      	beq.n	800138e <HAL_DMA_IRQHandler+0xae>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a65      	ldr	r2, [pc, #404]	@ (80014d4 <HAL_DMA_IRQHandler+0x1f4>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d022      	beq.n	800138a <HAL_DMA_IRQHandler+0xaa>
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a63      	ldr	r2, [pc, #396]	@ (80014d8 <HAL_DMA_IRQHandler+0x1f8>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d01a      	beq.n	8001384 <HAL_DMA_IRQHandler+0xa4>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a62      	ldr	r2, [pc, #392]	@ (80014dc <HAL_DMA_IRQHandler+0x1fc>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d012      	beq.n	800137e <HAL_DMA_IRQHandler+0x9e>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a60      	ldr	r2, [pc, #384]	@ (80014e0 <HAL_DMA_IRQHandler+0x200>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d00a      	beq.n	8001378 <HAL_DMA_IRQHandler+0x98>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a5f      	ldr	r2, [pc, #380]	@ (80014e4 <HAL_DMA_IRQHandler+0x204>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d102      	bne.n	8001372 <HAL_DMA_IRQHandler+0x92>
 800136c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001370:	e00e      	b.n	8001390 <HAL_DMA_IRQHandler+0xb0>
 8001372:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001376:	e00b      	b.n	8001390 <HAL_DMA_IRQHandler+0xb0>
 8001378:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800137c:	e008      	b.n	8001390 <HAL_DMA_IRQHandler+0xb0>
 800137e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001382:	e005      	b.n	8001390 <HAL_DMA_IRQHandler+0xb0>
 8001384:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001388:	e002      	b.n	8001390 <HAL_DMA_IRQHandler+0xb0>
 800138a:	2340      	movs	r3, #64	@ 0x40
 800138c:	e000      	b.n	8001390 <HAL_DMA_IRQHandler+0xb0>
 800138e:	2304      	movs	r3, #4
 8001390:	4a55      	ldr	r2, [pc, #340]	@ (80014e8 <HAL_DMA_IRQHandler+0x208>)
 8001392:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001398:	2b00      	cmp	r3, #0
 800139a:	f000 8094 	beq.w	80014c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80013a6:	e08e      	b.n	80014c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ac:	2202      	movs	r2, #2
 80013ae:	409a      	lsls	r2, r3
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	4013      	ands	r3, r2
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d056      	beq.n	8001466 <HAL_DMA_IRQHandler+0x186>
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d051      	beq.n	8001466 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0320 	and.w	r3, r3, #32
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d10b      	bne.n	80013e8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f022 020a 	bic.w	r2, r2, #10
 80013de:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2201      	movs	r2, #1
 80013e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a38      	ldr	r2, [pc, #224]	@ (80014d0 <HAL_DMA_IRQHandler+0x1f0>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d029      	beq.n	8001446 <HAL_DMA_IRQHandler+0x166>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a37      	ldr	r2, [pc, #220]	@ (80014d4 <HAL_DMA_IRQHandler+0x1f4>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d022      	beq.n	8001442 <HAL_DMA_IRQHandler+0x162>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a35      	ldr	r2, [pc, #212]	@ (80014d8 <HAL_DMA_IRQHandler+0x1f8>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d01a      	beq.n	800143c <HAL_DMA_IRQHandler+0x15c>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a34      	ldr	r2, [pc, #208]	@ (80014dc <HAL_DMA_IRQHandler+0x1fc>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d012      	beq.n	8001436 <HAL_DMA_IRQHandler+0x156>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a32      	ldr	r2, [pc, #200]	@ (80014e0 <HAL_DMA_IRQHandler+0x200>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d00a      	beq.n	8001430 <HAL_DMA_IRQHandler+0x150>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a31      	ldr	r2, [pc, #196]	@ (80014e4 <HAL_DMA_IRQHandler+0x204>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d102      	bne.n	800142a <HAL_DMA_IRQHandler+0x14a>
 8001424:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001428:	e00e      	b.n	8001448 <HAL_DMA_IRQHandler+0x168>
 800142a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800142e:	e00b      	b.n	8001448 <HAL_DMA_IRQHandler+0x168>
 8001430:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001434:	e008      	b.n	8001448 <HAL_DMA_IRQHandler+0x168>
 8001436:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800143a:	e005      	b.n	8001448 <HAL_DMA_IRQHandler+0x168>
 800143c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001440:	e002      	b.n	8001448 <HAL_DMA_IRQHandler+0x168>
 8001442:	2320      	movs	r3, #32
 8001444:	e000      	b.n	8001448 <HAL_DMA_IRQHandler+0x168>
 8001446:	2302      	movs	r3, #2
 8001448:	4a27      	ldr	r2, [pc, #156]	@ (80014e8 <HAL_DMA_IRQHandler+0x208>)
 800144a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001458:	2b00      	cmp	r3, #0
 800145a:	d034      	beq.n	80014c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001464:	e02f      	b.n	80014c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146a:	2208      	movs	r2, #8
 800146c:	409a      	lsls	r2, r3
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	4013      	ands	r3, r2
 8001472:	2b00      	cmp	r3, #0
 8001474:	d028      	beq.n	80014c8 <HAL_DMA_IRQHandler+0x1e8>
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	f003 0308 	and.w	r3, r3, #8
 800147c:	2b00      	cmp	r3, #0
 800147e:	d023      	beq.n	80014c8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f022 020e 	bic.w	r2, r2, #14
 800148e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001498:	2101      	movs	r1, #1
 800149a:	fa01 f202 	lsl.w	r2, r1, r2
 800149e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2201      	movs	r2, #1
 80014aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d004      	beq.n	80014c8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	4798      	blx	r3
    }
  }
  return;
 80014c6:	bf00      	nop
 80014c8:	bf00      	nop
}
 80014ca:	3710      	adds	r7, #16
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40020008 	.word	0x40020008
 80014d4:	4002001c 	.word	0x4002001c
 80014d8:	40020030 	.word	0x40020030
 80014dc:	40020044 	.word	0x40020044
 80014e0:	40020058 	.word	0x40020058
 80014e4:	4002006c 	.word	0x4002006c
 80014e8:	40020000 	.word	0x40020000

080014ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b085      	sub	sp, #20
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
 80014f8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001502:	2101      	movs	r1, #1
 8001504:	fa01 f202 	lsl.w	r2, r1, r2
 8001508:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	683a      	ldr	r2, [r7, #0]
 8001510:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b10      	cmp	r3, #16
 8001518:	d108      	bne.n	800152c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	68ba      	ldr	r2, [r7, #8]
 8001528:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800152a:	e007      	b.n	800153c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	68ba      	ldr	r2, [r7, #8]
 8001532:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	687a      	ldr	r2, [r7, #4]
 800153a:	60da      	str	r2, [r3, #12]
}
 800153c:	bf00      	nop
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	bc80      	pop	{r7}
 8001544:	4770      	bx	lr
	...

08001548 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001548:	b480      	push	{r7}
 800154a:	b08b      	sub	sp, #44	@ 0x2c
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001552:	2300      	movs	r3, #0
 8001554:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800155a:	e169      	b.n	8001830 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800155c:	2201      	movs	r2, #1
 800155e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	69fa      	ldr	r2, [r7, #28]
 800156c:	4013      	ands	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	429a      	cmp	r2, r3
 8001576:	f040 8158 	bne.w	800182a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	4a9a      	ldr	r2, [pc, #616]	@ (80017e8 <HAL_GPIO_Init+0x2a0>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d05e      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 8001584:	4a98      	ldr	r2, [pc, #608]	@ (80017e8 <HAL_GPIO_Init+0x2a0>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d875      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 800158a:	4a98      	ldr	r2, [pc, #608]	@ (80017ec <HAL_GPIO_Init+0x2a4>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d058      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 8001590:	4a96      	ldr	r2, [pc, #600]	@ (80017ec <HAL_GPIO_Init+0x2a4>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d86f      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 8001596:	4a96      	ldr	r2, [pc, #600]	@ (80017f0 <HAL_GPIO_Init+0x2a8>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d052      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 800159c:	4a94      	ldr	r2, [pc, #592]	@ (80017f0 <HAL_GPIO_Init+0x2a8>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d869      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015a2:	4a94      	ldr	r2, [pc, #592]	@ (80017f4 <HAL_GPIO_Init+0x2ac>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d04c      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 80015a8:	4a92      	ldr	r2, [pc, #584]	@ (80017f4 <HAL_GPIO_Init+0x2ac>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d863      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015ae:	4a92      	ldr	r2, [pc, #584]	@ (80017f8 <HAL_GPIO_Init+0x2b0>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d046      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 80015b4:	4a90      	ldr	r2, [pc, #576]	@ (80017f8 <HAL_GPIO_Init+0x2b0>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d85d      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015ba:	2b12      	cmp	r3, #18
 80015bc:	d82a      	bhi.n	8001614 <HAL_GPIO_Init+0xcc>
 80015be:	2b12      	cmp	r3, #18
 80015c0:	d859      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015c2:	a201      	add	r2, pc, #4	@ (adr r2, 80015c8 <HAL_GPIO_Init+0x80>)
 80015c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c8:	08001643 	.word	0x08001643
 80015cc:	0800161d 	.word	0x0800161d
 80015d0:	0800162f 	.word	0x0800162f
 80015d4:	08001671 	.word	0x08001671
 80015d8:	08001677 	.word	0x08001677
 80015dc:	08001677 	.word	0x08001677
 80015e0:	08001677 	.word	0x08001677
 80015e4:	08001677 	.word	0x08001677
 80015e8:	08001677 	.word	0x08001677
 80015ec:	08001677 	.word	0x08001677
 80015f0:	08001677 	.word	0x08001677
 80015f4:	08001677 	.word	0x08001677
 80015f8:	08001677 	.word	0x08001677
 80015fc:	08001677 	.word	0x08001677
 8001600:	08001677 	.word	0x08001677
 8001604:	08001677 	.word	0x08001677
 8001608:	08001677 	.word	0x08001677
 800160c:	08001625 	.word	0x08001625
 8001610:	08001639 	.word	0x08001639
 8001614:	4a79      	ldr	r2, [pc, #484]	@ (80017fc <HAL_GPIO_Init+0x2b4>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d013      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800161a:	e02c      	b.n	8001676 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	623b      	str	r3, [r7, #32]
          break;
 8001622:	e029      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	3304      	adds	r3, #4
 800162a:	623b      	str	r3, [r7, #32]
          break;
 800162c:	e024      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	3308      	adds	r3, #8
 8001634:	623b      	str	r3, [r7, #32]
          break;
 8001636:	e01f      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	330c      	adds	r3, #12
 800163e:	623b      	str	r3, [r7, #32]
          break;
 8001640:	e01a      	b.n	8001678 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d102      	bne.n	8001650 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800164a:	2304      	movs	r3, #4
 800164c:	623b      	str	r3, [r7, #32]
          break;
 800164e:	e013      	b.n	8001678 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d105      	bne.n	8001664 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001658:	2308      	movs	r3, #8
 800165a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	69fa      	ldr	r2, [r7, #28]
 8001660:	611a      	str	r2, [r3, #16]
          break;
 8001662:	e009      	b.n	8001678 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001664:	2308      	movs	r3, #8
 8001666:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	69fa      	ldr	r2, [r7, #28]
 800166c:	615a      	str	r2, [r3, #20]
          break;
 800166e:	e003      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001670:	2300      	movs	r3, #0
 8001672:	623b      	str	r3, [r7, #32]
          break;
 8001674:	e000      	b.n	8001678 <HAL_GPIO_Init+0x130>
          break;
 8001676:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	2bff      	cmp	r3, #255	@ 0xff
 800167c:	d801      	bhi.n	8001682 <HAL_GPIO_Init+0x13a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	e001      	b.n	8001686 <HAL_GPIO_Init+0x13e>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	3304      	adds	r3, #4
 8001686:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	2bff      	cmp	r3, #255	@ 0xff
 800168c:	d802      	bhi.n	8001694 <HAL_GPIO_Init+0x14c>
 800168e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	e002      	b.n	800169a <HAL_GPIO_Init+0x152>
 8001694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001696:	3b08      	subs	r3, #8
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	210f      	movs	r1, #15
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	fa01 f303 	lsl.w	r3, r1, r3
 80016a8:	43db      	mvns	r3, r3
 80016aa:	401a      	ands	r2, r3
 80016ac:	6a39      	ldr	r1, [r7, #32]
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	fa01 f303 	lsl.w	r3, r1, r3
 80016b4:	431a      	orrs	r2, r3
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 80b1 	beq.w	800182a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001800 <HAL_GPIO_Init+0x2b8>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4a4c      	ldr	r2, [pc, #304]	@ (8001800 <HAL_GPIO_Init+0x2b8>)
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	6193      	str	r3, [r2, #24]
 80016d4:	4b4a      	ldr	r3, [pc, #296]	@ (8001800 <HAL_GPIO_Init+0x2b8>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	f003 0301 	and.w	r3, r3, #1
 80016dc:	60bb      	str	r3, [r7, #8]
 80016de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016e0:	4a48      	ldr	r2, [pc, #288]	@ (8001804 <HAL_GPIO_Init+0x2bc>)
 80016e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e4:	089b      	lsrs	r3, r3, #2
 80016e6:	3302      	adds	r3, #2
 80016e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f0:	f003 0303 	and.w	r3, r3, #3
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	220f      	movs	r2, #15
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	4013      	ands	r3, r2
 8001702:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a40      	ldr	r2, [pc, #256]	@ (8001808 <HAL_GPIO_Init+0x2c0>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d013      	beq.n	8001734 <HAL_GPIO_Init+0x1ec>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	4a3f      	ldr	r2, [pc, #252]	@ (800180c <HAL_GPIO_Init+0x2c4>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d00d      	beq.n	8001730 <HAL_GPIO_Init+0x1e8>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	4a3e      	ldr	r2, [pc, #248]	@ (8001810 <HAL_GPIO_Init+0x2c8>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d007      	beq.n	800172c <HAL_GPIO_Init+0x1e4>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4a3d      	ldr	r2, [pc, #244]	@ (8001814 <HAL_GPIO_Init+0x2cc>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d101      	bne.n	8001728 <HAL_GPIO_Init+0x1e0>
 8001724:	2303      	movs	r3, #3
 8001726:	e006      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 8001728:	2304      	movs	r3, #4
 800172a:	e004      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 800172c:	2302      	movs	r3, #2
 800172e:	e002      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 8001730:	2301      	movs	r3, #1
 8001732:	e000      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 8001734:	2300      	movs	r3, #0
 8001736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001738:	f002 0203 	and.w	r2, r2, #3
 800173c:	0092      	lsls	r2, r2, #2
 800173e:	4093      	lsls	r3, r2
 8001740:	68fa      	ldr	r2, [r7, #12]
 8001742:	4313      	orrs	r3, r2
 8001744:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001746:	492f      	ldr	r1, [pc, #188]	@ (8001804 <HAL_GPIO_Init+0x2bc>)
 8001748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174a:	089b      	lsrs	r3, r3, #2
 800174c:	3302      	adds	r3, #2
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d006      	beq.n	800176e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001760:	4b2d      	ldr	r3, [pc, #180]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001762:	689a      	ldr	r2, [r3, #8]
 8001764:	492c      	ldr	r1, [pc, #176]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	4313      	orrs	r3, r2
 800176a:	608b      	str	r3, [r1, #8]
 800176c:	e006      	b.n	800177c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800176e:	4b2a      	ldr	r3, [pc, #168]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001770:	689a      	ldr	r2, [r3, #8]
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	43db      	mvns	r3, r3
 8001776:	4928      	ldr	r1, [pc, #160]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001778:	4013      	ands	r3, r2
 800177a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d006      	beq.n	8001796 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001788:	4b23      	ldr	r3, [pc, #140]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 800178a:	68da      	ldr	r2, [r3, #12]
 800178c:	4922      	ldr	r1, [pc, #136]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	4313      	orrs	r3, r2
 8001792:	60cb      	str	r3, [r1, #12]
 8001794:	e006      	b.n	80017a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001796:	4b20      	ldr	r3, [pc, #128]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001798:	68da      	ldr	r2, [r3, #12]
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	43db      	mvns	r3, r3
 800179e:	491e      	ldr	r1, [pc, #120]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017a0:	4013      	ands	r3, r2
 80017a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d006      	beq.n	80017be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017b0:	4b19      	ldr	r3, [pc, #100]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	4918      	ldr	r1, [pc, #96]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	604b      	str	r3, [r1, #4]
 80017bc:	e006      	b.n	80017cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017be:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017c0:	685a      	ldr	r2, [r3, #4]
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	43db      	mvns	r3, r3
 80017c6:	4914      	ldr	r1, [pc, #80]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017c8:	4013      	ands	r3, r2
 80017ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d021      	beq.n	800181c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	490e      	ldr	r1, [pc, #56]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	600b      	str	r3, [r1, #0]
 80017e4:	e021      	b.n	800182a <HAL_GPIO_Init+0x2e2>
 80017e6:	bf00      	nop
 80017e8:	10320000 	.word	0x10320000
 80017ec:	10310000 	.word	0x10310000
 80017f0:	10220000 	.word	0x10220000
 80017f4:	10210000 	.word	0x10210000
 80017f8:	10120000 	.word	0x10120000
 80017fc:	10110000 	.word	0x10110000
 8001800:	40021000 	.word	0x40021000
 8001804:	40010000 	.word	0x40010000
 8001808:	40010800 	.word	0x40010800
 800180c:	40010c00 	.word	0x40010c00
 8001810:	40011000 	.word	0x40011000
 8001814:	40011400 	.word	0x40011400
 8001818:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800181c:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <HAL_GPIO_Init+0x304>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	43db      	mvns	r3, r3
 8001824:	4909      	ldr	r1, [pc, #36]	@ (800184c <HAL_GPIO_Init+0x304>)
 8001826:	4013      	ands	r3, r2
 8001828:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800182a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182c:	3301      	adds	r3, #1
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001836:	fa22 f303 	lsr.w	r3, r2, r3
 800183a:	2b00      	cmp	r3, #0
 800183c:	f47f ae8e 	bne.w	800155c <HAL_GPIO_Init+0x14>
  }
}
 8001840:	bf00      	nop
 8001842:	bf00      	nop
 8001844:	372c      	adds	r7, #44	@ 0x2c
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr
 800184c:	40010400 	.word	0x40010400

08001850 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	460b      	mov	r3, r1
 800185a:	807b      	strh	r3, [r7, #2]
 800185c:	4613      	mov	r3, r2
 800185e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001860:	787b      	ldrb	r3, [r7, #1]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d003      	beq.n	800186e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001866:	887a      	ldrh	r2, [r7, #2]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800186c:	e003      	b.n	8001876 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800186e:	887b      	ldrh	r3, [r7, #2]
 8001870:	041a      	lsls	r2, r3, #16
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	611a      	str	r2, [r3, #16]
}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr

08001880 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	460b      	mov	r3, r1
 800188a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001892:	887a      	ldrh	r2, [r7, #2]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	4013      	ands	r3, r2
 8001898:	041a      	lsls	r2, r3, #16
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	43d9      	mvns	r1, r3
 800189e:	887b      	ldrh	r3, [r7, #2]
 80018a0:	400b      	ands	r3, r1
 80018a2:	431a      	orrs	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	611a      	str	r2, [r3, #16]
}
 80018a8:	bf00      	nop
 80018aa:	3714      	adds	r7, #20
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr
	...

080018b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d101      	bne.n	80018c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e12b      	b.n	8001b1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d106      	bne.n	80018e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7ff f86a 	bl	80009b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2224      	movs	r2, #36	@ 0x24
 80018e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f022 0201 	bic.w	r2, r2, #1
 80018f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001906:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001916:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001918:	f001 f842 	bl	80029a0 <HAL_RCC_GetPCLK1Freq>
 800191c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	4a81      	ldr	r2, [pc, #516]	@ (8001b28 <HAL_I2C_Init+0x274>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d807      	bhi.n	8001938 <HAL_I2C_Init+0x84>
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	4a80      	ldr	r2, [pc, #512]	@ (8001b2c <HAL_I2C_Init+0x278>)
 800192c:	4293      	cmp	r3, r2
 800192e:	bf94      	ite	ls
 8001930:	2301      	movls	r3, #1
 8001932:	2300      	movhi	r3, #0
 8001934:	b2db      	uxtb	r3, r3
 8001936:	e006      	b.n	8001946 <HAL_I2C_Init+0x92>
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4a7d      	ldr	r2, [pc, #500]	@ (8001b30 <HAL_I2C_Init+0x27c>)
 800193c:	4293      	cmp	r3, r2
 800193e:	bf94      	ite	ls
 8001940:	2301      	movls	r3, #1
 8001942:	2300      	movhi	r3, #0
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e0e7      	b.n	8001b1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	4a78      	ldr	r2, [pc, #480]	@ (8001b34 <HAL_I2C_Init+0x280>)
 8001952:	fba2 2303 	umull	r2, r3, r2, r3
 8001956:	0c9b      	lsrs	r3, r3, #18
 8001958:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	68ba      	ldr	r2, [r7, #8]
 800196a:	430a      	orrs	r2, r1
 800196c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	6a1b      	ldr	r3, [r3, #32]
 8001974:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	4a6a      	ldr	r2, [pc, #424]	@ (8001b28 <HAL_I2C_Init+0x274>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d802      	bhi.n	8001988 <HAL_I2C_Init+0xd4>
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	3301      	adds	r3, #1
 8001986:	e009      	b.n	800199c <HAL_I2C_Init+0xe8>
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800198e:	fb02 f303 	mul.w	r3, r2, r3
 8001992:	4a69      	ldr	r2, [pc, #420]	@ (8001b38 <HAL_I2C_Init+0x284>)
 8001994:	fba2 2303 	umull	r2, r3, r2, r3
 8001998:	099b      	lsrs	r3, r3, #6
 800199a:	3301      	adds	r3, #1
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	6812      	ldr	r2, [r2, #0]
 80019a0:	430b      	orrs	r3, r1
 80019a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80019ae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	495c      	ldr	r1, [pc, #368]	@ (8001b28 <HAL_I2C_Init+0x274>)
 80019b8:	428b      	cmp	r3, r1
 80019ba:	d819      	bhi.n	80019f0 <HAL_I2C_Init+0x13c>
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	1e59      	subs	r1, r3, #1
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80019ca:	1c59      	adds	r1, r3, #1
 80019cc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80019d0:	400b      	ands	r3, r1
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d00a      	beq.n	80019ec <HAL_I2C_Init+0x138>
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	1e59      	subs	r1, r3, #1
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80019e4:	3301      	adds	r3, #1
 80019e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019ea:	e051      	b.n	8001a90 <HAL_I2C_Init+0x1dc>
 80019ec:	2304      	movs	r3, #4
 80019ee:	e04f      	b.n	8001a90 <HAL_I2C_Init+0x1dc>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d111      	bne.n	8001a1c <HAL_I2C_Init+0x168>
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	1e58      	subs	r0, r3, #1
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6859      	ldr	r1, [r3, #4]
 8001a00:	460b      	mov	r3, r1
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	440b      	add	r3, r1
 8001a06:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	bf0c      	ite	eq
 8001a14:	2301      	moveq	r3, #1
 8001a16:	2300      	movne	r3, #0
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	e012      	b.n	8001a42 <HAL_I2C_Init+0x18e>
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	1e58      	subs	r0, r3, #1
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6859      	ldr	r1, [r3, #4]
 8001a24:	460b      	mov	r3, r1
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	440b      	add	r3, r1
 8001a2a:	0099      	lsls	r1, r3, #2
 8001a2c:	440b      	add	r3, r1
 8001a2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a32:	3301      	adds	r3, #1
 8001a34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	bf0c      	ite	eq
 8001a3c:	2301      	moveq	r3, #1
 8001a3e:	2300      	movne	r3, #0
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <HAL_I2C_Init+0x196>
 8001a46:	2301      	movs	r3, #1
 8001a48:	e022      	b.n	8001a90 <HAL_I2C_Init+0x1dc>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d10e      	bne.n	8001a70 <HAL_I2C_Init+0x1bc>
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	1e58      	subs	r0, r3, #1
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6859      	ldr	r1, [r3, #4]
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	440b      	add	r3, r1
 8001a60:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a64:	3301      	adds	r3, #1
 8001a66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a6e:	e00f      	b.n	8001a90 <HAL_I2C_Init+0x1dc>
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	1e58      	subs	r0, r3, #1
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6859      	ldr	r1, [r3, #4]
 8001a78:	460b      	mov	r3, r1
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	440b      	add	r3, r1
 8001a7e:	0099      	lsls	r1, r3, #2
 8001a80:	440b      	add	r3, r1
 8001a82:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a86:	3301      	adds	r3, #1
 8001a88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a90:	6879      	ldr	r1, [r7, #4]
 8001a92:	6809      	ldr	r1, [r1, #0]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	69da      	ldr	r2, [r3, #28]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a1b      	ldr	r3, [r3, #32]
 8001aaa:	431a      	orrs	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001abe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	6911      	ldr	r1, [r2, #16]
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	68d2      	ldr	r2, [r2, #12]
 8001aca:	4311      	orrs	r1, r2
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	6812      	ldr	r2, [r2, #0]
 8001ad0:	430b      	orrs	r3, r1
 8001ad2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	695a      	ldr	r2, [r3, #20]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	699b      	ldr	r3, [r3, #24]
 8001ae6:	431a      	orrs	r2, r3
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	430a      	orrs	r2, r1
 8001aee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f042 0201 	orr.w	r2, r2, #1
 8001afe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2200      	movs	r2, #0
 8001b04:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2220      	movs	r2, #32
 8001b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	000186a0 	.word	0x000186a0
 8001b2c:	001e847f 	.word	0x001e847f
 8001b30:	003d08ff 	.word	0x003d08ff
 8001b34:	431bde83 	.word	0x431bde83
 8001b38:	10624dd3 	.word	0x10624dd3

08001b3c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b088      	sub	sp, #32
 8001b40:	af02      	add	r7, sp, #8
 8001b42:	60f8      	str	r0, [r7, #12]
 8001b44:	4608      	mov	r0, r1
 8001b46:	4611      	mov	r1, r2
 8001b48:	461a      	mov	r2, r3
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	817b      	strh	r3, [r7, #10]
 8001b4e:	460b      	mov	r3, r1
 8001b50:	813b      	strh	r3, [r7, #8]
 8001b52:	4613      	mov	r3, r2
 8001b54:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001b56:	f7ff f919 	bl	8000d8c <HAL_GetTick>
 8001b5a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	2b20      	cmp	r3, #32
 8001b66:	f040 80d9 	bne.w	8001d1c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	2319      	movs	r3, #25
 8001b70:	2201      	movs	r2, #1
 8001b72:	496d      	ldr	r1, [pc, #436]	@ (8001d28 <HAL_I2C_Mem_Write+0x1ec>)
 8001b74:	68f8      	ldr	r0, [r7, #12]
 8001b76:	f000 f971 	bl	8001e5c <I2C_WaitOnFlagUntilTimeout>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001b80:	2302      	movs	r3, #2
 8001b82:	e0cc      	b.n	8001d1e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d101      	bne.n	8001b92 <HAL_I2C_Mem_Write+0x56>
 8001b8e:	2302      	movs	r3, #2
 8001b90:	e0c5      	b.n	8001d1e <HAL_I2C_Mem_Write+0x1e2>
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2201      	movs	r2, #1
 8001b96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d007      	beq.n	8001bb8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f042 0201 	orr.w	r2, r2, #1
 8001bb6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001bc6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2221      	movs	r2, #33	@ 0x21
 8001bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2240      	movs	r2, #64	@ 0x40
 8001bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	6a3a      	ldr	r2, [r7, #32]
 8001be2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001be8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bee:	b29a      	uxth	r2, r3
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	4a4d      	ldr	r2, [pc, #308]	@ (8001d2c <HAL_I2C_Mem_Write+0x1f0>)
 8001bf8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001bfa:	88f8      	ldrh	r0, [r7, #6]
 8001bfc:	893a      	ldrh	r2, [r7, #8]
 8001bfe:	8979      	ldrh	r1, [r7, #10]
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	9301      	str	r3, [sp, #4]
 8001c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	4603      	mov	r3, r0
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	f000 f890 	bl	8001d30 <I2C_RequestMemoryWrite>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d052      	beq.n	8001cbc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e081      	b.n	8001d1e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c1a:	697a      	ldr	r2, [r7, #20]
 8001c1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	f000 fa36 	bl	8002090 <I2C_WaitOnTXEFlagUntilTimeout>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d00d      	beq.n	8001c46 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	2b04      	cmp	r3, #4
 8001c30:	d107      	bne.n	8001c42 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c40:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e06b      	b.n	8001d1e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c4a:	781a      	ldrb	r2, [r3, #0]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c56:	1c5a      	adds	r2, r3, #1
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c60:	3b01      	subs	r3, #1
 8001c62:	b29a      	uxth	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	b29a      	uxth	r2, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	f003 0304 	and.w	r3, r3, #4
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	d11b      	bne.n	8001cbc <HAL_I2C_Mem_Write+0x180>
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d017      	beq.n	8001cbc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c90:	781a      	ldrb	r2, [r3, #0]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9c:	1c5a      	adds	r2, r3, #1
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	3b01      	subs	r3, #1
 8001cb6:	b29a      	uxth	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1aa      	bne.n	8001c1a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f000 fa29 	bl	8002120 <I2C_WaitOnBTFFlagUntilTimeout>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d00d      	beq.n	8001cf0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd8:	2b04      	cmp	r3, #4
 8001cda:	d107      	bne.n	8001cec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e016      	b.n	8001d1e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2220      	movs	r2, #32
 8001d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	e000      	b.n	8001d1e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001d1c:	2302      	movs	r3, #2
  }
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	00100002 	.word	0x00100002
 8001d2c:	ffff0000 	.word	0xffff0000

08001d30 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b088      	sub	sp, #32
 8001d34:	af02      	add	r7, sp, #8
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	4608      	mov	r0, r1
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	4603      	mov	r3, r0
 8001d40:	817b      	strh	r3, [r7, #10]
 8001d42:	460b      	mov	r3, r1
 8001d44:	813b      	strh	r3, [r7, #8]
 8001d46:	4613      	mov	r3, r2
 8001d48:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001d58:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5c:	9300      	str	r3, [sp, #0]
 8001d5e:	6a3b      	ldr	r3, [r7, #32]
 8001d60:	2200      	movs	r2, #0
 8001d62:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001d66:	68f8      	ldr	r0, [r7, #12]
 8001d68:	f000 f878 	bl	8001e5c <I2C_WaitOnFlagUntilTimeout>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d00d      	beq.n	8001d8e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d80:	d103      	bne.n	8001d8a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d88:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e05f      	b.n	8001e4e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d8e:	897b      	ldrh	r3, [r7, #10]
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	461a      	mov	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001d9c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da0:	6a3a      	ldr	r2, [r7, #32]
 8001da2:	492d      	ldr	r1, [pc, #180]	@ (8001e58 <I2C_RequestMemoryWrite+0x128>)
 8001da4:	68f8      	ldr	r0, [r7, #12]
 8001da6:	f000 f8d3 	bl	8001f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e04c      	b.n	8001e4e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001db4:	2300      	movs	r3, #0
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dcc:	6a39      	ldr	r1, [r7, #32]
 8001dce:	68f8      	ldr	r0, [r7, #12]
 8001dd0:	f000 f95e 	bl	8002090 <I2C_WaitOnTXEFlagUntilTimeout>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d00d      	beq.n	8001df6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dde:	2b04      	cmp	r3, #4
 8001de0:	d107      	bne.n	8001df2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001df0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e02b      	b.n	8001e4e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001df6:	88fb      	ldrh	r3, [r7, #6]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d105      	bne.n	8001e08 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001dfc:	893b      	ldrh	r3, [r7, #8]
 8001dfe:	b2da      	uxtb	r2, r3
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	611a      	str	r2, [r3, #16]
 8001e06:	e021      	b.n	8001e4c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001e08:	893b      	ldrh	r3, [r7, #8]
 8001e0a:	0a1b      	lsrs	r3, r3, #8
 8001e0c:	b29b      	uxth	r3, r3
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e18:	6a39      	ldr	r1, [r7, #32]
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	f000 f938 	bl	8002090 <I2C_WaitOnTXEFlagUntilTimeout>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d00d      	beq.n	8001e42 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2a:	2b04      	cmp	r3, #4
 8001e2c:	d107      	bne.n	8001e3e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e3c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e005      	b.n	8001e4e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001e42:	893b      	ldrh	r3, [r7, #8]
 8001e44:	b2da      	uxtb	r2, r3
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3718      	adds	r7, #24
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	00010002 	.word	0x00010002

08001e5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	603b      	str	r3, [r7, #0]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e6c:	e048      	b.n	8001f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e74:	d044      	beq.n	8001f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e76:	f7fe ff89 	bl	8000d8c <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	683a      	ldr	r2, [r7, #0]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d302      	bcc.n	8001e8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d139      	bne.n	8001f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	0c1b      	lsrs	r3, r3, #16
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d10d      	bne.n	8001eb2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	695b      	ldr	r3, [r3, #20]
 8001e9c:	43da      	mvns	r2, r3
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	bf0c      	ite	eq
 8001ea8:	2301      	moveq	r3, #1
 8001eaa:	2300      	movne	r3, #0
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	461a      	mov	r2, r3
 8001eb0:	e00c      	b.n	8001ecc <I2C_WaitOnFlagUntilTimeout+0x70>
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	43da      	mvns	r2, r3
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	bf0c      	ite	eq
 8001ec4:	2301      	moveq	r3, #1
 8001ec6:	2300      	movne	r3, #0
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	461a      	mov	r2, r3
 8001ecc:	79fb      	ldrb	r3, [r7, #7]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d116      	bne.n	8001f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2220      	movs	r2, #32
 8001edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eec:	f043 0220 	orr.w	r2, r3, #32
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e023      	b.n	8001f48 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	0c1b      	lsrs	r3, r3, #16
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d10d      	bne.n	8001f26 <I2C_WaitOnFlagUntilTimeout+0xca>
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	695b      	ldr	r3, [r3, #20]
 8001f10:	43da      	mvns	r2, r3
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	4013      	ands	r3, r2
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	bf0c      	ite	eq
 8001f1c:	2301      	moveq	r3, #1
 8001f1e:	2300      	movne	r3, #0
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	461a      	mov	r2, r3
 8001f24:	e00c      	b.n	8001f40 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	43da      	mvns	r2, r3
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	4013      	ands	r3, r2
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	bf0c      	ite	eq
 8001f38:	2301      	moveq	r3, #1
 8001f3a:	2300      	movne	r3, #0
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	461a      	mov	r2, r3
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d093      	beq.n	8001e6e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3710      	adds	r7, #16
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
 8001f5c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f5e:	e071      	b.n	8002044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	695b      	ldr	r3, [r3, #20]
 8001f66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f6e:	d123      	bne.n	8001fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f7e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001f88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2220      	movs	r2, #32
 8001f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa4:	f043 0204 	orr.w	r2, r3, #4
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e067      	b.n	8002088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fbe:	d041      	beq.n	8002044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fc0:	f7fe fee4 	bl	8000d8c <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d302      	bcc.n	8001fd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d136      	bne.n	8002044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	0c1b      	lsrs	r3, r3, #16
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d10c      	bne.n	8001ffa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	43da      	mvns	r2, r3
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	4013      	ands	r3, r2
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	bf14      	ite	ne
 8001ff2:	2301      	movne	r3, #1
 8001ff4:	2300      	moveq	r3, #0
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	e00b      	b.n	8002012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	43da      	mvns	r2, r3
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	4013      	ands	r3, r2
 8002006:	b29b      	uxth	r3, r3
 8002008:	2b00      	cmp	r3, #0
 800200a:	bf14      	ite	ne
 800200c:	2301      	movne	r3, #1
 800200e:	2300      	moveq	r3, #0
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2b00      	cmp	r3, #0
 8002014:	d016      	beq.n	8002044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2200      	movs	r2, #0
 800201a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2220      	movs	r2, #32
 8002020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002030:	f043 0220 	orr.w	r2, r3, #32
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e021      	b.n	8002088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	0c1b      	lsrs	r3, r3, #16
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b01      	cmp	r3, #1
 800204c:	d10c      	bne.n	8002068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	695b      	ldr	r3, [r3, #20]
 8002054:	43da      	mvns	r2, r3
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	4013      	ands	r3, r2
 800205a:	b29b      	uxth	r3, r3
 800205c:	2b00      	cmp	r3, #0
 800205e:	bf14      	ite	ne
 8002060:	2301      	movne	r3, #1
 8002062:	2300      	moveq	r3, #0
 8002064:	b2db      	uxtb	r3, r3
 8002066:	e00b      	b.n	8002080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	43da      	mvns	r2, r3
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	4013      	ands	r3, r2
 8002074:	b29b      	uxth	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	bf14      	ite	ne
 800207a:	2301      	movne	r3, #1
 800207c:	2300      	moveq	r3, #0
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b00      	cmp	r3, #0
 8002082:	f47f af6d 	bne.w	8001f60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800209c:	e034      	b.n	8002108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800209e:	68f8      	ldr	r0, [r7, #12]
 80020a0:	f000 f886 	bl	80021b0 <I2C_IsAcknowledgeFailed>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e034      	b.n	8002118 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b4:	d028      	beq.n	8002108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020b6:	f7fe fe69 	bl	8000d8c <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	68ba      	ldr	r2, [r7, #8]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d302      	bcc.n	80020cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d11d      	bne.n	8002108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020d6:	2b80      	cmp	r3, #128	@ 0x80
 80020d8:	d016      	beq.n	8002108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2220      	movs	r2, #32
 80020e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f4:	f043 0220 	orr.w	r2, r3, #32
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e007      	b.n	8002118 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	695b      	ldr	r3, [r3, #20]
 800210e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002112:	2b80      	cmp	r3, #128	@ 0x80
 8002114:	d1c3      	bne.n	800209e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800212c:	e034      	b.n	8002198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	f000 f83e 	bl	80021b0 <I2C_IsAcknowledgeFailed>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e034      	b.n	80021a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002144:	d028      	beq.n	8002198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002146:	f7fe fe21 	bl	8000d8c <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	429a      	cmp	r2, r3
 8002154:	d302      	bcc.n	800215c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d11d      	bne.n	8002198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	f003 0304 	and.w	r3, r3, #4
 8002166:	2b04      	cmp	r3, #4
 8002168:	d016      	beq.n	8002198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2200      	movs	r2, #0
 800216e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2220      	movs	r2, #32
 8002174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2200      	movs	r2, #0
 800217c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002184:	f043 0220 	orr.w	r2, r3, #32
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e007      	b.n	80021a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	695b      	ldr	r3, [r3, #20]
 800219e:	f003 0304 	and.w	r3, r3, #4
 80021a2:	2b04      	cmp	r3, #4
 80021a4:	d1c3      	bne.n	800212e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021c6:	d11b      	bne.n	8002200 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80021d0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2220      	movs	r2, #32
 80021dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ec:	f043 0204 	orr.w	r2, r3, #4
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e000      	b.n	8002202 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	bc80      	pop	{r7}
 800220a:	4770      	bx	lr

0800220c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e272      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 8087 	beq.w	800233a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800222c:	4b92      	ldr	r3, [pc, #584]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f003 030c 	and.w	r3, r3, #12
 8002234:	2b04      	cmp	r3, #4
 8002236:	d00c      	beq.n	8002252 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002238:	4b8f      	ldr	r3, [pc, #572]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f003 030c 	and.w	r3, r3, #12
 8002240:	2b08      	cmp	r3, #8
 8002242:	d112      	bne.n	800226a <HAL_RCC_OscConfig+0x5e>
 8002244:	4b8c      	ldr	r3, [pc, #560]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800224c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002250:	d10b      	bne.n	800226a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002252:	4b89      	ldr	r3, [pc, #548]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d06c      	beq.n	8002338 <HAL_RCC_OscConfig+0x12c>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d168      	bne.n	8002338 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e24c      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002272:	d106      	bne.n	8002282 <HAL_RCC_OscConfig+0x76>
 8002274:	4b80      	ldr	r3, [pc, #512]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a7f      	ldr	r2, [pc, #508]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 800227a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800227e:	6013      	str	r3, [r2, #0]
 8002280:	e02e      	b.n	80022e0 <HAL_RCC_OscConfig+0xd4>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d10c      	bne.n	80022a4 <HAL_RCC_OscConfig+0x98>
 800228a:	4b7b      	ldr	r3, [pc, #492]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a7a      	ldr	r2, [pc, #488]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002290:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	4b78      	ldr	r3, [pc, #480]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a77      	ldr	r2, [pc, #476]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 800229c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022a0:	6013      	str	r3, [r2, #0]
 80022a2:	e01d      	b.n	80022e0 <HAL_RCC_OscConfig+0xd4>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022ac:	d10c      	bne.n	80022c8 <HAL_RCC_OscConfig+0xbc>
 80022ae:	4b72      	ldr	r3, [pc, #456]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a71      	ldr	r2, [pc, #452]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022b8:	6013      	str	r3, [r2, #0]
 80022ba:	4b6f      	ldr	r3, [pc, #444]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a6e      	ldr	r2, [pc, #440]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 80022c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022c4:	6013      	str	r3, [r2, #0]
 80022c6:	e00b      	b.n	80022e0 <HAL_RCC_OscConfig+0xd4>
 80022c8:	4b6b      	ldr	r3, [pc, #428]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a6a      	ldr	r2, [pc, #424]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 80022ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022d2:	6013      	str	r3, [r2, #0]
 80022d4:	4b68      	ldr	r3, [pc, #416]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a67      	ldr	r2, [pc, #412]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 80022da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d013      	beq.n	8002310 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e8:	f7fe fd50 	bl	8000d8c <HAL_GetTick>
 80022ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022f0:	f7fe fd4c 	bl	8000d8c <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b64      	cmp	r3, #100	@ 0x64
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e200      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002302:	4b5d      	ldr	r3, [pc, #372]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d0f0      	beq.n	80022f0 <HAL_RCC_OscConfig+0xe4>
 800230e:	e014      	b.n	800233a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002310:	f7fe fd3c 	bl	8000d8c <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002316:	e008      	b.n	800232a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002318:	f7fe fd38 	bl	8000d8c <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b64      	cmp	r3, #100	@ 0x64
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e1ec      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800232a:	4b53      	ldr	r3, [pc, #332]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1f0      	bne.n	8002318 <HAL_RCC_OscConfig+0x10c>
 8002336:	e000      	b.n	800233a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002338:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d063      	beq.n	800240e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002346:	4b4c      	ldr	r3, [pc, #304]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f003 030c 	and.w	r3, r3, #12
 800234e:	2b00      	cmp	r3, #0
 8002350:	d00b      	beq.n	800236a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002352:	4b49      	ldr	r3, [pc, #292]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f003 030c 	and.w	r3, r3, #12
 800235a:	2b08      	cmp	r3, #8
 800235c:	d11c      	bne.n	8002398 <HAL_RCC_OscConfig+0x18c>
 800235e:	4b46      	ldr	r3, [pc, #280]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d116      	bne.n	8002398 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800236a:	4b43      	ldr	r3, [pc, #268]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d005      	beq.n	8002382 <HAL_RCC_OscConfig+0x176>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d001      	beq.n	8002382 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e1c0      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002382:	4b3d      	ldr	r3, [pc, #244]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	695b      	ldr	r3, [r3, #20]
 800238e:	00db      	lsls	r3, r3, #3
 8002390:	4939      	ldr	r1, [pc, #228]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002392:	4313      	orrs	r3, r2
 8002394:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002396:	e03a      	b.n	800240e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	691b      	ldr	r3, [r3, #16]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d020      	beq.n	80023e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023a0:	4b36      	ldr	r3, [pc, #216]	@ (800247c <HAL_RCC_OscConfig+0x270>)
 80023a2:	2201      	movs	r2, #1
 80023a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a6:	f7fe fcf1 	bl	8000d8c <HAL_GetTick>
 80023aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ac:	e008      	b.n	80023c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ae:	f7fe fced 	bl	8000d8c <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d901      	bls.n	80023c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e1a1      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0302 	and.w	r3, r3, #2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d0f0      	beq.n	80023ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	4927      	ldr	r1, [pc, #156]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 80023dc:	4313      	orrs	r3, r2
 80023de:	600b      	str	r3, [r1, #0]
 80023e0:	e015      	b.n	800240e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023e2:	4b26      	ldr	r3, [pc, #152]	@ (800247c <HAL_RCC_OscConfig+0x270>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e8:	f7fe fcd0 	bl	8000d8c <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ee:	e008      	b.n	8002402 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023f0:	f7fe fccc 	bl	8000d8c <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e180      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002402:	4b1d      	ldr	r3, [pc, #116]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1f0      	bne.n	80023f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0308 	and.w	r3, r3, #8
 8002416:	2b00      	cmp	r3, #0
 8002418:	d03a      	beq.n	8002490 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	699b      	ldr	r3, [r3, #24]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d019      	beq.n	8002456 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002422:	4b17      	ldr	r3, [pc, #92]	@ (8002480 <HAL_RCC_OscConfig+0x274>)
 8002424:	2201      	movs	r2, #1
 8002426:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002428:	f7fe fcb0 	bl	8000d8c <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002430:	f7fe fcac 	bl	8000d8c <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e160      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002442:	4b0d      	ldr	r3, [pc, #52]	@ (8002478 <HAL_RCC_OscConfig+0x26c>)
 8002444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d0f0      	beq.n	8002430 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800244e:	2001      	movs	r0, #1
 8002450:	f000 face 	bl	80029f0 <RCC_Delay>
 8002454:	e01c      	b.n	8002490 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002456:	4b0a      	ldr	r3, [pc, #40]	@ (8002480 <HAL_RCC_OscConfig+0x274>)
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800245c:	f7fe fc96 	bl	8000d8c <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002462:	e00f      	b.n	8002484 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002464:	f7fe fc92 	bl	8000d8c <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d908      	bls.n	8002484 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e146      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
 8002476:	bf00      	nop
 8002478:	40021000 	.word	0x40021000
 800247c:	42420000 	.word	0x42420000
 8002480:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002484:	4b92      	ldr	r3, [pc, #584]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002488:	f003 0302 	and.w	r3, r3, #2
 800248c:	2b00      	cmp	r3, #0
 800248e:	d1e9      	bne.n	8002464 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0304 	and.w	r3, r3, #4
 8002498:	2b00      	cmp	r3, #0
 800249a:	f000 80a6 	beq.w	80025ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800249e:	2300      	movs	r3, #0
 80024a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024a2:	4b8b      	ldr	r3, [pc, #556]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d10d      	bne.n	80024ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ae:	4b88      	ldr	r3, [pc, #544]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 80024b0:	69db      	ldr	r3, [r3, #28]
 80024b2:	4a87      	ldr	r2, [pc, #540]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 80024b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024b8:	61d3      	str	r3, [r2, #28]
 80024ba:	4b85      	ldr	r3, [pc, #532]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024c2:	60bb      	str	r3, [r7, #8]
 80024c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024c6:	2301      	movs	r3, #1
 80024c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ca:	4b82      	ldr	r3, [pc, #520]	@ (80026d4 <HAL_RCC_OscConfig+0x4c8>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d118      	bne.n	8002508 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024d6:	4b7f      	ldr	r3, [pc, #508]	@ (80026d4 <HAL_RCC_OscConfig+0x4c8>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a7e      	ldr	r2, [pc, #504]	@ (80026d4 <HAL_RCC_OscConfig+0x4c8>)
 80024dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024e2:	f7fe fc53 	bl	8000d8c <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e8:	e008      	b.n	80024fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ea:	f7fe fc4f 	bl	8000d8c <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b64      	cmp	r3, #100	@ 0x64
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e103      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024fc:	4b75      	ldr	r3, [pc, #468]	@ (80026d4 <HAL_RCC_OscConfig+0x4c8>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002504:	2b00      	cmp	r3, #0
 8002506:	d0f0      	beq.n	80024ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d106      	bne.n	800251e <HAL_RCC_OscConfig+0x312>
 8002510:	4b6f      	ldr	r3, [pc, #444]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002512:	6a1b      	ldr	r3, [r3, #32]
 8002514:	4a6e      	ldr	r2, [pc, #440]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002516:	f043 0301 	orr.w	r3, r3, #1
 800251a:	6213      	str	r3, [r2, #32]
 800251c:	e02d      	b.n	800257a <HAL_RCC_OscConfig+0x36e>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10c      	bne.n	8002540 <HAL_RCC_OscConfig+0x334>
 8002526:	4b6a      	ldr	r3, [pc, #424]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002528:	6a1b      	ldr	r3, [r3, #32]
 800252a:	4a69      	ldr	r2, [pc, #420]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 800252c:	f023 0301 	bic.w	r3, r3, #1
 8002530:	6213      	str	r3, [r2, #32]
 8002532:	4b67      	ldr	r3, [pc, #412]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002534:	6a1b      	ldr	r3, [r3, #32]
 8002536:	4a66      	ldr	r2, [pc, #408]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002538:	f023 0304 	bic.w	r3, r3, #4
 800253c:	6213      	str	r3, [r2, #32]
 800253e:	e01c      	b.n	800257a <HAL_RCC_OscConfig+0x36e>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	2b05      	cmp	r3, #5
 8002546:	d10c      	bne.n	8002562 <HAL_RCC_OscConfig+0x356>
 8002548:	4b61      	ldr	r3, [pc, #388]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 800254a:	6a1b      	ldr	r3, [r3, #32]
 800254c:	4a60      	ldr	r2, [pc, #384]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 800254e:	f043 0304 	orr.w	r3, r3, #4
 8002552:	6213      	str	r3, [r2, #32]
 8002554:	4b5e      	ldr	r3, [pc, #376]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002556:	6a1b      	ldr	r3, [r3, #32]
 8002558:	4a5d      	ldr	r2, [pc, #372]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	6213      	str	r3, [r2, #32]
 8002560:	e00b      	b.n	800257a <HAL_RCC_OscConfig+0x36e>
 8002562:	4b5b      	ldr	r3, [pc, #364]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002564:	6a1b      	ldr	r3, [r3, #32]
 8002566:	4a5a      	ldr	r2, [pc, #360]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002568:	f023 0301 	bic.w	r3, r3, #1
 800256c:	6213      	str	r3, [r2, #32]
 800256e:	4b58      	ldr	r3, [pc, #352]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002570:	6a1b      	ldr	r3, [r3, #32]
 8002572:	4a57      	ldr	r2, [pc, #348]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002574:	f023 0304 	bic.w	r3, r3, #4
 8002578:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d015      	beq.n	80025ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002582:	f7fe fc03 	bl	8000d8c <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002588:	e00a      	b.n	80025a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800258a:	f7fe fbff 	bl	8000d8c <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002598:	4293      	cmp	r3, r2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e0b1      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a0:	4b4b      	ldr	r3, [pc, #300]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d0ee      	beq.n	800258a <HAL_RCC_OscConfig+0x37e>
 80025ac:	e014      	b.n	80025d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ae:	f7fe fbed 	bl	8000d8c <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025b4:	e00a      	b.n	80025cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b6:	f7fe fbe9 	bl	8000d8c <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d901      	bls.n	80025cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e09b      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025cc:	4b40      	ldr	r3, [pc, #256]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 80025ce:	6a1b      	ldr	r3, [r3, #32]
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d1ee      	bne.n	80025b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025d8:	7dfb      	ldrb	r3, [r7, #23]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d105      	bne.n	80025ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025de:	4b3c      	ldr	r3, [pc, #240]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 80025e0:	69db      	ldr	r3, [r3, #28]
 80025e2:	4a3b      	ldr	r2, [pc, #236]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 80025e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	f000 8087 	beq.w	8002702 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025f4:	4b36      	ldr	r3, [pc, #216]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f003 030c 	and.w	r3, r3, #12
 80025fc:	2b08      	cmp	r3, #8
 80025fe:	d061      	beq.n	80026c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	69db      	ldr	r3, [r3, #28]
 8002604:	2b02      	cmp	r3, #2
 8002606:	d146      	bne.n	8002696 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002608:	4b33      	ldr	r3, [pc, #204]	@ (80026d8 <HAL_RCC_OscConfig+0x4cc>)
 800260a:	2200      	movs	r2, #0
 800260c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260e:	f7fe fbbd 	bl	8000d8c <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002616:	f7fe fbb9 	bl	8000d8c <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e06d      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002628:	4b29      	ldr	r3, [pc, #164]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d1f0      	bne.n	8002616 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800263c:	d108      	bne.n	8002650 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800263e:	4b24      	ldr	r3, [pc, #144]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	4921      	ldr	r1, [pc, #132]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 800264c:	4313      	orrs	r3, r2
 800264e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002650:	4b1f      	ldr	r3, [pc, #124]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6a19      	ldr	r1, [r3, #32]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002660:	430b      	orrs	r3, r1
 8002662:	491b      	ldr	r1, [pc, #108]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 8002664:	4313      	orrs	r3, r2
 8002666:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002668:	4b1b      	ldr	r3, [pc, #108]	@ (80026d8 <HAL_RCC_OscConfig+0x4cc>)
 800266a:	2201      	movs	r2, #1
 800266c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800266e:	f7fe fb8d 	bl	8000d8c <HAL_GetTick>
 8002672:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002674:	e008      	b.n	8002688 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002676:	f7fe fb89 	bl	8000d8c <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e03d      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002688:	4b11      	ldr	r3, [pc, #68]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0f0      	beq.n	8002676 <HAL_RCC_OscConfig+0x46a>
 8002694:	e035      	b.n	8002702 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002696:	4b10      	ldr	r3, [pc, #64]	@ (80026d8 <HAL_RCC_OscConfig+0x4cc>)
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269c:	f7fe fb76 	bl	8000d8c <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026a4:	f7fe fb72 	bl	8000d8c <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e026      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026b6:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <HAL_RCC_OscConfig+0x4c4>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f0      	bne.n	80026a4 <HAL_RCC_OscConfig+0x498>
 80026c2:	e01e      	b.n	8002702 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	69db      	ldr	r3, [r3, #28]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d107      	bne.n	80026dc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e019      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40007000 	.word	0x40007000
 80026d8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026dc:	4b0b      	ldr	r3, [pc, #44]	@ (800270c <HAL_RCC_OscConfig+0x500>)
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6a1b      	ldr	r3, [r3, #32]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d106      	bne.n	80026fe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d001      	beq.n	8002702 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e000      	b.n	8002704 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002702:	2300      	movs	r3, #0
}
 8002704:	4618      	mov	r0, r3
 8002706:	3718      	adds	r7, #24
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	40021000 	.word	0x40021000

08002710 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e0d0      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002724:	4b6a      	ldr	r3, [pc, #424]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0307 	and.w	r3, r3, #7
 800272c:	683a      	ldr	r2, [r7, #0]
 800272e:	429a      	cmp	r2, r3
 8002730:	d910      	bls.n	8002754 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002732:	4b67      	ldr	r3, [pc, #412]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f023 0207 	bic.w	r2, r3, #7
 800273a:	4965      	ldr	r1, [pc, #404]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c0>)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	4313      	orrs	r3, r2
 8002740:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002742:	4b63      	ldr	r3, [pc, #396]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0307 	and.w	r3, r3, #7
 800274a:	683a      	ldr	r2, [r7, #0]
 800274c:	429a      	cmp	r2, r3
 800274e:	d001      	beq.n	8002754 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e0b8      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d020      	beq.n	80027a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	2b00      	cmp	r3, #0
 800276a:	d005      	beq.n	8002778 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800276c:	4b59      	ldr	r3, [pc, #356]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	4a58      	ldr	r2, [pc, #352]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002772:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002776:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0308 	and.w	r3, r3, #8
 8002780:	2b00      	cmp	r3, #0
 8002782:	d005      	beq.n	8002790 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002784:	4b53      	ldr	r3, [pc, #332]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	4a52      	ldr	r2, [pc, #328]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 800278a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800278e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002790:	4b50      	ldr	r3, [pc, #320]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	494d      	ldr	r1, [pc, #308]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d040      	beq.n	8002830 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d107      	bne.n	80027c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027b6:	4b47      	ldr	r3, [pc, #284]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d115      	bne.n	80027ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e07f      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d107      	bne.n	80027de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027ce:	4b41      	ldr	r3, [pc, #260]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d109      	bne.n	80027ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e073      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027de:	4b3d      	ldr	r3, [pc, #244]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d101      	bne.n	80027ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e06b      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027ee:	4b39      	ldr	r3, [pc, #228]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f023 0203 	bic.w	r2, r3, #3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	4936      	ldr	r1, [pc, #216]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002800:	f7fe fac4 	bl	8000d8c <HAL_GetTick>
 8002804:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002806:	e00a      	b.n	800281e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002808:	f7fe fac0 	bl	8000d8c <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002816:	4293      	cmp	r3, r2
 8002818:	d901      	bls.n	800281e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e053      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800281e:	4b2d      	ldr	r3, [pc, #180]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f003 020c 	and.w	r2, r3, #12
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	429a      	cmp	r2, r3
 800282e:	d1eb      	bne.n	8002808 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002830:	4b27      	ldr	r3, [pc, #156]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0307 	and.w	r3, r3, #7
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d210      	bcs.n	8002860 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800283e:	4b24      	ldr	r3, [pc, #144]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f023 0207 	bic.w	r2, r3, #7
 8002846:	4922      	ldr	r1, [pc, #136]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	4313      	orrs	r3, r2
 800284c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800284e:	4b20      	ldr	r3, [pc, #128]	@ (80028d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	429a      	cmp	r2, r3
 800285a:	d001      	beq.n	8002860 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e032      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0304 	and.w	r3, r3, #4
 8002868:	2b00      	cmp	r3, #0
 800286a:	d008      	beq.n	800287e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800286c:	4b19      	ldr	r3, [pc, #100]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	4916      	ldr	r1, [pc, #88]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 800287a:	4313      	orrs	r3, r2
 800287c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d009      	beq.n	800289e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800288a:	4b12      	ldr	r3, [pc, #72]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	490e      	ldr	r1, [pc, #56]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 800289a:	4313      	orrs	r3, r2
 800289c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800289e:	f000 f821 	bl	80028e4 <HAL_RCC_GetSysClockFreq>
 80028a2:	4602      	mov	r2, r0
 80028a4:	4b0b      	ldr	r3, [pc, #44]	@ (80028d4 <HAL_RCC_ClockConfig+0x1c4>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	091b      	lsrs	r3, r3, #4
 80028aa:	f003 030f 	and.w	r3, r3, #15
 80028ae:	490a      	ldr	r1, [pc, #40]	@ (80028d8 <HAL_RCC_ClockConfig+0x1c8>)
 80028b0:	5ccb      	ldrb	r3, [r1, r3]
 80028b2:	fa22 f303 	lsr.w	r3, r2, r3
 80028b6:	4a09      	ldr	r2, [pc, #36]	@ (80028dc <HAL_RCC_ClockConfig+0x1cc>)
 80028b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028ba:	4b09      	ldr	r3, [pc, #36]	@ (80028e0 <HAL_RCC_ClockConfig+0x1d0>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7fe fa22 	bl	8000d08 <HAL_InitTick>

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	40022000 	.word	0x40022000
 80028d4:	40021000 	.word	0x40021000
 80028d8:	08004d18 	.word	0x08004d18
 80028dc:	20000004 	.word	0x20000004
 80028e0:	20000008 	.word	0x20000008

080028e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b087      	sub	sp, #28
 80028e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	2300      	movs	r3, #0
 80028f0:	60bb      	str	r3, [r7, #8]
 80028f2:	2300      	movs	r3, #0
 80028f4:	617b      	str	r3, [r7, #20]
 80028f6:	2300      	movs	r3, #0
 80028f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80028fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002978 <HAL_RCC_GetSysClockFreq+0x94>)
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f003 030c 	and.w	r3, r3, #12
 800290a:	2b04      	cmp	r3, #4
 800290c:	d002      	beq.n	8002914 <HAL_RCC_GetSysClockFreq+0x30>
 800290e:	2b08      	cmp	r3, #8
 8002910:	d003      	beq.n	800291a <HAL_RCC_GetSysClockFreq+0x36>
 8002912:	e027      	b.n	8002964 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002914:	4b19      	ldr	r3, [pc, #100]	@ (800297c <HAL_RCC_GetSysClockFreq+0x98>)
 8002916:	613b      	str	r3, [r7, #16]
      break;
 8002918:	e027      	b.n	800296a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	0c9b      	lsrs	r3, r3, #18
 800291e:	f003 030f 	and.w	r3, r3, #15
 8002922:	4a17      	ldr	r2, [pc, #92]	@ (8002980 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002924:	5cd3      	ldrb	r3, [r2, r3]
 8002926:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d010      	beq.n	8002954 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002932:	4b11      	ldr	r3, [pc, #68]	@ (8002978 <HAL_RCC_GetSysClockFreq+0x94>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	0c5b      	lsrs	r3, r3, #17
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	4a11      	ldr	r2, [pc, #68]	@ (8002984 <HAL_RCC_GetSysClockFreq+0xa0>)
 800293e:	5cd3      	ldrb	r3, [r2, r3]
 8002940:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a0d      	ldr	r2, [pc, #52]	@ (800297c <HAL_RCC_GetSysClockFreq+0x98>)
 8002946:	fb03 f202 	mul.w	r2, r3, r2
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	e004      	b.n	800295e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4a0c      	ldr	r2, [pc, #48]	@ (8002988 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002958:	fb02 f303 	mul.w	r3, r2, r3
 800295c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	613b      	str	r3, [r7, #16]
      break;
 8002962:	e002      	b.n	800296a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002964:	4b05      	ldr	r3, [pc, #20]	@ (800297c <HAL_RCC_GetSysClockFreq+0x98>)
 8002966:	613b      	str	r3, [r7, #16]
      break;
 8002968:	bf00      	nop
    }
  }
  return sysclockfreq;
 800296a:	693b      	ldr	r3, [r7, #16]
}
 800296c:	4618      	mov	r0, r3
 800296e:	371c      	adds	r7, #28
 8002970:	46bd      	mov	sp, r7
 8002972:	bc80      	pop	{r7}
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	40021000 	.word	0x40021000
 800297c:	007a1200 	.word	0x007a1200
 8002980:	08004d30 	.word	0x08004d30
 8002984:	08004d40 	.word	0x08004d40
 8002988:	003d0900 	.word	0x003d0900

0800298c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002990:	4b02      	ldr	r3, [pc, #8]	@ (800299c <HAL_RCC_GetHCLKFreq+0x10>)
 8002992:	681b      	ldr	r3, [r3, #0]
}
 8002994:	4618      	mov	r0, r3
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr
 800299c:	20000004 	.word	0x20000004

080029a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029a4:	f7ff fff2 	bl	800298c <HAL_RCC_GetHCLKFreq>
 80029a8:	4602      	mov	r2, r0
 80029aa:	4b05      	ldr	r3, [pc, #20]	@ (80029c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	0a1b      	lsrs	r3, r3, #8
 80029b0:	f003 0307 	and.w	r3, r3, #7
 80029b4:	4903      	ldr	r1, [pc, #12]	@ (80029c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029b6:	5ccb      	ldrb	r3, [r1, r3]
 80029b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029bc:	4618      	mov	r0, r3
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40021000 	.word	0x40021000
 80029c4:	08004d28 	.word	0x08004d28

080029c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029cc:	f7ff ffde 	bl	800298c <HAL_RCC_GetHCLKFreq>
 80029d0:	4602      	mov	r2, r0
 80029d2:	4b05      	ldr	r3, [pc, #20]	@ (80029e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	0adb      	lsrs	r3, r3, #11
 80029d8:	f003 0307 	and.w	r3, r3, #7
 80029dc:	4903      	ldr	r1, [pc, #12]	@ (80029ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80029de:	5ccb      	ldrb	r3, [r1, r3]
 80029e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	40021000 	.word	0x40021000
 80029ec:	08004d28 	.word	0x08004d28

080029f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80029f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002a24 <RCC_Delay+0x34>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002a28 <RCC_Delay+0x38>)
 80029fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002a02:	0a5b      	lsrs	r3, r3, #9
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	fb02 f303 	mul.w	r3, r2, r3
 8002a0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a0c:	bf00      	nop
  }
  while (Delay --);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	1e5a      	subs	r2, r3, #1
 8002a12:	60fa      	str	r2, [r7, #12]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d1f9      	bne.n	8002a0c <RCC_Delay+0x1c>
}
 8002a18:	bf00      	nop
 8002a1a:	bf00      	nop
 8002a1c:	3714      	adds	r7, #20
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bc80      	pop	{r7}
 8002a22:	4770      	bx	lr
 8002a24:	20000004 	.word	0x20000004
 8002a28:	10624dd3 	.word	0x10624dd3

08002a2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e042      	b.n	8002ac4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d106      	bne.n	8002a58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f7fd ffec 	bl	8000a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2224      	movs	r2, #36	@ 0x24
 8002a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68da      	ldr	r2, [r3, #12]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 fe9f 	bl	80037b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	691a      	ldr	r2, [r3, #16]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002a84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	695a      	ldr	r2, [r3, #20]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68da      	ldr	r2, [r3, #12]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002aa4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2220      	movs	r2, #32
 8002ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}

08002acc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b08a      	sub	sp, #40	@ 0x28
 8002ad0:	af02      	add	r7, sp, #8
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	603b      	str	r3, [r7, #0]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002adc:	2300      	movs	r3, #0
 8002ade:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	2b20      	cmp	r3, #32
 8002aea:	d175      	bne.n	8002bd8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d002      	beq.n	8002af8 <HAL_UART_Transmit+0x2c>
 8002af2:	88fb      	ldrh	r3, [r7, #6]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d101      	bne.n	8002afc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e06e      	b.n	8002bda <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2200      	movs	r2, #0
 8002b00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2221      	movs	r2, #33	@ 0x21
 8002b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b0a:	f7fe f93f 	bl	8000d8c <HAL_GetTick>
 8002b0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	88fa      	ldrh	r2, [r7, #6]
 8002b14:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	88fa      	ldrh	r2, [r7, #6]
 8002b1a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b24:	d108      	bne.n	8002b38 <HAL_UART_Transmit+0x6c>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d104      	bne.n	8002b38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	61bb      	str	r3, [r7, #24]
 8002b36:	e003      	b.n	8002b40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b40:	e02e      	b.n	8002ba0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	2180      	movs	r1, #128	@ 0x80
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f000 fc16 	bl	800337e <UART_WaitOnFlagUntilTimeout>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d005      	beq.n	8002b64 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e03a      	b.n	8002bda <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d10b      	bne.n	8002b82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	881b      	ldrh	r3, [r3, #0]
 8002b6e:	461a      	mov	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	3302      	adds	r3, #2
 8002b7e:	61bb      	str	r3, [r7, #24]
 8002b80:	e007      	b.n	8002b92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	781a      	ldrb	r2, [r3, #0]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	3301      	adds	r3, #1
 8002b90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	3b01      	subs	r3, #1
 8002b9a:	b29a      	uxth	r2, r3
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1cb      	bne.n	8002b42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	2140      	movs	r1, #64	@ 0x40
 8002bb4:	68f8      	ldr	r0, [r7, #12]
 8002bb6:	f000 fbe2 	bl	800337e <UART_WaitOnFlagUntilTimeout>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d005      	beq.n	8002bcc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2220      	movs	r2, #32
 8002bc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e006      	b.n	8002bda <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2220      	movs	r2, #32
 8002bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	e000      	b.n	8002bda <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002bd8:	2302      	movs	r3, #2
  }
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3720      	adds	r7, #32
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08c      	sub	sp, #48	@ 0x30
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b20      	cmp	r3, #32
 8002bfc:	d156      	bne.n	8002cac <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d002      	beq.n	8002c0a <HAL_UART_Transmit_DMA+0x26>
 8002c04:	88fb      	ldrh	r3, [r7, #6]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e04f      	b.n	8002cae <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8002c0e:	68ba      	ldr	r2, [r7, #8]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	88fa      	ldrh	r2, [r7, #6]
 8002c18:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	88fa      	ldrh	r2, [r7, #6]
 8002c1e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2221      	movs	r2, #33	@ 0x21
 8002c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c32:	4a21      	ldr	r2, [pc, #132]	@ (8002cb8 <HAL_UART_Transmit_DMA+0xd4>)
 8002c34:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c3a:	4a20      	ldr	r2, [pc, #128]	@ (8002cbc <HAL_UART_Transmit_DMA+0xd8>)
 8002c3c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c42:	4a1f      	ldr	r2, [pc, #124]	@ (8002cc0 <HAL_UART_Transmit_DMA+0xdc>)
 8002c44:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8002c4e:	f107 0308 	add.w	r3, r7, #8
 8002c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c5a:	6819      	ldr	r1, [r3, #0]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	3304      	adds	r3, #4
 8002c62:	461a      	mov	r2, r3
 8002c64:	88fb      	ldrh	r3, [r7, #6]
 8002c66:	f7fe fa27 	bl	80010b8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c72:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	3314      	adds	r3, #20
 8002c7a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	e853 3f00 	ldrex	r3, [r3]
 8002c82:	617b      	str	r3, [r7, #20]
   return(result);
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	3314      	adds	r3, #20
 8002c92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c94:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c96:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c98:	6a39      	ldr	r1, [r7, #32]
 8002c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c9c:	e841 2300 	strex	r3, r2, [r1]
 8002ca0:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1e5      	bne.n	8002c74 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	e000      	b.n	8002cae <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8002cac:	2302      	movs	r3, #2
  }
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3730      	adds	r7, #48	@ 0x30
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	08003235 	.word	0x08003235
 8002cbc:	080032cf 	.word	0x080032cf
 8002cc0:	080032eb 	.word	0x080032eb

08002cc4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b0ba      	sub	sp, #232	@ 0xe8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002cea:	2300      	movs	r3, #0
 8002cec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002cf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cfa:	f003 030f 	and.w	r3, r3, #15
 8002cfe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002d02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d10f      	bne.n	8002d2a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d0e:	f003 0320 	and.w	r3, r3, #32
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d009      	beq.n	8002d2a <HAL_UART_IRQHandler+0x66>
 8002d16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d1a:	f003 0320 	and.w	r3, r3, #32
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 fc88 	bl	8003638 <UART_Receive_IT>
      return;
 8002d28:	e25b      	b.n	80031e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002d2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f000 80de 	beq.w	8002ef0 <HAL_UART_IRQHandler+0x22c>
 8002d34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d38:	f003 0301 	and.w	r3, r3, #1
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d106      	bne.n	8002d4e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d44:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 80d1 	beq.w	8002ef0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00b      	beq.n	8002d72 <HAL_UART_IRQHandler+0xae>
 8002d5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d005      	beq.n	8002d72 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6a:	f043 0201 	orr.w	r2, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d76:	f003 0304 	and.w	r3, r3, #4
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00b      	beq.n	8002d96 <HAL_UART_IRQHandler+0xd2>
 8002d7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d005      	beq.n	8002d96 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d8e:	f043 0202 	orr.w	r2, r3, #2
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00b      	beq.n	8002dba <HAL_UART_IRQHandler+0xf6>
 8002da2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d005      	beq.n	8002dba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db2:	f043 0204 	orr.w	r2, r3, #4
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002dba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dbe:	f003 0308 	and.w	r3, r3, #8
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d011      	beq.n	8002dea <HAL_UART_IRQHandler+0x126>
 8002dc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dca:	f003 0320 	and.w	r3, r3, #32
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d105      	bne.n	8002dde <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002dd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d005      	beq.n	8002dea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de2:	f043 0208 	orr.w	r2, r3, #8
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	f000 81f2 	beq.w	80031d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002df4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002df8:	f003 0320 	and.w	r3, r3, #32
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d008      	beq.n	8002e12 <HAL_UART_IRQHandler+0x14e>
 8002e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e04:	f003 0320 	and.w	r3, r3, #32
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d002      	beq.n	8002e12 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f000 fc13 	bl	8003638 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	bf14      	ite	ne
 8002e20:	2301      	movne	r3, #1
 8002e22:	2300      	moveq	r3, #0
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2e:	f003 0308 	and.w	r3, r3, #8
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d103      	bne.n	8002e3e <HAL_UART_IRQHandler+0x17a>
 8002e36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d04f      	beq.n	8002ede <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f000 fb1d 	bl	800347e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d041      	beq.n	8002ed6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	3314      	adds	r3, #20
 8002e58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e60:	e853 3f00 	ldrex	r3, [r3]
 8002e64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002e68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002e6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	3314      	adds	r3, #20
 8002e7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002e7e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002e82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002e8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002e8e:	e841 2300 	strex	r3, r2, [r1]
 8002e92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002e96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1d9      	bne.n	8002e52 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d013      	beq.n	8002ece <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eaa:	4a7e      	ldr	r2, [pc, #504]	@ (80030a4 <HAL_UART_IRQHandler+0x3e0>)
 8002eac:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7fe f99c 	bl	80011f0 <HAL_DMA_Abort_IT>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d016      	beq.n	8002eec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ec8:	4610      	mov	r0, r2
 8002eca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ecc:	e00e      	b.n	8002eec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 f99c 	bl	800320c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ed4:	e00a      	b.n	8002eec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 f998 	bl	800320c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002edc:	e006      	b.n	8002eec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 f994 	bl	800320c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002eea:	e175      	b.n	80031d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eec:	bf00      	nop
    return;
 8002eee:	e173      	b.n	80031d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	f040 814f 	bne.w	8003198 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002efe:	f003 0310 	and.w	r3, r3, #16
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 8148 	beq.w	8003198 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002f08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f0c:	f003 0310 	and.w	r3, r3, #16
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 8141 	beq.w	8003198 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f16:	2300      	movs	r3, #0
 8002f18:	60bb      	str	r3, [r7, #8]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	60bb      	str	r3, [r7, #8]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	60bb      	str	r3, [r7, #8]
 8002f2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f000 80b6 	beq.w	80030a8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f000 8145 	beq.w	80031dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	f080 813e 	bcs.w	80031dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f66:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	2b20      	cmp	r3, #32
 8002f70:	f000 8088 	beq.w	8003084 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	330c      	adds	r3, #12
 8002f7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f82:	e853 3f00 	ldrex	r3, [r3]
 8002f86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002f8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f92:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	330c      	adds	r3, #12
 8002f9c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002fa0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002fa4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002fac:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002fb0:	e841 2300 	strex	r3, r2, [r1]
 8002fb4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002fb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d1d9      	bne.n	8002f74 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	3314      	adds	r3, #20
 8002fc6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002fca:	e853 3f00 	ldrex	r3, [r3]
 8002fce:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002fd0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002fd2:	f023 0301 	bic.w	r3, r3, #1
 8002fd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	3314      	adds	r3, #20
 8002fe0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002fe4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002fe8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fea:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002fec:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002ff0:	e841 2300 	strex	r3, r2, [r1]
 8002ff4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002ff6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1e1      	bne.n	8002fc0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	3314      	adds	r3, #20
 8003002:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003004:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003006:	e853 3f00 	ldrex	r3, [r3]
 800300a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800300c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800300e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003012:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	3314      	adds	r3, #20
 800301c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003020:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003022:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003024:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003026:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003028:	e841 2300 	strex	r3, r2, [r1]
 800302c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800302e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1e3      	bne.n	8002ffc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2220      	movs	r2, #32
 8003038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	330c      	adds	r3, #12
 8003048:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800304a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800304c:	e853 3f00 	ldrex	r3, [r3]
 8003050:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003054:	f023 0310 	bic.w	r3, r3, #16
 8003058:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	330c      	adds	r3, #12
 8003062:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003066:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003068:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800306a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800306c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800306e:	e841 2300 	strex	r3, r2, [r1]
 8003072:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003074:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1e3      	bne.n	8003042 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800307e:	4618      	mov	r0, r3
 8003080:	f7fe f87a 	bl	8001178 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2202      	movs	r2, #2
 8003088:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003092:	b29b      	uxth	r3, r3
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	b29b      	uxth	r3, r3
 8003098:	4619      	mov	r1, r3
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 f8bf 	bl	800321e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80030a0:	e09c      	b.n	80031dc <HAL_UART_IRQHandler+0x518>
 80030a2:	bf00      	nop
 80030a4:	08003543 	.word	0x08003543
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030bc:	b29b      	uxth	r3, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f000 808e 	beq.w	80031e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80030c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f000 8089 	beq.w	80031e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	330c      	adds	r3, #12
 80030d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030d8:	e853 3f00 	ldrex	r3, [r3]
 80030dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80030de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80030e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	330c      	adds	r3, #12
 80030ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80030f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80030f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80030f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80030fa:	e841 2300 	strex	r3, r2, [r1]
 80030fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003102:	2b00      	cmp	r3, #0
 8003104:	d1e3      	bne.n	80030ce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	3314      	adds	r3, #20
 800310c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003110:	e853 3f00 	ldrex	r3, [r3]
 8003114:	623b      	str	r3, [r7, #32]
   return(result);
 8003116:	6a3b      	ldr	r3, [r7, #32]
 8003118:	f023 0301 	bic.w	r3, r3, #1
 800311c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	3314      	adds	r3, #20
 8003126:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800312a:	633a      	str	r2, [r7, #48]	@ 0x30
 800312c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800312e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003130:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003132:	e841 2300 	strex	r3, r2, [r1]
 8003136:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1e3      	bne.n	8003106 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2220      	movs	r2, #32
 8003142:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	330c      	adds	r3, #12
 8003152:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	e853 3f00 	ldrex	r3, [r3]
 800315a:	60fb      	str	r3, [r7, #12]
   return(result);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f023 0310 	bic.w	r3, r3, #16
 8003162:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	330c      	adds	r3, #12
 800316c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003170:	61fa      	str	r2, [r7, #28]
 8003172:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003174:	69b9      	ldr	r1, [r7, #24]
 8003176:	69fa      	ldr	r2, [r7, #28]
 8003178:	e841 2300 	strex	r3, r2, [r1]
 800317c:	617b      	str	r3, [r7, #20]
   return(result);
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d1e3      	bne.n	800314c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2202      	movs	r2, #2
 8003188:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800318a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800318e:	4619      	mov	r1, r3
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 f844 	bl	800321e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003196:	e023      	b.n	80031e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800319c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d009      	beq.n	80031b8 <HAL_UART_IRQHandler+0x4f4>
 80031a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d003      	beq.n	80031b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f000 f9da 	bl	800356a <UART_Transmit_IT>
    return;
 80031b6:	e014      	b.n	80031e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80031b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00e      	beq.n	80031e2 <HAL_UART_IRQHandler+0x51e>
 80031c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d008      	beq.n	80031e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 fa19 	bl	8003608 <UART_EndTransmit_IT>
    return;
 80031d6:	e004      	b.n	80031e2 <HAL_UART_IRQHandler+0x51e>
    return;
 80031d8:	bf00      	nop
 80031da:	e002      	b.n	80031e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80031dc:	bf00      	nop
 80031de:	e000      	b.n	80031e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80031e0:	bf00      	nop
  }
}
 80031e2:	37e8      	adds	r7, #232	@ 0xe8
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bc80      	pop	{r7}
 80031f8:	4770      	bx	lr

080031fa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80031fa:	b480      	push	{r7}
 80031fc:	b083      	sub	sp, #12
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr

0800320c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	bc80      	pop	{r7}
 800321c:	4770      	bx	lr

0800321e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800321e:	b480      	push	{r7}
 8003220:	b083      	sub	sp, #12
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
 8003226:	460b      	mov	r3, r1
 8003228:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	bc80      	pop	{r7}
 8003232:	4770      	bx	lr

08003234 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b090      	sub	sp, #64	@ 0x40
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003240:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0320 	and.w	r3, r3, #32
 800324c:	2b00      	cmp	r3, #0
 800324e:	d137      	bne.n	80032c0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8003250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003252:	2200      	movs	r2, #0
 8003254:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	3314      	adds	r3, #20
 800325c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800325e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003260:	e853 3f00 	ldrex	r3, [r3]
 8003264:	623b      	str	r3, [r7, #32]
   return(result);
 8003266:	6a3b      	ldr	r3, [r7, #32]
 8003268:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800326c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800326e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	3314      	adds	r3, #20
 8003274:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003276:	633a      	str	r2, [r7, #48]	@ 0x30
 8003278:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800327a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800327c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800327e:	e841 2300 	strex	r3, r2, [r1]
 8003282:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1e5      	bne.n	8003256 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800328a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	330c      	adds	r3, #12
 8003290:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	e853 3f00 	ldrex	r3, [r3]
 8003298:	60fb      	str	r3, [r7, #12]
   return(result);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80032a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	330c      	adds	r3, #12
 80032a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80032aa:	61fa      	str	r2, [r7, #28]
 80032ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ae:	69b9      	ldr	r1, [r7, #24]
 80032b0:	69fa      	ldr	r2, [r7, #28]
 80032b2:	e841 2300 	strex	r3, r2, [r1]
 80032b6:	617b      	str	r3, [r7, #20]
   return(result);
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1e5      	bne.n	800328a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80032be:	e002      	b.n	80032c6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80032c0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80032c2:	f7fc ff4b 	bl	800015c <HAL_UART_TxCpltCallback>
}
 80032c6:	bf00      	nop
 80032c8:	3740      	adds	r7, #64	@ 0x40
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b084      	sub	sp, #16
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032da:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f7ff ff83 	bl	80031e8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032e2:	bf00      	nop
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}

080032ea <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b084      	sub	sp, #16
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80032f2:	2300      	movs	r3, #0
 80032f4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003306:	2b00      	cmp	r3, #0
 8003308:	bf14      	ite	ne
 800330a:	2301      	movne	r3, #1
 800330c:	2300      	moveq	r3, #0
 800330e:	b2db      	uxtb	r3, r3
 8003310:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b21      	cmp	r3, #33	@ 0x21
 800331c:	d108      	bne.n	8003330 <UART_DMAError+0x46>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d005      	beq.n	8003330 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	2200      	movs	r2, #0
 8003328:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800332a:	68b8      	ldr	r0, [r7, #8]
 800332c:	f000 f880 	bl	8003430 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800333a:	2b00      	cmp	r3, #0
 800333c:	bf14      	ite	ne
 800333e:	2301      	movne	r3, #1
 8003340:	2300      	moveq	r3, #0
 8003342:	b2db      	uxtb	r3, r3
 8003344:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b22      	cmp	r3, #34	@ 0x22
 8003350:	d108      	bne.n	8003364 <UART_DMAError+0x7a>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d005      	beq.n	8003364 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2200      	movs	r2, #0
 800335c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800335e:	68b8      	ldr	r0, [r7, #8]
 8003360:	f000 f88d 	bl	800347e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003368:	f043 0210 	orr.w	r2, r3, #16
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003370:	68b8      	ldr	r0, [r7, #8]
 8003372:	f7ff ff4b 	bl	800320c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003376:	bf00      	nop
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b086      	sub	sp, #24
 8003382:	af00      	add	r7, sp, #0
 8003384:	60f8      	str	r0, [r7, #12]
 8003386:	60b9      	str	r1, [r7, #8]
 8003388:	603b      	str	r3, [r7, #0]
 800338a:	4613      	mov	r3, r2
 800338c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800338e:	e03b      	b.n	8003408 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003390:	6a3b      	ldr	r3, [r7, #32]
 8003392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003396:	d037      	beq.n	8003408 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003398:	f7fd fcf8 	bl	8000d8c <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	6a3a      	ldr	r2, [r7, #32]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d302      	bcc.n	80033ae <UART_WaitOnFlagUntilTimeout+0x30>
 80033a8:	6a3b      	ldr	r3, [r7, #32]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e03a      	b.n	8003428 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	f003 0304 	and.w	r3, r3, #4
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d023      	beq.n	8003408 <UART_WaitOnFlagUntilTimeout+0x8a>
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	2b80      	cmp	r3, #128	@ 0x80
 80033c4:	d020      	beq.n	8003408 <UART_WaitOnFlagUntilTimeout+0x8a>
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	2b40      	cmp	r3, #64	@ 0x40
 80033ca:	d01d      	beq.n	8003408 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0308 	and.w	r3, r3, #8
 80033d6:	2b08      	cmp	r3, #8
 80033d8:	d116      	bne.n	8003408 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80033da:	2300      	movs	r3, #0
 80033dc:	617b      	str	r3, [r7, #20]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	617b      	str	r3, [r7, #20]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	617b      	str	r3, [r7, #20]
 80033ee:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f000 f844 	bl	800347e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2208      	movs	r2, #8
 80033fa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e00f      	b.n	8003428 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	4013      	ands	r3, r2
 8003412:	68ba      	ldr	r2, [r7, #8]
 8003414:	429a      	cmp	r2, r3
 8003416:	bf0c      	ite	eq
 8003418:	2301      	moveq	r3, #1
 800341a:	2300      	movne	r3, #0
 800341c:	b2db      	uxtb	r3, r3
 800341e:	461a      	mov	r2, r3
 8003420:	79fb      	ldrb	r3, [r7, #7]
 8003422:	429a      	cmp	r2, r3
 8003424:	d0b4      	beq.n	8003390 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003430:	b480      	push	{r7}
 8003432:	b089      	sub	sp, #36	@ 0x24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	330c      	adds	r3, #12
 800343e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	e853 3f00 	ldrex	r3, [r3]
 8003446:	60bb      	str	r3, [r7, #8]
   return(result);
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800344e:	61fb      	str	r3, [r7, #28]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	330c      	adds	r3, #12
 8003456:	69fa      	ldr	r2, [r7, #28]
 8003458:	61ba      	str	r2, [r7, #24]
 800345a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800345c:	6979      	ldr	r1, [r7, #20]
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	e841 2300 	strex	r3, r2, [r1]
 8003464:	613b      	str	r3, [r7, #16]
   return(result);
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d1e5      	bne.n	8003438 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2220      	movs	r2, #32
 8003470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8003474:	bf00      	nop
 8003476:	3724      	adds	r7, #36	@ 0x24
 8003478:	46bd      	mov	sp, r7
 800347a:	bc80      	pop	{r7}
 800347c:	4770      	bx	lr

0800347e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800347e:	b480      	push	{r7}
 8003480:	b095      	sub	sp, #84	@ 0x54
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	330c      	adds	r3, #12
 800348c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800348e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003490:	e853 3f00 	ldrex	r3, [r3]
 8003494:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003498:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800349c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	330c      	adds	r3, #12
 80034a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034a6:	643a      	str	r2, [r7, #64]	@ 0x40
 80034a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80034ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80034ae:	e841 2300 	strex	r3, r2, [r1]
 80034b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80034b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1e5      	bne.n	8003486 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	3314      	adds	r3, #20
 80034c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c2:	6a3b      	ldr	r3, [r7, #32]
 80034c4:	e853 3f00 	ldrex	r3, [r3]
 80034c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	f023 0301 	bic.w	r3, r3, #1
 80034d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	3314      	adds	r3, #20
 80034d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80034da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034e2:	e841 2300 	strex	r3, r2, [r1]
 80034e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80034e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1e5      	bne.n	80034ba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d119      	bne.n	800352a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	330c      	adds	r3, #12
 80034fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	e853 3f00 	ldrex	r3, [r3]
 8003504:	60bb      	str	r3, [r7, #8]
   return(result);
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	f023 0310 	bic.w	r3, r3, #16
 800350c:	647b      	str	r3, [r7, #68]	@ 0x44
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	330c      	adds	r3, #12
 8003514:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003516:	61ba      	str	r2, [r7, #24]
 8003518:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800351a:	6979      	ldr	r1, [r7, #20]
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	e841 2300 	strex	r3, r2, [r1]
 8003522:	613b      	str	r3, [r7, #16]
   return(result);
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d1e5      	bne.n	80034f6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2220      	movs	r2, #32
 800352e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003538:	bf00      	nop
 800353a:	3754      	adds	r7, #84	@ 0x54
 800353c:	46bd      	mov	sp, r7
 800353e:	bc80      	pop	{r7}
 8003540:	4770      	bx	lr

08003542 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	b084      	sub	sp, #16
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800355c:	68f8      	ldr	r0, [r7, #12]
 800355e:	f7ff fe55 	bl	800320c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003562:	bf00      	nop
 8003564:	3710      	adds	r7, #16
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}

0800356a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800356a:	b480      	push	{r7}
 800356c:	b085      	sub	sp, #20
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b21      	cmp	r3, #33	@ 0x21
 800357c:	d13e      	bne.n	80035fc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003586:	d114      	bne.n	80035b2 <UART_Transmit_IT+0x48>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	691b      	ldr	r3, [r3, #16]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d110      	bne.n	80035b2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a1b      	ldr	r3, [r3, #32]
 8003594:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	881b      	ldrh	r3, [r3, #0]
 800359a:	461a      	mov	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035a4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a1b      	ldr	r3, [r3, #32]
 80035aa:	1c9a      	adds	r2, r3, #2
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	621a      	str	r2, [r3, #32]
 80035b0:	e008      	b.n	80035c4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a1b      	ldr	r3, [r3, #32]
 80035b6:	1c59      	adds	r1, r3, #1
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6211      	str	r1, [r2, #32]
 80035bc:	781a      	ldrb	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	3b01      	subs	r3, #1
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	4619      	mov	r1, r3
 80035d2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d10f      	bne.n	80035f8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68da      	ldr	r2, [r3, #12]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035e6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68da      	ldr	r2, [r3, #12]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035f6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80035f8:	2300      	movs	r3, #0
 80035fa:	e000      	b.n	80035fe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80035fc:	2302      	movs	r3, #2
  }
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3714      	adds	r7, #20
 8003602:	46bd      	mov	sp, r7
 8003604:	bc80      	pop	{r7}
 8003606:	4770      	bx	lr

08003608 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68da      	ldr	r2, [r3, #12]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800361e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	f7fc fd97 	bl	800015c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b08c      	sub	sp, #48	@ 0x30
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b22      	cmp	r3, #34	@ 0x22
 800364a:	f040 80ae 	bne.w	80037aa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003656:	d117      	bne.n	8003688 <UART_Receive_IT+0x50>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d113      	bne.n	8003688 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003660:	2300      	movs	r3, #0
 8003662:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003668:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	b29b      	uxth	r3, r3
 8003672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003676:	b29a      	uxth	r2, r3
 8003678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800367a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003680:	1c9a      	adds	r2, r3, #2
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	629a      	str	r2, [r3, #40]	@ 0x28
 8003686:	e026      	b.n	80036d6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800368e:	2300      	movs	r3, #0
 8003690:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800369a:	d007      	beq.n	80036ac <UART_Receive_IT+0x74>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d10a      	bne.n	80036ba <UART_Receive_IT+0x82>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d106      	bne.n	80036ba <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	b2da      	uxtb	r2, r3
 80036b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036b6:	701a      	strb	r2, [r3, #0]
 80036b8:	e008      	b.n	80036cc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036ca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d0:	1c5a      	adds	r2, r3, #1
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80036da:	b29b      	uxth	r3, r3
 80036dc:	3b01      	subs	r3, #1
 80036de:	b29b      	uxth	r3, r3
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	4619      	mov	r1, r3
 80036e4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d15d      	bne.n	80037a6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68da      	ldr	r2, [r3, #12]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0220 	bic.w	r2, r2, #32
 80036f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68da      	ldr	r2, [r3, #12]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003708:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	695a      	ldr	r2, [r3, #20]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 0201 	bic.w	r2, r2, #1
 8003718:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2220      	movs	r2, #32
 800371e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372c:	2b01      	cmp	r3, #1
 800372e:	d135      	bne.n	800379c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	330c      	adds	r3, #12
 800373c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	e853 3f00 	ldrex	r3, [r3]
 8003744:	613b      	str	r3, [r7, #16]
   return(result);
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	f023 0310 	bic.w	r3, r3, #16
 800374c:	627b      	str	r3, [r7, #36]	@ 0x24
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	330c      	adds	r3, #12
 8003754:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003756:	623a      	str	r2, [r7, #32]
 8003758:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800375a:	69f9      	ldr	r1, [r7, #28]
 800375c:	6a3a      	ldr	r2, [r7, #32]
 800375e:	e841 2300 	strex	r3, r2, [r1]
 8003762:	61bb      	str	r3, [r7, #24]
   return(result);
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d1e5      	bne.n	8003736 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0310 	and.w	r3, r3, #16
 8003774:	2b10      	cmp	r3, #16
 8003776:	d10a      	bne.n	800378e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003778:	2300      	movs	r3, #0
 800377a:	60fb      	str	r3, [r7, #12]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	60fb      	str	r3, [r7, #12]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	60fb      	str	r3, [r7, #12]
 800378c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003792:	4619      	mov	r1, r3
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f7ff fd42 	bl	800321e <HAL_UARTEx_RxEventCallback>
 800379a:	e002      	b.n	80037a2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7ff fd2c 	bl	80031fa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80037a2:	2300      	movs	r3, #0
 80037a4:	e002      	b.n	80037ac <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80037a6:	2300      	movs	r3, #0
 80037a8:	e000      	b.n	80037ac <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80037aa:	2302      	movs	r3, #2
  }
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3730      	adds	r7, #48	@ 0x30
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	68da      	ldr	r2, [r3, #12]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	430a      	orrs	r2, r1
 80037d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	689a      	ldr	r2, [r3, #8]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80037ee:	f023 030c 	bic.w	r3, r3, #12
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	6812      	ldr	r2, [r2, #0]
 80037f6:	68b9      	ldr	r1, [r7, #8]
 80037f8:	430b      	orrs	r3, r1
 80037fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	699a      	ldr	r2, [r3, #24]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	430a      	orrs	r2, r1
 8003810:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a2c      	ldr	r2, [pc, #176]	@ (80038c8 <UART_SetConfig+0x114>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d103      	bne.n	8003824 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800381c:	f7ff f8d4 	bl	80029c8 <HAL_RCC_GetPCLK2Freq>
 8003820:	60f8      	str	r0, [r7, #12]
 8003822:	e002      	b.n	800382a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003824:	f7ff f8bc 	bl	80029a0 <HAL_RCC_GetPCLK1Freq>
 8003828:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	4613      	mov	r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	4413      	add	r3, r2
 8003832:	009a      	lsls	r2, r3, #2
 8003834:	441a      	add	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003840:	4a22      	ldr	r2, [pc, #136]	@ (80038cc <UART_SetConfig+0x118>)
 8003842:	fba2 2303 	umull	r2, r3, r2, r3
 8003846:	095b      	lsrs	r3, r3, #5
 8003848:	0119      	lsls	r1, r3, #4
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	4613      	mov	r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	4413      	add	r3, r2
 8003852:	009a      	lsls	r2, r3, #2
 8003854:	441a      	add	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003860:	4b1a      	ldr	r3, [pc, #104]	@ (80038cc <UART_SetConfig+0x118>)
 8003862:	fba3 0302 	umull	r0, r3, r3, r2
 8003866:	095b      	lsrs	r3, r3, #5
 8003868:	2064      	movs	r0, #100	@ 0x64
 800386a:	fb00 f303 	mul.w	r3, r0, r3
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	011b      	lsls	r3, r3, #4
 8003872:	3332      	adds	r3, #50	@ 0x32
 8003874:	4a15      	ldr	r2, [pc, #84]	@ (80038cc <UART_SetConfig+0x118>)
 8003876:	fba2 2303 	umull	r2, r3, r2, r3
 800387a:	095b      	lsrs	r3, r3, #5
 800387c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003880:	4419      	add	r1, r3
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	4613      	mov	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	4413      	add	r3, r2
 800388a:	009a      	lsls	r2, r3, #2
 800388c:	441a      	add	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	fbb2 f2f3 	udiv	r2, r2, r3
 8003898:	4b0c      	ldr	r3, [pc, #48]	@ (80038cc <UART_SetConfig+0x118>)
 800389a:	fba3 0302 	umull	r0, r3, r3, r2
 800389e:	095b      	lsrs	r3, r3, #5
 80038a0:	2064      	movs	r0, #100	@ 0x64
 80038a2:	fb00 f303 	mul.w	r3, r0, r3
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	011b      	lsls	r3, r3, #4
 80038aa:	3332      	adds	r3, #50	@ 0x32
 80038ac:	4a07      	ldr	r2, [pc, #28]	@ (80038cc <UART_SetConfig+0x118>)
 80038ae:	fba2 2303 	umull	r2, r3, r2, r3
 80038b2:	095b      	lsrs	r3, r3, #5
 80038b4:	f003 020f 	and.w	r2, r3, #15
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	440a      	add	r2, r1
 80038be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80038c0:	bf00      	nop
 80038c2:	3710      	adds	r7, #16
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	40013800 	.word	0x40013800
 80038cc:	51eb851f 	.word	0x51eb851f

080038d0 <_vsniprintf_r>:
 80038d0:	b530      	push	{r4, r5, lr}
 80038d2:	4614      	mov	r4, r2
 80038d4:	2c00      	cmp	r4, #0
 80038d6:	4605      	mov	r5, r0
 80038d8:	461a      	mov	r2, r3
 80038da:	b09b      	sub	sp, #108	@ 0x6c
 80038dc:	da05      	bge.n	80038ea <_vsniprintf_r+0x1a>
 80038de:	238b      	movs	r3, #139	@ 0x8b
 80038e0:	6003      	str	r3, [r0, #0]
 80038e2:	f04f 30ff 	mov.w	r0, #4294967295
 80038e6:	b01b      	add	sp, #108	@ 0x6c
 80038e8:	bd30      	pop	{r4, r5, pc}
 80038ea:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80038ee:	f8ad 300c 	strh.w	r3, [sp, #12]
 80038f2:	f04f 0300 	mov.w	r3, #0
 80038f6:	9319      	str	r3, [sp, #100]	@ 0x64
 80038f8:	bf0c      	ite	eq
 80038fa:	4623      	moveq	r3, r4
 80038fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003900:	9302      	str	r3, [sp, #8]
 8003902:	9305      	str	r3, [sp, #20]
 8003904:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003908:	9100      	str	r1, [sp, #0]
 800390a:	9104      	str	r1, [sp, #16]
 800390c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003910:	4669      	mov	r1, sp
 8003912:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8003914:	f000 f9c6 	bl	8003ca4 <_svfiprintf_r>
 8003918:	1c43      	adds	r3, r0, #1
 800391a:	bfbc      	itt	lt
 800391c:	238b      	movlt	r3, #139	@ 0x8b
 800391e:	602b      	strlt	r3, [r5, #0]
 8003920:	2c00      	cmp	r4, #0
 8003922:	d0e0      	beq.n	80038e6 <_vsniprintf_r+0x16>
 8003924:	2200      	movs	r2, #0
 8003926:	9b00      	ldr	r3, [sp, #0]
 8003928:	701a      	strb	r2, [r3, #0]
 800392a:	e7dc      	b.n	80038e6 <_vsniprintf_r+0x16>

0800392c <vsniprintf>:
 800392c:	b507      	push	{r0, r1, r2, lr}
 800392e:	9300      	str	r3, [sp, #0]
 8003930:	4613      	mov	r3, r2
 8003932:	460a      	mov	r2, r1
 8003934:	4601      	mov	r1, r0
 8003936:	4803      	ldr	r0, [pc, #12]	@ (8003944 <vsniprintf+0x18>)
 8003938:	6800      	ldr	r0, [r0, #0]
 800393a:	f7ff ffc9 	bl	80038d0 <_vsniprintf_r>
 800393e:	b003      	add	sp, #12
 8003940:	f85d fb04 	ldr.w	pc, [sp], #4
 8003944:	20000010 	.word	0x20000010

08003948 <memmove>:
 8003948:	4288      	cmp	r0, r1
 800394a:	b510      	push	{r4, lr}
 800394c:	eb01 0402 	add.w	r4, r1, r2
 8003950:	d902      	bls.n	8003958 <memmove+0x10>
 8003952:	4284      	cmp	r4, r0
 8003954:	4623      	mov	r3, r4
 8003956:	d807      	bhi.n	8003968 <memmove+0x20>
 8003958:	1e43      	subs	r3, r0, #1
 800395a:	42a1      	cmp	r1, r4
 800395c:	d008      	beq.n	8003970 <memmove+0x28>
 800395e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003962:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003966:	e7f8      	b.n	800395a <memmove+0x12>
 8003968:	4601      	mov	r1, r0
 800396a:	4402      	add	r2, r0
 800396c:	428a      	cmp	r2, r1
 800396e:	d100      	bne.n	8003972 <memmove+0x2a>
 8003970:	bd10      	pop	{r4, pc}
 8003972:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003976:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800397a:	e7f7      	b.n	800396c <memmove+0x24>

0800397c <memset>:
 800397c:	4603      	mov	r3, r0
 800397e:	4402      	add	r2, r0
 8003980:	4293      	cmp	r3, r2
 8003982:	d100      	bne.n	8003986 <memset+0xa>
 8003984:	4770      	bx	lr
 8003986:	f803 1b01 	strb.w	r1, [r3], #1
 800398a:	e7f9      	b.n	8003980 <memset+0x4>

0800398c <__errno>:
 800398c:	4b01      	ldr	r3, [pc, #4]	@ (8003994 <__errno+0x8>)
 800398e:	6818      	ldr	r0, [r3, #0]
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	20000010 	.word	0x20000010

08003998 <__libc_init_array>:
 8003998:	b570      	push	{r4, r5, r6, lr}
 800399a:	2600      	movs	r6, #0
 800399c:	4d0c      	ldr	r5, [pc, #48]	@ (80039d0 <__libc_init_array+0x38>)
 800399e:	4c0d      	ldr	r4, [pc, #52]	@ (80039d4 <__libc_init_array+0x3c>)
 80039a0:	1b64      	subs	r4, r4, r5
 80039a2:	10a4      	asrs	r4, r4, #2
 80039a4:	42a6      	cmp	r6, r4
 80039a6:	d109      	bne.n	80039bc <__libc_init_array+0x24>
 80039a8:	f000 fc5c 	bl	8004264 <_init>
 80039ac:	2600      	movs	r6, #0
 80039ae:	4d0a      	ldr	r5, [pc, #40]	@ (80039d8 <__libc_init_array+0x40>)
 80039b0:	4c0a      	ldr	r4, [pc, #40]	@ (80039dc <__libc_init_array+0x44>)
 80039b2:	1b64      	subs	r4, r4, r5
 80039b4:	10a4      	asrs	r4, r4, #2
 80039b6:	42a6      	cmp	r6, r4
 80039b8:	d105      	bne.n	80039c6 <__libc_init_array+0x2e>
 80039ba:	bd70      	pop	{r4, r5, r6, pc}
 80039bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80039c0:	4798      	blx	r3
 80039c2:	3601      	adds	r6, #1
 80039c4:	e7ee      	b.n	80039a4 <__libc_init_array+0xc>
 80039c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80039ca:	4798      	blx	r3
 80039cc:	3601      	adds	r6, #1
 80039ce:	e7f2      	b.n	80039b6 <__libc_init_array+0x1e>
 80039d0:	08004d80 	.word	0x08004d80
 80039d4:	08004d80 	.word	0x08004d80
 80039d8:	08004d80 	.word	0x08004d80
 80039dc:	08004d84 	.word	0x08004d84

080039e0 <__retarget_lock_acquire_recursive>:
 80039e0:	4770      	bx	lr

080039e2 <__retarget_lock_release_recursive>:
 80039e2:	4770      	bx	lr

080039e4 <memcpy>:
 80039e4:	440a      	add	r2, r1
 80039e6:	4291      	cmp	r1, r2
 80039e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80039ec:	d100      	bne.n	80039f0 <memcpy+0xc>
 80039ee:	4770      	bx	lr
 80039f0:	b510      	push	{r4, lr}
 80039f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039f6:	4291      	cmp	r1, r2
 80039f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039fc:	d1f9      	bne.n	80039f2 <memcpy+0xe>
 80039fe:	bd10      	pop	{r4, pc}

08003a00 <_free_r>:
 8003a00:	b538      	push	{r3, r4, r5, lr}
 8003a02:	4605      	mov	r5, r0
 8003a04:	2900      	cmp	r1, #0
 8003a06:	d040      	beq.n	8003a8a <_free_r+0x8a>
 8003a08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a0c:	1f0c      	subs	r4, r1, #4
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	bfb8      	it	lt
 8003a12:	18e4      	addlt	r4, r4, r3
 8003a14:	f000 f8de 	bl	8003bd4 <__malloc_lock>
 8003a18:	4a1c      	ldr	r2, [pc, #112]	@ (8003a8c <_free_r+0x8c>)
 8003a1a:	6813      	ldr	r3, [r2, #0]
 8003a1c:	b933      	cbnz	r3, 8003a2c <_free_r+0x2c>
 8003a1e:	6063      	str	r3, [r4, #4]
 8003a20:	6014      	str	r4, [r2, #0]
 8003a22:	4628      	mov	r0, r5
 8003a24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a28:	f000 b8da 	b.w	8003be0 <__malloc_unlock>
 8003a2c:	42a3      	cmp	r3, r4
 8003a2e:	d908      	bls.n	8003a42 <_free_r+0x42>
 8003a30:	6820      	ldr	r0, [r4, #0]
 8003a32:	1821      	adds	r1, r4, r0
 8003a34:	428b      	cmp	r3, r1
 8003a36:	bf01      	itttt	eq
 8003a38:	6819      	ldreq	r1, [r3, #0]
 8003a3a:	685b      	ldreq	r3, [r3, #4]
 8003a3c:	1809      	addeq	r1, r1, r0
 8003a3e:	6021      	streq	r1, [r4, #0]
 8003a40:	e7ed      	b.n	8003a1e <_free_r+0x1e>
 8003a42:	461a      	mov	r2, r3
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	b10b      	cbz	r3, 8003a4c <_free_r+0x4c>
 8003a48:	42a3      	cmp	r3, r4
 8003a4a:	d9fa      	bls.n	8003a42 <_free_r+0x42>
 8003a4c:	6811      	ldr	r1, [r2, #0]
 8003a4e:	1850      	adds	r0, r2, r1
 8003a50:	42a0      	cmp	r0, r4
 8003a52:	d10b      	bne.n	8003a6c <_free_r+0x6c>
 8003a54:	6820      	ldr	r0, [r4, #0]
 8003a56:	4401      	add	r1, r0
 8003a58:	1850      	adds	r0, r2, r1
 8003a5a:	4283      	cmp	r3, r0
 8003a5c:	6011      	str	r1, [r2, #0]
 8003a5e:	d1e0      	bne.n	8003a22 <_free_r+0x22>
 8003a60:	6818      	ldr	r0, [r3, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	4408      	add	r0, r1
 8003a66:	6010      	str	r0, [r2, #0]
 8003a68:	6053      	str	r3, [r2, #4]
 8003a6a:	e7da      	b.n	8003a22 <_free_r+0x22>
 8003a6c:	d902      	bls.n	8003a74 <_free_r+0x74>
 8003a6e:	230c      	movs	r3, #12
 8003a70:	602b      	str	r3, [r5, #0]
 8003a72:	e7d6      	b.n	8003a22 <_free_r+0x22>
 8003a74:	6820      	ldr	r0, [r4, #0]
 8003a76:	1821      	adds	r1, r4, r0
 8003a78:	428b      	cmp	r3, r1
 8003a7a:	bf01      	itttt	eq
 8003a7c:	6819      	ldreq	r1, [r3, #0]
 8003a7e:	685b      	ldreq	r3, [r3, #4]
 8003a80:	1809      	addeq	r1, r1, r0
 8003a82:	6021      	streq	r1, [r4, #0]
 8003a84:	6063      	str	r3, [r4, #4]
 8003a86:	6054      	str	r4, [r2, #4]
 8003a88:	e7cb      	b.n	8003a22 <_free_r+0x22>
 8003a8a:	bd38      	pop	{r3, r4, r5, pc}
 8003a8c:	200004f4 	.word	0x200004f4

08003a90 <sbrk_aligned>:
 8003a90:	b570      	push	{r4, r5, r6, lr}
 8003a92:	4e0f      	ldr	r6, [pc, #60]	@ (8003ad0 <sbrk_aligned+0x40>)
 8003a94:	460c      	mov	r4, r1
 8003a96:	6831      	ldr	r1, [r6, #0]
 8003a98:	4605      	mov	r5, r0
 8003a9a:	b911      	cbnz	r1, 8003aa2 <sbrk_aligned+0x12>
 8003a9c:	f000 fb8e 	bl	80041bc <_sbrk_r>
 8003aa0:	6030      	str	r0, [r6, #0]
 8003aa2:	4621      	mov	r1, r4
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	f000 fb89 	bl	80041bc <_sbrk_r>
 8003aaa:	1c43      	adds	r3, r0, #1
 8003aac:	d103      	bne.n	8003ab6 <sbrk_aligned+0x26>
 8003aae:	f04f 34ff 	mov.w	r4, #4294967295
 8003ab2:	4620      	mov	r0, r4
 8003ab4:	bd70      	pop	{r4, r5, r6, pc}
 8003ab6:	1cc4      	adds	r4, r0, #3
 8003ab8:	f024 0403 	bic.w	r4, r4, #3
 8003abc:	42a0      	cmp	r0, r4
 8003abe:	d0f8      	beq.n	8003ab2 <sbrk_aligned+0x22>
 8003ac0:	1a21      	subs	r1, r4, r0
 8003ac2:	4628      	mov	r0, r5
 8003ac4:	f000 fb7a 	bl	80041bc <_sbrk_r>
 8003ac8:	3001      	adds	r0, #1
 8003aca:	d1f2      	bne.n	8003ab2 <sbrk_aligned+0x22>
 8003acc:	e7ef      	b.n	8003aae <sbrk_aligned+0x1e>
 8003ace:	bf00      	nop
 8003ad0:	200004f0 	.word	0x200004f0

08003ad4 <_malloc_r>:
 8003ad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ad8:	1ccd      	adds	r5, r1, #3
 8003ada:	f025 0503 	bic.w	r5, r5, #3
 8003ade:	3508      	adds	r5, #8
 8003ae0:	2d0c      	cmp	r5, #12
 8003ae2:	bf38      	it	cc
 8003ae4:	250c      	movcc	r5, #12
 8003ae6:	2d00      	cmp	r5, #0
 8003ae8:	4606      	mov	r6, r0
 8003aea:	db01      	blt.n	8003af0 <_malloc_r+0x1c>
 8003aec:	42a9      	cmp	r1, r5
 8003aee:	d904      	bls.n	8003afa <_malloc_r+0x26>
 8003af0:	230c      	movs	r3, #12
 8003af2:	6033      	str	r3, [r6, #0]
 8003af4:	2000      	movs	r0, #0
 8003af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003afa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003bd0 <_malloc_r+0xfc>
 8003afe:	f000 f869 	bl	8003bd4 <__malloc_lock>
 8003b02:	f8d8 3000 	ldr.w	r3, [r8]
 8003b06:	461c      	mov	r4, r3
 8003b08:	bb44      	cbnz	r4, 8003b5c <_malloc_r+0x88>
 8003b0a:	4629      	mov	r1, r5
 8003b0c:	4630      	mov	r0, r6
 8003b0e:	f7ff ffbf 	bl	8003a90 <sbrk_aligned>
 8003b12:	1c43      	adds	r3, r0, #1
 8003b14:	4604      	mov	r4, r0
 8003b16:	d158      	bne.n	8003bca <_malloc_r+0xf6>
 8003b18:	f8d8 4000 	ldr.w	r4, [r8]
 8003b1c:	4627      	mov	r7, r4
 8003b1e:	2f00      	cmp	r7, #0
 8003b20:	d143      	bne.n	8003baa <_malloc_r+0xd6>
 8003b22:	2c00      	cmp	r4, #0
 8003b24:	d04b      	beq.n	8003bbe <_malloc_r+0xea>
 8003b26:	6823      	ldr	r3, [r4, #0]
 8003b28:	4639      	mov	r1, r7
 8003b2a:	4630      	mov	r0, r6
 8003b2c:	eb04 0903 	add.w	r9, r4, r3
 8003b30:	f000 fb44 	bl	80041bc <_sbrk_r>
 8003b34:	4581      	cmp	r9, r0
 8003b36:	d142      	bne.n	8003bbe <_malloc_r+0xea>
 8003b38:	6821      	ldr	r1, [r4, #0]
 8003b3a:	4630      	mov	r0, r6
 8003b3c:	1a6d      	subs	r5, r5, r1
 8003b3e:	4629      	mov	r1, r5
 8003b40:	f7ff ffa6 	bl	8003a90 <sbrk_aligned>
 8003b44:	3001      	adds	r0, #1
 8003b46:	d03a      	beq.n	8003bbe <_malloc_r+0xea>
 8003b48:	6823      	ldr	r3, [r4, #0]
 8003b4a:	442b      	add	r3, r5
 8003b4c:	6023      	str	r3, [r4, #0]
 8003b4e:	f8d8 3000 	ldr.w	r3, [r8]
 8003b52:	685a      	ldr	r2, [r3, #4]
 8003b54:	bb62      	cbnz	r2, 8003bb0 <_malloc_r+0xdc>
 8003b56:	f8c8 7000 	str.w	r7, [r8]
 8003b5a:	e00f      	b.n	8003b7c <_malloc_r+0xa8>
 8003b5c:	6822      	ldr	r2, [r4, #0]
 8003b5e:	1b52      	subs	r2, r2, r5
 8003b60:	d420      	bmi.n	8003ba4 <_malloc_r+0xd0>
 8003b62:	2a0b      	cmp	r2, #11
 8003b64:	d917      	bls.n	8003b96 <_malloc_r+0xc2>
 8003b66:	1961      	adds	r1, r4, r5
 8003b68:	42a3      	cmp	r3, r4
 8003b6a:	6025      	str	r5, [r4, #0]
 8003b6c:	bf18      	it	ne
 8003b6e:	6059      	strne	r1, [r3, #4]
 8003b70:	6863      	ldr	r3, [r4, #4]
 8003b72:	bf08      	it	eq
 8003b74:	f8c8 1000 	streq.w	r1, [r8]
 8003b78:	5162      	str	r2, [r4, r5]
 8003b7a:	604b      	str	r3, [r1, #4]
 8003b7c:	4630      	mov	r0, r6
 8003b7e:	f000 f82f 	bl	8003be0 <__malloc_unlock>
 8003b82:	f104 000b 	add.w	r0, r4, #11
 8003b86:	1d23      	adds	r3, r4, #4
 8003b88:	f020 0007 	bic.w	r0, r0, #7
 8003b8c:	1ac2      	subs	r2, r0, r3
 8003b8e:	bf1c      	itt	ne
 8003b90:	1a1b      	subne	r3, r3, r0
 8003b92:	50a3      	strne	r3, [r4, r2]
 8003b94:	e7af      	b.n	8003af6 <_malloc_r+0x22>
 8003b96:	6862      	ldr	r2, [r4, #4]
 8003b98:	42a3      	cmp	r3, r4
 8003b9a:	bf0c      	ite	eq
 8003b9c:	f8c8 2000 	streq.w	r2, [r8]
 8003ba0:	605a      	strne	r2, [r3, #4]
 8003ba2:	e7eb      	b.n	8003b7c <_malloc_r+0xa8>
 8003ba4:	4623      	mov	r3, r4
 8003ba6:	6864      	ldr	r4, [r4, #4]
 8003ba8:	e7ae      	b.n	8003b08 <_malloc_r+0x34>
 8003baa:	463c      	mov	r4, r7
 8003bac:	687f      	ldr	r7, [r7, #4]
 8003bae:	e7b6      	b.n	8003b1e <_malloc_r+0x4a>
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	42a3      	cmp	r3, r4
 8003bb6:	d1fb      	bne.n	8003bb0 <_malloc_r+0xdc>
 8003bb8:	2300      	movs	r3, #0
 8003bba:	6053      	str	r3, [r2, #4]
 8003bbc:	e7de      	b.n	8003b7c <_malloc_r+0xa8>
 8003bbe:	230c      	movs	r3, #12
 8003bc0:	4630      	mov	r0, r6
 8003bc2:	6033      	str	r3, [r6, #0]
 8003bc4:	f000 f80c 	bl	8003be0 <__malloc_unlock>
 8003bc8:	e794      	b.n	8003af4 <_malloc_r+0x20>
 8003bca:	6005      	str	r5, [r0, #0]
 8003bcc:	e7d6      	b.n	8003b7c <_malloc_r+0xa8>
 8003bce:	bf00      	nop
 8003bd0:	200004f4 	.word	0x200004f4

08003bd4 <__malloc_lock>:
 8003bd4:	4801      	ldr	r0, [pc, #4]	@ (8003bdc <__malloc_lock+0x8>)
 8003bd6:	f7ff bf03 	b.w	80039e0 <__retarget_lock_acquire_recursive>
 8003bda:	bf00      	nop
 8003bdc:	200004ec 	.word	0x200004ec

08003be0 <__malloc_unlock>:
 8003be0:	4801      	ldr	r0, [pc, #4]	@ (8003be8 <__malloc_unlock+0x8>)
 8003be2:	f7ff befe 	b.w	80039e2 <__retarget_lock_release_recursive>
 8003be6:	bf00      	nop
 8003be8:	200004ec 	.word	0x200004ec

08003bec <__ssputs_r>:
 8003bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bf0:	461f      	mov	r7, r3
 8003bf2:	688e      	ldr	r6, [r1, #8]
 8003bf4:	4682      	mov	sl, r0
 8003bf6:	42be      	cmp	r6, r7
 8003bf8:	460c      	mov	r4, r1
 8003bfa:	4690      	mov	r8, r2
 8003bfc:	680b      	ldr	r3, [r1, #0]
 8003bfe:	d82d      	bhi.n	8003c5c <__ssputs_r+0x70>
 8003c00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003c04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003c08:	d026      	beq.n	8003c58 <__ssputs_r+0x6c>
 8003c0a:	6965      	ldr	r5, [r4, #20]
 8003c0c:	6909      	ldr	r1, [r1, #16]
 8003c0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003c12:	eba3 0901 	sub.w	r9, r3, r1
 8003c16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003c1a:	1c7b      	adds	r3, r7, #1
 8003c1c:	444b      	add	r3, r9
 8003c1e:	106d      	asrs	r5, r5, #1
 8003c20:	429d      	cmp	r5, r3
 8003c22:	bf38      	it	cc
 8003c24:	461d      	movcc	r5, r3
 8003c26:	0553      	lsls	r3, r2, #21
 8003c28:	d527      	bpl.n	8003c7a <__ssputs_r+0x8e>
 8003c2a:	4629      	mov	r1, r5
 8003c2c:	f7ff ff52 	bl	8003ad4 <_malloc_r>
 8003c30:	4606      	mov	r6, r0
 8003c32:	b360      	cbz	r0, 8003c8e <__ssputs_r+0xa2>
 8003c34:	464a      	mov	r2, r9
 8003c36:	6921      	ldr	r1, [r4, #16]
 8003c38:	f7ff fed4 	bl	80039e4 <memcpy>
 8003c3c:	89a3      	ldrh	r3, [r4, #12]
 8003c3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c46:	81a3      	strh	r3, [r4, #12]
 8003c48:	6126      	str	r6, [r4, #16]
 8003c4a:	444e      	add	r6, r9
 8003c4c:	6026      	str	r6, [r4, #0]
 8003c4e:	463e      	mov	r6, r7
 8003c50:	6165      	str	r5, [r4, #20]
 8003c52:	eba5 0509 	sub.w	r5, r5, r9
 8003c56:	60a5      	str	r5, [r4, #8]
 8003c58:	42be      	cmp	r6, r7
 8003c5a:	d900      	bls.n	8003c5e <__ssputs_r+0x72>
 8003c5c:	463e      	mov	r6, r7
 8003c5e:	4632      	mov	r2, r6
 8003c60:	4641      	mov	r1, r8
 8003c62:	6820      	ldr	r0, [r4, #0]
 8003c64:	f7ff fe70 	bl	8003948 <memmove>
 8003c68:	2000      	movs	r0, #0
 8003c6a:	68a3      	ldr	r3, [r4, #8]
 8003c6c:	1b9b      	subs	r3, r3, r6
 8003c6e:	60a3      	str	r3, [r4, #8]
 8003c70:	6823      	ldr	r3, [r4, #0]
 8003c72:	4433      	add	r3, r6
 8003c74:	6023      	str	r3, [r4, #0]
 8003c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c7a:	462a      	mov	r2, r5
 8003c7c:	f000 fabc 	bl	80041f8 <_realloc_r>
 8003c80:	4606      	mov	r6, r0
 8003c82:	2800      	cmp	r0, #0
 8003c84:	d1e0      	bne.n	8003c48 <__ssputs_r+0x5c>
 8003c86:	4650      	mov	r0, sl
 8003c88:	6921      	ldr	r1, [r4, #16]
 8003c8a:	f7ff feb9 	bl	8003a00 <_free_r>
 8003c8e:	230c      	movs	r3, #12
 8003c90:	f8ca 3000 	str.w	r3, [sl]
 8003c94:	89a3      	ldrh	r3, [r4, #12]
 8003c96:	f04f 30ff 	mov.w	r0, #4294967295
 8003c9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c9e:	81a3      	strh	r3, [r4, #12]
 8003ca0:	e7e9      	b.n	8003c76 <__ssputs_r+0x8a>
	...

08003ca4 <_svfiprintf_r>:
 8003ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ca8:	4698      	mov	r8, r3
 8003caa:	898b      	ldrh	r3, [r1, #12]
 8003cac:	4607      	mov	r7, r0
 8003cae:	061b      	lsls	r3, r3, #24
 8003cb0:	460d      	mov	r5, r1
 8003cb2:	4614      	mov	r4, r2
 8003cb4:	b09d      	sub	sp, #116	@ 0x74
 8003cb6:	d510      	bpl.n	8003cda <_svfiprintf_r+0x36>
 8003cb8:	690b      	ldr	r3, [r1, #16]
 8003cba:	b973      	cbnz	r3, 8003cda <_svfiprintf_r+0x36>
 8003cbc:	2140      	movs	r1, #64	@ 0x40
 8003cbe:	f7ff ff09 	bl	8003ad4 <_malloc_r>
 8003cc2:	6028      	str	r0, [r5, #0]
 8003cc4:	6128      	str	r0, [r5, #16]
 8003cc6:	b930      	cbnz	r0, 8003cd6 <_svfiprintf_r+0x32>
 8003cc8:	230c      	movs	r3, #12
 8003cca:	603b      	str	r3, [r7, #0]
 8003ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8003cd0:	b01d      	add	sp, #116	@ 0x74
 8003cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cd6:	2340      	movs	r3, #64	@ 0x40
 8003cd8:	616b      	str	r3, [r5, #20]
 8003cda:	2300      	movs	r3, #0
 8003cdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003cde:	2320      	movs	r3, #32
 8003ce0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003ce4:	2330      	movs	r3, #48	@ 0x30
 8003ce6:	f04f 0901 	mov.w	r9, #1
 8003cea:	f8cd 800c 	str.w	r8, [sp, #12]
 8003cee:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003e88 <_svfiprintf_r+0x1e4>
 8003cf2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003cf6:	4623      	mov	r3, r4
 8003cf8:	469a      	mov	sl, r3
 8003cfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003cfe:	b10a      	cbz	r2, 8003d04 <_svfiprintf_r+0x60>
 8003d00:	2a25      	cmp	r2, #37	@ 0x25
 8003d02:	d1f9      	bne.n	8003cf8 <_svfiprintf_r+0x54>
 8003d04:	ebba 0b04 	subs.w	fp, sl, r4
 8003d08:	d00b      	beq.n	8003d22 <_svfiprintf_r+0x7e>
 8003d0a:	465b      	mov	r3, fp
 8003d0c:	4622      	mov	r2, r4
 8003d0e:	4629      	mov	r1, r5
 8003d10:	4638      	mov	r0, r7
 8003d12:	f7ff ff6b 	bl	8003bec <__ssputs_r>
 8003d16:	3001      	adds	r0, #1
 8003d18:	f000 80a7 	beq.w	8003e6a <_svfiprintf_r+0x1c6>
 8003d1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003d1e:	445a      	add	r2, fp
 8003d20:	9209      	str	r2, [sp, #36]	@ 0x24
 8003d22:	f89a 3000 	ldrb.w	r3, [sl]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f000 809f 	beq.w	8003e6a <_svfiprintf_r+0x1c6>
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d36:	f10a 0a01 	add.w	sl, sl, #1
 8003d3a:	9304      	str	r3, [sp, #16]
 8003d3c:	9307      	str	r3, [sp, #28]
 8003d3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003d42:	931a      	str	r3, [sp, #104]	@ 0x68
 8003d44:	4654      	mov	r4, sl
 8003d46:	2205      	movs	r2, #5
 8003d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d4c:	484e      	ldr	r0, [pc, #312]	@ (8003e88 <_svfiprintf_r+0x1e4>)
 8003d4e:	f000 fa45 	bl	80041dc <memchr>
 8003d52:	9a04      	ldr	r2, [sp, #16]
 8003d54:	b9d8      	cbnz	r0, 8003d8e <_svfiprintf_r+0xea>
 8003d56:	06d0      	lsls	r0, r2, #27
 8003d58:	bf44      	itt	mi
 8003d5a:	2320      	movmi	r3, #32
 8003d5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d60:	0711      	lsls	r1, r2, #28
 8003d62:	bf44      	itt	mi
 8003d64:	232b      	movmi	r3, #43	@ 0x2b
 8003d66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d6a:	f89a 3000 	ldrb.w	r3, [sl]
 8003d6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d70:	d015      	beq.n	8003d9e <_svfiprintf_r+0xfa>
 8003d72:	4654      	mov	r4, sl
 8003d74:	2000      	movs	r0, #0
 8003d76:	f04f 0c0a 	mov.w	ip, #10
 8003d7a:	9a07      	ldr	r2, [sp, #28]
 8003d7c:	4621      	mov	r1, r4
 8003d7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d82:	3b30      	subs	r3, #48	@ 0x30
 8003d84:	2b09      	cmp	r3, #9
 8003d86:	d94b      	bls.n	8003e20 <_svfiprintf_r+0x17c>
 8003d88:	b1b0      	cbz	r0, 8003db8 <_svfiprintf_r+0x114>
 8003d8a:	9207      	str	r2, [sp, #28]
 8003d8c:	e014      	b.n	8003db8 <_svfiprintf_r+0x114>
 8003d8e:	eba0 0308 	sub.w	r3, r0, r8
 8003d92:	fa09 f303 	lsl.w	r3, r9, r3
 8003d96:	4313      	orrs	r3, r2
 8003d98:	46a2      	mov	sl, r4
 8003d9a:	9304      	str	r3, [sp, #16]
 8003d9c:	e7d2      	b.n	8003d44 <_svfiprintf_r+0xa0>
 8003d9e:	9b03      	ldr	r3, [sp, #12]
 8003da0:	1d19      	adds	r1, r3, #4
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	9103      	str	r1, [sp, #12]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	bfbb      	ittet	lt
 8003daa:	425b      	neglt	r3, r3
 8003dac:	f042 0202 	orrlt.w	r2, r2, #2
 8003db0:	9307      	strge	r3, [sp, #28]
 8003db2:	9307      	strlt	r3, [sp, #28]
 8003db4:	bfb8      	it	lt
 8003db6:	9204      	strlt	r2, [sp, #16]
 8003db8:	7823      	ldrb	r3, [r4, #0]
 8003dba:	2b2e      	cmp	r3, #46	@ 0x2e
 8003dbc:	d10a      	bne.n	8003dd4 <_svfiprintf_r+0x130>
 8003dbe:	7863      	ldrb	r3, [r4, #1]
 8003dc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8003dc2:	d132      	bne.n	8003e2a <_svfiprintf_r+0x186>
 8003dc4:	9b03      	ldr	r3, [sp, #12]
 8003dc6:	3402      	adds	r4, #2
 8003dc8:	1d1a      	adds	r2, r3, #4
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	9203      	str	r2, [sp, #12]
 8003dce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003dd2:	9305      	str	r3, [sp, #20]
 8003dd4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003e8c <_svfiprintf_r+0x1e8>
 8003dd8:	2203      	movs	r2, #3
 8003dda:	4650      	mov	r0, sl
 8003ddc:	7821      	ldrb	r1, [r4, #0]
 8003dde:	f000 f9fd 	bl	80041dc <memchr>
 8003de2:	b138      	cbz	r0, 8003df4 <_svfiprintf_r+0x150>
 8003de4:	2240      	movs	r2, #64	@ 0x40
 8003de6:	9b04      	ldr	r3, [sp, #16]
 8003de8:	eba0 000a 	sub.w	r0, r0, sl
 8003dec:	4082      	lsls	r2, r0
 8003dee:	4313      	orrs	r3, r2
 8003df0:	3401      	adds	r4, #1
 8003df2:	9304      	str	r3, [sp, #16]
 8003df4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003df8:	2206      	movs	r2, #6
 8003dfa:	4825      	ldr	r0, [pc, #148]	@ (8003e90 <_svfiprintf_r+0x1ec>)
 8003dfc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003e00:	f000 f9ec 	bl	80041dc <memchr>
 8003e04:	2800      	cmp	r0, #0
 8003e06:	d036      	beq.n	8003e76 <_svfiprintf_r+0x1d2>
 8003e08:	4b22      	ldr	r3, [pc, #136]	@ (8003e94 <_svfiprintf_r+0x1f0>)
 8003e0a:	bb1b      	cbnz	r3, 8003e54 <_svfiprintf_r+0x1b0>
 8003e0c:	9b03      	ldr	r3, [sp, #12]
 8003e0e:	3307      	adds	r3, #7
 8003e10:	f023 0307 	bic.w	r3, r3, #7
 8003e14:	3308      	adds	r3, #8
 8003e16:	9303      	str	r3, [sp, #12]
 8003e18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e1a:	4433      	add	r3, r6
 8003e1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e1e:	e76a      	b.n	8003cf6 <_svfiprintf_r+0x52>
 8003e20:	460c      	mov	r4, r1
 8003e22:	2001      	movs	r0, #1
 8003e24:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e28:	e7a8      	b.n	8003d7c <_svfiprintf_r+0xd8>
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	f04f 0c0a 	mov.w	ip, #10
 8003e30:	4619      	mov	r1, r3
 8003e32:	3401      	adds	r4, #1
 8003e34:	9305      	str	r3, [sp, #20]
 8003e36:	4620      	mov	r0, r4
 8003e38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e3c:	3a30      	subs	r2, #48	@ 0x30
 8003e3e:	2a09      	cmp	r2, #9
 8003e40:	d903      	bls.n	8003e4a <_svfiprintf_r+0x1a6>
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d0c6      	beq.n	8003dd4 <_svfiprintf_r+0x130>
 8003e46:	9105      	str	r1, [sp, #20]
 8003e48:	e7c4      	b.n	8003dd4 <_svfiprintf_r+0x130>
 8003e4a:	4604      	mov	r4, r0
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e52:	e7f0      	b.n	8003e36 <_svfiprintf_r+0x192>
 8003e54:	ab03      	add	r3, sp, #12
 8003e56:	9300      	str	r3, [sp, #0]
 8003e58:	462a      	mov	r2, r5
 8003e5a:	4638      	mov	r0, r7
 8003e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003e98 <_svfiprintf_r+0x1f4>)
 8003e5e:	a904      	add	r1, sp, #16
 8003e60:	f3af 8000 	nop.w
 8003e64:	1c42      	adds	r2, r0, #1
 8003e66:	4606      	mov	r6, r0
 8003e68:	d1d6      	bne.n	8003e18 <_svfiprintf_r+0x174>
 8003e6a:	89ab      	ldrh	r3, [r5, #12]
 8003e6c:	065b      	lsls	r3, r3, #25
 8003e6e:	f53f af2d 	bmi.w	8003ccc <_svfiprintf_r+0x28>
 8003e72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003e74:	e72c      	b.n	8003cd0 <_svfiprintf_r+0x2c>
 8003e76:	ab03      	add	r3, sp, #12
 8003e78:	9300      	str	r3, [sp, #0]
 8003e7a:	462a      	mov	r2, r5
 8003e7c:	4638      	mov	r0, r7
 8003e7e:	4b06      	ldr	r3, [pc, #24]	@ (8003e98 <_svfiprintf_r+0x1f4>)
 8003e80:	a904      	add	r1, sp, #16
 8003e82:	f000 f87d 	bl	8003f80 <_printf_i>
 8003e86:	e7ed      	b.n	8003e64 <_svfiprintf_r+0x1c0>
 8003e88:	08004d42 	.word	0x08004d42
 8003e8c:	08004d48 	.word	0x08004d48
 8003e90:	08004d4c 	.word	0x08004d4c
 8003e94:	00000000 	.word	0x00000000
 8003e98:	08003bed 	.word	0x08003bed

08003e9c <_printf_common>:
 8003e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ea0:	4616      	mov	r6, r2
 8003ea2:	4698      	mov	r8, r3
 8003ea4:	688a      	ldr	r2, [r1, #8]
 8003ea6:	690b      	ldr	r3, [r1, #16]
 8003ea8:	4607      	mov	r7, r0
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	bfb8      	it	lt
 8003eae:	4613      	movlt	r3, r2
 8003eb0:	6033      	str	r3, [r6, #0]
 8003eb2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003eb6:	460c      	mov	r4, r1
 8003eb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ebc:	b10a      	cbz	r2, 8003ec2 <_printf_common+0x26>
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	6033      	str	r3, [r6, #0]
 8003ec2:	6823      	ldr	r3, [r4, #0]
 8003ec4:	0699      	lsls	r1, r3, #26
 8003ec6:	bf42      	ittt	mi
 8003ec8:	6833      	ldrmi	r3, [r6, #0]
 8003eca:	3302      	addmi	r3, #2
 8003ecc:	6033      	strmi	r3, [r6, #0]
 8003ece:	6825      	ldr	r5, [r4, #0]
 8003ed0:	f015 0506 	ands.w	r5, r5, #6
 8003ed4:	d106      	bne.n	8003ee4 <_printf_common+0x48>
 8003ed6:	f104 0a19 	add.w	sl, r4, #25
 8003eda:	68e3      	ldr	r3, [r4, #12]
 8003edc:	6832      	ldr	r2, [r6, #0]
 8003ede:	1a9b      	subs	r3, r3, r2
 8003ee0:	42ab      	cmp	r3, r5
 8003ee2:	dc2b      	bgt.n	8003f3c <_printf_common+0xa0>
 8003ee4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ee8:	6822      	ldr	r2, [r4, #0]
 8003eea:	3b00      	subs	r3, #0
 8003eec:	bf18      	it	ne
 8003eee:	2301      	movne	r3, #1
 8003ef0:	0692      	lsls	r2, r2, #26
 8003ef2:	d430      	bmi.n	8003f56 <_printf_common+0xba>
 8003ef4:	4641      	mov	r1, r8
 8003ef6:	4638      	mov	r0, r7
 8003ef8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003efc:	47c8      	blx	r9
 8003efe:	3001      	adds	r0, #1
 8003f00:	d023      	beq.n	8003f4a <_printf_common+0xae>
 8003f02:	6823      	ldr	r3, [r4, #0]
 8003f04:	6922      	ldr	r2, [r4, #16]
 8003f06:	f003 0306 	and.w	r3, r3, #6
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	bf14      	ite	ne
 8003f0e:	2500      	movne	r5, #0
 8003f10:	6833      	ldreq	r3, [r6, #0]
 8003f12:	f04f 0600 	mov.w	r6, #0
 8003f16:	bf08      	it	eq
 8003f18:	68e5      	ldreq	r5, [r4, #12]
 8003f1a:	f104 041a 	add.w	r4, r4, #26
 8003f1e:	bf08      	it	eq
 8003f20:	1aed      	subeq	r5, r5, r3
 8003f22:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003f26:	bf08      	it	eq
 8003f28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	bfc4      	itt	gt
 8003f30:	1a9b      	subgt	r3, r3, r2
 8003f32:	18ed      	addgt	r5, r5, r3
 8003f34:	42b5      	cmp	r5, r6
 8003f36:	d11a      	bne.n	8003f6e <_printf_common+0xd2>
 8003f38:	2000      	movs	r0, #0
 8003f3a:	e008      	b.n	8003f4e <_printf_common+0xb2>
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	4652      	mov	r2, sl
 8003f40:	4641      	mov	r1, r8
 8003f42:	4638      	mov	r0, r7
 8003f44:	47c8      	blx	r9
 8003f46:	3001      	adds	r0, #1
 8003f48:	d103      	bne.n	8003f52 <_printf_common+0xb6>
 8003f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f52:	3501      	adds	r5, #1
 8003f54:	e7c1      	b.n	8003eda <_printf_common+0x3e>
 8003f56:	2030      	movs	r0, #48	@ 0x30
 8003f58:	18e1      	adds	r1, r4, r3
 8003f5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f5e:	1c5a      	adds	r2, r3, #1
 8003f60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f64:	4422      	add	r2, r4
 8003f66:	3302      	adds	r3, #2
 8003f68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f6c:	e7c2      	b.n	8003ef4 <_printf_common+0x58>
 8003f6e:	2301      	movs	r3, #1
 8003f70:	4622      	mov	r2, r4
 8003f72:	4641      	mov	r1, r8
 8003f74:	4638      	mov	r0, r7
 8003f76:	47c8      	blx	r9
 8003f78:	3001      	adds	r0, #1
 8003f7a:	d0e6      	beq.n	8003f4a <_printf_common+0xae>
 8003f7c:	3601      	adds	r6, #1
 8003f7e:	e7d9      	b.n	8003f34 <_printf_common+0x98>

08003f80 <_printf_i>:
 8003f80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f84:	7e0f      	ldrb	r7, [r1, #24]
 8003f86:	4691      	mov	r9, r2
 8003f88:	2f78      	cmp	r7, #120	@ 0x78
 8003f8a:	4680      	mov	r8, r0
 8003f8c:	460c      	mov	r4, r1
 8003f8e:	469a      	mov	sl, r3
 8003f90:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f96:	d807      	bhi.n	8003fa8 <_printf_i+0x28>
 8003f98:	2f62      	cmp	r7, #98	@ 0x62
 8003f9a:	d80a      	bhi.n	8003fb2 <_printf_i+0x32>
 8003f9c:	2f00      	cmp	r7, #0
 8003f9e:	f000 80d1 	beq.w	8004144 <_printf_i+0x1c4>
 8003fa2:	2f58      	cmp	r7, #88	@ 0x58
 8003fa4:	f000 80b8 	beq.w	8004118 <_printf_i+0x198>
 8003fa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003fac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003fb0:	e03a      	b.n	8004028 <_printf_i+0xa8>
 8003fb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003fb6:	2b15      	cmp	r3, #21
 8003fb8:	d8f6      	bhi.n	8003fa8 <_printf_i+0x28>
 8003fba:	a101      	add	r1, pc, #4	@ (adr r1, 8003fc0 <_printf_i+0x40>)
 8003fbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003fc0:	08004019 	.word	0x08004019
 8003fc4:	0800402d 	.word	0x0800402d
 8003fc8:	08003fa9 	.word	0x08003fa9
 8003fcc:	08003fa9 	.word	0x08003fa9
 8003fd0:	08003fa9 	.word	0x08003fa9
 8003fd4:	08003fa9 	.word	0x08003fa9
 8003fd8:	0800402d 	.word	0x0800402d
 8003fdc:	08003fa9 	.word	0x08003fa9
 8003fe0:	08003fa9 	.word	0x08003fa9
 8003fe4:	08003fa9 	.word	0x08003fa9
 8003fe8:	08003fa9 	.word	0x08003fa9
 8003fec:	0800412b 	.word	0x0800412b
 8003ff0:	08004057 	.word	0x08004057
 8003ff4:	080040e5 	.word	0x080040e5
 8003ff8:	08003fa9 	.word	0x08003fa9
 8003ffc:	08003fa9 	.word	0x08003fa9
 8004000:	0800414d 	.word	0x0800414d
 8004004:	08003fa9 	.word	0x08003fa9
 8004008:	08004057 	.word	0x08004057
 800400c:	08003fa9 	.word	0x08003fa9
 8004010:	08003fa9 	.word	0x08003fa9
 8004014:	080040ed 	.word	0x080040ed
 8004018:	6833      	ldr	r3, [r6, #0]
 800401a:	1d1a      	adds	r2, r3, #4
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	6032      	str	r2, [r6, #0]
 8004020:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004024:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004028:	2301      	movs	r3, #1
 800402a:	e09c      	b.n	8004166 <_printf_i+0x1e6>
 800402c:	6833      	ldr	r3, [r6, #0]
 800402e:	6820      	ldr	r0, [r4, #0]
 8004030:	1d19      	adds	r1, r3, #4
 8004032:	6031      	str	r1, [r6, #0]
 8004034:	0606      	lsls	r6, r0, #24
 8004036:	d501      	bpl.n	800403c <_printf_i+0xbc>
 8004038:	681d      	ldr	r5, [r3, #0]
 800403a:	e003      	b.n	8004044 <_printf_i+0xc4>
 800403c:	0645      	lsls	r5, r0, #25
 800403e:	d5fb      	bpl.n	8004038 <_printf_i+0xb8>
 8004040:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004044:	2d00      	cmp	r5, #0
 8004046:	da03      	bge.n	8004050 <_printf_i+0xd0>
 8004048:	232d      	movs	r3, #45	@ 0x2d
 800404a:	426d      	negs	r5, r5
 800404c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004050:	230a      	movs	r3, #10
 8004052:	4858      	ldr	r0, [pc, #352]	@ (80041b4 <_printf_i+0x234>)
 8004054:	e011      	b.n	800407a <_printf_i+0xfa>
 8004056:	6821      	ldr	r1, [r4, #0]
 8004058:	6833      	ldr	r3, [r6, #0]
 800405a:	0608      	lsls	r0, r1, #24
 800405c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004060:	d402      	bmi.n	8004068 <_printf_i+0xe8>
 8004062:	0649      	lsls	r1, r1, #25
 8004064:	bf48      	it	mi
 8004066:	b2ad      	uxthmi	r5, r5
 8004068:	2f6f      	cmp	r7, #111	@ 0x6f
 800406a:	6033      	str	r3, [r6, #0]
 800406c:	bf14      	ite	ne
 800406e:	230a      	movne	r3, #10
 8004070:	2308      	moveq	r3, #8
 8004072:	4850      	ldr	r0, [pc, #320]	@ (80041b4 <_printf_i+0x234>)
 8004074:	2100      	movs	r1, #0
 8004076:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800407a:	6866      	ldr	r6, [r4, #4]
 800407c:	2e00      	cmp	r6, #0
 800407e:	60a6      	str	r6, [r4, #8]
 8004080:	db05      	blt.n	800408e <_printf_i+0x10e>
 8004082:	6821      	ldr	r1, [r4, #0]
 8004084:	432e      	orrs	r6, r5
 8004086:	f021 0104 	bic.w	r1, r1, #4
 800408a:	6021      	str	r1, [r4, #0]
 800408c:	d04b      	beq.n	8004126 <_printf_i+0x1a6>
 800408e:	4616      	mov	r6, r2
 8004090:	fbb5 f1f3 	udiv	r1, r5, r3
 8004094:	fb03 5711 	mls	r7, r3, r1, r5
 8004098:	5dc7      	ldrb	r7, [r0, r7]
 800409a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800409e:	462f      	mov	r7, r5
 80040a0:	42bb      	cmp	r3, r7
 80040a2:	460d      	mov	r5, r1
 80040a4:	d9f4      	bls.n	8004090 <_printf_i+0x110>
 80040a6:	2b08      	cmp	r3, #8
 80040a8:	d10b      	bne.n	80040c2 <_printf_i+0x142>
 80040aa:	6823      	ldr	r3, [r4, #0]
 80040ac:	07df      	lsls	r7, r3, #31
 80040ae:	d508      	bpl.n	80040c2 <_printf_i+0x142>
 80040b0:	6923      	ldr	r3, [r4, #16]
 80040b2:	6861      	ldr	r1, [r4, #4]
 80040b4:	4299      	cmp	r1, r3
 80040b6:	bfde      	ittt	le
 80040b8:	2330      	movle	r3, #48	@ 0x30
 80040ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040c2:	1b92      	subs	r2, r2, r6
 80040c4:	6122      	str	r2, [r4, #16]
 80040c6:	464b      	mov	r3, r9
 80040c8:	4621      	mov	r1, r4
 80040ca:	4640      	mov	r0, r8
 80040cc:	f8cd a000 	str.w	sl, [sp]
 80040d0:	aa03      	add	r2, sp, #12
 80040d2:	f7ff fee3 	bl	8003e9c <_printf_common>
 80040d6:	3001      	adds	r0, #1
 80040d8:	d14a      	bne.n	8004170 <_printf_i+0x1f0>
 80040da:	f04f 30ff 	mov.w	r0, #4294967295
 80040de:	b004      	add	sp, #16
 80040e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040e4:	6823      	ldr	r3, [r4, #0]
 80040e6:	f043 0320 	orr.w	r3, r3, #32
 80040ea:	6023      	str	r3, [r4, #0]
 80040ec:	2778      	movs	r7, #120	@ 0x78
 80040ee:	4832      	ldr	r0, [pc, #200]	@ (80041b8 <_printf_i+0x238>)
 80040f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80040f4:	6823      	ldr	r3, [r4, #0]
 80040f6:	6831      	ldr	r1, [r6, #0]
 80040f8:	061f      	lsls	r7, r3, #24
 80040fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80040fe:	d402      	bmi.n	8004106 <_printf_i+0x186>
 8004100:	065f      	lsls	r7, r3, #25
 8004102:	bf48      	it	mi
 8004104:	b2ad      	uxthmi	r5, r5
 8004106:	6031      	str	r1, [r6, #0]
 8004108:	07d9      	lsls	r1, r3, #31
 800410a:	bf44      	itt	mi
 800410c:	f043 0320 	orrmi.w	r3, r3, #32
 8004110:	6023      	strmi	r3, [r4, #0]
 8004112:	b11d      	cbz	r5, 800411c <_printf_i+0x19c>
 8004114:	2310      	movs	r3, #16
 8004116:	e7ad      	b.n	8004074 <_printf_i+0xf4>
 8004118:	4826      	ldr	r0, [pc, #152]	@ (80041b4 <_printf_i+0x234>)
 800411a:	e7e9      	b.n	80040f0 <_printf_i+0x170>
 800411c:	6823      	ldr	r3, [r4, #0]
 800411e:	f023 0320 	bic.w	r3, r3, #32
 8004122:	6023      	str	r3, [r4, #0]
 8004124:	e7f6      	b.n	8004114 <_printf_i+0x194>
 8004126:	4616      	mov	r6, r2
 8004128:	e7bd      	b.n	80040a6 <_printf_i+0x126>
 800412a:	6833      	ldr	r3, [r6, #0]
 800412c:	6825      	ldr	r5, [r4, #0]
 800412e:	1d18      	adds	r0, r3, #4
 8004130:	6961      	ldr	r1, [r4, #20]
 8004132:	6030      	str	r0, [r6, #0]
 8004134:	062e      	lsls	r6, r5, #24
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	d501      	bpl.n	800413e <_printf_i+0x1be>
 800413a:	6019      	str	r1, [r3, #0]
 800413c:	e002      	b.n	8004144 <_printf_i+0x1c4>
 800413e:	0668      	lsls	r0, r5, #25
 8004140:	d5fb      	bpl.n	800413a <_printf_i+0x1ba>
 8004142:	8019      	strh	r1, [r3, #0]
 8004144:	2300      	movs	r3, #0
 8004146:	4616      	mov	r6, r2
 8004148:	6123      	str	r3, [r4, #16]
 800414a:	e7bc      	b.n	80040c6 <_printf_i+0x146>
 800414c:	6833      	ldr	r3, [r6, #0]
 800414e:	2100      	movs	r1, #0
 8004150:	1d1a      	adds	r2, r3, #4
 8004152:	6032      	str	r2, [r6, #0]
 8004154:	681e      	ldr	r6, [r3, #0]
 8004156:	6862      	ldr	r2, [r4, #4]
 8004158:	4630      	mov	r0, r6
 800415a:	f000 f83f 	bl	80041dc <memchr>
 800415e:	b108      	cbz	r0, 8004164 <_printf_i+0x1e4>
 8004160:	1b80      	subs	r0, r0, r6
 8004162:	6060      	str	r0, [r4, #4]
 8004164:	6863      	ldr	r3, [r4, #4]
 8004166:	6123      	str	r3, [r4, #16]
 8004168:	2300      	movs	r3, #0
 800416a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800416e:	e7aa      	b.n	80040c6 <_printf_i+0x146>
 8004170:	4632      	mov	r2, r6
 8004172:	4649      	mov	r1, r9
 8004174:	4640      	mov	r0, r8
 8004176:	6923      	ldr	r3, [r4, #16]
 8004178:	47d0      	blx	sl
 800417a:	3001      	adds	r0, #1
 800417c:	d0ad      	beq.n	80040da <_printf_i+0x15a>
 800417e:	6823      	ldr	r3, [r4, #0]
 8004180:	079b      	lsls	r3, r3, #30
 8004182:	d413      	bmi.n	80041ac <_printf_i+0x22c>
 8004184:	68e0      	ldr	r0, [r4, #12]
 8004186:	9b03      	ldr	r3, [sp, #12]
 8004188:	4298      	cmp	r0, r3
 800418a:	bfb8      	it	lt
 800418c:	4618      	movlt	r0, r3
 800418e:	e7a6      	b.n	80040de <_printf_i+0x15e>
 8004190:	2301      	movs	r3, #1
 8004192:	4632      	mov	r2, r6
 8004194:	4649      	mov	r1, r9
 8004196:	4640      	mov	r0, r8
 8004198:	47d0      	blx	sl
 800419a:	3001      	adds	r0, #1
 800419c:	d09d      	beq.n	80040da <_printf_i+0x15a>
 800419e:	3501      	adds	r5, #1
 80041a0:	68e3      	ldr	r3, [r4, #12]
 80041a2:	9903      	ldr	r1, [sp, #12]
 80041a4:	1a5b      	subs	r3, r3, r1
 80041a6:	42ab      	cmp	r3, r5
 80041a8:	dcf2      	bgt.n	8004190 <_printf_i+0x210>
 80041aa:	e7eb      	b.n	8004184 <_printf_i+0x204>
 80041ac:	2500      	movs	r5, #0
 80041ae:	f104 0619 	add.w	r6, r4, #25
 80041b2:	e7f5      	b.n	80041a0 <_printf_i+0x220>
 80041b4:	08004d53 	.word	0x08004d53
 80041b8:	08004d64 	.word	0x08004d64

080041bc <_sbrk_r>:
 80041bc:	b538      	push	{r3, r4, r5, lr}
 80041be:	2300      	movs	r3, #0
 80041c0:	4d05      	ldr	r5, [pc, #20]	@ (80041d8 <_sbrk_r+0x1c>)
 80041c2:	4604      	mov	r4, r0
 80041c4:	4608      	mov	r0, r1
 80041c6:	602b      	str	r3, [r5, #0]
 80041c8:	f7fc fd26 	bl	8000c18 <_sbrk>
 80041cc:	1c43      	adds	r3, r0, #1
 80041ce:	d102      	bne.n	80041d6 <_sbrk_r+0x1a>
 80041d0:	682b      	ldr	r3, [r5, #0]
 80041d2:	b103      	cbz	r3, 80041d6 <_sbrk_r+0x1a>
 80041d4:	6023      	str	r3, [r4, #0]
 80041d6:	bd38      	pop	{r3, r4, r5, pc}
 80041d8:	200004e8 	.word	0x200004e8

080041dc <memchr>:
 80041dc:	4603      	mov	r3, r0
 80041de:	b510      	push	{r4, lr}
 80041e0:	b2c9      	uxtb	r1, r1
 80041e2:	4402      	add	r2, r0
 80041e4:	4293      	cmp	r3, r2
 80041e6:	4618      	mov	r0, r3
 80041e8:	d101      	bne.n	80041ee <memchr+0x12>
 80041ea:	2000      	movs	r0, #0
 80041ec:	e003      	b.n	80041f6 <memchr+0x1a>
 80041ee:	7804      	ldrb	r4, [r0, #0]
 80041f0:	3301      	adds	r3, #1
 80041f2:	428c      	cmp	r4, r1
 80041f4:	d1f6      	bne.n	80041e4 <memchr+0x8>
 80041f6:	bd10      	pop	{r4, pc}

080041f8 <_realloc_r>:
 80041f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041fc:	4607      	mov	r7, r0
 80041fe:	4614      	mov	r4, r2
 8004200:	460d      	mov	r5, r1
 8004202:	b921      	cbnz	r1, 800420e <_realloc_r+0x16>
 8004204:	4611      	mov	r1, r2
 8004206:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800420a:	f7ff bc63 	b.w	8003ad4 <_malloc_r>
 800420e:	b92a      	cbnz	r2, 800421c <_realloc_r+0x24>
 8004210:	f7ff fbf6 	bl	8003a00 <_free_r>
 8004214:	4625      	mov	r5, r4
 8004216:	4628      	mov	r0, r5
 8004218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800421c:	f000 f81a 	bl	8004254 <_malloc_usable_size_r>
 8004220:	4284      	cmp	r4, r0
 8004222:	4606      	mov	r6, r0
 8004224:	d802      	bhi.n	800422c <_realloc_r+0x34>
 8004226:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800422a:	d8f4      	bhi.n	8004216 <_realloc_r+0x1e>
 800422c:	4621      	mov	r1, r4
 800422e:	4638      	mov	r0, r7
 8004230:	f7ff fc50 	bl	8003ad4 <_malloc_r>
 8004234:	4680      	mov	r8, r0
 8004236:	b908      	cbnz	r0, 800423c <_realloc_r+0x44>
 8004238:	4645      	mov	r5, r8
 800423a:	e7ec      	b.n	8004216 <_realloc_r+0x1e>
 800423c:	42b4      	cmp	r4, r6
 800423e:	4622      	mov	r2, r4
 8004240:	4629      	mov	r1, r5
 8004242:	bf28      	it	cs
 8004244:	4632      	movcs	r2, r6
 8004246:	f7ff fbcd 	bl	80039e4 <memcpy>
 800424a:	4629      	mov	r1, r5
 800424c:	4638      	mov	r0, r7
 800424e:	f7ff fbd7 	bl	8003a00 <_free_r>
 8004252:	e7f1      	b.n	8004238 <_realloc_r+0x40>

08004254 <_malloc_usable_size_r>:
 8004254:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004258:	1f18      	subs	r0, r3, #4
 800425a:	2b00      	cmp	r3, #0
 800425c:	bfbc      	itt	lt
 800425e:	580b      	ldrlt	r3, [r1, r0]
 8004260:	18c0      	addlt	r0, r0, r3
 8004262:	4770      	bx	lr

08004264 <_init>:
 8004264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004266:	bf00      	nop
 8004268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800426a:	bc08      	pop	{r3}
 800426c:	469e      	mov	lr, r3
 800426e:	4770      	bx	lr

08004270 <_fini>:
 8004270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004272:	bf00      	nop
 8004274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004276:	bc08      	pop	{r3}
 8004278:	469e      	mov	lr, r3
 800427a:	4770      	bx	lr
