[1] “ClusterSoCBench: set of benchmarks to stress the cluster of GPGPUs.”
https://github.com/scale-lab/ClusterSoCBench, 2017.
[2] “Investigating Cavium’s ThunderX: The First ARM Server
SoC
With
Ambition,”
http://www.anandtech.com/show/10353/
investigating-cavium-thunderx-48-arm-cores/7, 2017.
[3] H. Abdi, “Partial least square regression (pls regression).” in Encyclopedia for research methods for the social sciences. Sage, 2003, pp.
792–795.
[4] D. Abdurachmanov, B. Bockelman, P. Elmer, G. Eulisse, R. Knight, and
S. Muzaffar, “Heterogeneous high throughput scientific computing with
APM x-gene and intel xeon phi,” CoRR, vol. abs/1410.3441, 2014.
[5] R. Azimi, X. Zhan, and S. Reda, “How good are low-power 64-bit socs
for server-class workloads?” in Workload Characterization (IISWC),
2015 IEEE International Symposium on, pp. 116–117.
[6] B. S. Center, “BSC tools.” https://tools.bsc.es/, 2017.
[7] S. Cook, CUDA programming: a developer’s guide to parallel computing with GPUs. Newnes, 2012.
[8] B.
Cumming,
“Cuda-stream,”
https://github.com/bcumming/
cuda-stream, 2016.
[9] K. Dev and S. Reda, “Scheduling challenges and opportunities in
integrated cpu+gpu processors,” in Proceedings of the 14th ACM/IEEE
Symposium on Embedded Systems for Real-Time Multimedia, ser. ESTIMedia’16, 2016, pp. 78–83.
[10] Y. Jia, E. Shelhamer, J. Donahue, S. Karayev, J. Long, R. Girshick,
S. Guadarrama, and T. Darrell, “Caffe: Convolutional architecture for
fast feature embedding,” in Proceedings of the 22nd ACM international
conference on Multimedia, 2014, pp. 675–678.
[11] A. Krizhevsky, I. Sutskever, and G. E. Hinton, “Imagenet classification
with deep convolutional neural networks,” in Advances in neural information processing systems, 2012, pp. 1097–1105.
[12] P. R. Luszczek, D. H. Bailey, J. J. Dongarra, J. Kepner, R. F. Lucas, R. Rabenseifner, and D. Takahashi, “The hpc challenge (hpcc)
benchmark suite,” in Proceedings of the 2006 ACM/IEEE conference
on Supercomputing, p. 213.
[13] J. Maqbool, S. Oh, and G. C. Fox, “Evaluating arm hpc clusters for
scientific workloads,” vol. 27, no. 17. Wiley Online Library, 2015, pp.
5390–5410.
[14] A. Nowak, D. Levinthal, and W. Zwaenepoel, “Hierarchical cycle
accounting: a new method for application performance tuning,” in
Performance Analysis of Systems and Software (ISPASS), 2015 IEEE
International Symposium on, pp. 112–123.
[15] Nvidia, “High performance linpack for CUDA.” https://developer.nvidia.
com/rdp/assets/cuda-accelerated-linpack-linux64, 2016.
[16] E. Padoin, D. De Olivera, P. Velho, P. Navaux, B. Videau, A. Degomme,
and J.-F. Mehaut, “Scalability and energy efficiency of hpc cluster with
arm mpsoc,” in Proc. of 11th Workshop on Parallel and Distributed
Processing, 2013.
[17] Parallel-forall, “Jacobi for CUDA.” https://github.com/parallel-forall/
code-samples/tree/master/posts/cuda-aware-mpi-example, 2016.
[18] N. Rajovic, P. M. Carpenter, I. Gelado, N. Puzovic, A. Ramirez, and
M. Valero, “Supercomputing with commodity cpus: Are mobile socs
ready for hpc?” in Proceedings of the International Conference on High
Performance Computing, Networking, Storage and Analysis. ACM,
2013, p. 40.
[19] N. Rajovic, A. Rico, F. Mantovani, D. Ruiz, J. O. Vilarrubi, C. Gomez,
L. Backes, D. Nieto, H. Servat, X. Martorell et al., “The mont-blanc prototype: An alternative approach for hpc systems,” in High Performance
Computing, Networking, Storage and Analysis, SC16: International
Conference for. IEEE, 2016, pp. 444–455.
[20] N. Rajovic, A. Rico, N. Puzovic, C. Adeniyi-Jones, and A. Ramirez,
“Tibidabo: Making the case for an arm-based hpc system,” vol. 36.
Elsevier, 2014, pp. 322–334.
[21] N. Rajovic, L. Vilanova, C. Villavieja, N. Puzovic, and A. Ramirez, “The
low power architecture approach towards exascale computing,” vol. 4,
no. 6. Elsevier, 2013, pp. 439–443.
[22] C. Rosas, J. Giménez, and J. Labarta, “Scalability prediction for fundamental performance factors,” vol. 1, no. 2, 2014, pp. 4–19.
[23] C. Szegedy, W. Liu, Y. Jia, P. Sermanet, S. Reed, D. Anguelov, D. Erhan,
V. Vanhoucke, and A. Rabinovich, “Going deeper with convolutions,”
in Proceedings of the IEEE Conference on Computer Vision and Pattern
Recognition, 2015, pp. 1–9.
[24] UK-MAC, “Cloverleaf for CUDA.” https://github.com/UK-MAC/
CloverLeaf CUDA, 2016.
[25] ——, “Tealeaf for CUDA.” https://github.com/UK-MAC/TeaLeaf, 2016.
[26] S. Williams, A. Waterman, and D. Patterson, “Roofline: an insightful
visual performance model for multicore architectures,” vol. 52, no. 4.
ACM, 2009, pp. 65–76.