vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\OR.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\NOT.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\AND.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\two_input_multiplexer.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\half_adder.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\d_flipflop.vhd"
vhdl work "E:\for_testing_submission\src\lab4\nbit_incrementer.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\nbit_two_input_mux.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\nbit_reg.vhd"
vhdl work "E:\for_testing_submission\src\lab4\nbit_parallel_load_sync_counter.vhd"
vhdl work "E:\for_testing_submission\src\lab4\eight_bit_comparator.vhd"
vhdl work "E:\for_testing_submission\src\lab4\modm_sync_count.vhd"
