{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 19:27:10 2007 " "Info: Processing started: Fri Feb 09 19:27:10 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_top -c fpga_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_top -c fpga_top" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_top EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"fpga_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKA (placed in PIN 27 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLKA (placed in PIN 27 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 14 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKA" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IFCLK (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node IFCLK (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 13 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FX2CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node FX2CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDC0_CLK " "Info: Destination node DDC0_CLK" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 18 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_CLK" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_CLK } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDC1_CLK " "Info: Destination node DDC1_CLK" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 28 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_CLK" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_CLK } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 12 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2CLK" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2CLK } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_enable  " "Info: Automatically promoted node clk_enable " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CIC6_520:f1_inst1_I\|phase_1~26 " "Info: Destination node CIC6_520:f1_inst1_I\|phase_1~26" {  } { { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 86 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIC6_520:f1_inst1_I|phase_1~26 } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIC6_520:f1_inst1_I|phase_1~26 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[20\] " "Info: Destination node cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[20\]" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[20] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[20] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[19\] " "Info: Destination node cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[19\]" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[19] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[19] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[18\] " "Info: Destination node cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[18\]" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[18] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[18] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[17\] " "Info: Destination node cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[17\]" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[17] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[17] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[16\] " "Info: Destination node cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[16\]" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[16] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[16] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[15\] " "Info: Destination node cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[15\]" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[15] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[14\] " "Info: Destination node cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[14\]" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[14] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[13\] " "Info: Destination node cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[13\]" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[13] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[13] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[12\] " "Info: Destination node cordic:rx_cordic\|cordic_stage:cordic_stage16\|Qout\[12\]" {  } { { "cordic_stage.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/cordic_stage.v" 57 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[12] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { cordic:rx_cordic|cordic_stage:cordic_stage16|Qout[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 83 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_enable } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_enable } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "txfifoclr  " "Info: Automatically promoted node txfifoclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~8 " "Info: Destination node Selector0~8" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 455 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector0~8 } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector0~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0}  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 411 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { txfifoclr } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { txfifoclr } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr  " "Info: Automatically promoted node tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "db/dcfifo_8bi1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 70 2 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdaclr } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdaclr } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr  " "Info: Automatically promoted node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0}  } { { "db/dcfifo_8bi1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 70 2 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdaclr } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdaclr } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:02 " "Info: Finished register packing: elapsed time is 00:00:02" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:17 " "Info: Fitter placement operations ending: elapsed time is 00:03:17" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "18.901 ns register register " "Info: Estimated most critical path is register to register delay of 18.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CIC6_520:f1_inst1_I\|section_out6\[0\] 1 REG LAB_X29_Y17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y17; Fanout = 5; REG Node = 'CIC6_520:f1_inst1_I\|section_out6\[0\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CIC6_520:f1_inst1_I|section_out6[0] } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.596 ns) 1.577 ns CIC6_520:f1_inst1_I\|Add7~1098 2 COMB LAB_X28_Y17 2 " "Info: 2: + IC(0.981 ns) + CELL(0.596 ns) = 1.577 ns; Loc. = LAB_X28_Y17; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|Add7~1098'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CIC6_520:f1_inst1_I|section_out6[0] CIC6_520:f1_inst1_I|Add7~1098 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.083 ns CIC6_520:f1_inst1_I\|Add7~1099 3 COMB LAB_X28_Y17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.083 ns; Loc. = LAB_X28_Y17; Fanout = 3; COMB Node = 'CIC6_520:f1_inst1_I\|Add7~1099'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CIC6_520:f1_inst1_I|Add7~1098 CIC6_520:f1_inst1_I|Add7~1099 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 361 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.621 ns) 3.963 ns CIC6_520:f1_inst1_I\|Add8~1169 4 COMB LAB_X26_Y17 2 " "Info: 4: + IC(1.259 ns) + CELL(0.621 ns) = 3.963 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|Add8~1169'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.880 ns" { CIC6_520:f1_inst1_I|Add7~1099 CIC6_520:f1_inst1_I|Add8~1169 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 382 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.469 ns CIC6_520:f1_inst1_I\|Add8~1170 5 COMB LAB_X26_Y17 3 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.469 ns; Loc. = LAB_X26_Y17; Fanout = 3; COMB Node = 'CIC6_520:f1_inst1_I\|Add8~1170'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CIC6_520:f1_inst1_I|Add8~1169 CIC6_520:f1_inst1_I|Add8~1170 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 382 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 5.975 ns CIC6_520:f1_inst1_I\|Add9~1102 6 COMB LAB_X25_Y17 2 " "Info: 6: + IC(0.885 ns) + CELL(0.621 ns) = 5.975 ns; Loc. = LAB_X25_Y17; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|Add9~1102'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CIC6_520:f1_inst1_I|Add8~1170 CIC6_520:f1_inst1_I|Add9~1102 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.481 ns CIC6_520:f1_inst1_I\|Add9~1103 7 COMB LAB_X25_Y17 3 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 6.481 ns; Loc. = LAB_X25_Y17; Fanout = 3; COMB Node = 'CIC6_520:f1_inst1_I\|Add9~1103'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CIC6_520:f1_inst1_I|Add9~1102 CIC6_520:f1_inst1_I|Add9~1103 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 7.987 ns CIC6_520:f1_inst1_I\|Add10~1173 8 COMB LAB_X24_Y17 2 " "Info: 8: + IC(0.885 ns) + CELL(0.621 ns) = 7.987 ns; Loc. = LAB_X24_Y17; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|Add10~1173'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CIC6_520:f1_inst1_I|Add9~1103 CIC6_520:f1_inst1_I|Add10~1173 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.493 ns CIC6_520:f1_inst1_I\|Add10~1174 9 COMB LAB_X24_Y17 3 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 8.493 ns; Loc. = LAB_X24_Y17; Fanout = 3; COMB Node = 'CIC6_520:f1_inst1_I\|Add10~1174'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CIC6_520:f1_inst1_I|Add10~1173 CIC6_520:f1_inst1_I|Add10~1174 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 424 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 9.999 ns CIC6_520:f1_inst1_I\|Add11~1106 10 COMB LAB_X23_Y17 2 " "Info: 10: + IC(0.885 ns) + CELL(0.621 ns) = 9.999 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|Add11~1106'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CIC6_520:f1_inst1_I|Add10~1174 CIC6_520:f1_inst1_I|Add11~1106 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 445 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.505 ns CIC6_520:f1_inst1_I\|Add11~1107 11 COMB LAB_X23_Y17 2 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 10.505 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|Add11~1107'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CIC6_520:f1_inst1_I|Add11~1106 CIC6_520:f1_inst1_I|Add11~1107 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 445 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 12.011 ns CIC6_520:f1_inst1_I\|output_register\[64\]~371 12 COMB LAB_X22_Y17 1 " "Info: 12: + IC(0.885 ns) + CELL(0.621 ns) = 12.011 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~371'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CIC6_520:f1_inst1_I|Add11~1107 CIC6_520:f1_inst1_I|output_register[64]~371 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.097 ns CIC6_520:f1_inst1_I\|output_register\[64\]~372 13 COMB LAB_X22_Y17 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 12.097 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~372'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~371 CIC6_520:f1_inst1_I|output_register[64]~372 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.183 ns CIC6_520:f1_inst1_I\|output_register\[64\]~373 14 COMB LAB_X22_Y17 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 12.183 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~373'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~372 CIC6_520:f1_inst1_I|output_register[64]~373 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.269 ns CIC6_520:f1_inst1_I\|output_register\[64\]~374 15 COMB LAB_X22_Y17 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 12.269 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~374'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~373 CIC6_520:f1_inst1_I|output_register[64]~374 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.355 ns CIC6_520:f1_inst1_I\|output_register\[64\]~375 16 COMB LAB_X22_Y17 1 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 12.355 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~375'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~374 CIC6_520:f1_inst1_I|output_register[64]~375 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.441 ns CIC6_520:f1_inst1_I\|output_register\[64\]~376 17 COMB LAB_X22_Y17 1 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 12.441 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~376'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~375 CIC6_520:f1_inst1_I|output_register[64]~376 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.527 ns CIC6_520:f1_inst1_I\|output_register\[64\]~377 18 COMB LAB_X22_Y17 1 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 12.527 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~377'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~376 CIC6_520:f1_inst1_I|output_register[64]~377 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.613 ns CIC6_520:f1_inst1_I\|output_register\[64\]~378 19 COMB LAB_X22_Y17 1 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 12.613 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~378'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~377 CIC6_520:f1_inst1_I|output_register[64]~378 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 12.806 ns CIC6_520:f1_inst1_I\|output_register\[64\]~379 20 COMB LAB_X22_Y16 1 " "Info: 20: + IC(0.107 ns) + CELL(0.086 ns) = 12.806 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~379'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { CIC6_520:f1_inst1_I|output_register[64]~378 CIC6_520:f1_inst1_I|output_register[64]~379 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.892 ns CIC6_520:f1_inst1_I\|output_register\[64\]~380 21 COMB LAB_X22_Y16 1 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 12.892 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~380'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~379 CIC6_520:f1_inst1_I|output_register[64]~380 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.978 ns CIC6_520:f1_inst1_I\|output_register\[64\]~381 22 COMB LAB_X22_Y16 1 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 12.978 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~381'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~380 CIC6_520:f1_inst1_I|output_register[64]~381 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.064 ns CIC6_520:f1_inst1_I\|output_register\[64\]~382 23 COMB LAB_X22_Y16 1 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 13.064 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~382'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~381 CIC6_520:f1_inst1_I|output_register[64]~382 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.150 ns CIC6_520:f1_inst1_I\|output_register\[64\]~383 24 COMB LAB_X22_Y16 1 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 13.150 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~383'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~382 CIC6_520:f1_inst1_I|output_register[64]~383 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.236 ns CIC6_520:f1_inst1_I\|output_register\[64\]~384 25 COMB LAB_X22_Y16 1 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 13.236 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~384'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~383 CIC6_520:f1_inst1_I|output_register[64]~384 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.322 ns CIC6_520:f1_inst1_I\|output_register\[64\]~385 26 COMB LAB_X22_Y16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 13.322 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~385'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~384 CIC6_520:f1_inst1_I|output_register[64]~385 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.408 ns CIC6_520:f1_inst1_I\|output_register\[64\]~386 27 COMB LAB_X22_Y16 1 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 13.408 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~386'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~385 CIC6_520:f1_inst1_I|output_register[64]~386 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.494 ns CIC6_520:f1_inst1_I\|output_register\[64\]~387 28 COMB LAB_X22_Y16 1 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 13.494 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~387'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~386 CIC6_520:f1_inst1_I|output_register[64]~387 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.580 ns CIC6_520:f1_inst1_I\|output_register\[64\]~388 29 COMB LAB_X22_Y16 1 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 13.580 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~388'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~387 CIC6_520:f1_inst1_I|output_register[64]~388 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.666 ns CIC6_520:f1_inst1_I\|output_register\[64\]~389 30 COMB LAB_X22_Y16 1 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 13.666 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~389'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~388 CIC6_520:f1_inst1_I|output_register[64]~389 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.752 ns CIC6_520:f1_inst1_I\|output_register\[64\]~390 31 COMB LAB_X22_Y16 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 13.752 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~390'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~389 CIC6_520:f1_inst1_I|output_register[64]~390 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.838 ns CIC6_520:f1_inst1_I\|output_register\[64\]~391 32 COMB LAB_X22_Y16 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 13.838 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~391'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~390 CIC6_520:f1_inst1_I|output_register[64]~391 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 13.924 ns CIC6_520:f1_inst1_I\|output_register\[64\]~392 33 COMB LAB_X22_Y16 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 13.924 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~392'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~391 CIC6_520:f1_inst1_I|output_register[64]~392 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.010 ns CIC6_520:f1_inst1_I\|output_register\[64\]~393 34 COMB LAB_X22_Y16 1 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 14.010 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~393'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~392 CIC6_520:f1_inst1_I|output_register[64]~393 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.096 ns CIC6_520:f1_inst1_I\|output_register\[64\]~394 35 COMB LAB_X22_Y16 1 " "Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 14.096 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~394'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~393 CIC6_520:f1_inst1_I|output_register[64]~394 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 14.289 ns CIC6_520:f1_inst1_I\|output_register\[64\]~395 36 COMB LAB_X22_Y15 1 " "Info: 36: + IC(0.107 ns) + CELL(0.086 ns) = 14.289 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~395'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { CIC6_520:f1_inst1_I|output_register[64]~394 CIC6_520:f1_inst1_I|output_register[64]~395 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.375 ns CIC6_520:f1_inst1_I\|output_register\[64\]~396 37 COMB LAB_X22_Y15 1 " "Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 14.375 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~396'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~395 CIC6_520:f1_inst1_I|output_register[64]~396 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.461 ns CIC6_520:f1_inst1_I\|output_register\[64\]~397 38 COMB LAB_X22_Y15 1 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 14.461 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~397'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~396 CIC6_520:f1_inst1_I|output_register[64]~397 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.547 ns CIC6_520:f1_inst1_I\|output_register\[64\]~398 39 COMB LAB_X22_Y15 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 14.547 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~398'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~397 CIC6_520:f1_inst1_I|output_register[64]~398 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.633 ns CIC6_520:f1_inst1_I\|output_register\[64\]~399 40 COMB LAB_X22_Y15 1 " "Info: 40: + IC(0.000 ns) + CELL(0.086 ns) = 14.633 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~399'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~398 CIC6_520:f1_inst1_I|output_register[64]~399 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.719 ns CIC6_520:f1_inst1_I\|output_register\[64\]~400 41 COMB LAB_X22_Y15 1 " "Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 14.719 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~400'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~399 CIC6_520:f1_inst1_I|output_register[64]~400 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.805 ns CIC6_520:f1_inst1_I\|output_register\[64\]~401 42 COMB LAB_X22_Y15 1 " "Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 14.805 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~401'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~400 CIC6_520:f1_inst1_I|output_register[64]~401 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.891 ns CIC6_520:f1_inst1_I\|output_register\[64\]~402 43 COMB LAB_X22_Y15 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 14.891 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~402'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~401 CIC6_520:f1_inst1_I|output_register[64]~402 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 14.977 ns CIC6_520:f1_inst1_I\|output_register\[64\]~403 44 COMB LAB_X22_Y15 1 " "Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 14.977 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~403'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~402 CIC6_520:f1_inst1_I|output_register[64]~403 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.063 ns CIC6_520:f1_inst1_I\|output_register\[64\]~404 45 COMB LAB_X22_Y15 1 " "Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 15.063 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~404'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~403 CIC6_520:f1_inst1_I|output_register[64]~404 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.149 ns CIC6_520:f1_inst1_I\|output_register\[64\]~405 46 COMB LAB_X22_Y15 1 " "Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 15.149 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~405'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~404 CIC6_520:f1_inst1_I|output_register[64]~405 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.235 ns CIC6_520:f1_inst1_I\|output_register\[64\]~406 47 COMB LAB_X22_Y15 1 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 15.235 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~406'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~405 CIC6_520:f1_inst1_I|output_register[64]~406 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.321 ns CIC6_520:f1_inst1_I\|output_register\[64\]~407 48 COMB LAB_X22_Y15 1 " "Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 15.321 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~407'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~406 CIC6_520:f1_inst1_I|output_register[64]~407 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.407 ns CIC6_520:f1_inst1_I\|output_register\[64\]~408 49 COMB LAB_X22_Y15 2 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 15.407 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~408'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~407 CIC6_520:f1_inst1_I|output_register[64]~408 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.493 ns CIC6_520:f1_inst1_I\|output_register\[64\]~409 50 COMB LAB_X22_Y15 2 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 15.493 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[64\]~409'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~408 CIC6_520:f1_inst1_I|output_register[64]~409 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.579 ns CIC6_520:f1_inst1_I\|output_register\[65\]~410 51 COMB LAB_X22_Y15 2 " "Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 15.579 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[65\]~410'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[64]~409 CIC6_520:f1_inst1_I|output_register[65]~410 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 15.772 ns CIC6_520:f1_inst1_I\|output_register\[66\]~411 52 COMB LAB_X22_Y14 2 " "Info: 52: + IC(0.107 ns) + CELL(0.086 ns) = 15.772 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[66\]~411'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { CIC6_520:f1_inst1_I|output_register[65]~410 CIC6_520:f1_inst1_I|output_register[66]~411 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.858 ns CIC6_520:f1_inst1_I\|output_register\[67\]~412 53 COMB LAB_X22_Y14 2 " "Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 15.858 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[67\]~412'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[66]~411 CIC6_520:f1_inst1_I|output_register[67]~412 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 15.944 ns CIC6_520:f1_inst1_I\|output_register\[68\]~413 54 COMB LAB_X22_Y14 2 " "Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 15.944 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[68\]~413'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[67]~412 CIC6_520:f1_inst1_I|output_register[68]~413 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.030 ns CIC6_520:f1_inst1_I\|output_register\[69\]~414 55 COMB LAB_X22_Y14 2 " "Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 16.030 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[69\]~414'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[68]~413 CIC6_520:f1_inst1_I|output_register[69]~414 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.116 ns CIC6_520:f1_inst1_I\|output_register\[70\]~415 56 COMB LAB_X22_Y14 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 16.116 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[70\]~415'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[69]~414 CIC6_520:f1_inst1_I|output_register[70]~415 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.202 ns CIC6_520:f1_inst1_I\|output_register\[71\]~416 57 COMB LAB_X22_Y14 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 16.202 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[71\]~416'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[70]~415 CIC6_520:f1_inst1_I|output_register[71]~416 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.288 ns CIC6_520:f1_inst1_I\|output_register\[72\]~417 58 COMB LAB_X22_Y14 2 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 16.288 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[72\]~417'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[71]~416 CIC6_520:f1_inst1_I|output_register[72]~417 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.374 ns CIC6_520:f1_inst1_I\|output_register\[73\]~418 59 COMB LAB_X22_Y14 2 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 16.374 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[73\]~418'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[72]~417 CIC6_520:f1_inst1_I|output_register[73]~418 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.460 ns CIC6_520:f1_inst1_I\|output_register\[74\]~419 60 COMB LAB_X22_Y14 2 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 16.460 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[74\]~419'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[73]~418 CIC6_520:f1_inst1_I|output_register[74]~419 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.546 ns CIC6_520:f1_inst1_I\|output_register\[75\]~420 61 COMB LAB_X22_Y14 2 " "Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 16.546 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[75\]~420'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[74]~419 CIC6_520:f1_inst1_I|output_register[75]~420 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.632 ns CIC6_520:f1_inst1_I\|output_register\[76\]~421 62 COMB LAB_X22_Y14 2 " "Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 16.632 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[76\]~421'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[75]~420 CIC6_520:f1_inst1_I|output_register[76]~421 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.718 ns CIC6_520:f1_inst1_I\|output_register\[77\]~422 63 COMB LAB_X22_Y14 2 " "Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 16.718 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[77\]~422'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[76]~421 CIC6_520:f1_inst1_I|output_register[77]~422 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.804 ns CIC6_520:f1_inst1_I\|output_register\[78\]~423 64 COMB LAB_X22_Y14 2 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 16.804 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[78\]~423'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[77]~422 CIC6_520:f1_inst1_I|output_register[78]~423 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.890 ns CIC6_520:f1_inst1_I\|output_register\[79\]~424 65 COMB LAB_X22_Y14 2 " "Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 16.890 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[79\]~424'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[78]~423 CIC6_520:f1_inst1_I|output_register[79]~424 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 16.976 ns CIC6_520:f1_inst1_I\|output_register\[80\]~425 66 COMB LAB_X22_Y14 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 16.976 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[80\]~425'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[79]~424 CIC6_520:f1_inst1_I|output_register[80]~425 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.062 ns CIC6_520:f1_inst1_I\|output_register\[81\]~426 67 COMB LAB_X22_Y14 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 17.062 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[81\]~426'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[80]~425 CIC6_520:f1_inst1_I|output_register[81]~426 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 17.255 ns CIC6_520:f1_inst1_I\|output_register\[82\]~427 68 COMB LAB_X22_Y13 2 " "Info: 68: + IC(0.107 ns) + CELL(0.086 ns) = 17.255 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[82\]~427'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { CIC6_520:f1_inst1_I|output_register[81]~426 CIC6_520:f1_inst1_I|output_register[82]~427 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.341 ns CIC6_520:f1_inst1_I\|output_register\[83\]~428 69 COMB LAB_X22_Y13 2 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 17.341 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[83\]~428'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[82]~427 CIC6_520:f1_inst1_I|output_register[83]~428 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.427 ns CIC6_520:f1_inst1_I\|output_register\[84\]~429 70 COMB LAB_X22_Y13 2 " "Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 17.427 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[84\]~429'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[83]~428 CIC6_520:f1_inst1_I|output_register[84]~429 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.513 ns CIC6_520:f1_inst1_I\|output_register\[85\]~430 71 COMB LAB_X22_Y13 2 " "Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 17.513 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[85\]~430'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[84]~429 CIC6_520:f1_inst1_I|output_register[85]~430 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.599 ns CIC6_520:f1_inst1_I\|output_register\[86\]~431 72 COMB LAB_X22_Y13 2 " "Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 17.599 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[86\]~431'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[85]~430 CIC6_520:f1_inst1_I|output_register[86]~431 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.685 ns CIC6_520:f1_inst1_I\|output_register\[87\]~432 73 COMB LAB_X22_Y13 2 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 17.685 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[87\]~432'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[86]~431 CIC6_520:f1_inst1_I|output_register[87]~432 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.771 ns CIC6_520:f1_inst1_I\|output_register\[88\]~433 74 COMB LAB_X22_Y13 2 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 17.771 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[88\]~433'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[87]~432 CIC6_520:f1_inst1_I|output_register[88]~433 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.857 ns CIC6_520:f1_inst1_I\|output_register\[89\]~434 75 COMB LAB_X22_Y13 2 " "Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 17.857 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[89\]~434'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[88]~433 CIC6_520:f1_inst1_I|output_register[89]~434 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 17.943 ns CIC6_520:f1_inst1_I\|output_register\[90\]~435 76 COMB LAB_X22_Y13 2 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 17.943 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[90\]~435'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[89]~434 CIC6_520:f1_inst1_I|output_register[90]~435 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.029 ns CIC6_520:f1_inst1_I\|output_register\[91\]~436 77 COMB LAB_X22_Y13 2 " "Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 18.029 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[91\]~436'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[90]~435 CIC6_520:f1_inst1_I|output_register[91]~436 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.115 ns CIC6_520:f1_inst1_I\|output_register\[92\]~437 78 COMB LAB_X22_Y13 2 " "Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 18.115 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[92\]~437'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[91]~436 CIC6_520:f1_inst1_I|output_register[92]~437 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.201 ns CIC6_520:f1_inst1_I\|output_register\[93\]~438 79 COMB LAB_X22_Y13 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 18.201 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[93\]~438'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[92]~437 CIC6_520:f1_inst1_I|output_register[93]~438 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 18.287 ns CIC6_520:f1_inst1_I\|output_register\[94\]~439 80 COMB LAB_X22_Y13 1 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 18.287 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[94\]~439'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { CIC6_520:f1_inst1_I|output_register[93]~438 CIC6_520:f1_inst1_I|output_register[94]~439 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 18.793 ns CIC6_520:f1_inst1_I\|output_register\[95\]~322 81 COMB LAB_X22_Y13 1 " "Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 18.793 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'CIC6_520:f1_inst1_I\|output_register\[95\]~322'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { CIC6_520:f1_inst1_I|output_register[94]~439 CIC6_520:f1_inst1_I|output_register[95]~322 } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 18.901 ns CIC6_520:f1_inst1_I\|output_register\[95\] 82 REG LAB_X22_Y13 1 " "Info: 82: + IC(0.000 ns) + CELL(0.108 ns) = 18.901 ns; Loc. = LAB_X22_Y13; Fanout = 1; REG Node = 'CIC6_520:f1_inst1_I\|output_register\[95\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CIC6_520:f1_inst1_I|output_register[95]~322 CIC6_520:f1_inst1_I|output_register[95] } "NODE_NAME" } } { "../CIC/CIC6_520.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/CIC/CIC6_520.v" 494 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.693 ns ( 67.16 % ) " "Info: Total cell delay = 12.693 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.208 ns ( 32.84 % ) " "Info: Total interconnect delay = 6.208 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "18.901 ns" { CIC6_520:f1_inst1_I|section_out6[0] CIC6_520:f1_inst1_I|Add7~1098 CIC6_520:f1_inst1_I|Add7~1099 CIC6_520:f1_inst1_I|Add8~1169 CIC6_520:f1_inst1_I|Add8~1170 CIC6_520:f1_inst1_I|Add9~1102 CIC6_520:f1_inst1_I|Add9~1103 CIC6_520:f1_inst1_I|Add10~1173 CIC6_520:f1_inst1_I|Add10~1174 CIC6_520:f1_inst1_I|Add11~1106 CIC6_520:f1_inst1_I|Add11~1107 CIC6_520:f1_inst1_I|output_register[64]~371 CIC6_520:f1_inst1_I|output_register[64]~372 CIC6_520:f1_inst1_I|output_register[64]~373 CIC6_520:f1_inst1_I|output_register[64]~374 CIC6_520:f1_inst1_I|output_register[64]~375 CIC6_520:f1_inst1_I|output_register[64]~376 CIC6_520:f1_inst1_I|output_register[64]~377 CIC6_520:f1_inst1_I|output_register[64]~378 CIC6_520:f1_inst1_I|output_register[64]~379 CIC6_520:f1_inst1_I|output_register[64]~380 CIC6_520:f1_inst1_I|output_register[64]~381 CIC6_520:f1_inst1_I|output_register[64]~382 CIC6_520:f1_inst1_I|output_register[64]~383 CIC6_520:f1_inst1_I|output_register[64]~384 CIC6_520:f1_inst1_I|output_register[64]~385 CIC6_520:f1_inst1_I|output_register[64]~386 CIC6_520:f1_inst1_I|output_register[64]~387 CIC6_520:f1_inst1_I|output_register[64]~388 CIC6_520:f1_inst1_I|output_register[64]~389 CIC6_520:f1_inst1_I|output_register[64]~390 CIC6_520:f1_inst1_I|output_register[64]~391 CIC6_520:f1_inst1_I|output_register[64]~392 CIC6_520:f1_inst1_I|output_register[64]~393 CIC6_520:f1_inst1_I|output_register[64]~394 CIC6_520:f1_inst1_I|output_register[64]~395 CIC6_520:f1_inst1_I|output_register[64]~396 CIC6_520:f1_inst1_I|output_register[64]~397 CIC6_520:f1_inst1_I|output_register[64]~398 CIC6_520:f1_inst1_I|output_register[64]~399 CIC6_520:f1_inst1_I|output_register[64]~400 CIC6_520:f1_inst1_I|output_register[64]~401 CIC6_520:f1_inst1_I|output_register[64]~402 CIC6_520:f1_inst1_I|output_register[64]~403 CIC6_520:f1_inst1_I|output_register[64]~404 CIC6_520:f1_inst1_I|output_register[64]~405 CIC6_520:f1_inst1_I|output_register[64]~406 CIC6_520:f1_inst1_I|output_register[64]~407 CIC6_520:f1_inst1_I|output_register[64]~408 CIC6_520:f1_inst1_I|output_register[64]~409 CIC6_520:f1_inst1_I|output_register[65]~410 CIC6_520:f1_inst1_I|output_register[66]~411 CIC6_520:f1_inst1_I|output_register[67]~412 CIC6_520:f1_inst1_I|output_register[68]~413 CIC6_520:f1_inst1_I|output_register[69]~414 CIC6_520:f1_inst1_I|output_register[70]~415 CIC6_520:f1_inst1_I|output_register[71]~416 CIC6_520:f1_inst1_I|output_register[72]~417 CIC6_520:f1_inst1_I|output_register[73]~418 CIC6_520:f1_inst1_I|output_register[74]~419 CIC6_520:f1_inst1_I|output_register[75]~420 CIC6_520:f1_inst1_I|output_register[76]~421 CIC6_520:f1_inst1_I|output_register[77]~422 CIC6_520:f1_inst1_I|output_register[78]~423 CIC6_520:f1_inst1_I|output_register[79]~424 CIC6_520:f1_inst1_I|output_register[80]~425 CIC6_520:f1_inst1_I|output_register[81]~426 CIC6_520:f1_inst1_I|output_register[82]~427 CIC6_520:f1_inst1_I|output_register[83]~428 CIC6_520:f1_inst1_I|output_register[84]~429 CIC6_520:f1_inst1_I|output_register[85]~430 CIC6_520:f1_inst1_I|output_register[86]~431 CIC6_520:f1_inst1_I|output_register[87]~432 CIC6_520:f1_inst1_I|output_register[88]~433 CIC6_520:f1_inst1_I|output_register[89]~434 CIC6_520:f1_inst1_I|output_register[90]~435 CIC6_520:f1_inst1_I|output_register[91]~436 CIC6_520:f1_inst1_I|output_register[92]~437 CIC6_520:f1_inst1_I|output_register[93]~438 CIC6_520:f1_inst1_I|output_register[94]~439 CIC6_520:f1_inst1_I|output_register[95]~322 CIC6_520:f1_inst1_I|output_register[95] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 16 " "Info: Average interconnect usage is 9% of the available device resources. Peak interconnect usage is 16%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X11_Y10 X22_Y19 " "Info: The peak interconnect region extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Info: Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "62 " "Warning: Found 62 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_CLK 0 " "Info: Pin \"DDC0_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_A_B 0 " "Info: Pin \"DDC0_A_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[0\] 0 " "Info: Pin \"DDC0_DIN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[1\] 0 " "Info: Pin \"DDC0_DIN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[2\] 0 " "Info: Pin \"DDC0_DIN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[3\] 0 " "Info: Pin \"DDC0_DIN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[4\] 0 " "Info: Pin \"DDC0_DIN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[5\] 0 " "Info: Pin \"DDC0_DIN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[6\] 0 " "Info: Pin \"DDC0_DIN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[7\] 0 " "Info: Pin \"DDC0_DIN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[8\] 0 " "Info: Pin \"DDC0_DIN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[9\] 0 " "Info: Pin \"DDC0_DIN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[10\] 0 " "Info: Pin \"DDC0_DIN\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[11\] 0 " "Info: Pin \"DDC0_DIN\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[12\] 0 " "Info: Pin \"DDC0_DIN\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[13\] 0 " "Info: Pin \"DDC0_DIN\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[14\] 0 " "Info: Pin \"DDC0_DIN\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC0_DIN\[15\] 0 " "Info: Pin \"DDC0_DIN\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_CLK 0 " "Info: Pin \"DDC1_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_A_B 0 " "Info: Pin \"DDC1_A_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[0\] 0 " "Info: Pin \"DDC1_DIN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[1\] 0 " "Info: Pin \"DDC1_DIN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[2\] 0 " "Info: Pin \"DDC1_DIN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[3\] 0 " "Info: Pin \"DDC1_DIN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[4\] 0 " "Info: Pin \"DDC1_DIN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[5\] 0 " "Info: Pin \"DDC1_DIN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[6\] 0 " "Info: Pin \"DDC1_DIN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[7\] 0 " "Info: Pin \"DDC1_DIN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[8\] 0 " "Info: Pin \"DDC1_DIN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[9\] 0 " "Info: Pin \"DDC1_DIN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[10\] 0 " "Info: Pin \"DDC1_DIN\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[11\] 0 " "Info: Pin \"DDC1_DIN\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[12\] 0 " "Info: Pin \"DDC1_DIN\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[13\] 0 " "Info: Pin \"DDC1_DIN\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[14\] 0 " "Info: Pin \"DDC1_DIN\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DDC1_DIN\[15\] 0 " "Info: Pin \"DDC1_DIN\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLCS 0 " "Info: Pin \"SLCS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[0\] 0 " "Info: Pin \"FIFO_ADR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[1\] 0 " "Info: Pin \"FIFO_ADR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PKEND 0 " "Info: Pin \"PKEND\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOE 0 " "Info: Pin \"SLOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLWR 0 " "Info: Pin \"SLWR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLRD 0 " "Info: Pin \"SLRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[0\] 0 " "Info: Pin \"FD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[1\] 0 " "Info: Pin \"FD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[2\] 0 " "Info: Pin \"FD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[3\] 0 " "Info: Pin \"FD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[4\] 0 " "Info: Pin \"FD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[5\] 0 " "Info: Pin \"FD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[6\] 0 " "Info: Pin \"FD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[7\] 0 " "Info: Pin \"FD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[8\] 0 " "Info: Pin \"FD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[9\] 0 " "Info: Pin \"FD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[10\] 0 " "Info: Pin \"FD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[11\] 0 " "Info: Pin \"FD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[12\] 0 " "Info: Pin \"FD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[13\] 0 " "Info: Pin \"FD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[14\] 0 " "Info: Pin \"FD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FD\[15\] 0 " "Info: Pin \"FD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDI_M 0 " "Info: Pin \"SDI_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDO_M 0 " "Info: Pin \"SDO_M\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_SDO 0 " "Info: Pin \"FX2_SDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "txfifoclr~clkctrl " "Info: Node txfifoclr~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdptr_g\[2\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdptr_g\[2\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[2] } "NODE_NAME" } } { "db/dcfifo_8bi1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 74 9 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdptr_g\[4\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdptr_g\[4\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4] } "NODE_NAME" } } { "db/dcfifo_8bi1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 74 9 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdptr_g\[6\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdptr_g\[6\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6] } "NODE_NAME" } } { "db/dcfifo_8bi1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 74 9 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdptr_g\[0\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdptr_g\[0\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0] } "NODE_NAME" } } { "db/dcfifo_8bi1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 74 9 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdptr_g[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|delayed_wrptr_g\[3\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|delayed_wrptr_g\[3\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|delayed_wrptr_g[3] } "NODE_NAME" } } { "db/dcfifo_8bi1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 65 17 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|delayed_wrptr_g[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe7a\[3\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe7a\[3\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[3] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 32 8 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe9\|dffe10a\[6\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe9\|dffe10a\[6\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[6] } "NODE_NAME" } } { "db/dffpipe_qe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_qe9.tdf" 32 9 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe7a\[8\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe7a\[8\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[8] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 32 8 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[9\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[9\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 33 8 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[4\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[4\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 33 8 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[2\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[2\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[2] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 33 8 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[6\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[6\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[6] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 33 8 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe7a\[0\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe7a\[0\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[0] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 32 8 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[3\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[3\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[3] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 33 8 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[7\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[7\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[7] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 33 8 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|delayed_wrptr_g\[0\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|delayed_wrptr_g\[0\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|delayed_wrptr_g[0] } "NODE_NAME" } } { "db/dcfifo_8bi1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 65 17 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|delayed_wrptr_g[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[8\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[8\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[8] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 33 8 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[0\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe6\|dffe8a\[0\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[0] } "NODE_NAME" } } { "db/dffpipe_pe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_pe9.tdf" 33 8 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe9\|dffe10a\[4\] " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe9\|dffe10a\[4\] -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[4] } "NODE_NAME" } } { "db/dffpipe_qe9.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dffpipe_qe9.tdf" 32 9 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9|dffe10a[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdaclr } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr" } } } } { "db/dcfifo_8bi1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 70 2 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdaclr } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr " "Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr -- routed using non-global resources" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdaclr } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "tx_fifo:tx_fifo_q\|dcfifo:dcfifo_component\|dcfifo_8bi1:auto_generated\|rdaclr" } } } } { "db/dcfifo_8bi1.tdf" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/db/dcfifo_8bi1.tdf" 70 2 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_8bi1:auto_generated|rdaclr } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { txfifoclr~clkctrl } "NODE_NAME" } } { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 411 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { txfifoclr~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDI_M a permanently disabled " "Info: Pin SDI_M has a permanently disabled output enable" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 39 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDI_M" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDI_M } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDI_M } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDO_M a permanently disabled " "Info: Pin SDO_M has a permanently disabled output enable" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 40 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDO_M" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDO_M } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDO_M } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "42 " "Warning: Following 42 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_A_B VCC " "Info: Pin DDC0_A_B has VCC driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 19 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_A_B" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_A_B } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_A_B } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[0\] GND " "Info: Pin DDC0_DIN\[0\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[0\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[0] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[1\] GND " "Info: Pin DDC0_DIN\[1\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[1\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[1] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[2\] GND " "Info: Pin DDC0_DIN\[2\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[2\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[2] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[3\] GND " "Info: Pin DDC0_DIN\[3\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[3\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[4\] GND " "Info: Pin DDC0_DIN\[4\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[4\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[4] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[5\] GND " "Info: Pin DDC0_DIN\[5\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[5\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[5] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[6\] GND " "Info: Pin DDC0_DIN\[6\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[6\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[6] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[7\] GND " "Info: Pin DDC0_DIN\[7\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[7\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[7] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[8\] GND " "Info: Pin DDC0_DIN\[8\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[8\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[8] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[9\] GND " "Info: Pin DDC0_DIN\[9\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[9\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[9] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[10\] GND " "Info: Pin DDC0_DIN\[10\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[10\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[10] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[11\] GND " "Info: Pin DDC0_DIN\[11\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[11\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[11] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[12\] GND " "Info: Pin DDC0_DIN\[12\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[12\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[12] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[13\] GND " "Info: Pin DDC0_DIN\[13\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[13\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[13] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[14\] GND " "Info: Pin DDC0_DIN\[14\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[14\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[14] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC0_DIN\[15\] GND " "Info: Pin DDC0_DIN\[15\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 20 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC0_DIN\[15\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[15] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC0_DIN[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_A_B VCC " "Info: Pin DDC1_A_B has VCC driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 29 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_A_B" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_A_B } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_A_B } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[0\] GND " "Info: Pin DDC1_DIN\[0\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[0\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[0] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[1\] GND " "Info: Pin DDC1_DIN\[1\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[1\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[1] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[2\] GND " "Info: Pin DDC1_DIN\[2\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[2\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[2] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[3\] GND " "Info: Pin DDC1_DIN\[3\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[3\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[4\] GND " "Info: Pin DDC1_DIN\[4\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[4\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[4] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[5\] GND " "Info: Pin DDC1_DIN\[5\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[5\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[5] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[6\] GND " "Info: Pin DDC1_DIN\[6\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[6\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[6] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[7\] GND " "Info: Pin DDC1_DIN\[7\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[7\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[7] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[8\] GND " "Info: Pin DDC1_DIN\[8\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[8\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[8] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[9\] GND " "Info: Pin DDC1_DIN\[9\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[9\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[9] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[10\] GND " "Info: Pin DDC1_DIN\[10\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[10\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[10] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[11\] GND " "Info: Pin DDC1_DIN\[11\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[11\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[11] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[12\] GND " "Info: Pin DDC1_DIN\[12\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[12\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[12] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[13\] GND " "Info: Pin DDC1_DIN\[13\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[13\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[13] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[14\] GND " "Info: Pin DDC1_DIN\[14\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[14\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[14] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDC1_DIN\[15\] GND " "Info: Pin DDC1_DIN\[15\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 30 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC1_DIN\[15\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[15] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC1_DIN[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SLCS VCC " "Info: Pin SLCS has VCC driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 47 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLCS" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLCS } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLCS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FIFO_ADR\[0\] GND " "Info: Pin FIFO_ADR\[0\] has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 49 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "FIFO_ADR\[0\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[0] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FIFO_ADR\[1\] VCC " "Info: Pin FIFO_ADR\[1\] has VCC driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 49 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "FIFO_ADR\[1\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[1] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_ADR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PKEND GND " "Info: Pin PKEND has GND driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 50 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "PKEND" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { PKEND } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { PKEND } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SLOE VCC " "Info: Pin SLOE has VCC driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 51 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOE" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLOE } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLOE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SLRD VCC " "Info: Pin SLRD has VCC driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 53 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLRD" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SDI_M VCC " "Info: Pin SDI_M has VCC driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 39 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDI_M" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDI_M } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDI_M } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SDO_M VCC " "Info: Pin SDO_M has VCC driving its datain port" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 40 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDO_M" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDO_M } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDO_M } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "SPI_REGS:spi_regs\|sRd " "Info: Following pins have the same output enable: SPI_REGS:spi_regs\|sRd" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FX2_SDO 3.3-V LVTTL " "Info: Type bidirectional pin FX2_SDO uses the 3.3-V LVTTL I/O standard" {  } { { "fpga_top.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.v" 44 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_SDO" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_SDO } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_SDO } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Allocated 213 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 19:31:35 2007 " "Info: Processing ended: Fri Feb 09 19:31:35 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:04:25 " "Info: Elapsed time: 00:04:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.fit.smsg " "Info: Generated suppressed messages file C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_CYCII/fpga_top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
