// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * Intew Meteow Wake PCH pinctww/GPIO dwivew
 *
 * Copywight (C) 2022, Intew Cowpowation
 * Authow: Andy Shevchenko <andwiy.shevchenko@winux.intew.com>
 */

#incwude <winux/mod_devicetabwe.h>
#incwude <winux/moduwe.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pm.h>

#incwude <winux/pinctww/pinctww.h>

#incwude "pinctww-intew.h"

#define MTW_P_PAD_OWN		0x0b0
#define MTW_P_PADCFGWOCK	0x110
#define MTW_P_HOSTSW_OWN	0x140
#define MTW_P_GPI_IS		0x200
#define MTW_P_GPI_IE		0x210

#define MTW_S_PAD_OWN		0x0b0
#define MTW_S_PADCFGWOCK	0x0f0
#define MTW_S_HOSTSW_OWN	0x110
#define MTW_S_GPI_IS		0x200
#define MTW_S_GPI_IE		0x210

#define MTW_GPP(w, s, e, g)				\
	{						\
		.weg_num = (w),				\
		.base = (s),				\
		.size = ((e) - (s) + 1),		\
		.gpio_base = (g),			\
	}

#define MTW_P_COMMUNITY(b, s, e, g)			\
	INTEW_COMMUNITY_GPPS(b, s, e, g, MTW_P)

#define MTW_S_COMMUNITY(b, s, e, g)			\
	INTEW_COMMUNITY_GPPS(b, s, e, g, MTW_S)

/* Meteow Wake-P */
static const stwuct pinctww_pin_desc mtwp_pins[] = {
	/* CPU */
	PINCTWW_PIN(0, "PECI"),
	PINCTWW_PIN(1, "UFS_WESET_B"),
	PINCTWW_PIN(2, "VIDSOUT"),
	PINCTWW_PIN(3, "VIDSCK"),
	PINCTWW_PIN(4, "VIDAWEWT_B"),
	/* GPP_V */
	PINCTWW_PIN(5, "BATWOW_B"),
	PINCTWW_PIN(6, "AC_PWESENT"),
	PINCTWW_PIN(7, "SOC_WAKE_B"),
	PINCTWW_PIN(8, "PWWBTN_B"),
	PINCTWW_PIN(9, "SWP_S3_B"),
	PINCTWW_PIN(10, "SWP_S4_B"),
	PINCTWW_PIN(11, "SWP_A_B"),
	PINCTWW_PIN(12, "GPP_V_7"),
	PINCTWW_PIN(13, "SUSCWK"),
	PINCTWW_PIN(14, "SWP_WWAN_B"),
	PINCTWW_PIN(15, "SWP_S5_B"),
	PINCTWW_PIN(16, "WANPHYPC"),
	PINCTWW_PIN(17, "SWP_WAN_B"),
	PINCTWW_PIN(18, "GPP_V_13"),
	PINCTWW_PIN(19, "WAKE_B"),
	PINCTWW_PIN(20, "GPP_V_15"),
	PINCTWW_PIN(21, "GPP_V_16"),
	PINCTWW_PIN(22, "GPP_V_17"),
	PINCTWW_PIN(23, "GPP_V_18"),
	PINCTWW_PIN(24, "CATEWW_B"),
	PINCTWW_PIN(25, "PWOCHOT_B"),
	PINCTWW_PIN(26, "THEWMTWIP_B"),
	PINCTWW_PIN(27, "DSI_DE_TE_2_GENWOCK_WEF"),
	PINCTWW_PIN(28, "DSI_DE_TE_1_DISP_UTIWS"),
	/* GPP_C */
	PINCTWW_PIN(29, "SMBCWK"),
	PINCTWW_PIN(30, "SMBDATA"),
	PINCTWW_PIN(31, "SMBAWEWT_B"),
	PINCTWW_PIN(32, "SMW0CWK"),
	PINCTWW_PIN(33, "SMW0DATA"),
	PINCTWW_PIN(34, "GPP_C_5"),
	PINCTWW_PIN(35, "GPP_C_6"),
	PINCTWW_PIN(36, "GPP_C_7"),
	PINCTWW_PIN(37, "GPP_C_8"),
	PINCTWW_PIN(38, "GPP_C_9"),
	PINCTWW_PIN(39, "GPP_C_10"),
	PINCTWW_PIN(40, "GPP_C_11"),
	PINCTWW_PIN(41, "GPP_C_12"),
	PINCTWW_PIN(42, "GPP_C_13"),
	PINCTWW_PIN(43, "GPP_C_14"),
	PINCTWW_PIN(44, "GPP_C_15"),
	PINCTWW_PIN(45, "GPP_C_16"),
	PINCTWW_PIN(46, "GPP_C_17"),
	PINCTWW_PIN(47, "GPP_C_18"),
	PINCTWW_PIN(48, "GPP_C_19"),
	PINCTWW_PIN(49, "GPP_C_20"),
	PINCTWW_PIN(50, "GPP_C_21"),
	PINCTWW_PIN(51, "GPP_C_22"),
	PINCTWW_PIN(52, "GPP_C_23"),
	/* GPP_A */
	PINCTWW_PIN(53, "ESPI_IO_0"),
	PINCTWW_PIN(54, "ESPI_IO_1"),
	PINCTWW_PIN(55, "ESPI_IO_2"),
	PINCTWW_PIN(56, "ESPI_IO_3"),
	PINCTWW_PIN(57, "ESPI_CS0_B"),
	PINCTWW_PIN(58, "ESPI_CWK"),
	PINCTWW_PIN(59, "ESPI_WESET_B"),
	PINCTWW_PIN(60, "GPP_A_7"),
	PINCTWW_PIN(61, "GPP_A_8"),
	PINCTWW_PIN(62, "GPP_A_9"),
	PINCTWW_PIN(63, "GPP_A_10"),
	PINCTWW_PIN(64, "GPP_A_11"),
	PINCTWW_PIN(65, "GPP_A_12"),
	PINCTWW_PIN(66, "ESPI_CS1_B"),
	PINCTWW_PIN(67, "ESPI_CS2_B"),
	PINCTWW_PIN(68, "ESPI_CS3_B"),
	PINCTWW_PIN(69, "ESPI_AWEWT0_B"),
	PINCTWW_PIN(70, "ESPI_AWEWT1_B"),
	PINCTWW_PIN(71, "ESPI_AWEWT2_B"),
	PINCTWW_PIN(72, "ESPI_AWEWT3_B"),
	PINCTWW_PIN(73, "GPP_A_20"),
	PINCTWW_PIN(74, "GPP_A_21"),
	PINCTWW_PIN(75, "GPP_A_22"),
	PINCTWW_PIN(76, "GPP_A_23"),
	PINCTWW_PIN(77, "ESPI_CWK_WOOPBK"),
	/* GPP_E */
	PINCTWW_PIN(78, "GPP_E_0"),
	PINCTWW_PIN(79, "GPP_E_1"),
	PINCTWW_PIN(80, "GPP_E_2"),
	PINCTWW_PIN(81, "GPP_E_3"),
	PINCTWW_PIN(82, "GPP_E_4"),
	PINCTWW_PIN(83, "GPP_E_5"),
	PINCTWW_PIN(84, "GPP_E_6"),
	PINCTWW_PIN(85, "GPP_E_7"),
	PINCTWW_PIN(86, "GPP_E_8"),
	PINCTWW_PIN(87, "GPP_E_9"),
	PINCTWW_PIN(88, "GPP_E_10"),
	PINCTWW_PIN(89, "GPP_E_11"),
	PINCTWW_PIN(90, "GPP_E_12"),
	PINCTWW_PIN(91, "GPP_E_13"),
	PINCTWW_PIN(92, "GPP_E_14"),
	PINCTWW_PIN(93, "SWP_DWAM_B"),
	PINCTWW_PIN(94, "GPP_E_16"),
	PINCTWW_PIN(95, "GPP_E_17"),
	PINCTWW_PIN(96, "GPP_E_18"),
	PINCTWW_PIN(97, "GPP_E_19"),
	PINCTWW_PIN(98, "GPP_E_20"),
	PINCTWW_PIN(99, "GPP_E_21"),
	PINCTWW_PIN(100, "DNX_FOWCE_WEWOAD"),
	PINCTWW_PIN(101, "GPP_E_23"),
	PINCTWW_PIN(102, "THC0_GSPI0_CWK_WOOPBK"),
	/* GPP_H */
	PINCTWW_PIN(103, "GPP_H_0"),
	PINCTWW_PIN(104, "GPP_H_1"),
	PINCTWW_PIN(105, "GPP_H_2"),
	PINCTWW_PIN(106, "GPP_H_3"),
	PINCTWW_PIN(107, "GPP_H_4"),
	PINCTWW_PIN(108, "GPP_H_5"),
	PINCTWW_PIN(109, "GPP_H_6"),
	PINCTWW_PIN(110, "GPP_H_7"),
	PINCTWW_PIN(111, "GPP_H_8"),
	PINCTWW_PIN(112, "GPP_H_9"),
	PINCTWW_PIN(113, "GPP_H_10"),
	PINCTWW_PIN(114, "GPP_H_11"),
	PINCTWW_PIN(115, "GPP_H_12"),
	PINCTWW_PIN(116, "CPU_C10_GATE_B"),
	PINCTWW_PIN(117, "GPP_H_14"),
	PINCTWW_PIN(118, "GPP_H_15"),
	PINCTWW_PIN(119, "GPP_H_16"),
	PINCTWW_PIN(120, "GPP_H_17"),
	PINCTWW_PIN(121, "GPP_H_18"),
	PINCTWW_PIN(122, "GPP_H_19"),
	PINCTWW_PIN(123, "GPP_H_20"),
	PINCTWW_PIN(124, "GPP_H_21"),
	PINCTWW_PIN(125, "GPP_H_22"),
	PINCTWW_PIN(126, "GPP_H_23"),
	PINCTWW_PIN(127, "WPI3C1_CWK_WOOPBK"),
	PINCTWW_PIN(128, "I3C0_CWK_WOOPBK"),
	/* GPP_F */
	PINCTWW_PIN(129, "CNV_BWI_DT"),
	PINCTWW_PIN(130, "CNV_BWI_WSP"),
	PINCTWW_PIN(131, "CNV_WGI_DT"),
	PINCTWW_PIN(132, "CNV_WGI_WSP"),
	PINCTWW_PIN(133, "CNV_WF_WESET_B"),
	PINCTWW_PIN(134, "CWF_CWKWEQ"),
	PINCTWW_PIN(135, "GPP_F_6"),
	PINCTWW_PIN(136, "FUSA_DIAGTEST_EN"),
	PINCTWW_PIN(137, "FUSA_DIAGTEST_MODE"),
	PINCTWW_PIN(138, "BOOTMPC"),
	PINCTWW_PIN(139, "GPP_F_10"),
	PINCTWW_PIN(140, "GPP_F_11"),
	PINCTWW_PIN(141, "GSXDOUT"),
	PINCTWW_PIN(142, "GSXSWOAD"),
	PINCTWW_PIN(143, "GSXDIN"),
	PINCTWW_PIN(144, "GSXSWESETB"),
	PINCTWW_PIN(145, "GSXCWK"),
	PINCTWW_PIN(146, "GMII_MDC_0"),
	PINCTWW_PIN(147, "GMII_MDIO_0"),
	PINCTWW_PIN(148, "GPP_F_19"),
	PINCTWW_PIN(149, "GPP_F_20"),
	PINCTWW_PIN(150, "GPP_F_21"),
	PINCTWW_PIN(151, "GPP_F_22"),
	PINCTWW_PIN(152, "GPP_F_23"),
	PINCTWW_PIN(153, "THC1_GSPI1_CWK_WOOPBK"),
	PINCTWW_PIN(154, "GSPI0A_CWK_WOOPBK"),
	/* SPI0 */
	PINCTWW_PIN(155, "SPI0_IO_2"),
	PINCTWW_PIN(156, "SPI0_IO_3"),
	PINCTWW_PIN(157, "SPI0_MOSI_IO_0"),
	PINCTWW_PIN(158, "SPI0_MISO_IO_1"),
	PINCTWW_PIN(159, "SPI0_TPM_CS_B"),
	PINCTWW_PIN(160, "SPI0_FWASH_0_CS_B"),
	PINCTWW_PIN(161, "SPI0_FWASH_1_CS_B"),
	PINCTWW_PIN(162, "SPI0_CWK"),
	PINCTWW_PIN(163, "W_BKWTEN"),
	PINCTWW_PIN(164, "W_BKWTCTW"),
	PINCTWW_PIN(165, "W_VDDEN"),
	PINCTWW_PIN(166, "SYS_PWWOK"),
	PINCTWW_PIN(167, "SYS_WESET_B"),
	PINCTWW_PIN(168, "MWK_WST_B"),
	PINCTWW_PIN(169, "SPI0_CWK_WOOPBK"),
	/* vGPIO_3 */
	PINCTWW_PIN(170, "ESPI_USB_OCB_0"),
	PINCTWW_PIN(171, "ESPI_USB_OCB_1"),
	PINCTWW_PIN(172, "ESPI_USB_OCB_2"),
	PINCTWW_PIN(173, "ESPI_USB_OCB_3"),
	PINCTWW_PIN(174, "USB_CPU_OCB_0"),
	PINCTWW_PIN(175, "USB_CPU_OCB_1"),
	PINCTWW_PIN(176, "USB_CPU_OCB_2"),
	PINCTWW_PIN(177, "USB_CPU_OCB_3"),
	PINCTWW_PIN(178, "TS0_IN_INT"),
	PINCTWW_PIN(179, "TS1_IN_INT"),
	PINCTWW_PIN(180, "THC0_WOT_INT"),
	PINCTWW_PIN(181, "THC1_WOT_INT"),
	PINCTWW_PIN(182, "THC0_WHC_INT"),
	PINCTWW_PIN(183, "THC1_WHC_INT"),
	/* GPP_S */
	PINCTWW_PIN(184, "GPP_S_0"),
	PINCTWW_PIN(185, "GPP_S_1"),
	PINCTWW_PIN(186, "GPP_S_2"),
	PINCTWW_PIN(187, "GPP_S_3"),
	PINCTWW_PIN(188, "GPP_S_4"),
	PINCTWW_PIN(189, "GPP_S_5"),
	PINCTWW_PIN(190, "GPP_S_6"),
	PINCTWW_PIN(191, "GPP_S_7"),
	/* JTAG */
	PINCTWW_PIN(192, "JTAG_MBPB0"),
	PINCTWW_PIN(193, "JTAG_MBPB1"),
	PINCTWW_PIN(194, "JTAG_MBPB2"),
	PINCTWW_PIN(195, "JTAG_MBPB3"),
	PINCTWW_PIN(196, "JTAG_TDO"),
	PINCTWW_PIN(197, "PWDY_B"),
	PINCTWW_PIN(198, "PWEQ_B"),
	PINCTWW_PIN(199, "JTAG_TDI"),
	PINCTWW_PIN(200, "JTAG_TMS"),
	PINCTWW_PIN(201, "JTAG_TCK"),
	PINCTWW_PIN(202, "DBG_PMODE"),
	PINCTWW_PIN(203, "JTAG_TWST_B"),
	/* GPP_B */
	PINCTWW_PIN(204, "ADM_VID_0"),
	PINCTWW_PIN(205, "ADM_VID_1"),
	PINCTWW_PIN(206, "GPP_B_2"),
	PINCTWW_PIN(207, "GPP_B_3"),
	PINCTWW_PIN(208, "GPP_B_4"),
	PINCTWW_PIN(209, "GPP_B_5"),
	PINCTWW_PIN(210, "GPP_B_6"),
	PINCTWW_PIN(211, "GPP_B_7"),
	PINCTWW_PIN(212, "GPP_B_8"),
	PINCTWW_PIN(213, "GPP_B_9"),
	PINCTWW_PIN(214, "GPP_B_10"),
	PINCTWW_PIN(215, "GPP_B_11"),
	PINCTWW_PIN(216, "SWP_S0_B"),
	PINCTWW_PIN(217, "PWTWST_B"),
	PINCTWW_PIN(218, "GPP_B_14"),
	PINCTWW_PIN(219, "GPP_B_15"),
	PINCTWW_PIN(220, "GPP_B_16"),
	PINCTWW_PIN(221, "GPP_B_17"),
	PINCTWW_PIN(222, "GPP_B_18"),
	PINCTWW_PIN(223, "GPP_B_19"),
	PINCTWW_PIN(224, "GPP_B_20"),
	PINCTWW_PIN(225, "GPP_B_21"),
	PINCTWW_PIN(226, "GPP_B_22"),
	PINCTWW_PIN(227, "GPP_B_23"),
	PINCTWW_PIN(228, "ISH_I3C0_CWK_WOOPBK"),
	/* GPP_D */
	PINCTWW_PIN(229, "GPP_D_0"),
	PINCTWW_PIN(230, "GPP_D_1"),
	PINCTWW_PIN(231, "GPP_D_2"),
	PINCTWW_PIN(232, "GPP_D_3"),
	PINCTWW_PIN(233, "GPP_D_4"),
	PINCTWW_PIN(234, "GPP_D_5"),
	PINCTWW_PIN(235, "GPP_D_6"),
	PINCTWW_PIN(236, "GPP_D_7"),
	PINCTWW_PIN(237, "GPP_D_8"),
	PINCTWW_PIN(238, "GPP_D_9"),
	PINCTWW_PIN(239, "HDA_BCWK"),
	PINCTWW_PIN(240, "HDA_SYNC"),
	PINCTWW_PIN(241, "HDA_SDO"),
	PINCTWW_PIN(242, "HDA_SDI_0"),
	PINCTWW_PIN(243, "GPP_D_14"),
	PINCTWW_PIN(244, "GPP_D_15"),
	PINCTWW_PIN(245, "GPP_D_16"),
	PINCTWW_PIN(246, "HDA_WST_B"),
	PINCTWW_PIN(247, "GPP_D_18"),
	PINCTWW_PIN(248, "GPP_D_19"),
	PINCTWW_PIN(249, "GPP_D_20"),
	PINCTWW_PIN(250, "UFS_WEFCWK"),
	PINCTWW_PIN(251, "BPKI3C_SDA"),
	PINCTWW_PIN(252, "BPKI3C_SCW"),
	PINCTWW_PIN(253, "BOOTHAWT_B"),
	/* vGPIO */
	PINCTWW_PIN(254, "CNV_BTEN"),
	PINCTWW_PIN(255, "CNV_BT_HOST_WAKEB"),
	PINCTWW_PIN(256, "CNV_BT_IF_SEWECT"),
	PINCTWW_PIN(257, "vCNV_BT_UAWT_TXD"),
	PINCTWW_PIN(258, "vCNV_BT_UAWT_WXD"),
	PINCTWW_PIN(259, "vCNV_BT_UAWT_CTS_B"),
	PINCTWW_PIN(260, "vCNV_BT_UAWT_WTS_B"),
	PINCTWW_PIN(261, "vCNV_MFUAWT1_TXD"),
	PINCTWW_PIN(262, "vCNV_MFUAWT1_WXD"),
	PINCTWW_PIN(263, "vCNV_MFUAWT1_CTS_B"),
	PINCTWW_PIN(264, "vCNV_MFUAWT1_WTS_B"),
	PINCTWW_PIN(265, "vUAWT0_TXD"),
	PINCTWW_PIN(266, "vUAWT0_WXD"),
	PINCTWW_PIN(267, "vUAWT0_CTS_B"),
	PINCTWW_PIN(268, "vUAWT0_WTS_B"),
	PINCTWW_PIN(269, "vISH_UAWT0_TXD"),
	PINCTWW_PIN(270, "vISH_UAWT0_WXD"),
	PINCTWW_PIN(271, "vISH_UAWT0_CTS_B"),
	PINCTWW_PIN(272, "vISH_UAWT0_WTS_B"),
	PINCTWW_PIN(273, "vCNV_BT_I2S_BCWK"),
	PINCTWW_PIN(274, "vCNV_BT_I2S_WS_SYNC"),
	PINCTWW_PIN(275, "vCNV_BT_I2S_SDO"),
	PINCTWW_PIN(276, "vCNV_BT_I2S_SDI"),
	PINCTWW_PIN(277, "vI2S2_SCWK"),
	PINCTWW_PIN(278, "vI2S2_SFWM"),
	PINCTWW_PIN(279, "vI2S2_TXD"),
	PINCTWW_PIN(280, "vI2S2_WXD"),
	PINCTWW_PIN(281, "vCNV_BT_I2S_BCWK_2"),
	PINCTWW_PIN(282, "vCNV_BT_I2S_WS_SYNC_2"),
	PINCTWW_PIN(283, "vCNV_BT_I2S_SDO_2"),
	PINCTWW_PIN(284, "vCNV_BT_I2S_SDI_2"),
	PINCTWW_PIN(285, "vI2S2_SCWK_2"),
	PINCTWW_PIN(286, "vI2S2_SFWM_2"),
	PINCTWW_PIN(287, "vI2S2_TXD_2"),
	PINCTWW_PIN(288, "vI2S2_WXD_2"),
};

static const stwuct intew_padgwoup mtwp_community0_gpps[] = {
	MTW_GPP(0, 0, 4, 0),		/* CPU */
	MTW_GPP(1, 5, 28, 32),		/* GPP_V */
	MTW_GPP(2, 29, 52, 64),		/* GPP_C */
};

static const stwuct intew_padgwoup mtwp_community1_gpps[] = {
	MTW_GPP(0, 53, 77, 96),		/* GPP_A */
	MTW_GPP(1, 78, 102, 128),	/* GPP_E */
};

static const stwuct intew_padgwoup mtwp_community3_gpps[] = {
	MTW_GPP(0, 103, 128, 160),	/* GPP_H */
	MTW_GPP(1, 129, 154, 192),	/* GPP_F */
	MTW_GPP(2, 155, 169, 224),	/* SPI0 */
	MTW_GPP(3, 170, 183, 256),	/* vGPIO_3 */
};

static const stwuct intew_padgwoup mtwp_community4_gpps[] = {
	MTW_GPP(0, 184, 191, 288),	/* GPP_S */
	MTW_GPP(1, 192, 203, 320),	/* JTAG */
};

static const stwuct intew_padgwoup mtwp_community5_gpps[] = {
	MTW_GPP(0, 204, 228, 352),	/* GPP_B */
	MTW_GPP(1, 229, 253, 384),	/* GPP_D */
	MTW_GPP(2, 254, 285, 416),	/* vGPIO_0 */
	MTW_GPP(3, 286, 288, 448),	/* vGPIO_1 */
};

static const stwuct intew_community mtwp_communities[] = {
	MTW_P_COMMUNITY(0, 0, 52, mtwp_community0_gpps),
	MTW_P_COMMUNITY(1, 53, 102, mtwp_community1_gpps),
	MTW_P_COMMUNITY(2, 103, 183, mtwp_community3_gpps),
	MTW_P_COMMUNITY(3, 184, 203, mtwp_community4_gpps),
	MTW_P_COMMUNITY(4, 204, 288, mtwp_community5_gpps),
};

static const stwuct intew_pinctww_soc_data mtwp_soc_data = {
	.pins = mtwp_pins,
	.npins = AWWAY_SIZE(mtwp_pins),
	.communities = mtwp_communities,
	.ncommunities = AWWAY_SIZE(mtwp_communities),
};

/* Meteow Wake-S */
static const stwuct pinctww_pin_desc mtws_pins[] = {
	/* GPP_A */
	PINCTWW_PIN(0, "DIW_ESPI_IO_0"),
	PINCTWW_PIN(1, "DIW_ESPI_IO_1"),
	PINCTWW_PIN(2, "DIW_ESPI_IO_2"),
	PINCTWW_PIN(3, "DIW_ESPI_IO_3"),
	PINCTWW_PIN(4, "DIW_ESPI_CS0_B"),
	PINCTWW_PIN(5, "DIW_ESPI_CWK"),
	PINCTWW_PIN(6, "DIW_ESPI_WCWK"),
	PINCTWW_PIN(7, "DIW_ESPI_WESET_B"),
	PINCTWW_PIN(8, "SWP_S0_B"),
	PINCTWW_PIN(9, "DMI_PEWSTB"),
	PINCTWW_PIN(10, "CATEWW_B"),
	PINCTWW_PIN(11, "THEWMTWIP_B"),
	PINCTWW_PIN(12, "CPU_C10_GATE_B"),
	PINCTWW_PIN(13, "PS_ONB"),
	PINCTWW_PIN(14, "GPP_SA_14"),
	PINCTWW_PIN(15, "GPP_SA_15"),
	PINCTWW_PIN(16, "GPP_SA_16"),
	PINCTWW_PIN(17, "GPP_SA_17"),
	PINCTWW_PIN(18, "GPP_SA_18"),
	PINCTWW_PIN(19, "GPP_SA_19"),
	PINCTWW_PIN(20, "GPP_SA_20"),
	PINCTWW_PIN(21, "GPP_SA_21"),
	PINCTWW_PIN(22, "FUSA_DIAGTEST_EN"),
	PINCTWW_PIN(23, "FUSA_DIAGTEST_MODE"),
	PINCTWW_PIN(24, "WTCCWKIN"),
	PINCTWW_PIN(25, "WESET_SYNC_B"),
	PINCTWW_PIN(26, "PCH_PWWOK"),
	PINCTWW_PIN(27, "DIW_ESPI_CWK_WOOPBACK"),
	/* vGPIO_0 */
	PINCTWW_PIN(28, "WPC_ME_FTPM_ENABWE"),
	PINCTWW_PIN(29, "WPC_DTFUS_COWE_SPITPM_DIS"),
	PINCTWW_PIN(30, "WPC_SPI_STWAP_TOS"),
	PINCTWW_PIN(31, "ITSS_KU1_SHTDWN"),
	PINCTWW_PIN(32, "WPC_PWW_TS_OVW"),
	PINCTWW_PIN(33, "ESPI_PMC_EC_SCI"),
	PINCTWW_PIN(34, "ESPI_PMC_EC_SCI1"),
	PINCTWW_PIN(35, "vGPIO_SPAWE0"),
	PINCTWW_PIN(36, "vGPIO_SPAWE1"),
	PINCTWW_PIN(37, "vGPIO_SPAWE2"),
	PINCTWW_PIN(38, "vGPIO_SPAWE3"),
	PINCTWW_PIN(39, "vGPIO_SPAWE8"),
	PINCTWW_PIN(40, "vGPIO_SPAWE9"),
	PINCTWW_PIN(41, "vGPIO_SPAWE10"),
	PINCTWW_PIN(42, "vGPIO_SPAWE11"),
	PINCTWW_PIN(43, "vGPIO_SPAWE12"),
	PINCTWW_PIN(44, "vGPIO_SPAWE13"),
	PINCTWW_PIN(45, "vGPIO_SPAWE14"),
	PINCTWW_PIN(46, "vGPIO_SPAWE15"),
	/* GPP_C */
	PINCTWW_PIN(47, "GPP_SC_0"),
	PINCTWW_PIN(48, "GPP_SC_1"),
	PINCTWW_PIN(49, "GPP_SC_2"),
	PINCTWW_PIN(50, "GPP_SC_3"),
	PINCTWW_PIN(51, "GPP_SC_4"),
	PINCTWW_PIN(52, "GPP_SC_5"),
	PINCTWW_PIN(53, "GPP_SC_6"),
	PINCTWW_PIN(54, "GPP_SC_7"),
	PINCTWW_PIN(55, "GPP_SC_8"),
	PINCTWW_PIN(56, "GPP_SC_9"),
	PINCTWW_PIN(57, "GPP_SC_10"),
	PINCTWW_PIN(58, "GPP_SC_11"),
	PINCTWW_PIN(59, "GPP_SC_12"),
	PINCTWW_PIN(60, "GPP_SC_13"),
	PINCTWW_PIN(61, "GPP_SC_14"),
	PINCTWW_PIN(62, "GPP_SC_15"),
	PINCTWW_PIN(63, "GPP_SC_16"),
	PINCTWW_PIN(64, "GPP_SC_17"),
	PINCTWW_PIN(65, "GPP_SC_18"),
	PINCTWW_PIN(66, "GPP_SC_19"),
	PINCTWW_PIN(67, "GPP_SC_20"),
	PINCTWW_PIN(68, "GPP_SC_21"),
	PINCTWW_PIN(69, "GPP_SC_22"),
	PINCTWW_PIN(70, "GPP_SC_23"),
	PINCTWW_PIN(71, "GPP_SC_24"),
	PINCTWW_PIN(72, "GPP_SC_25"),
	PINCTWW_PIN(73, "GPP_SC_26"),
	/* GPP_B */
	PINCTWW_PIN(74, "GPP_SB_0"),
	PINCTWW_PIN(75, "GPP_SB_1"),
	PINCTWW_PIN(76, "GPP_SB_2"),
	PINCTWW_PIN(77, "GPP_SB_3"),
	PINCTWW_PIN(78, "GPP_SB_4"),
	PINCTWW_PIN(79, "GPP_SB_5"),
	PINCTWW_PIN(80, "GPP_SB_6"),
	PINCTWW_PIN(81, "GPP_SB_7"),
	PINCTWW_PIN(82, "GPP_SB_8"),
	PINCTWW_PIN(83, "GPP_SB_9"),
	PINCTWW_PIN(84, "GPP_SB_10"),
	PINCTWW_PIN(85, "GPP_SB_11"),
	PINCTWW_PIN(86, "GPP_SB_12"),
	PINCTWW_PIN(87, "GPP_SB_13"),
	PINCTWW_PIN(88, "GPP_SB_14"),
	PINCTWW_PIN(89, "GPP_SB_15"),
	PINCTWW_PIN(90, "GPP_SB_16"),
	PINCTWW_PIN(91, "PWOCHOT_B"),
	PINCTWW_PIN(92, "BPKI3C_SDA"),
	PINCTWW_PIN(93, "BPKI3C_SCW"),
	/* vGPIO_3 */
	PINCTWW_PIN(94, "TS0_IN_INT"),
	PINCTWW_PIN(95, "TS1_IN_INT"),
	/* GPP_D */
	PINCTWW_PIN(96, "TIME_SYNC_0"),
	PINCTWW_PIN(97, "TIME_SYNC_1"),
	PINCTWW_PIN(98, "DSI_DE_TE_2_GENWOCK_WEF"),
	PINCTWW_PIN(99, "DSI_DE_TE_1_DISP_UTIWS"),
	PINCTWW_PIN(100, "DSI_GENWOCK_2"),
	PINCTWW_PIN(101, "DSI_GENWOCK_3"),
	PINCTWW_PIN(102, "SWCCWKWEQ2_B"),
	PINCTWW_PIN(103, "SWCCWKWEQ3_B"),
	PINCTWW_PIN(104, "GPP_SD_8"),
	PINCTWW_PIN(105, "GPP_SD_9"),
	PINCTWW_PIN(106, "GPP_SD_10"),
	PINCTWW_PIN(107, "GPP_SD_11"),
	PINCTWW_PIN(108, "GPP_SD_12"),
	PINCTWW_PIN(109, "GPP_SD_13"),
	PINCTWW_PIN(110, "GPP_SD_14"),
	PINCTWW_PIN(111, "GPP_SD_15"),
	PINCTWW_PIN(112, "GPP_SD_16"),
	PINCTWW_PIN(113, "GPP_SD_17"),
	PINCTWW_PIN(114, "BOOTHAWT_B"),
	PINCTWW_PIN(115, "GPP_SD_19"),
	PINCTWW_PIN(116, "GPP_SD_20"),
	PINCTWW_PIN(117, "AUDCWK"),
	PINCTWW_PIN(118, "AUDIN"),
	PINCTWW_PIN(119, "AUDOUT"),
	/* JTAG_CPU */
	PINCTWW_PIN(120, "PECI"),
	PINCTWW_PIN(121, "VIDSOUT"),
	PINCTWW_PIN(122, "VIDSCK"),
	PINCTWW_PIN(123, "VIDAWEWT_B"),
	PINCTWW_PIN(124, "JTAG_MBPB0"),
	PINCTWW_PIN(125, "JTAG_MBPB1"),
	PINCTWW_PIN(126, "JTAG_MBPB2"),
	PINCTWW_PIN(127, "JTAG_MBPB3"),
	PINCTWW_PIN(128, "JTAG_TDO"),
	PINCTWW_PIN(129, "PWDY_B"),
	PINCTWW_PIN(130, "PWEQ_B"),
	PINCTWW_PIN(131, "JTAG_TDI"),
	PINCTWW_PIN(132, "JTAG_TMS"),
	PINCTWW_PIN(133, "JTAG_TCK"),
	PINCTWW_PIN(134, "DBG_PMODE"),
	PINCTWW_PIN(135, "JTAG_TWST_B"),
	/* vGPIO_4 */
	PINCTWW_PIN(136, "ISCWK_ESPI_XTAW_CWKWEQ"),
	PINCTWW_PIN(137, "ESPI_ISCWK_XTAW_CWKACK"),
	PINCTWW_PIN(138, "vGPIO_SPAWE4"),
	PINCTWW_PIN(139, "vGPIO_SPAWE5"),
	PINCTWW_PIN(140, "vGPIO_SPAWE6"),
	PINCTWW_PIN(141, "vGPIO_SPAWE7"),
	PINCTWW_PIN(142, "vGPIO_SPAWE16"),
	PINCTWW_PIN(143, "vGPIO_SPAWE17"),
	PINCTWW_PIN(144, "vGPIO_SPAWE18"),
	PINCTWW_PIN(145, "vGPIO_SPAWE19"),
	PINCTWW_PIN(146, "vGPIO_SPAWE20"),
	PINCTWW_PIN(147, "vGPIO_SPAWE21"),
};

static const stwuct intew_padgwoup mtws_community0_gpps[] = {
	MTW_GPP(0, 0, 27, 0),		/* GPP_A */
	MTW_GPP(1, 28, 46, 32),		/* vGPIO_0 */
	MTW_GPP(2, 47, 73, 64),		/* GPP_C */
};

static const stwuct intew_padgwoup mtws_community1_gpps[] = {
	MTW_GPP(0, 74, 93, 96),		/* GPP_B */
	MTW_GPP(1, 94, 95, 128),	/* vGPIO_3 */
	MTW_GPP(2, 96, 119, 160),	/* GPP_D */
};

static const stwuct intew_padgwoup mtws_community3_gpps[] = {
	MTW_GPP(0, 120, 135, 192),	/* JTAG_CPU */
	MTW_GPP(1, 136, 147, 224),	/* vGPIO_4 */
};

static const stwuct intew_community mtws_communities[] = {
	MTW_S_COMMUNITY(0, 0, 73, mtws_community0_gpps),
	MTW_S_COMMUNITY(1, 74, 119, mtws_community1_gpps),
	MTW_S_COMMUNITY(2, 120, 147, mtws_community3_gpps),
};

static const stwuct intew_pinctww_soc_data mtws_soc_data = {
	.pins = mtws_pins,
	.npins = AWWAY_SIZE(mtws_pins),
	.communities = mtws_communities,
	.ncommunities = AWWAY_SIZE(mtws_communities),
};

static const stwuct acpi_device_id mtw_pinctww_acpi_match[] = {
	{ "INTC1083", (kewnew_uwong_t)&mtwp_soc_data },
	{ "INTC1082", (kewnew_uwong_t)&mtws_soc_data },
	{ }
};
MODUWE_DEVICE_TABWE(acpi, mtw_pinctww_acpi_match);

static stwuct pwatfowm_dwivew mtw_pinctww_dwivew = {
	.pwobe = intew_pinctww_pwobe_by_hid,
	.dwivew = {
		.name = "meteowwake-pinctww",
		.acpi_match_tabwe = mtw_pinctww_acpi_match,
		.pm = pm_sweep_ptw(&intew_pinctww_pm_ops),
	},
};
moduwe_pwatfowm_dwivew(mtw_pinctww_dwivew);

MODUWE_AUTHOW("Andy Shevchenko <andwiy.shevchenko@winux.intew.com>");
MODUWE_DESCWIPTION("Intew Meteow Wake PCH pinctww/GPIO dwivew");
MODUWE_WICENSE("GPW v2");
MODUWE_IMPOWT_NS(PINCTWW_INTEW);
