#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2399bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2399d80 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2391fd0 .functor NOT 1, L_0x23cafd0, C4<0>, C4<0>, C4<0>;
L_0x23cad60 .functor XOR 1, L_0x23cac20, L_0x23cacc0, C4<0>, C4<0>;
L_0x23caec0 .functor XOR 1, L_0x23cad60, L_0x23cae20, C4<0>, C4<0>;
v0x23c81e0_0 .net *"_ivl_10", 0 0, L_0x23cae20;  1 drivers
v0x23c82e0_0 .net *"_ivl_12", 0 0, L_0x23caec0;  1 drivers
v0x23c83c0_0 .net *"_ivl_2", 0 0, L_0x23cab80;  1 drivers
v0x23c8480_0 .net *"_ivl_4", 0 0, L_0x23cac20;  1 drivers
v0x23c8560_0 .net *"_ivl_6", 0 0, L_0x23cacc0;  1 drivers
v0x23c8690_0 .net *"_ivl_8", 0 0, L_0x23cad60;  1 drivers
v0x23c8770_0 .net "a", 0 0, v0x23c64f0_0;  1 drivers
v0x23c8810_0 .net "b", 0 0, v0x23c6590_0;  1 drivers
v0x23c88b0_0 .net "c", 0 0, v0x23c6630_0;  1 drivers
v0x23c8950_0 .var "clk", 0 0;
v0x23c89f0_0 .net "d", 0 0, v0x23c67a0_0;  1 drivers
v0x23c8a90_0 .net "out_dut", 0 0, L_0x23caa20;  1 drivers
v0x23c8b30_0 .net "out_ref", 0 0, L_0x23c9b00;  1 drivers
v0x23c8bd0_0 .var/2u "stats1", 159 0;
v0x23c8c70_0 .var/2u "strobe", 0 0;
v0x23c8d10_0 .net "tb_match", 0 0, L_0x23cafd0;  1 drivers
v0x23c8dd0_0 .net "tb_mismatch", 0 0, L_0x2391fd0;  1 drivers
v0x23c8fa0_0 .net "wavedrom_enable", 0 0, v0x23c6890_0;  1 drivers
v0x23c9040_0 .net "wavedrom_title", 511 0, v0x23c6930_0;  1 drivers
L_0x23cab80 .concat [ 1 0 0 0], L_0x23c9b00;
L_0x23cac20 .concat [ 1 0 0 0], L_0x23c9b00;
L_0x23cacc0 .concat [ 1 0 0 0], L_0x23caa20;
L_0x23cae20 .concat [ 1 0 0 0], L_0x23c9b00;
L_0x23cafd0 .cmp/eeq 1, L_0x23cab80, L_0x23caec0;
S_0x2399f10 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2399d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x239a690 .functor NOT 1, v0x23c6630_0, C4<0>, C4<0>, C4<0>;
L_0x2392890 .functor NOT 1, v0x23c6590_0, C4<0>, C4<0>, C4<0>;
L_0x23c9250 .functor AND 1, L_0x239a690, L_0x2392890, C4<1>, C4<1>;
L_0x23c92f0 .functor NOT 1, v0x23c67a0_0, C4<0>, C4<0>, C4<0>;
L_0x23c9420 .functor NOT 1, v0x23c64f0_0, C4<0>, C4<0>, C4<0>;
L_0x23c9520 .functor AND 1, L_0x23c92f0, L_0x23c9420, C4<1>, C4<1>;
L_0x23c9600 .functor OR 1, L_0x23c9250, L_0x23c9520, C4<0>, C4<0>;
L_0x23c96c0 .functor AND 1, v0x23c64f0_0, v0x23c6630_0, C4<1>, C4<1>;
L_0x23c9780 .functor AND 1, L_0x23c96c0, v0x23c67a0_0, C4<1>, C4<1>;
L_0x23c9840 .functor OR 1, L_0x23c9600, L_0x23c9780, C4<0>, C4<0>;
L_0x23c99b0 .functor AND 1, v0x23c6590_0, v0x23c6630_0, C4<1>, C4<1>;
L_0x23c9a20 .functor AND 1, L_0x23c99b0, v0x23c67a0_0, C4<1>, C4<1>;
L_0x23c9b00 .functor OR 1, L_0x23c9840, L_0x23c9a20, C4<0>, C4<0>;
v0x2392240_0 .net *"_ivl_0", 0 0, L_0x239a690;  1 drivers
v0x23922e0_0 .net *"_ivl_10", 0 0, L_0x23c9520;  1 drivers
v0x23c4ce0_0 .net *"_ivl_12", 0 0, L_0x23c9600;  1 drivers
v0x23c4da0_0 .net *"_ivl_14", 0 0, L_0x23c96c0;  1 drivers
v0x23c4e80_0 .net *"_ivl_16", 0 0, L_0x23c9780;  1 drivers
v0x23c4fb0_0 .net *"_ivl_18", 0 0, L_0x23c9840;  1 drivers
v0x23c5090_0 .net *"_ivl_2", 0 0, L_0x2392890;  1 drivers
v0x23c5170_0 .net *"_ivl_20", 0 0, L_0x23c99b0;  1 drivers
v0x23c5250_0 .net *"_ivl_22", 0 0, L_0x23c9a20;  1 drivers
v0x23c5330_0 .net *"_ivl_4", 0 0, L_0x23c9250;  1 drivers
v0x23c5410_0 .net *"_ivl_6", 0 0, L_0x23c92f0;  1 drivers
v0x23c54f0_0 .net *"_ivl_8", 0 0, L_0x23c9420;  1 drivers
v0x23c55d0_0 .net "a", 0 0, v0x23c64f0_0;  alias, 1 drivers
v0x23c5690_0 .net "b", 0 0, v0x23c6590_0;  alias, 1 drivers
v0x23c5750_0 .net "c", 0 0, v0x23c6630_0;  alias, 1 drivers
v0x23c5810_0 .net "d", 0 0, v0x23c67a0_0;  alias, 1 drivers
v0x23c58d0_0 .net "out", 0 0, L_0x23c9b00;  alias, 1 drivers
S_0x23c5a30 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2399d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23c64f0_0 .var "a", 0 0;
v0x23c6590_0 .var "b", 0 0;
v0x23c6630_0 .var "c", 0 0;
v0x23c6700_0 .net "clk", 0 0, v0x23c8950_0;  1 drivers
v0x23c67a0_0 .var "d", 0 0;
v0x23c6890_0 .var "wavedrom_enable", 0 0;
v0x23c6930_0 .var "wavedrom_title", 511 0;
S_0x23c5cd0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x23c5a30;
 .timescale -12 -12;
v0x23c5f30_0 .var/2s "count", 31 0;
E_0x2394b40/0 .event negedge, v0x23c6700_0;
E_0x2394b40/1 .event posedge, v0x23c6700_0;
E_0x2394b40 .event/or E_0x2394b40/0, E_0x2394b40/1;
E_0x2394d90 .event negedge, v0x23c6700_0;
E_0x237f9f0 .event posedge, v0x23c6700_0;
S_0x23c6030 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23c5a30;
 .timescale -12 -12;
v0x23c6230_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23c6310 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23c5a30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23c6a90 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2399d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23c9c60 .functor NOT 1, v0x23c6630_0, C4<0>, C4<0>, C4<0>;
L_0x23c9cd0 .functor NOT 1, v0x23c6590_0, C4<0>, C4<0>, C4<0>;
L_0x23c9d60 .functor AND 1, L_0x23c9c60, L_0x23c9cd0, C4<1>, C4<1>;
L_0x23c9f60 .functor NOT 1, v0x23c67a0_0, C4<0>, C4<0>, C4<0>;
L_0x23ca000 .functor NOT 1, v0x23c64f0_0, C4<0>, C4<0>, C4<0>;
L_0x23ca070 .functor AND 1, L_0x23c9f60, L_0x23ca000, C4<1>, C4<1>;
L_0x23ca2b0 .functor OR 1, L_0x23c9e70, L_0x23ca1c0, C4<0>, C4<0>;
L_0x23ca3c0 .functor AND 1, v0x23c64f0_0, v0x23c6630_0, C4<1>, C4<1>;
L_0x23ca590 .functor AND 1, L_0x23ca3c0, v0x23c67a0_0, C4<1>, C4<1>;
L_0x23ca760 .functor OR 1, L_0x23ca2b0, L_0x23ca590, C4<0>, C4<0>;
L_0x23ca8d0 .functor AND 1, v0x23c6590_0, v0x23c6630_0, C4<1>, C4<1>;
L_0x23ca940 .functor AND 1, L_0x23ca8d0, v0x23c67a0_0, C4<1>, C4<1>;
L_0x23caa20 .functor OR 1, L_0x23ca760, L_0x23ca940, C4<0>, C4<0>;
v0x23c6d80_0 .net *"_ivl_0", 0 0, L_0x23c9c60;  1 drivers
v0x23c6e60_0 .net *"_ivl_10", 0 0, L_0x23ca000;  1 drivers
v0x23c6f40_0 .net *"_ivl_12", 0 0, L_0x23ca070;  1 drivers
v0x23c7030_0 .net *"_ivl_15", 0 0, L_0x23ca1c0;  1 drivers
v0x23c70f0_0 .net *"_ivl_16", 0 0, L_0x23ca2b0;  1 drivers
v0x23c7220_0 .net *"_ivl_18", 0 0, L_0x23ca3c0;  1 drivers
v0x23c7300_0 .net *"_ivl_2", 0 0, L_0x23c9cd0;  1 drivers
v0x23c73e0_0 .net *"_ivl_20", 0 0, L_0x23ca590;  1 drivers
v0x23c74c0_0 .net *"_ivl_22", 0 0, L_0x23ca760;  1 drivers
v0x23c75a0_0 .net *"_ivl_24", 0 0, L_0x23ca8d0;  1 drivers
v0x23c7680_0 .net *"_ivl_26", 0 0, L_0x23ca940;  1 drivers
v0x23c7760_0 .net *"_ivl_4", 0 0, L_0x23c9d60;  1 drivers
v0x23c7840_0 .net *"_ivl_7", 0 0, L_0x23c9e70;  1 drivers
v0x23c7900_0 .net *"_ivl_8", 0 0, L_0x23c9f60;  1 drivers
v0x23c79e0_0 .net "a", 0 0, v0x23c64f0_0;  alias, 1 drivers
v0x23c7a80_0 .net "b", 0 0, v0x23c6590_0;  alias, 1 drivers
v0x23c7b70_0 .net "c", 0 0, v0x23c6630_0;  alias, 1 drivers
v0x23c7d70_0 .net "d", 0 0, v0x23c67a0_0;  alias, 1 drivers
v0x23c7e60_0 .net "out", 0 0, L_0x23caa20;  alias, 1 drivers
L_0x23c9e70 .reduce/nor L_0x23c9d60;
L_0x23ca1c0 .reduce/nor L_0x23ca070;
S_0x23c7fc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2399d80;
 .timescale -12 -12;
E_0x23948e0 .event anyedge, v0x23c8c70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23c8c70_0;
    %nor/r;
    %assign/vec4 v0x23c8c70_0, 0;
    %wait E_0x23948e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23c5a30;
T_3 ;
    %fork t_1, S_0x23c5cd0;
    %jmp t_0;
    .scope S_0x23c5cd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23c5f30_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23c67a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c6630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c6590_0, 0;
    %assign/vec4 v0x23c64f0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x237f9f0;
    %load/vec4 v0x23c5f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x23c5f30_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23c67a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c6630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c6590_0, 0;
    %assign/vec4 v0x23c64f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2394d90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23c6310;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2394b40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23c64f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c6590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23c6630_0, 0;
    %assign/vec4 v0x23c67a0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x23c5a30;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2399d80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c8950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c8c70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2399d80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23c8950_0;
    %inv;
    %store/vec4 v0x23c8950_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2399d80;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23c6700_0, v0x23c8dd0_0, v0x23c8770_0, v0x23c8810_0, v0x23c88b0_0, v0x23c89f0_0, v0x23c8b30_0, v0x23c8a90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2399d80;
T_7 ;
    %load/vec4 v0x23c8bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23c8bd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23c8bd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23c8bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23c8bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23c8bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23c8bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2399d80;
T_8 ;
    %wait E_0x2394b40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23c8bd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c8bd0_0, 4, 32;
    %load/vec4 v0x23c8d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23c8bd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c8bd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23c8bd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c8bd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23c8b30_0;
    %load/vec4 v0x23c8b30_0;
    %load/vec4 v0x23c8a90_0;
    %xor;
    %load/vec4 v0x23c8b30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23c8bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c8bd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23c8bd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23c8bd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/kmap2/iter0/response42/top_module.sv";
