# ðŸ§  Lemming FSM Controller (Verilog)

This project is a digital clone of the **classic 90s Lemmings game** ðŸ‘¾ â€” where tiny creatures mindlessly walk until they hit something, fall into doom, or dig through ground. Your job? Build an FSM that keeps this Lemming alive and acting smart in a dumb world. ðŸ˜…

---

## ðŸŽ® Whatâ€™s the Game?

In **Lemmings**, these cute but clueless dudes walk left or right until:
- They hit a wall and turn around
- There's no ground and they fall â˜ ï¸
- You tell them to dig down â›ï¸

This FSM mimics that exact behavior â€” in hardware ðŸ”©.

---

## âš™ï¸ Features

- Walks ðŸš¶ left or right
- Falls when no ground ðŸ˜±
- Digs when you say so â›ï¸
- Bumps and turns ðŸ”
- Ignores dig/bump when falling

---

## ðŸ§  Inputs / Outputs

| Signal        | Direction | Meaning                        |
|---------------|-----------|--------------------------------|
| `clk`         | In        | System clock                   |
| `reset`       | In        | Resets FSM to start (left)     |
| `ground`      | In        | Is Lemming on ground?          |
| `dig`         | In        | Tell Lemming to dig            |
| `bump_left`   | In        | Wall on the left?              |
| `bump_right`  | In        | Wall on the right?             |
| `walk_left`   | Out       | Walking left                   |
| `walk_right`  | Out       | Walking right                  |
| `aaah`        | Out       | Falling scream ðŸ’€              |
| `digging`     | Out       | Digging animation              |

---

## ðŸ” State Machine (Simplified)

```text
LEFT  --bump-->  RIGHT
LEFT  --dig-->   DIG_L
LEFT  --fall-->  FALL_L

RIGHT --bump-->  LEFT
RIGHT --dig-->   DIG_R
RIGHT --fall-->  FALL_R

DIG_L / DIG_R --no ground--> FALL_L / FALL_R
FALL_L / FALL_R --land--> LEFT / RIGHT
```

---

## ðŸ§ª Vivado Testbench

Includes scenarios for:
- Turning on bumps
- Falling off cliffs
- Digging only on ground
- Ignoring bump/dig while falling

---

## ðŸ§  Code Summary

- Enum-style FSM with 6 states: `LEFT`, `RIGHT`, `DIG_L`, `DIG_R`, `FALL_L`, `FALL_R`
- One `always_ff` block for state update on clock
- One `always_comb` block for state logic and outputs
- Outputs set based on state, then transition logic applied

---

## ðŸ›  Built Using

- âœ… **Vivado** (no third-party sim tools)
- âœ… **Verilog-2001** (HDL standard)

---

> ðŸ§  FSMs aren't just logic â€” theyâ€™re brain cells for your hardware.
