{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1651351506071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1651351506071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 01:15:05 2022 " "Processing started: Sun May 01 01:15:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1651351506071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1651351506071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Function_Generator -c Function_Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Function_Generator -c Function_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1651351506071 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1651351506555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file function_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Function_Generator " "Found entity 1: Function_Generator" {  } { { "Function_Generator.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1651351506633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1651351506633 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AMP_SELECTOR.v(7) " "Verilog HDL warning at AMP_SELECTOR.v(7): extended using \"x\" or \"z\"" {  } { { "AMP_SELECTOR.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/AMP_SELECTOR.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1651351506633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amp_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file amp_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 AMP_SELECTOR " "Found entity 1: AMP_SELECTOR" {  } { { "AMP_SELECTOR.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/AMP_SELECTOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1651351506648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1651351506648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Function_Generator " "Elaborating entity \"Function_Generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1651351506695 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "2x8mux inst15 " "Block or symbol \"2x8mux\" of instance \"inst15\" overlaps another block or symbol" {  } { { "Function_Generator.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 264 2432 2592 344 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1 1651351506695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMP_SELECTOR AMP_SELECTOR:inst16 " "Elaborating entity \"AMP_SELECTOR\" for hierarchy \"AMP_SELECTOR:inst16\"" {  } { { "Function_Generator.bdf" "inst16" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 280 2832 3016 360 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1651351506695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2x8mux 2x8mux:inst15 " "Elaborating entity \"2x8mux\" for hierarchy \"2x8mux:inst15\"" {  } { { "Function_Generator.bdf" "inst15" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 264 2432 2592 344 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1651351506711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "2x8mux:inst15 " "Elaborated megafunction instantiation \"2x8mux:inst15\"" {  } { { "Function_Generator.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 264 2432 2592 344 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1651351506711 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dds_rom.v 1 1 " "Using design file dds_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_ROM " "Found entity 1: DDS_ROM" {  } { { "dds_rom.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/dds_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1651351506726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1651351506726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_ROM DDS_ROM:inst14 " "Elaborating entity \"DDS_ROM\" for hierarchy \"DDS_ROM:inst14\"" {  } { { "Function_Generator.bdf" "inst14" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 360 2112 2328 488 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1651351506726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS_ROM:inst14\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS_ROM:inst14\|altsyncram:altsyncram_component\"" {  } { { "dds_rom.v" "altsyncram_component" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/dds_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1651351506803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_ROM:inst14\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS_ROM:inst14\|altsyncram:altsyncram_component\"" {  } { { "dds_rom.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/dds_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1651351506805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_ROM:inst14\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS_ROM:inst14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine.txt " "Parameter \"init_file\" = \"sine.txt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1651351506806 ""}  } { { "dds_rom.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/dds_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1651351506806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mk91 " "Found entity 1: altsyncram_mk91" {  } { { "db/altsyncram_mk91.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/db/altsyncram_mk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1651351506872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1651351506872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mk91 DDS_ROM:inst14\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated " "Elaborating entity \"altsyncram_mk91\" for hierarchy \"DDS_ROM:inst14\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1651351506872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst1 " "Elaborating entity \"74193\" for hierarchy \"74193:inst1\"" {  } { { "Function_Generator.bdf" "inst1" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 256 880 1000 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1651351506888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst1 " "Elaborated megafunction instantiation \"74193:inst1\"" {  } { { "Function_Generator.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 256 880 1000 416 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1651351506888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:inst5 " "Elaborating entity \"7408\" for hierarchy \"7408:inst5\"" {  } { { "Function_Generator.bdf" "inst5" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 552 744 808 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1651351506904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:inst5 " "Elaborated megafunction instantiation \"7408:inst5\"" {  } { { "Function_Generator.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 552 744 808 592 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1651351506904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8faddb 8faddb:inst11 " "Elaborating entity \"8faddb\" for hierarchy \"8faddb:inst11\"" {  } { { "Function_Generator.bdf" "inst11" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 368 1672 1816 448 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1651351506935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "8faddb:inst11 " "Elaborated megafunction instantiation \"8faddb:inst11\"" {  } { { "Function_Generator.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 368 1672 1816 448 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1651351506935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f8faddb 8faddb:inst11\|f8faddb:sub " "Elaborating entity \"f8faddb\" for hierarchy \"8faddb:inst11\|f8faddb:sub\"" {  } { { "8faddb.tdf" "sub" { Text "c:/altera/12.1/quartus/libraries/others/maxplus2/8faddb.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1651351506950 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "8faddb:inst11\|f8faddb:sub 8faddb:inst11 " "Elaborated megafunction instantiation \"8faddb:inst11\|f8faddb:sub\", which is child of megafunction instantiation \"8faddb:inst11\"" {  } { { "8faddb.tdf" "" { Text "c:/altera/12.1/quartus/libraries/others/maxplus2/8faddb.tdf" 24 3 0 } } { "Function_Generator.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 368 1672 1816 448 "inst11" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1651351506950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sign_extension_8_bit.v 1 1 " "Using design file sign_extension_8_bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extension_8_bit " "Found entity 1: Sign_Extension_8_bit" {  } { { "sign_extension_8_bit.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/sign_extension_8_bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1651351506950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1651351506950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extension_8_bit Sign_Extension_8_bit:sign_extension " "Elaborating entity \"Sign_Extension_8_bit\" for hierarchy \"Sign_Extension_8_bit:sign_extension\"" {  } { { "Function_Generator.bdf" "sign_extension" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 392 1352 1600 472 "sign_extension" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1651351506950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "waveform_generator_processor.v 1 1 " "Using design file waveform_generator_processor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WaveForm_Generator_Processor " "Found entity 1: WaveForm_Generator_Processor" {  } { { "waveform_generator_processor.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/waveform_generator_processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1651351506966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1651351506966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveForm_Generator_Processor WaveForm_Generator_Processor:inst10 " "Elaborating entity \"WaveForm_Generator_Processor\" for hierarchy \"WaveForm_Generator_Processor:inst10\"" {  } { { "Function_Generator.bdf" "inst10" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 216 1656 1912 296 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1651351506966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(14) " "Verilog HDL assignment warning at waveform_generator_processor.v(14): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/waveform_generator_processor.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1651351506966 "|Function_Generator|WaveForm_Generator_Processor:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(17) " "Verilog HDL assignment warning at waveform_generator_processor.v(17): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/waveform_generator_processor.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1651351506966 "|Function_Generator|WaveForm_Generator_Processor:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(19) " "Verilog HDL assignment warning at waveform_generator_processor.v(19): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/waveform_generator_processor.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1651351506966 "|Function_Generator|WaveForm_Generator_Processor:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(24) " "Verilog HDL assignment warning at waveform_generator_processor.v(24): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/waveform_generator_processor.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1651351506966 "|Function_Generator|WaveForm_Generator_Processor:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(26) " "Verilog HDL assignment warning at waveform_generator_processor.v(26): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/waveform_generator_processor.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1651351506966 "|Function_Generator|WaveForm_Generator_Processor:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(29) " "Verilog HDL assignment warning at waveform_generator_processor.v(29): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/waveform_generator_processor.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1651351506966 "|Function_Generator|WaveForm_Generator_Processor:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_generator_processor.v(31) " "Verilog HDL assignment warning at waveform_generator_processor.v(31): truncated value with size 32 to match size of target (8)" {  } { { "waveform_generator_processor.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/waveform_generator_processor.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1651351506966 "|Function_Generator|WaveForm_Generator_Processor:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 waveform_generator_processor.v(37) " "Verilog HDL assignment warning at waveform_generator_processor.v(37): truncated value with size 32 to match size of target (1)" {  } { { "waveform_generator_processor.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/waveform_generator_processor.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1651351506966 "|Function_Generator|WaveForm_Generator_Processor:inst10"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "20 " "Ignored 20 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "7 " "Ignored 7 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1 1651351507106 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "13 " "Ignored 13 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1651351507106 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1651351507106 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AMP_SELECTOR:inst16\|out\[7\] generated_Wave_form\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"AMP_SELECTOR:inst16\|out\[7\]\" to the node \"generated_Wave_form\[7\]\" into a wire" {  } { { "AMP_SELECTOR.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/AMP_SELECTOR.v" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1651351507715 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AMP_SELECTOR:inst16\|out\[6\] generated_Wave_form\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"AMP_SELECTOR:inst16\|out\[6\]\" to the node \"generated_Wave_form\[6\]\" into a wire" {  } { { "AMP_SELECTOR.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/AMP_SELECTOR.v" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1651351507715 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AMP_SELECTOR:inst16\|out\[5\] generated_Wave_form\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"AMP_SELECTOR:inst16\|out\[5\]\" to the node \"generated_Wave_form\[5\]\" into a wire" {  } { { "AMP_SELECTOR.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/AMP_SELECTOR.v" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1651351507715 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AMP_SELECTOR:inst16\|out\[4\] generated_Wave_form\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"AMP_SELECTOR:inst16\|out\[4\]\" to the node \"generated_Wave_form\[4\]\" into a wire" {  } { { "AMP_SELECTOR.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/AMP_SELECTOR.v" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1651351507715 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AMP_SELECTOR:inst16\|out\[3\] generated_Wave_form\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"AMP_SELECTOR:inst16\|out\[3\]\" to the node \"generated_Wave_form\[3\]\" into a wire" {  } { { "AMP_SELECTOR.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/AMP_SELECTOR.v" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1651351507715 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AMP_SELECTOR:inst16\|out\[2\] generated_Wave_form\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"AMP_SELECTOR:inst16\|out\[2\]\" to the node \"generated_Wave_form\[2\]\" into a wire" {  } { { "AMP_SELECTOR.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/AMP_SELECTOR.v" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1651351507715 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AMP_SELECTOR:inst16\|out\[1\] generated_Wave_form\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"AMP_SELECTOR:inst16\|out\[1\]\" to the node \"generated_Wave_form\[1\]\" into a wire" {  } { { "AMP_SELECTOR.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/AMP_SELECTOR.v" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1651351507715 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AMP_SELECTOR:inst16\|out\[0\] generated_Wave_form\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"AMP_SELECTOR:inst16\|out\[0\]\" to the node \"generated_Wave_form\[0\]\" into a wire" {  } { { "AMP_SELECTOR.v" "" { Text "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/AMP_SELECTOR.v" 1 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1651351507715 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1 1651351507715 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|25 74193:inst1\|25~_emulated 74193:inst1\|25~latch " "Register \"74193:inst1\|25\" is converted into an equivalent circuit using register \"74193:inst1\|25~_emulated\" and latch \"74193:inst1\|25~latch\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1651351507730 "|Function_Generator|74193:inst1|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|26 74193:inst1\|26~_emulated 74193:inst1\|25~latch " "Register \"74193:inst1\|26\" is converted into an equivalent circuit using register \"74193:inst1\|26~_emulated\" and latch \"74193:inst1\|25~latch\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1651351507730 "|Function_Generator|74193:inst1|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|24 74193:inst1\|24~_emulated 74193:inst1\|25~latch " "Register \"74193:inst1\|24\" is converted into an equivalent circuit using register \"74193:inst1\|24~_emulated\" and latch \"74193:inst1\|25~latch\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1651351507730 "|Function_Generator|74193:inst1|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|23 74193:inst1\|23~_emulated 74193:inst1\|25~latch " "Register \"74193:inst1\|23\" is converted into an equivalent circuit using register \"74193:inst1\|23~_emulated\" and latch \"74193:inst1\|25~latch\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1651351507730 "|Function_Generator|74193:inst1|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|25 74193:inst\|25~_emulated 74193:inst\|25~latch " "Register \"74193:inst\|25\" is converted into an equivalent circuit using register \"74193:inst\|25~_emulated\" and latch \"74193:inst\|25~latch\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1651351507730 "|Function_Generator|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|26 74193:inst\|26~_emulated 74193:inst\|26~latch " "Register \"74193:inst\|26\" is converted into an equivalent circuit using register \"74193:inst\|26~_emulated\" and latch \"74193:inst\|26~latch\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1651351507730 "|Function_Generator|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|24 74193:inst\|24~_emulated 74193:inst\|24~latch " "Register \"74193:inst\|24\" is converted into an equivalent circuit using register \"74193:inst\|24~_emulated\" and latch \"74193:inst\|24~latch\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1651351507730 "|Function_Generator|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|23 74193:inst\|23~_emulated 74193:inst\|23~latch " "Register \"74193:inst\|23\" is converted into an equivalent circuit using register \"74193:inst\|23~_emulated\" and latch \"74193:inst\|23~latch\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1651351507730 "|Function_Generator|74193:inst|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1651351507730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/output_files/Function_Generator.map.smsg " "Generated suppressed messages file C:/Users/DLD lab 2/Desktop/DLD_LAB_3/output_files/Function_Generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1651351508074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1651351508214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1651351508214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1651351508276 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1651351508276 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1651351508276 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1651351508276 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1651351508276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1651351508292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 01:15:08 2022 " "Processing ended: Sun May 01 01:15:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1651351508292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1651351508292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1651351508292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1651351508292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1651351509509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1651351509509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 01:15:09 2022 " "Processing started: Sun May 01 01:15:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1651351509509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1651351509509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Function_Generator -c Function_Generator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Function_Generator -c Function_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1651351509509 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1651351509680 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Function_Generator EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Function_Generator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1651351509680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1651351509743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1651351509743 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1651351509930 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1651351509946 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1651351510351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1651351510351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1651351510351 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1651351510351 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 397 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1651351510367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 398 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1651351510367 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 399 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1651351510367 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1651351510367 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1651351510367 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1651351510476 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Function_Generator.sdc " "Synopsys Design Constraints File file not found: 'Function_Generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1651351510476 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1651351510476 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1651351510492 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1651351510507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst1\|53 " "Destination node 74193:inst1\|53" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 256 384 448 296 "53" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst1|53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1651351510507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|55 " "Destination node 74193:inst\|55" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 704 384 448 744 "55" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst|55 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1651351510507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|88~0 " "Destination node 74193:inst\|88~0" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 888 688 752 928 "88" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst|88~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1651351510507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|54 " "Destination node 74193:inst\|54" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 496 384 448 536 "54" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst|54 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1651351510507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|87~0 " "Destination node 74193:inst\|87~0" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 648 688 752 688 "87" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst|87~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1651351510507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|53 " "Destination node 74193:inst\|53" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 256 384 448 296 "53" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst|53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 123 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1651351510507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|86~0 " "Destination node 74193:inst\|86~0" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 408 688 752 448 "86" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst|86~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1651351510507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|52 " "Destination node 74193:inst\|52" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 16 384 448 56 "52" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst|52 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 126 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1651351510507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74193:inst\|85~0 " "Destination node 74193:inst\|85~0" {  } { { "74193.bdf" "" { Schematic "c:/altera/12.1/quartus/libraries/others/maxplus2/74193.bdf" { { 168 688 752 208 "85" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst|85~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1651351510507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1651351510507 ""}  } { { "Function_Generator.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/Function_Generator.bdf" { { 200 1048 1112 280 "inst12" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 0 { 0 ""} 0 121 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1651351510507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1651351510585 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1651351510585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1651351510585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1651351510585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1651351510585 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1651351510585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1651351510585 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1651351510585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1651351510585 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1651351510585 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1651351510585 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1651351510601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1651351512364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1651351512504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1651351512504 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1651351513268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1651351513268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1651351513690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1651351515702 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1651351515702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1651351516435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1651351516451 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1651351516451 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1651351516466 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "generated_Wave_form\[7\] 0 " "Pin \"generated_Wave_form\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1651351516466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "generated_Wave_form\[6\] 0 " "Pin \"generated_Wave_form\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1651351516466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "generated_Wave_form\[5\] 0 " "Pin \"generated_Wave_form\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1651351516466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "generated_Wave_form\[4\] 0 " "Pin \"generated_Wave_form\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1651351516466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "generated_Wave_form\[3\] 0 " "Pin \"generated_Wave_form\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1651351516466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "generated_Wave_form\[2\] 0 " "Pin \"generated_Wave_form\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1651351516466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "generated_Wave_form\[1\] 0 " "Pin \"generated_Wave_form\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1651351516466 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "generated_Wave_form\[0\] 0 " "Pin \"generated_Wave_form\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1651351516466 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1651351516466 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1651351516622 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1651351516654 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1651351516810 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1651351517122 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1651351517137 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1651351517153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD lab 2/Desktop/DLD_LAB_3/output_files/Function_Generator.fit.smsg " "Generated suppressed messages file C:/Users/DLD lab 2/Desktop/DLD_LAB_3/output_files/Function_Generator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1651351517262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1651351517465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 01:15:17 2022 " "Processing ended: Sun May 01 01:15:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1651351517465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1651351517465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1651351517465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1651351517465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1651351518775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1651351518775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 01:15:18 2022 " "Processing started: Sun May 01 01:15:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1651351518775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1651351518775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Function_Generator -c Function_Generator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Function_Generator -c Function_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1651351518775 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1651351520008 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1651351520054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1651351520694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 01:15:20 2022 " "Processing ended: Sun May 01 01:15:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1651351520694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1651351520694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1651351520694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1651351520694 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1651351521380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1651351522114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1651351522114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 01:15:21 2022 " "Processing started: Sun May 01 01:15:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1651351522114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1651351522114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Function_Generator -c Function_Generator " "Command: quartus_sta Function_Generator -c Function_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1651351522114 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1651351522207 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1651351522394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1651351522457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1651351522457 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1651351522582 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Function_Generator.sdc " "Synopsys Design Constraints File file not found: 'Function_Generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1651351522582 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1651351522582 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst12 inst12 " "create_clock -period 1.000 -name inst12 inst12" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1651351522582 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ring_oscillator ring_oscillator " "create_clock -period 1.000 -name ring_oscillator ring_oscillator" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1651351522582 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1651351522582 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1651351522597 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1651351522597 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1651351522613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.451 " "Worst-case setup slack is -7.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.451       -98.821 inst12  " "   -7.451       -98.821 inst12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.895       -11.406 ring_oscillator  " "   -3.895       -11.406 ring_oscillator " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1651351522613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.636 " "Worst-case hold slack is -3.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.636       -19.338 inst12  " "   -3.636       -19.338 inst12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.424       -21.597 ring_oscillator  " "   -3.424       -21.597 ring_oscillator " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1651351522613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.558 " "Worst-case recovery slack is 0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558         0.000 inst12  " "    0.558         0.000 inst12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887         0.000 ring_oscillator  " "    0.887         0.000 ring_oscillator " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1651351522628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.366 " "Worst-case removal slack is -3.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.366       -16.762 inst12  " "   -3.366       -16.762 inst12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.154       -17.922 ring_oscillator  " "   -3.154       -17.922 ring_oscillator " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1651351522628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.974 " "Worst-case minimum pulse width slack is -2.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.974      -175.578 inst12  " "   -2.974      -175.578 inst12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -12.629 ring_oscillator  " "   -1.631       -12.629 ring_oscillator " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1651351522628 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1651351522722 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1651351522722 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1651351522753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.993 " "Worst-case setup slack is -1.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.993       -23.211 inst12  " "   -1.993       -23.211 inst12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.806        -0.806 ring_oscillator  " "   -0.806        -0.806 ring_oscillator " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1651351522753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.698 " "Worst-case hold slack is -1.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.698       -12.072 ring_oscillator  " "   -1.698       -12.072 ring_oscillator " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.468        -8.179 inst12  " "   -1.468        -8.179 inst12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1651351522769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.525 " "Worst-case recovery slack is 0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525         0.000 inst12  " "    0.525         0.000 inst12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.942         0.000 ring_oscillator  " "    0.942         0.000 ring_oscillator " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1651351522769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.479 " "Worst-case removal slack is -1.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.479        -9.116 ring_oscillator  " "   -1.479        -9.116 ring_oscillator " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.249        -6.233 inst12  " "   -1.249        -6.233 inst12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1651351522769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -83.072 inst12  " "   -1.423       -83.072 inst12 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -10.380 ring_oscillator  " "   -1.380       -10.380 ring_oscillator " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1651351522784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1651351522784 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1651351522909 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1651351522940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1651351522940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1651351523034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 01:15:23 2022 " "Processing ended: Sun May 01 01:15:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1651351523034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1651351523034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1651351523034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1651351523034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1651351524266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1651351524266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 01:15:24 2022 " "Processing started: Sun May 01 01:15:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1651351524266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1651351524266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Function_Generator -c Function_Generator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Function_Generator -c Function_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1651351524266 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Function_Generator.vo\", \"Function_Generator_fast.vo Function_Generator_v.sdo Function_Generator_v_fast.sdo C:/Users/DLD lab 2/Desktop/DLD_LAB_3/simulation/modelsim/ simulation " "Generated files \"Function_Generator.vo\", \"Function_Generator_fast.vo\", \"Function_Generator_v.sdo\" and \"Function_Generator_v_fast.sdo\" in directory \"C:/Users/DLD lab 2/Desktop/DLD_LAB_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1651351524844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1651351524875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 01:15:24 2022 " "Processing ended: Sun May 01 01:15:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1651351524875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1651351524875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1651351524875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1651351524875 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1651351525577 ""}
