
EpdSpi_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bb4  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000f1ca4  08003d74  08003d74  00013d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080f5a18  080f5a18  00110070  2**0
                  CONTENTS
  4 .ARM          00000000  080f5a18  080f5a18  00110070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080f5a18  080f5a18  00110070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080f5a18  080f5a18  00105a18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080f5a1c  080f5a1c  00105a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080f5a20  00110000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  20000070  080f5a90  00110070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  080f5a90  00110134  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00110070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c685  00000000  00000000  001100a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001dda  00000000  00000000  0011c725  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009e8  00000000  00000000  0011e500  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008d8  00000000  00000000  0011eee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a8fa  00000000  00000000  0011f7c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008e17  00000000  00000000  0014a0ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fb278  00000000  00000000  00152ed1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0024e149  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cf0  00000000  00000000  0024e1c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000070 	.word	0x20000070
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08003d5c 	.word	0x08003d5c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000074 	.word	0x20000074
 80001fc:	08003d5c 	.word	0x08003d5c

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <LCDWaitForReady>:

//-----------------------------------------------------------
//Host controller function 1---Wait for host data Bus Ready
//-----------------------------------------------------------
void LCDWaitForReady()
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0

	//while(HAL_GPIO_ReadPin(EPD_BUSY_GPIO_Port, EPD_BUSY_Pin) == GPIO_PIN_RESET )

	uint8_t ulData = HAL_GPIO_ReadPin(EPD_HRDY_GPIO_Port, EPD_HRDY_Pin);
 80002a6:	2120      	movs	r1, #32
 80002a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002ac:	f001 f952 	bl	8001554 <HAL_GPIO_ReadPin>
 80002b0:	4603      	mov	r3, r0
 80002b2:	71fb      	strb	r3, [r7, #7]
	while(ulData == 0)
 80002b4:	e006      	b.n	80002c4 <LCDWaitForReady+0x24>
	{
		ulData = HAL_GPIO_ReadPin(EPD_HRDY_GPIO_Port, EPD_HRDY_Pin);
 80002b6:	2120      	movs	r1, #32
 80002b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002bc:	f001 f94a 	bl	8001554 <HAL_GPIO_ReadPin>
 80002c0:	4603      	mov	r3, r0
 80002c2:	71fb      	strb	r3, [r7, #7]
	while(ulData == 0)
 80002c4:	79fb      	ldrb	r3, [r7, #7]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d0f5      	beq.n	80002b6 <LCDWaitForReady+0x16>
	}
}
 80002ca:	bf00      	nop
 80002cc:	3708      	adds	r7, #8
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bd80      	pop	{r7, pc}
	...

080002d4 <LCDWriteCmdCode>:

//-----------------------------------------------------------
//Host controller function 2---Write command code to host data Bus
//-----------------------------------------------------------
void LCDWriteCmdCode(uint16_t usCmdCode)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
 80002da:	4603      	mov	r3, r0
 80002dc:	80fb      	strh	r3, [r7, #6]
	//uint16_t wPreamble = 0x6000;


	//uint8_t wPreamble[2] = {0x00, 0x60};
	//uint8_t wDat[2] = {usCmdCode, usCmdCode>>8};
	uint8_t dat[4]={0x00, 0x60, usCmdCode, usCmdCode>>8};
 80002de:	2300      	movs	r3, #0
 80002e0:	733b      	strb	r3, [r7, #12]
 80002e2:	2360      	movs	r3, #96	; 0x60
 80002e4:	737b      	strb	r3, [r7, #13]
 80002e6:	88fb      	ldrh	r3, [r7, #6]
 80002e8:	b2db      	uxtb	r3, r3
 80002ea:	73bb      	strb	r3, [r7, #14]
 80002ec:	88fb      	ldrh	r3, [r7, #6]
 80002ee:	0a1b      	lsrs	r3, r3, #8
 80002f0:	b29b      	uxth	r3, r3
 80002f2:	b2db      	uxtb	r3, r3
 80002f4:	73fb      	strb	r3, [r7, #15]
	LCDWaitForReady();
 80002f6:	f7ff ffd3 	bl	80002a0 <LCDWaitForReady>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, RESET);
 80002fa:	2200      	movs	r2, #0
 80002fc:	2101      	movs	r1, #1
 80002fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000302:	f001 f93f 	bl	8001584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, dat, 2, HAL_MAX_DELAY);
 8000306:	f107 010c 	add.w	r1, r7, #12
 800030a:	f04f 33ff 	mov.w	r3, #4294967295
 800030e:	2202      	movs	r2, #2
 8000310:	4806      	ldr	r0, [pc, #24]	; (800032c <LCDWriteCmdCode+0x58>)
 8000312:	f002 f913 	bl	800253c <HAL_SPI_Transmit>
	//HAL_SPI_Transmit(&hspi1, wPreamble, 1, HAL_MAX_DELAY);
	//LCDWaitForReady();
	//HAL_SPI_Transmit(&hspi1, wDat, 1, HAL_MAX_DELAY);
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, SET);
 8000316:	2201      	movs	r2, #1
 8000318:	2101      	movs	r1, #1
 800031a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800031e:	f001 f931 	bl	8001584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &CmdMsb, 1, HAL_MAX_DELAY);
	HAL_SPI_Transmit(&hspi1, &CmdLsb, 1, HAL_MAX_DELAY);

	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, SET);
*/
}
 8000322:	bf00      	nop
 8000324:	3710      	adds	r7, #16
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	200000c8 	.word	0x200000c8

08000330 <LCDWriteData>:

//-----------------------------------------------------------
//Host controller function 3---Write Data to host data Bus
//-----------------------------------------------------------
void LCDWriteData(uint16_t usData)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b084      	sub	sp, #16
 8000334:	af00      	add	r7, sp, #0
 8000336:	4603      	mov	r3, r0
 8000338:	80fb      	strh	r3, [r7, #6]

	uint8_t dat[4]={ 0x00, 0x00, (uint8_t)usData,(uint8_t)( usData>>8)};
 800033a:	2300      	movs	r3, #0
 800033c:	733b      	strb	r3, [r7, #12]
 800033e:	2300      	movs	r3, #0
 8000340:	737b      	strb	r3, [r7, #13]
 8000342:	88fb      	ldrh	r3, [r7, #6]
 8000344:	b2db      	uxtb	r3, r3
 8000346:	73bb      	strb	r3, [r7, #14]
 8000348:	88fb      	ldrh	r3, [r7, #6]
 800034a:	0a1b      	lsrs	r3, r3, #8
 800034c:	b29b      	uxth	r3, r3
 800034e:	b2db      	uxtb	r3, r3
 8000350:	73fb      	strb	r3, [r7, #15]
	//uint8_t wPreamble[2] = {0x00, 0x00};
	//uint8_t wDat[2] = { (uint8_t)usData,(uint8_t)( usData>>8)};
	LCDWaitForReady();
 8000352:	f7ff ffa5 	bl	80002a0 <LCDWaitForReady>

	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, RESET);
 8000356:	2200      	movs	r2, #0
 8000358:	2101      	movs	r1, #1
 800035a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800035e:	f001 f911 	bl	8001584 <HAL_GPIO_WritePin>
	//HAL_SPI_Transmit(&hspi1, wPreamble, 1, HAL_MAX_DELAY);
	HAL_SPI_Transmit(&hspi1, dat, 2, HAL_MAX_DELAY);
 8000362:	f107 010c 	add.w	r1, r7, #12
 8000366:	f04f 33ff 	mov.w	r3, #4294967295
 800036a:	2202      	movs	r2, #2
 800036c:	4806      	ldr	r0, [pc, #24]	; (8000388 <LCDWriteData+0x58>)
 800036e:	f002 f8e5 	bl	800253c <HAL_SPI_Transmit>
	//LCDWaitForReady();
	//HAL_SPI_Transmit(&hspi1, wDat, 1, HAL_MAX_DELAY);
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, SET);
 8000372:	2201      	movs	r2, #1
 8000374:	2101      	movs	r1, #1
 8000376:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800037a:	f001 f903 	bl	8001584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &DatLsb, 1, HAL_MAX_DELAY);

	//bcm2835_gpio_write(CS,HIGH);
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, SET);
	*/
}
 800037e:	bf00      	nop
 8000380:	3710      	adds	r7, #16
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	200000c8 	.word	0x200000c8

0800038c <LCDWriteNData>:

void LCDWriteNData(uint16_t* pwBuf, uint32_t ulSizeWordCnt)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b086      	sub	sp, #24
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	6039      	str	r1, [r7, #0]
	uint32_t i;


	uint8_t wPreamble[2] = {0x00, 0x00};
 8000396:	2300      	movs	r3, #0
 8000398:	743b      	strb	r3, [r7, #16]
 800039a:	2300      	movs	r3, #0
 800039c:	747b      	strb	r3, [r7, #17]
	uint8_t wDat[2];
	LCDWaitForReady();
 800039e:	f7ff ff7f 	bl	80002a0 <LCDWaitForReady>

	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, RESET);
 80003a2:	2200      	movs	r2, #0
 80003a4:	2101      	movs	r1, #1
 80003a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003aa:	f001 f8eb 	bl	8001584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, wPreamble, 1, HAL_MAX_DELAY);
 80003ae:	f107 0110 	add.w	r1, r7, #16
 80003b2:	f04f 33ff 	mov.w	r3, #4294967295
 80003b6:	2201      	movs	r2, #1
 80003b8:	4818      	ldr	r0, [pc, #96]	; (800041c <LCDWriteNData+0x90>)
 80003ba:	f002 f8bf 	bl	800253c <HAL_SPI_Transmit>
	LCDWaitForReady();
 80003be:	f7ff ff6f 	bl	80002a0 <LCDWaitForReady>
	for(i=0;i<ulSizeWordCnt;i++)
 80003c2:	2300      	movs	r3, #0
 80003c4:	617b      	str	r3, [r7, #20]
 80003c6:	e01a      	b.n	80003fe <LCDWriteNData+0x72>
		{
		wDat[0]=pwBuf[i];
 80003c8:	697b      	ldr	r3, [r7, #20]
 80003ca:	005b      	lsls	r3, r3, #1
 80003cc:	687a      	ldr	r2, [r7, #4]
 80003ce:	4413      	add	r3, r2
 80003d0:	881b      	ldrh	r3, [r3, #0]
 80003d2:	b2db      	uxtb	r3, r3
 80003d4:	733b      	strb	r3, [r7, #12]
		wDat[1]=pwBuf[i]>>8;
 80003d6:	697b      	ldr	r3, [r7, #20]
 80003d8:	005b      	lsls	r3, r3, #1
 80003da:	687a      	ldr	r2, [r7, #4]
 80003dc:	4413      	add	r3, r2
 80003de:	881b      	ldrh	r3, [r3, #0]
 80003e0:	0a1b      	lsrs	r3, r3, #8
 80003e2:	b29b      	uxth	r3, r3
 80003e4:	b2db      	uxtb	r3, r3
 80003e6:	737b      	strb	r3, [r7, #13]
		HAL_SPI_Transmit(&hspi1, wDat, 1, HAL_MAX_DELAY);
 80003e8:	f107 010c 	add.w	r1, r7, #12
 80003ec:	f04f 33ff 	mov.w	r3, #4294967295
 80003f0:	2201      	movs	r2, #1
 80003f2:	480a      	ldr	r0, [pc, #40]	; (800041c <LCDWriteNData+0x90>)
 80003f4:	f002 f8a2 	bl	800253c <HAL_SPI_Transmit>
	for(i=0;i<ulSizeWordCnt;i++)
 80003f8:	697b      	ldr	r3, [r7, #20]
 80003fa:	3301      	adds	r3, #1
 80003fc:	617b      	str	r3, [r7, #20]
 80003fe:	697a      	ldr	r2, [r7, #20]
 8000400:	683b      	ldr	r3, [r7, #0]
 8000402:	429a      	cmp	r2, r3
 8000404:	d3e0      	bcc.n	80003c8 <LCDWriteNData+0x3c>
		}

	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, SET);
 8000406:	2201      	movs	r2, #1
 8000408:	2101      	movs	r1, #1
 800040a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800040e:	f001 f8b9 	bl	8001584 <HAL_GPIO_WritePin>
	}

	//bcm2835_gpio_write(CS,HIGH);
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, SET);
	*/
}
 8000412:	bf00      	nop
 8000414:	3718      	adds	r7, #24
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	200000c8 	.word	0x200000c8

08000420 <LCDReadData>:

//-----------------------------------------------------------
//Host controller function 4---Read Data from host data Bus
//-----------------------------------------------------------
uint16_t LCDReadData()
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b086      	sub	sp, #24
 8000424:	af02      	add	r7, sp, #8

	uint8_t wRLsb[2];
	uint16_t wRData;
	uint8_t wdummy[2] = {0};
 8000426:	2300      	movs	r3, #0
 8000428:	813b      	strh	r3, [r7, #8]
	uint8_t rdummy[2] = {0};
 800042a:	2300      	movs	r3, #0
 800042c:	80bb      	strh	r3, [r7, #4]
	uint8_t wPreamble[2] = {0x00, 0x10};
 800042e:	2300      	movs	r3, #0
 8000430:	703b      	strb	r3, [r7, #0]
 8000432:	2310      	movs	r3, #16
 8000434:	707b      	strb	r3, [r7, #1]

	LCDWaitForReady();
 8000436:	f7ff ff33 	bl	80002a0 <LCDWaitForReady>
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, RESET);
 800043a:	2200      	movs	r2, #0
 800043c:	2101      	movs	r1, #1
 800043e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000442:	f001 f89f 	bl	8001584 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, wPreamble, 1, HAL_MAX_DELAY);
 8000446:	4639      	mov	r1, r7
 8000448:	f04f 33ff 	mov.w	r3, #4294967295
 800044c:	2201      	movs	r2, #1
 800044e:	4818      	ldr	r0, [pc, #96]	; (80004b0 <LCDReadData+0x90>)
 8000450:	f002 f874 	bl	800253c <HAL_SPI_Transmit>
	LCDWaitForReady();
 8000454:	f7ff ff24 	bl	80002a0 <LCDWaitForReady>

	HAL_SPI_TransmitReceive(&hspi1, wdummy, rdummy, 1,HAL_MAX_DELAY);
 8000458:	1d3a      	adds	r2, r7, #4
 800045a:	f107 0108 	add.w	r1, r7, #8
 800045e:	f04f 33ff 	mov.w	r3, #4294967295
 8000462:	9300      	str	r3, [sp, #0]
 8000464:	2301      	movs	r3, #1
 8000466:	4812      	ldr	r0, [pc, #72]	; (80004b0 <LCDReadData+0x90>)
 8000468:	f002 f9ce 	bl	8002808 <HAL_SPI_TransmitReceive>

	LCDWaitForReady();
 800046c:	f7ff ff18 	bl	80002a0 <LCDWaitForReady>

	HAL_SPI_TransmitReceive(&hspi1, wdummy, wRLsb, 1,HAL_MAX_DELAY);
 8000470:	f107 020c 	add.w	r2, r7, #12
 8000474:	f107 0108 	add.w	r1, r7, #8
 8000478:	f04f 33ff 	mov.w	r3, #4294967295
 800047c:	9300      	str	r3, [sp, #0]
 800047e:	2301      	movs	r3, #1
 8000480:	480b      	ldr	r0, [pc, #44]	; (80004b0 <LCDReadData+0x90>)
 8000482:	f002 f9c1 	bl	8002808 <HAL_SPI_TransmitReceive>

	wRData = wRLsb[1]<<8;
 8000486:	7b7b      	ldrb	r3, [r7, #13]
 8000488:	b29b      	uxth	r3, r3
 800048a:	021b      	lsls	r3, r3, #8
 800048c:	81fb      	strh	r3, [r7, #14]
	wRData |= wRLsb[0];
 800048e:	7b3b      	ldrb	r3, [r7, #12]
 8000490:	b29a      	uxth	r2, r3
 8000492:	89fb      	ldrh	r3, [r7, #14]
 8000494:	4313      	orrs	r3, r2
 8000496:	81fb      	strh	r3, [r7, #14]
	//bcm2835_gpio_write(CS,HIGH);
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, SET);
 8000498:	2201      	movs	r2, #1
 800049a:	2101      	movs	r1, #1
 800049c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004a0:	f001 f870 	bl	8001584 <HAL_GPIO_WritePin>

	return wRData;
 80004a4:	89fb      	ldrh	r3, [r7, #14]
	//bcm2835_gpio_write(CS,HIGH);
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, SET);

	return wRData;
	*/
}
 80004a6:	4618      	mov	r0, r3
 80004a8:	3710      	adds	r7, #16
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	200000c8 	.word	0x200000c8

080004b4 <LCDReadNData>:

//-----------------------------------------------------------
//  Read Burst N words Data
//-----------------------------------------------------------
void LCDReadNData(uint16_t* pwBuf, uint32_t ulSizeWordCnt)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b08a      	sub	sp, #40	; 0x28
 80004b8:	af02      	add	r7, sp, #8
 80004ba:	6078      	str	r0, [r7, #4]
 80004bc:	6039      	str	r1, [r7, #0]

	uint32_t i;

	uint8_t wRLsb[2];
	//uint16_t wRData;
	uint8_t wdummy[2] = {0};
 80004be:	2300      	movs	r3, #0
 80004c0:	82bb      	strh	r3, [r7, #20]
	uint8_t rdummy[2] = {0};
 80004c2:	2300      	movs	r3, #0
 80004c4:	823b      	strh	r3, [r7, #16]
	uint8_t wPreamble[2] = {0x00, 0x10};
 80004c6:	2300      	movs	r3, #0
 80004c8:	733b      	strb	r3, [r7, #12]
 80004ca:	2310      	movs	r3, #16
 80004cc:	737b      	strb	r3, [r7, #13]
	LCDWaitForReady();
 80004ce:	f7ff fee7 	bl	80002a0 <LCDWaitForReady>

	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, RESET);
 80004d2:	2200      	movs	r2, #0
 80004d4:	2101      	movs	r1, #1
 80004d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004da:	f001 f853 	bl	8001584 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, wPreamble, 1, HAL_MAX_DELAY);
 80004de:	f107 010c 	add.w	r1, r7, #12
 80004e2:	f04f 33ff 	mov.w	r3, #4294967295
 80004e6:	2201      	movs	r2, #1
 80004e8:	4823      	ldr	r0, [pc, #140]	; (8000578 <LCDReadNData+0xc4>)
 80004ea:	f002 f827 	bl	800253c <HAL_SPI_Transmit>

	LCDWaitForReady();
 80004ee:	f7ff fed7 	bl	80002a0 <LCDWaitForReady>

	HAL_SPI_TransmitReceive(&hspi1, wdummy, rdummy, 1,HAL_MAX_DELAY);
 80004f2:	f107 0210 	add.w	r2, r7, #16
 80004f6:	f107 0114 	add.w	r1, r7, #20
 80004fa:	f04f 33ff 	mov.w	r3, #4294967295
 80004fe:	9300      	str	r3, [sp, #0]
 8000500:	2301      	movs	r3, #1
 8000502:	481d      	ldr	r0, [pc, #116]	; (8000578 <LCDReadNData+0xc4>)
 8000504:	f002 f980 	bl	8002808 <HAL_SPI_TransmitReceive>

	LCDWaitForReady();
 8000508:	f7ff feca 	bl	80002a0 <LCDWaitForReady>

		for(i=0;i<ulSizeWordCnt;i++)
 800050c:	2300      	movs	r3, #0
 800050e:	61fb      	str	r3, [r7, #28]
 8000510:	e024      	b.n	800055c <LCDReadNData+0xa8>
		{
			HAL_SPI_TransmitReceive(&hspi1, wdummy, wRLsb, 1,HAL_MAX_DELAY);
 8000512:	f107 0218 	add.w	r2, r7, #24
 8000516:	f107 0114 	add.w	r1, r7, #20
 800051a:	f04f 33ff 	mov.w	r3, #4294967295
 800051e:	9300      	str	r3, [sp, #0]
 8000520:	2301      	movs	r3, #1
 8000522:	4815      	ldr	r0, [pc, #84]	; (8000578 <LCDReadNData+0xc4>)
 8000524:	f002 f970 	bl	8002808 <HAL_SPI_TransmitReceive>
			pwBuf[i] = wRLsb[1]<<8;
 8000528:	7e7b      	ldrb	r3, [r7, #25]
 800052a:	b29a      	uxth	r2, r3
 800052c:	69fb      	ldr	r3, [r7, #28]
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	6879      	ldr	r1, [r7, #4]
 8000532:	440b      	add	r3, r1
 8000534:	0212      	lsls	r2, r2, #8
 8000536:	b292      	uxth	r2, r2
 8000538:	801a      	strh	r2, [r3, #0]
			pwBuf[i] |= wRLsb[0];
 800053a:	69fb      	ldr	r3, [r7, #28]
 800053c:	005b      	lsls	r3, r3, #1
 800053e:	687a      	ldr	r2, [r7, #4]
 8000540:	4413      	add	r3, r2
 8000542:	8819      	ldrh	r1, [r3, #0]
 8000544:	7e3b      	ldrb	r3, [r7, #24]
 8000546:	b29a      	uxth	r2, r3
 8000548:	69fb      	ldr	r3, [r7, #28]
 800054a:	005b      	lsls	r3, r3, #1
 800054c:	6878      	ldr	r0, [r7, #4]
 800054e:	4403      	add	r3, r0
 8000550:	430a      	orrs	r2, r1
 8000552:	b292      	uxth	r2, r2
 8000554:	801a      	strh	r2, [r3, #0]
		for(i=0;i<ulSizeWordCnt;i++)
 8000556:	69fb      	ldr	r3, [r7, #28]
 8000558:	3301      	adds	r3, #1
 800055a:	61fb      	str	r3, [r7, #28]
 800055c:	69fa      	ldr	r2, [r7, #28]
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	429a      	cmp	r2, r3
 8000562:	d3d6      	bcc.n	8000512 <LCDReadNData+0x5e>
		}

		HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, SET);
 8000564:	2201      	movs	r2, #1
 8000566:	2101      	movs	r1, #1
 8000568:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800056c:	f001 f80a 	bl	8001584 <HAL_GPIO_WritePin>
	}

	//bcm2835_gpio_write(CS,HIGH);
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, SET);
	*/
}
 8000570:	bf00      	nop
 8000572:	3720      	adds	r7, #32
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	200000c8 	.word	0x200000c8

0800057c <LCDSendCmdArg>:

//-----------------------------------------------------------
//Host controller function 5---Write command to host data Bus with aruments
//-----------------------------------------------------------
void LCDSendCmdArg(uint16_t usCmdCode,uint16_t* pArg, uint16_t usNumArg)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	6039      	str	r1, [r7, #0]
 8000586:	80fb      	strh	r3, [r7, #6]
 8000588:	4613      	mov	r3, r2
 800058a:	80bb      	strh	r3, [r7, #4]
     uint16_t i;
     //Send Cmd code
     LCDWriteCmdCode(usCmdCode);
 800058c:	88fb      	ldrh	r3, [r7, #6]
 800058e:	4618      	mov	r0, r3
 8000590:	f7ff fea0 	bl	80002d4 <LCDWriteCmdCode>
     //Send Data
     for(i=0;i<usNumArg;i++)
 8000594:	2300      	movs	r3, #0
 8000596:	81fb      	strh	r3, [r7, #14]
 8000598:	e00a      	b.n	80005b0 <LCDSendCmdArg+0x34>
     {
         LCDWriteData(pArg[i]);
 800059a:	89fb      	ldrh	r3, [r7, #14]
 800059c:	005b      	lsls	r3, r3, #1
 800059e:	683a      	ldr	r2, [r7, #0]
 80005a0:	4413      	add	r3, r2
 80005a2:	881b      	ldrh	r3, [r3, #0]
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff fec3 	bl	8000330 <LCDWriteData>
     for(i=0;i<usNumArg;i++)
 80005aa:	89fb      	ldrh	r3, [r7, #14]
 80005ac:	3301      	adds	r3, #1
 80005ae:	81fb      	strh	r3, [r7, #14]
 80005b0:	89fa      	ldrh	r2, [r7, #14]
 80005b2:	88bb      	ldrh	r3, [r7, #4]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d3f0      	bcc.n	800059a <LCDSendCmdArg+0x1e>
     }
}
 80005b8:	bf00      	nop
 80005ba:	3710      	adds	r7, #16
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <IT8951Sleep>:

//-----------------------------------------------------------
//Host Cmd 3---SLEEP
//-----------------------------------------------------------
void IT8951Sleep()
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
    LCDWriteCmdCode(IT8951_TCON_SLEEP);
 80005c4:	2003      	movs	r0, #3
 80005c6:	f7ff fe85 	bl	80002d4 <LCDWriteCmdCode>
}
 80005ca:	bf00      	nop
 80005cc:	bd80      	pop	{r7, pc}

080005ce <IT8951ReadReg>:

//-----------------------------------------------------------
//Host Cmd 4---REG_RD
//-----------------------------------------------------------
uint16_t IT8951ReadReg(uint16_t usRegAddr)
{
 80005ce:	b580      	push	{r7, lr}
 80005d0:	b084      	sub	sp, #16
 80005d2:	af00      	add	r7, sp, #0
 80005d4:	4603      	mov	r3, r0
 80005d6:	80fb      	strh	r3, [r7, #6]
	uint16_t usData;

	//Send Cmd and Register Address
	LCDWriteCmdCode(IT8951_TCON_REG_RD);
 80005d8:	2010      	movs	r0, #16
 80005da:	f7ff fe7b 	bl	80002d4 <LCDWriteCmdCode>
	LCDWriteData(usRegAddr);
 80005de:	88fb      	ldrh	r3, [r7, #6]
 80005e0:	4618      	mov	r0, r3
 80005e2:	f7ff fea5 	bl	8000330 <LCDWriteData>
	//Read data from Host Data bus
	usData = LCDReadData();
 80005e6:	f7ff ff1b 	bl	8000420 <LCDReadData>
 80005ea:	4603      	mov	r3, r0
 80005ec:	81fb      	strh	r3, [r7, #14]
	return usData;
 80005ee:	89fb      	ldrh	r3, [r7, #14]
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <IT8951WriteReg>:
//-----------------------------------------------------------
//Host Cmd 5---REG_WR
//-----------------------------------------------------------
void IT8951WriteReg(uint16_t usRegAddr,uint16_t usValue)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	460a      	mov	r2, r1
 8000602:	80fb      	strh	r3, [r7, #6]
 8000604:	4613      	mov	r3, r2
 8000606:	80bb      	strh	r3, [r7, #4]
	//Send Cmd , Register Address and Write Value
	LCDWriteCmdCode(IT8951_TCON_REG_WR);
 8000608:	2011      	movs	r0, #17
 800060a:	f7ff fe63 	bl	80002d4 <LCDWriteCmdCode>
	LCDWriteData(usRegAddr);
 800060e:	88fb      	ldrh	r3, [r7, #6]
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff fe8d 	bl	8000330 <LCDWriteData>
	LCDWriteData(usValue);
 8000616:	88bb      	ldrh	r3, [r7, #4]
 8000618:	4618      	mov	r0, r3
 800061a:	f7ff fe89 	bl	8000330 <LCDWriteData>
}
 800061e:	bf00      	nop
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}

08000626 <IT8951LoadImgAreaStart>:
}
//-----------------------------------------------------------
//Host Cmd 11---LD_IMG_AREA
//-----------------------------------------------------------
void IT8951LoadImgAreaStart(IT8951LdImgInfo* pstLdImgInfo ,IT8951AreaImgInfo* pstAreaImgInfo)
{
 8000626:	b580      	push	{r7, lr}
 8000628:	b086      	sub	sp, #24
 800062a:	af00      	add	r7, sp, #0
 800062c:	6078      	str	r0, [r7, #4]
 800062e:	6039      	str	r1, [r7, #0]
    uint16_t usArg[5];
    //Setting Argument for Load image start
    usArg[0] = (pstLdImgInfo->usEndianType << 8 )
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	881b      	ldrh	r3, [r3, #0]
 8000634:	021b      	lsls	r3, r3, #8
    |(pstLdImgInfo->usPixelFormat << 4)
 8000636:	b21a      	sxth	r2, r3
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	885b      	ldrh	r3, [r3, #2]
 800063c:	011b      	lsls	r3, r3, #4
 800063e:	b21b      	sxth	r3, r3
 8000640:	4313      	orrs	r3, r2
 8000642:	b21a      	sxth	r2, r3
    |(pstLdImgInfo->usRotate);
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	889b      	ldrh	r3, [r3, #4]
 8000648:	b21b      	sxth	r3, r3
 800064a:	4313      	orrs	r3, r2
 800064c:	b21b      	sxth	r3, r3
 800064e:	b29b      	uxth	r3, r3
    usArg[0] = (pstLdImgInfo->usEndianType << 8 )
 8000650:	81bb      	strh	r3, [r7, #12]
    usArg[1] = pstAreaImgInfo->usX;
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	881b      	ldrh	r3, [r3, #0]
 8000656:	81fb      	strh	r3, [r7, #14]
    usArg[2] = pstAreaImgInfo->usY;
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	885b      	ldrh	r3, [r3, #2]
 800065c:	823b      	strh	r3, [r7, #16]
    usArg[3] = pstAreaImgInfo->usWidth;
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	889b      	ldrh	r3, [r3, #4]
 8000662:	827b      	strh	r3, [r7, #18]
    usArg[4] = pstAreaImgInfo->usHeight;
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	88db      	ldrh	r3, [r3, #6]
 8000668:	82bb      	strh	r3, [r7, #20]
    //Send Cmd and Args
    LCDSendCmdArg(IT8951_TCON_LD_IMG_AREA , usArg , 5);
 800066a:	f107 030c 	add.w	r3, r7, #12
 800066e:	2205      	movs	r2, #5
 8000670:	4619      	mov	r1, r3
 8000672:	2021      	movs	r0, #33	; 0x21
 8000674:	f7ff ff82 	bl	800057c <LCDSendCmdArg>
}
 8000678:	bf00      	nop
 800067a:	3718      	adds	r7, #24
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <IT8951LoadImgEnd>:
//-----------------------------------------------------------
//Host Cmd 12---LD_IMG_END
//-----------------------------------------------------------
void IT8951LoadImgEnd(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
    LCDWriteCmdCode(IT8951_TCON_LD_IMG_END);
 8000684:	2022      	movs	r0, #34	; 0x22
 8000686:	f7ff fe25 	bl	80002d4 <LCDWriteCmdCode>
}
 800068a:	bf00      	nop
 800068c:	bd80      	pop	{r7, pc}
	...

08000690 <GetIT8951SystemInfo>:

void GetIT8951SystemInfo(void* pBuf)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
	uint16_t* pusWord = (uint16_t*)pBuf;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	60fb      	str	r3, [r7, #12]
	IT8951DevInfo* pstDevInfo;

	//Send I80 CMD
	LCDWriteCmdCode(USDEF_I80_CMD_GET_DEV_INFO);
 800069c:	f240 3002 	movw	r0, #770	; 0x302
 80006a0:	f7ff fe18 	bl	80002d4 <LCDWriteCmdCode>

	//Burst Read Request for SPI interface only
	LCDReadNData(pusWord, sizeof(IT8951DevInfo)/2);//Polling HRDY for each words(2-bytes) if possible
 80006a4:	2114      	movs	r1, #20
 80006a6:	68f8      	ldr	r0, [r7, #12]
 80006a8:	f7ff ff04 	bl	80004b4 <LCDReadNData>

	//Show Device information of IT8951
	pstDevInfo = (IT8951DevInfo*)pBuf;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	60bb      	str	r3, [r7, #8]
	printf("Panel(W,H) = (%d,%d)\r\n",
	pstDevInfo->usPanelW, pstDevInfo->usPanelH );
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	881b      	ldrh	r3, [r3, #0]
	printf("Panel(W,H) = (%d,%d)\r\n",
 80006b4:	4619      	mov	r1, r3
	pstDevInfo->usPanelW, pstDevInfo->usPanelH );
 80006b6:	68bb      	ldr	r3, [r7, #8]
 80006b8:	885b      	ldrh	r3, [r3, #2]
	printf("Panel(W,H) = (%d,%d)\r\n",
 80006ba:	461a      	mov	r2, r3
 80006bc:	480e      	ldr	r0, [pc, #56]	; (80006f8 <GetIT8951SystemInfo+0x68>)
 80006be:	f002 fcad 	bl	800301c <iprintf>
	printf("Image Buffer Address = %X\r\n",
	pstDevInfo->usImgBufAddrL | (pstDevInfo->usImgBufAddrH << 16));
 80006c2:	68bb      	ldr	r3, [r7, #8]
 80006c4:	889b      	ldrh	r3, [r3, #4]
 80006c6:	461a      	mov	r2, r3
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	88db      	ldrh	r3, [r3, #6]
 80006cc:	041b      	lsls	r3, r3, #16
	printf("Image Buffer Address = %X\r\n",
 80006ce:	4313      	orrs	r3, r2
 80006d0:	4619      	mov	r1, r3
 80006d2:	480a      	ldr	r0, [pc, #40]	; (80006fc <GetIT8951SystemInfo+0x6c>)
 80006d4:	f002 fca2 	bl	800301c <iprintf>
	//Show Firmware and LUT Version
	printf("FW Version = %s\r\n", (uint8_t*)pstDevInfo->usFWVersion);
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	3308      	adds	r3, #8
 80006dc:	4619      	mov	r1, r3
 80006de:	4808      	ldr	r0, [pc, #32]	; (8000700 <GetIT8951SystemInfo+0x70>)
 80006e0:	f002 fc9c 	bl	800301c <iprintf>
	printf("LUT Version = %s\r\n", (uint8_t*)pstDevInfo->usLUTVersion);
 80006e4:	68bb      	ldr	r3, [r7, #8]
 80006e6:	3318      	adds	r3, #24
 80006e8:	4619      	mov	r1, r3
 80006ea:	4806      	ldr	r0, [pc, #24]	; (8000704 <GetIT8951SystemInfo+0x74>)
 80006ec:	f002 fc96 	bl	800301c <iprintf>
}
 80006f0:	bf00      	nop
 80006f2:	3710      	adds	r7, #16
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	08003d74 	.word	0x08003d74
 80006fc:	08003d8c 	.word	0x08003d8c
 8000700:	08003da8 	.word	0x08003da8
 8000704:	08003dbc 	.word	0x08003dbc

08000708 <IT8951SetImgBufBaseAddr>:

//-----------------------------------------------------------
//Initial function 2---Set Image buffer base address
//-----------------------------------------------------------
void IT8951SetImgBufBaseAddr(uint32_t ulImgBufAddr)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
	uint16_t usWordH = (uint16_t)((ulImgBufAddr >> 16) & 0x0000FFFF);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	0c1b      	lsrs	r3, r3, #16
 8000714:	81fb      	strh	r3, [r7, #14]
	uint16_t usWordL = (uint16_t)( ulImgBufAddr & 0x0000FFFF);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	81bb      	strh	r3, [r7, #12]
	//Write LISAR Reg
	IT8951WriteReg(LISAR + 2 ,usWordH);
 800071a:	89fb      	ldrh	r3, [r7, #14]
 800071c:	4619      	mov	r1, r3
 800071e:	f240 200a 	movw	r0, #522	; 0x20a
 8000722:	f7ff ff69 	bl	80005f8 <IT8951WriteReg>
	IT8951WriteReg(LISAR ,usWordL);
 8000726:	89bb      	ldrh	r3, [r7, #12]
 8000728:	4619      	mov	r1, r3
 800072a:	f44f 7002 	mov.w	r0, #520	; 0x208
 800072e:	f7ff ff63 	bl	80005f8 <IT8951WriteReg>
}
 8000732:	bf00      	nop
 8000734:	3710      	adds	r7, #16
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}

0800073a <IT8951WaitForDisplayReady>:
//-----------------------------------------------------------
//Display function 1---Wait for LUT Engine Finish
//                     Polling Display Engine Ready by LUTNo
//-----------------------------------------------------------
void IT8951WaitForDisplayReady()
{
 800073a:	b580      	push	{r7, lr}
 800073c:	af00      	add	r7, sp, #0
	//Check IT8951 Register LUTAFSR => NonZero Busy, 0 - Free
	while(IT8951ReadReg(LUTAFSR));
 800073e:	bf00      	nop
 8000740:	f241 2024 	movw	r0, #4644	; 0x1224
 8000744:	f7ff ff43 	bl	80005ce <IT8951ReadReg>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d1f8      	bne.n	8000740 <IT8951WaitForDisplayReady+0x6>
}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}

08000752 <IT8951HostAreaPackedPixelWrite>:

//-----------------------------------------------------------
//Display function 2---Load Image Area process
//-----------------------------------------------------------
void IT8951HostAreaPackedPixelWrite(IT8951LdImgInfo* pstLdImgInfo,IT8951AreaImgInfo* pstAreaImgInfo)
{
 8000752:	b580      	push	{r7, lr}
 8000754:	b084      	sub	sp, #16
 8000756:	af00      	add	r7, sp, #0
 8000758:	6078      	str	r0, [r7, #4]
 800075a:	6039      	str	r1, [r7, #0]
	//uint32_t i,j;
	//Source buffer address of Host
	uint16_t* pusFrameBuf = (uint16_t*)pstLdImgInfo->ulStartFBAddr;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	689b      	ldr	r3, [r3, #8]
 8000760:	60fb      	str	r3, [r7, #12]

	//Set Image buffer(IT8951) Base address
	IT8951SetImgBufBaseAddr(pstLdImgInfo->ulImgBufBaseAddr);
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	68db      	ldr	r3, [r3, #12]
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff ffce 	bl	8000708 <IT8951SetImgBufBaseAddr>
	//Send Load Image start Cmd
	IT8951LoadImgAreaStart(pstLdImgInfo , pstAreaImgInfo);
 800076c:	6839      	ldr	r1, [r7, #0]
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f7ff ff59 	bl	8000626 <IT8951LoadImgAreaStart>
	//Host Write Data
	LCDWriteNData(pusFrameBuf, (pstAreaImgInfo->usHeight*pstAreaImgInfo->usWidth/2));
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	88db      	ldrh	r3, [r3, #6]
 8000778:	461a      	mov	r2, r3
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	889b      	ldrh	r3, [r3, #4]
 800077e:	fb03 f302 	mul.w	r3, r3, r2
 8000782:	0fda      	lsrs	r2, r3, #31
 8000784:	4413      	add	r3, r2
 8000786:	105b      	asrs	r3, r3, #1
 8000788:	4619      	mov	r1, r3
 800078a:	68f8      	ldr	r0, [r7, #12]
 800078c:	f7ff fdfe 	bl	800038c <LCDWriteNData>
					LCDWriteData(*pusFrameBuf);
					pusFrameBuf++;
			}
	}*/
	//Send Load Img End Command
	IT8951LoadImgEnd();
 8000790:	f7ff ff76 	bl	8000680 <IT8951LoadImgEnd>
}
 8000794:	bf00      	nop
 8000796:	3710      	adds	r7, #16
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <IT8951DisplayArea>:

//-----------------------------------------------------------
//Display functions 3---Application for Display panel Area
//-----------------------------------------------------------
void IT8951DisplayArea(uint16_t usX, uint16_t usY, uint16_t usW, uint16_t usH, uint16_t usDpyMode)
{
 800079c:	b590      	push	{r4, r7, lr}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4604      	mov	r4, r0
 80007a4:	4608      	mov	r0, r1
 80007a6:	4611      	mov	r1, r2
 80007a8:	461a      	mov	r2, r3
 80007aa:	4623      	mov	r3, r4
 80007ac:	80fb      	strh	r3, [r7, #6]
 80007ae:	4603      	mov	r3, r0
 80007b0:	80bb      	strh	r3, [r7, #4]
 80007b2:	460b      	mov	r3, r1
 80007b4:	807b      	strh	r3, [r7, #2]
 80007b6:	4613      	mov	r3, r2
 80007b8:	803b      	strh	r3, [r7, #0]
	//Send I80 Display Command (User defined command of IT8951)
	LCDWriteCmdCode(USDEF_I80_CMD_DPY_AREA); //0x0034
 80007ba:	2034      	movs	r0, #52	; 0x34
 80007bc:	f7ff fd8a 	bl	80002d4 <LCDWriteCmdCode>
	//Write arguments
	LCDWriteData(usX);
 80007c0:	88fb      	ldrh	r3, [r7, #6]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff fdb4 	bl	8000330 <LCDWriteData>
	LCDWriteData(usY);
 80007c8:	88bb      	ldrh	r3, [r7, #4]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f7ff fdb0 	bl	8000330 <LCDWriteData>
	LCDWriteData(usW);
 80007d0:	887b      	ldrh	r3, [r7, #2]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff fdac 	bl	8000330 <LCDWriteData>
	LCDWriteData(usH);
 80007d8:	883b      	ldrh	r3, [r7, #0]
 80007da:	4618      	mov	r0, r3
 80007dc:	f7ff fda8 	bl	8000330 <LCDWriteData>
	LCDWriteData(usDpyMode);
 80007e0:	8b3b      	ldrh	r3, [r7, #24]
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fda4 	bl	8000330 <LCDWriteData>
}
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd90      	pop	{r4, r7, pc}

080007f0 <IT8951_Init>:

//-----------------------------------------------------------
//Test function 1---Software Initial
//-----------------------------------------------------------
uint8_t IT8951_Init()
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
	//bcm2835_gpio_fsel(CS, BCM2835_GPIO_FSEL_OUTP);
	//bcm2835_gpio_fsel(HRDY, BCM2835_GPIO_FSEL_INPT);
	//bcm2835_gpio_fsel(RESET, BCM2835_GPIO_FSEL_OUTP);

	//bcm2835_gpio_write(CS, HIGH);
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, SET);
 80007f4:	2201      	movs	r2, #1
 80007f6:	2101      	movs	r1, #1
 80007f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007fc:	f000 fec2 	bl	8001584 <HAL_GPIO_WritePin>

	printf("****** IT8951 ******\n");
 8000800:	4812      	ldr	r0, [pc, #72]	; (800084c <IT8951_Init+0x5c>)
 8000802:	f002 fc7f 	bl	8003104 <puts>

	//bcm2835_gpio_write(RESET, LOW);
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	2110      	movs	r1, #16
 800080a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800080e:	f000 feb9 	bl	8001584 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000812:	2064      	movs	r0, #100	; 0x64
 8000814:	f000 fc04 	bl	8001020 <HAL_Delay>
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, SET);
 8000818:	2201      	movs	r2, #1
 800081a:	2110      	movs	r1, #16
 800081c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000820:	f000 feb0 	bl	8001584 <HAL_GPIO_WritePin>
	//bcm2835_gpio_write(RESET, HIGH);

	//Get Device Info
	GetIT8951SystemInfo(&gstI80DevInfo);
 8000824:	480a      	ldr	r0, [pc, #40]	; (8000850 <IT8951_Init+0x60>)
 8000826:	f7ff ff33 	bl	8000690 <GetIT8951SystemInfo>
//	{
//		perror("malloc error!\n");
//		return 1;
//	}

 	gulImgBufAddr = gstI80DevInfo.usImgBufAddrL | (gstI80DevInfo.usImgBufAddrH << 16);
 800082a:	4b09      	ldr	r3, [pc, #36]	; (8000850 <IT8951_Init+0x60>)
 800082c:	889b      	ldrh	r3, [r3, #4]
 800082e:	461a      	mov	r2, r3
 8000830:	4b07      	ldr	r3, [pc, #28]	; (8000850 <IT8951_Init+0x60>)
 8000832:	88db      	ldrh	r3, [r3, #6]
 8000834:	041b      	lsls	r3, r3, #16
 8000836:	4313      	orrs	r3, r2
 8000838:	461a      	mov	r2, r3
 800083a:	4b06      	ldr	r3, [pc, #24]	; (8000854 <IT8951_Init+0x64>)
 800083c:	601a      	str	r2, [r3, #0]

 	//Set to Enable I80 Packed mode
 	IT8951WriteReg(I80CPCR, 0x0001);
 800083e:	2101      	movs	r1, #1
 8000840:	2004      	movs	r0, #4
 8000842:	f7ff fed9 	bl	80005f8 <IT8951WriteReg>

	return 0;
 8000846:	2300      	movs	r3, #0
}
 8000848:	4618      	mov	r0, r3
 800084a:	bd80      	pop	{r7, pc}
 800084c:	08003dd0 	.word	0x08003dd0
 8000850:	2000009c 	.word	0x2000009c
 8000854:	200000c4 	.word	0x200000c4

08000858 <IT8951DisplayExample3>:
	IT8951DisplayArea(0,0, gstI80DevInfo.usPanelW, gstI80DevInfo.usPanelH, 2);
}

extern const unsigned char kal[];
void IT8951DisplayExample3()
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b088      	sub	sp, #32
 800085c:	af02      	add	r7, sp, #8
//	for (i = 0;i < 1200*825;i++)
//	{
	//gpFrameBuf[i] = pic[i];
//	}

	IT8951WaitForDisplayReady();
 800085e:	f7ff ff6c 	bl	800073a <IT8951WaitForDisplayReady>

	//Setting Load image information
	stLdImgInfo.ulStartFBAddr    = (uint32_t)kal;
 8000862:	4b16      	ldr	r3, [pc, #88]	; (80008bc <IT8951DisplayExample3+0x64>)
 8000864:	613b      	str	r3, [r7, #16]
	stLdImgInfo.usEndianType     = IT8951_LDIMG_L_ENDIAN;
 8000866:	2300      	movs	r3, #0
 8000868:	813b      	strh	r3, [r7, #8]
	stLdImgInfo.usPixelFormat    = IT8951_8BPP;
 800086a:	2303      	movs	r3, #3
 800086c:	817b      	strh	r3, [r7, #10]
	stLdImgInfo.usRotate         = IT8951_ROTATE_0;
 800086e:	2300      	movs	r3, #0
 8000870:	81bb      	strh	r3, [r7, #12]
	stLdImgInfo.ulImgBufBaseAddr = gulImgBufAddr;
 8000872:	4b13      	ldr	r3, [pc, #76]	; (80008c0 <IT8951DisplayExample3+0x68>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	617b      	str	r3, [r7, #20]
	//Set Load Area
	stAreaImgInfo.usX      = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	803b      	strh	r3, [r7, #0]
	stAreaImgInfo.usY      = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	807b      	strh	r3, [r7, #2]
	stAreaImgInfo.usWidth  = gstI80DevInfo.usPanelW;
 8000880:	4b10      	ldr	r3, [pc, #64]	; (80008c4 <IT8951DisplayExample3+0x6c>)
 8000882:	881b      	ldrh	r3, [r3, #0]
 8000884:	80bb      	strh	r3, [r7, #4]
 	stAreaImgInfo.usHeight = gstI80DevInfo.usPanelH;
 8000886:	4b0f      	ldr	r3, [pc, #60]	; (80008c4 <IT8951DisplayExample3+0x6c>)
 8000888:	885b      	ldrh	r3, [r3, #2]
 800088a:	80fb      	strh	r3, [r7, #6]

	//Load Image from Host to IT8951 Image Buffer
	IT8951HostAreaPackedPixelWrite(&stLdImgInfo, &stAreaImgInfo);//Display function 2
 800088c:	463a      	mov	r2, r7
 800088e:	f107 0308 	add.w	r3, r7, #8
 8000892:	4611      	mov	r1, r2
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ff5c 	bl	8000752 <IT8951HostAreaPackedPixelWrite>
	//Display Area ?V (x,y,w,h) with mode 2 for fast gray clear mode - depends on current waveform
	IT8951DisplayArea(0,0, gstI80DevInfo.usPanelW, gstI80DevInfo.usPanelH, 2);
 800089a:	4b0a      	ldr	r3, [pc, #40]	; (80008c4 <IT8951DisplayExample3+0x6c>)
 800089c:	881a      	ldrh	r2, [r3, #0]
 800089e:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <IT8951DisplayExample3+0x6c>)
 80008a0:	8859      	ldrh	r1, [r3, #2]
 80008a2:	2302      	movs	r3, #2
 80008a4:	9300      	str	r3, [sp, #0]
 80008a6:	460b      	mov	r3, r1
 80008a8:	2100      	movs	r1, #0
 80008aa:	2000      	movs	r0, #0
 80008ac:	f7ff ff76 	bl	800079c <IT8951DisplayArea>
	IT8951Sleep();
 80008b0:	f7ff fe86 	bl	80005c0 <IT8951Sleep>
}
 80008b4:	bf00      	nop
 80008b6:	3718      	adds	r7, #24
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	08003e10 	.word	0x08003e10
 80008c0:	200000c4 	.word	0x200000c4
 80008c4:	2000009c 	.word	0x2000009c

080008c8 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b08c      	sub	sp, #48	; 0x30
 80008cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ce:	f107 031c 	add.w	r3, r7, #28
 80008d2:	2200      	movs	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
 80008d6:	605a      	str	r2, [r3, #4]
 80008d8:	609a      	str	r2, [r3, #8]
 80008da:	60da      	str	r2, [r3, #12]
 80008dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008de:	4b79      	ldr	r3, [pc, #484]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e2:	4a78      	ldr	r2, [pc, #480]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 80008e4:	f043 0304 	orr.w	r3, r3, #4
 80008e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ea:	4b76      	ldr	r3, [pc, #472]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ee:	f003 0304 	and.w	r3, r3, #4
 80008f2:	61bb      	str	r3, [r7, #24]
 80008f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008f6:	4b73      	ldr	r3, [pc, #460]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fa:	4a72      	ldr	r2, [pc, #456]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 80008fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000900:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000902:	4b70      	ldr	r3, [pc, #448]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 8000904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800090a:	617b      	str	r3, [r7, #20]
 800090c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800090e:	4b6d      	ldr	r3, [pc, #436]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000912:	4a6c      	ldr	r2, [pc, #432]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 8000914:	f043 0301 	orr.w	r3, r3, #1
 8000918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800091a:	4b6a      	ldr	r3, [pc, #424]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091e:	f003 0301 	and.w	r3, r3, #1
 8000922:	613b      	str	r3, [r7, #16]
 8000924:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000926:	4b67      	ldr	r3, [pc, #412]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800092a:	4a66      	ldr	r2, [pc, #408]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 800092c:	f043 0302 	orr.w	r3, r3, #2
 8000930:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000932:	4b64      	ldr	r3, [pc, #400]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 8000934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000936:	f003 0302 	and.w	r3, r3, #2
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800093e:	4b61      	ldr	r3, [pc, #388]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 8000940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000942:	4a60      	ldr	r2, [pc, #384]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 8000944:	f043 0308 	orr.w	r3, r3, #8
 8000948:	64d3      	str	r3, [r2, #76]	; 0x4c
 800094a:	4b5e      	ldr	r3, [pc, #376]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094e:	f003 0308 	and.w	r3, r3, #8
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000956:	4b5b      	ldr	r3, [pc, #364]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800095a:	4a5a      	ldr	r2, [pc, #360]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 800095c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000960:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000962:	4b58      	ldr	r3, [pc, #352]	; (8000ac4 <MX_GPIO_Init+0x1fc>)
 8000964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800096e:	f000 fee5 	bl	800173c <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EPD_CS_Pin|EPD_RST_Pin, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	2111      	movs	r1, #17
 8000976:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800097a:	f000 fe03 	bl	8001584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8000984:	4850      	ldr	r0, [pc, #320]	; (8000ac8 <MX_GPIO_Init+0x200>)
 8000986:	f000 fdfd 	bl	8001584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	2140      	movs	r1, #64	; 0x40
 800098e:	484f      	ldr	r0, [pc, #316]	; (8000acc <MX_GPIO_Init+0x204>)
 8000990:	f000 fdf8 	bl	8001584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000994:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800099a:	4b4d      	ldr	r3, [pc, #308]	; (8000ad0 <MX_GPIO_Init+0x208>)
 800099c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4619      	mov	r1, r3
 80009a8:	484a      	ldr	r0, [pc, #296]	; (8000ad4 <MX_GPIO_Init+0x20c>)
 80009aa:	f000 fc41 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = EPD_CS_Pin|EPD_RST_Pin;
 80009ae:	2311      	movs	r3, #17
 80009b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b2:	2301      	movs	r3, #1
 80009b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ba:	2303      	movs	r3, #3
 80009bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009be:	f107 031c 	add.w	r3, r7, #28
 80009c2:	4619      	mov	r1, r3
 80009c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009c8:	f000 fc32 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EPD_HRDY_Pin;
 80009cc:	2320      	movs	r3, #32
 80009ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d0:	2300      	movs	r3, #0
 80009d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(EPD_HRDY_GPIO_Port, &GPIO_InitStruct);
 80009d8:	f107 031c 	add.w	r3, r7, #28
 80009dc:	4619      	mov	r1, r3
 80009de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009e2:	f000 fc25 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80009e6:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80009ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ec:	2301      	movs	r3, #1
 80009ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f8:	f107 031c 	add.w	r3, r7, #28
 80009fc:	4619      	mov	r1, r3
 80009fe:	4832      	ldr	r0, [pc, #200]	; (8000ac8 <MX_GPIO_Init+0x200>)
 8000a00:	f000 fc16 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000a04:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a12:	2303      	movs	r3, #3
 8000a14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000a16:	2307      	movs	r3, #7
 8000a18:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a1a:	f107 031c 	add.w	r3, r7, #28
 8000a1e:	4619      	mov	r1, r3
 8000a20:	482d      	ldr	r0, [pc, #180]	; (8000ad8 <MX_GPIO_Init+0x210>)
 8000a22:	f000 fc05 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a26:	2320      	movs	r3, #32
 8000a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a32:	f107 031c 	add.w	r3, r7, #28
 8000a36:	4619      	mov	r1, r3
 8000a38:	4824      	ldr	r0, [pc, #144]	; (8000acc <MX_GPIO_Init+0x204>)
 8000a3a:	f000 fbf9 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a3e:	2340      	movs	r3, #64	; 0x40
 8000a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	2301      	movs	r3, #1
 8000a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a4e:	f107 031c 	add.w	r3, r7, #28
 8000a52:	4619      	mov	r1, r3
 8000a54:	481d      	ldr	r0, [pc, #116]	; (8000acc <MX_GPIO_Init+0x204>)
 8000a56:	f000 fbeb 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8000a5a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000a5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a60:	2302      	movs	r3, #2
 8000a62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000a6c:	2308      	movs	r3, #8
 8000a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a70:	f107 031c 	add.w	r3, r7, #28
 8000a74:	4619      	mov	r1, r3
 8000a76:	4815      	ldr	r0, [pc, #84]	; (8000acc <MX_GPIO_Init+0x204>)
 8000a78:	f000 fbda 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000a7c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000a80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a82:	2302      	movs	r3, #2
 8000a84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a8a:	2303      	movs	r3, #3
 8000a8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a8e:	230a      	movs	r3, #10
 8000a90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a92:	f107 031c 	add.w	r3, r7, #28
 8000a96:	4619      	mov	r1, r3
 8000a98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a9c:	f000 fbc8 	bl	8001230 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000aa0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000aa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000aae:	f107 031c 	add.w	r3, r7, #28
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ab8:	f000 fbba 	bl	8001230 <HAL_GPIO_Init>

}
 8000abc:	bf00      	nop
 8000abe:	3730      	adds	r7, #48	; 0x30
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40021000 	.word	0x40021000
 8000ac8:	48000400 	.word	0x48000400
 8000acc:	48001800 	.word	0x48001800
 8000ad0:	10110000 	.word	0x10110000
 8000ad4:	48000800 	.word	0x48000800
 8000ad8:	48000c00 	.word	0x48000c00

08000adc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ae0:	f000 fa2d 	bl	8000f3e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ae4:	f000 f809 	bl	8000afa <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ae8:	f7ff feee 	bl	80008c8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000aec:	f000 f85c 	bl	8000ba8 <MX_SPI1_Init>
  IT8951_Init();
 8000af0:	f7ff fe7e 	bl	80007f0 <IT8951_Init>
//	HAL_Delay(100);
//	IT8951DisplayBox(0, 750, 1200,50, 0xff);
//	HAL_Delay(100);
//	IT8951DisplayBox(0, 800, 1200,25, 0xf0);
  /* USER CODE BEGIN 2 */
  IT8951DisplayExample3();
 8000af4:	f7ff feb0 	bl	8000858 <IT8951DisplayExample3>
 while(1)
 8000af8:	e7fe      	b.n	8000af8 <main+0x1c>

08000afa <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000afa:	b580      	push	{r7, lr}
 8000afc:	b096      	sub	sp, #88	; 0x58
 8000afe:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	2244      	movs	r2, #68	; 0x44
 8000b06:	2100      	movs	r1, #0
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f002 f9d7 	bl	8002ebc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b0e:	463b      	mov	r3, r7
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000b1c:	2000      	movs	r0, #0
 8000b1e:	f000 fd69 	bl	80015f4 <HAL_PWREx_ControlVoltageScaling>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000b28:	f000 f837 	bl	8000b9a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b34:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b36:	2340      	movs	r3, #64	; 0x40
 8000b38:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000b42:	2302      	movs	r3, #2
 8000b44:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 28;
 8000b46:	231c      	movs	r3, #28
 8000b48:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b52:	2302      	movs	r3, #2
 8000b54:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b56:	f107 0314 	add.w	r3, r7, #20
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 fdfe 	bl	800175c <HAL_RCC_OscConfig>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000b66:	f000 f818 	bl	8000b9a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b6a:	230f      	movs	r3, #15
 8000b6c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b72:	2300      	movs	r3, #0
 8000b74:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b76:	2300      	movs	r3, #0
 8000b78:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b7e:	463b      	mov	r3, r7
 8000b80:	2105      	movs	r1, #5
 8000b82:	4618      	mov	r0, r3
 8000b84:	f001 f9d8 	bl	8001f38 <HAL_RCC_ClockConfig>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000b8e:	f000 f804 	bl	8000b9a <Error_Handler>
  }
}
 8000b92:	bf00      	nop
 8000b94:	3758      	adds	r7, #88	; 0x58
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}

08000b9a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8000bac:	4b1b      	ldr	r3, [pc, #108]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bae:	4a1c      	ldr	r2, [pc, #112]	; (8000c20 <MX_SPI1_Init+0x78>)
 8000bb0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000bb2:	4b1a      	ldr	r3, [pc, #104]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bb4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000bb8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bba:	4b18      	ldr	r3, [pc, #96]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000bc0:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bc2:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8000bc6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bc8:	4b14      	ldr	r3, [pc, #80]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bce:	4b13      	ldr	r3, [pc, #76]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bd4:	4b11      	ldr	r3, [pc, #68]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bd6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bda:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000bdc:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bde:	2218      	movs	r2, #24
 8000be0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000be2:	4b0e      	ldr	r3, [pc, #56]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000be8:	4b0c      	ldr	r3, [pc, #48]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bee:	4b0b      	ldr	r3, [pc, #44]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000bf4:	4b09      	ldr	r3, [pc, #36]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bf6:	2207      	movs	r2, #7
 8000bf8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bfa:	4b08      	ldr	r3, [pc, #32]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c00:	4b06      	ldr	r3, [pc, #24]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000c02:	2208      	movs	r2, #8
 8000c04:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c06:	4805      	ldr	r0, [pc, #20]	; (8000c1c <MX_SPI1_Init+0x74>)
 8000c08:	f001 fc0e 	bl	8002428 <HAL_SPI_Init>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c12:	f7ff ffc2 	bl	8000b9a <Error_Handler>
  }

}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	200000c8 	.word	0x200000c8
 8000c20:	40013000 	.word	0x40013000

08000c24 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08a      	sub	sp, #40	; 0x28
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	605a      	str	r2, [r3, #4]
 8000c36:	609a      	str	r2, [r3, #8]
 8000c38:	60da      	str	r2, [r3, #12]
 8000c3a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a17      	ldr	r2, [pc, #92]	; (8000ca0 <HAL_SPI_MspInit+0x7c>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d128      	bne.n	8000c98 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c46:	4b17      	ldr	r3, [pc, #92]	; (8000ca4 <HAL_SPI_MspInit+0x80>)
 8000c48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c4a:	4a16      	ldr	r2, [pc, #88]	; (8000ca4 <HAL_SPI_MspInit+0x80>)
 8000c4c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c50:	6613      	str	r3, [r2, #96]	; 0x60
 8000c52:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <HAL_SPI_MspInit+0x80>)
 8000c54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c5a:	613b      	str	r3, [r7, #16]
 8000c5c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5e:	4b11      	ldr	r3, [pc, #68]	; (8000ca4 <HAL_SPI_MspInit+0x80>)
 8000c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c62:	4a10      	ldr	r2, [pc, #64]	; (8000ca4 <HAL_SPI_MspInit+0x80>)
 8000c64:	f043 0301 	orr.w	r3, r3, #1
 8000c68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <HAL_SPI_MspInit+0x80>)
 8000c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c6e:	f003 0301 	and.w	r3, r3, #1
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8000c76:	23c2      	movs	r3, #194	; 0xc2
 8000c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c82:	2303      	movs	r3, #3
 8000c84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c86:	2305      	movs	r3, #5
 8000c88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8a:	f107 0314 	add.w	r3, r7, #20
 8000c8e:	4619      	mov	r1, r3
 8000c90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c94:	f000 facc 	bl	8001230 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c98:	bf00      	nop
 8000c9a:	3728      	adds	r7, #40	; 0x28
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	40013000 	.word	0x40013000
 8000ca4:	40021000 	.word	0x40021000

08000ca8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cae:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <HAL_MspInit+0x44>)
 8000cb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cb2:	4a0e      	ldr	r2, [pc, #56]	; (8000cec <HAL_MspInit+0x44>)
 8000cb4:	f043 0301 	orr.w	r3, r3, #1
 8000cb8:	6613      	str	r3, [r2, #96]	; 0x60
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <HAL_MspInit+0x44>)
 8000cbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	607b      	str	r3, [r7, #4]
 8000cc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cc6:	4b09      	ldr	r3, [pc, #36]	; (8000cec <HAL_MspInit+0x44>)
 8000cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cca:	4a08      	ldr	r2, [pc, #32]	; (8000cec <HAL_MspInit+0x44>)
 8000ccc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cd0:	6593      	str	r3, [r2, #88]	; 0x58
 8000cd2:	4b06      	ldr	r3, [pc, #24]	; (8000cec <HAL_MspInit+0x44>)
 8000cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cda:	603b      	str	r3, [r7, #0]
 8000cdc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	370c      	adds	r7, #12
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	40021000 	.word	0x40021000

08000cf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d02:	e7fe      	b.n	8000d02 <HardFault_Handler+0x4>

08000d04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d08:	e7fe      	b.n	8000d08 <MemManage_Handler+0x4>

08000d0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d0e:	e7fe      	b.n	8000d0e <BusFault_Handler+0x4>

08000d10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d14:	e7fe      	b.n	8000d14 <UsageFault_Handler+0x4>

08000d16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d16:	b480      	push	{r7}
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d32:	b480      	push	{r7}
 8000d34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d44:	f000 f94e 	bl	8000fe4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d58:	2300      	movs	r3, #0
 8000d5a:	617b      	str	r3, [r7, #20]
 8000d5c:	e00a      	b.n	8000d74 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d5e:	f3af 8000 	nop.w
 8000d62:	4601      	mov	r1, r0
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	1c5a      	adds	r2, r3, #1
 8000d68:	60ba      	str	r2, [r7, #8]
 8000d6a:	b2ca      	uxtb	r2, r1
 8000d6c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	3301      	adds	r3, #1
 8000d72:	617b      	str	r3, [r7, #20]
 8000d74:	697a      	ldr	r2, [r7, #20]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	dbf0      	blt.n	8000d5e <_read+0x12>
	}

return len;
 8000d7c:	687b      	ldr	r3, [r7, #4]
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	3718      	adds	r7, #24
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	b086      	sub	sp, #24
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	60f8      	str	r0, [r7, #12]
 8000d8e:	60b9      	str	r1, [r7, #8]
 8000d90:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
 8000d96:	e009      	b.n	8000dac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	1c5a      	adds	r2, r3, #1
 8000d9c:	60ba      	str	r2, [r7, #8]
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	3301      	adds	r3, #1
 8000daa:	617b      	str	r3, [r7, #20]
 8000dac:	697a      	ldr	r2, [r7, #20]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	dbf1      	blt.n	8000d98 <_write+0x12>
	}
	return len;
 8000db4:	687b      	ldr	r3, [r7, #4]
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3718      	adds	r7, #24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <_close>:

int _close(int file)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	b083      	sub	sp, #12
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
	return -1;
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr

08000dd6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dd6:	b480      	push	{r7}
 8000dd8:	b083      	sub	sp, #12
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	6078      	str	r0, [r7, #4]
 8000dde:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000de6:	605a      	str	r2, [r3, #4]
	return 0;
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <_isatty>:

int _isatty(int file)
{
 8000df6:	b480      	push	{r7}
 8000df8:	b083      	sub	sp, #12
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
	return 1;
 8000dfe:	2301      	movs	r3, #1
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	370c      	adds	r7, #12
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b085      	sub	sp, #20
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
	return 0;
 8000e18:	2300      	movs	r3, #0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3714      	adds	r7, #20
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
	...

08000e28 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000e30:	4b11      	ldr	r3, [pc, #68]	; (8000e78 <_sbrk+0x50>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d102      	bne.n	8000e3e <_sbrk+0x16>
		heap_end = &end;
 8000e38:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <_sbrk+0x50>)
 8000e3a:	4a10      	ldr	r2, [pc, #64]	; (8000e7c <_sbrk+0x54>)
 8000e3c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000e3e:	4b0e      	ldr	r3, [pc, #56]	; (8000e78 <_sbrk+0x50>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000e44:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <_sbrk+0x50>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	466a      	mov	r2, sp
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d907      	bls.n	8000e62 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000e52:	f002 f809 	bl	8002e68 <__errno>
 8000e56:	4602      	mov	r2, r0
 8000e58:	230c      	movs	r3, #12
 8000e5a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e60:	e006      	b.n	8000e70 <_sbrk+0x48>
	}

	heap_end += incr;
 8000e62:	4b05      	ldr	r3, [pc, #20]	; (8000e78 <_sbrk+0x50>)
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4413      	add	r3, r2
 8000e6a:	4a03      	ldr	r2, [pc, #12]	; (8000e78 <_sbrk+0x50>)
 8000e6c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3710      	adds	r7, #16
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	2000008c 	.word	0x2000008c
 8000e7c:	20000138 	.word	0x20000138

08000e80 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e84:	4b17      	ldr	r3, [pc, #92]	; (8000ee4 <SystemInit+0x64>)
 8000e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e8a:	4a16      	ldr	r2, [pc, #88]	; (8000ee4 <SystemInit+0x64>)
 8000e8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000e94:	4b14      	ldr	r3, [pc, #80]	; (8000ee8 <SystemInit+0x68>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a13      	ldr	r2, [pc, #76]	; (8000ee8 <SystemInit+0x68>)
 8000e9a:	f043 0301 	orr.w	r3, r3, #1
 8000e9e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000ea0:	4b11      	ldr	r3, [pc, #68]	; (8000ee8 <SystemInit+0x68>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000ea6:	4b10      	ldr	r3, [pc, #64]	; (8000ee8 <SystemInit+0x68>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4a0f      	ldr	r2, [pc, #60]	; (8000ee8 <SystemInit+0x68>)
 8000eac:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000eb0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000eb4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000eb6:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <SystemInit+0x68>)
 8000eb8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ebc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ebe:	4b0a      	ldr	r3, [pc, #40]	; (8000ee8 <SystemInit+0x68>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a09      	ldr	r2, [pc, #36]	; (8000ee8 <SystemInit+0x68>)
 8000ec4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ec8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000eca:	4b07      	ldr	r3, [pc, #28]	; (8000ee8 <SystemInit+0x68>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ed0:	4b04      	ldr	r3, [pc, #16]	; (8000ee4 <SystemInit+0x64>)
 8000ed2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ed6:	609a      	str	r2, [r3, #8]
#endif
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000ed00 	.word	0xe000ed00
 8000ee8:	40021000 	.word	0x40021000

08000eec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000eec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f24 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000ef0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000ef2:	e003      	b.n	8000efc <LoopCopyDataInit>

08000ef4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	; (8000f28 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000ef6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000ef8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000efa:	3104      	adds	r1, #4

08000efc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000efc:	480b      	ldr	r0, [pc, #44]	; (8000f2c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000efe:	4b0c      	ldr	r3, [pc, #48]	; (8000f30 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000f00:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f02:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000f04:	d3f6      	bcc.n	8000ef4 <CopyDataInit>
	ldr	r2, =_sbss
 8000f06:	4a0b      	ldr	r2, [pc, #44]	; (8000f34 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000f08:	e002      	b.n	8000f10 <LoopFillZerobss>

08000f0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000f0a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000f0c:	f842 3b04 	str.w	r3, [r2], #4

08000f10 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000f10:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <LoopForever+0x16>)
	cmp	r2, r3
 8000f12:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000f14:	d3f9      	bcc.n	8000f0a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f16:	f7ff ffb3 	bl	8000e80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f1a:	f001 ffab 	bl	8002e74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f1e:	f7ff fddd 	bl	8000adc <main>

08000f22 <LoopForever>:

LoopForever:
    b LoopForever
 8000f22:	e7fe      	b.n	8000f22 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f24:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8000f28:	080f5a20 	.word	0x080f5a20
	ldr	r0, =_sdata
 8000f2c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000f30:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000f34:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000f38:	20000134 	.word	0x20000134

08000f3c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f3c:	e7fe      	b.n	8000f3c <ADC1_IRQHandler>

08000f3e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f44:	2300      	movs	r3, #0
 8000f46:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f48:	2003      	movs	r0, #3
 8000f4a:	f000 f93d 	bl	80011c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f000 f80e 	bl	8000f70 <HAL_InitTick>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d002      	beq.n	8000f60 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	71fb      	strb	r3, [r7, #7]
 8000f5e:	e001      	b.n	8000f64 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f60:	f7ff fea2 	bl	8000ca8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f64:	79fb      	ldrb	r3, [r7, #7]
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
	...

08000f70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f7c:	4b16      	ldr	r3, [pc, #88]	; (8000fd8 <HAL_InitTick+0x68>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d022      	beq.n	8000fca <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000f84:	4b15      	ldr	r3, [pc, #84]	; (8000fdc <HAL_InitTick+0x6c>)
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <HAL_InitTick+0x68>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f90:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f000 f93c 	bl	8001216 <HAL_SYSTICK_Config>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d10f      	bne.n	8000fc4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2b0f      	cmp	r3, #15
 8000fa8:	d809      	bhi.n	8000fbe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000faa:	2200      	movs	r2, #0
 8000fac:	6879      	ldr	r1, [r7, #4]
 8000fae:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb2:	f000 f914 	bl	80011de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fb6:	4a0a      	ldr	r2, [pc, #40]	; (8000fe0 <HAL_InitTick+0x70>)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6013      	str	r3, [r2, #0]
 8000fbc:	e007      	b.n	8000fce <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	73fb      	strb	r3, [r7, #15]
 8000fc2:	e004      	b.n	8000fce <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	73fb      	strb	r3, [r7, #15]
 8000fc8:	e001      	b.n	8000fce <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	20000008 	.word	0x20000008
 8000fdc:	20000000 	.word	0x20000000
 8000fe0:	20000004 	.word	0x20000004

08000fe4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fe8:	4b05      	ldr	r3, [pc, #20]	; (8001000 <HAL_IncTick+0x1c>)
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	4b05      	ldr	r3, [pc, #20]	; (8001004 <HAL_IncTick+0x20>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	4a03      	ldr	r2, [pc, #12]	; (8001000 <HAL_IncTick+0x1c>)
 8000ff4:	6013      	str	r3, [r2, #0]
}
 8000ff6:	bf00      	nop
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	2000012c 	.word	0x2000012c
 8001004:	20000008 	.word	0x20000008

08001008 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  return uwTick;
 800100c:	4b03      	ldr	r3, [pc, #12]	; (800101c <HAL_GetTick+0x14>)
 800100e:	681b      	ldr	r3, [r3, #0]
}
 8001010:	4618      	mov	r0, r3
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	2000012c 	.word	0x2000012c

08001020 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001028:	f7ff ffee 	bl	8001008 <HAL_GetTick>
 800102c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001038:	d004      	beq.n	8001044 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800103a:	4b09      	ldr	r3, [pc, #36]	; (8001060 <HAL_Delay+0x40>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	68fa      	ldr	r2, [r7, #12]
 8001040:	4413      	add	r3, r2
 8001042:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001044:	bf00      	nop
 8001046:	f7ff ffdf 	bl	8001008 <HAL_GetTick>
 800104a:	4602      	mov	r2, r0
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	68fa      	ldr	r2, [r7, #12]
 8001052:	429a      	cmp	r2, r3
 8001054:	d8f7      	bhi.n	8001046 <HAL_Delay+0x26>
  {
  }
}
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000008 	.word	0x20000008

08001064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f003 0307 	and.w	r3, r3, #7
 8001072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001074:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001080:	4013      	ands	r3, r2
 8001082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800108c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001096:	4a04      	ldr	r2, [pc, #16]	; (80010a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	60d3      	str	r3, [r2, #12]
}
 800109c:	bf00      	nop
 800109e:	3714      	adds	r7, #20
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010b0:	4b04      	ldr	r3, [pc, #16]	; (80010c4 <__NVIC_GetPriorityGrouping+0x18>)
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	0a1b      	lsrs	r3, r3, #8
 80010b6:	f003 0307 	and.w	r3, r3, #7
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	6039      	str	r1, [r7, #0]
 80010d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	db0a      	blt.n	80010f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	b2da      	uxtb	r2, r3
 80010e0:	490c      	ldr	r1, [pc, #48]	; (8001114 <__NVIC_SetPriority+0x4c>)
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	0112      	lsls	r2, r2, #4
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	440b      	add	r3, r1
 80010ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010f0:	e00a      	b.n	8001108 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	4908      	ldr	r1, [pc, #32]	; (8001118 <__NVIC_SetPriority+0x50>)
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	f003 030f 	and.w	r3, r3, #15
 80010fe:	3b04      	subs	r3, #4
 8001100:	0112      	lsls	r2, r2, #4
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	440b      	add	r3, r1
 8001106:	761a      	strb	r2, [r3, #24]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	e000e100 	.word	0xe000e100
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800111c:	b480      	push	{r7}
 800111e:	b089      	sub	sp, #36	; 0x24
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	f1c3 0307 	rsb	r3, r3, #7
 8001136:	2b04      	cmp	r3, #4
 8001138:	bf28      	it	cs
 800113a:	2304      	movcs	r3, #4
 800113c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	3304      	adds	r3, #4
 8001142:	2b06      	cmp	r3, #6
 8001144:	d902      	bls.n	800114c <NVIC_EncodePriority+0x30>
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	3b03      	subs	r3, #3
 800114a:	e000      	b.n	800114e <NVIC_EncodePriority+0x32>
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001150:	f04f 32ff 	mov.w	r2, #4294967295
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43da      	mvns	r2, r3
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	401a      	ands	r2, r3
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001164:	f04f 31ff 	mov.w	r1, #4294967295
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	43d9      	mvns	r1, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001174:	4313      	orrs	r3, r2
         );
}
 8001176:	4618      	mov	r0, r3
 8001178:	3724      	adds	r7, #36	; 0x24
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
	...

08001184 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	3b01      	subs	r3, #1
 8001190:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001194:	d301      	bcc.n	800119a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001196:	2301      	movs	r3, #1
 8001198:	e00f      	b.n	80011ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800119a:	4a0a      	ldr	r2, [pc, #40]	; (80011c4 <SysTick_Config+0x40>)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	3b01      	subs	r3, #1
 80011a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011a2:	210f      	movs	r1, #15
 80011a4:	f04f 30ff 	mov.w	r0, #4294967295
 80011a8:	f7ff ff8e 	bl	80010c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011ac:	4b05      	ldr	r3, [pc, #20]	; (80011c4 <SysTick_Config+0x40>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011b2:	4b04      	ldr	r3, [pc, #16]	; (80011c4 <SysTick_Config+0x40>)
 80011b4:	2207      	movs	r2, #7
 80011b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	e000e010 	.word	0xe000e010

080011c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff ff47 	bl	8001064 <__NVIC_SetPriorityGrouping>
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}

080011de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	b086      	sub	sp, #24
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	4603      	mov	r3, r0
 80011e6:	60b9      	str	r1, [r7, #8]
 80011e8:	607a      	str	r2, [r7, #4]
 80011ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011ec:	2300      	movs	r3, #0
 80011ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011f0:	f7ff ff5c 	bl	80010ac <__NVIC_GetPriorityGrouping>
 80011f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	68b9      	ldr	r1, [r7, #8]
 80011fa:	6978      	ldr	r0, [r7, #20]
 80011fc:	f7ff ff8e 	bl	800111c <NVIC_EncodePriority>
 8001200:	4602      	mov	r2, r0
 8001202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001206:	4611      	mov	r1, r2
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff ff5d 	bl	80010c8 <__NVIC_SetPriority>
}
 800120e:	bf00      	nop
 8001210:	3718      	adds	r7, #24
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff ffb0 	bl	8001184 <SysTick_Config>
 8001224:	4603      	mov	r3, r0
}
 8001226:	4618      	mov	r0, r3
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001230:	b480      	push	{r7}
 8001232:	b087      	sub	sp, #28
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800123e:	e166      	b.n	800150e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	2101      	movs	r1, #1
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	fa01 f303 	lsl.w	r3, r1, r3
 800124c:	4013      	ands	r3, r2
 800124e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2b00      	cmp	r3, #0
 8001254:	f000 8158 	beq.w	8001508 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	2b02      	cmp	r3, #2
 800125e:	d003      	beq.n	8001268 <HAL_GPIO_Init+0x38>
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	2b12      	cmp	r3, #18
 8001266:	d123      	bne.n	80012b0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	08da      	lsrs	r2, r3, #3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3208      	adds	r2, #8
 8001270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001274:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	f003 0307 	and.w	r3, r3, #7
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	220f      	movs	r2, #15
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	43db      	mvns	r3, r3
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	4013      	ands	r3, r2
 800128a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	691a      	ldr	r2, [r3, #16]
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	f003 0307 	and.w	r3, r3, #7
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	4313      	orrs	r3, r2
 80012a0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	08da      	lsrs	r2, r3, #3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	3208      	adds	r2, #8
 80012aa:	6939      	ldr	r1, [r7, #16]
 80012ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	2203      	movs	r2, #3
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f003 0203 	and.w	r2, r3, #3
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	4313      	orrs	r3, r2
 80012dc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d00b      	beq.n	8001304 <HAL_GPIO_Init+0xd4>
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d007      	beq.n	8001304 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012f8:	2b11      	cmp	r3, #17
 80012fa:	d003      	beq.n	8001304 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	2b12      	cmp	r3, #18
 8001302:	d130      	bne.n	8001366 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	2203      	movs	r2, #3
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	43db      	mvns	r3, r3
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	4013      	ands	r3, r2
 800131a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	68da      	ldr	r2, [r3, #12]
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	693a      	ldr	r2, [r7, #16]
 800132a:	4313      	orrs	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800133a:	2201      	movs	r2, #1
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	fa02 f303 	lsl.w	r3, r2, r3
 8001342:	43db      	mvns	r3, r3
 8001344:	693a      	ldr	r2, [r7, #16]
 8001346:	4013      	ands	r3, r2
 8001348:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	091b      	lsrs	r3, r3, #4
 8001350:	f003 0201 	and.w	r2, r3, #1
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	4313      	orrs	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	68db      	ldr	r3, [r3, #12]
 800136a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	2203      	movs	r2, #3
 8001372:	fa02 f303 	lsl.w	r3, r2, r3
 8001376:	43db      	mvns	r3, r3
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	4013      	ands	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	689a      	ldr	r2, [r3, #8]
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	fa02 f303 	lsl.w	r3, r2, r3
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	4313      	orrs	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	f000 80b2 	beq.w	8001508 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a4:	4b61      	ldr	r3, [pc, #388]	; (800152c <HAL_GPIO_Init+0x2fc>)
 80013a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013a8:	4a60      	ldr	r2, [pc, #384]	; (800152c <HAL_GPIO_Init+0x2fc>)
 80013aa:	f043 0301 	orr.w	r3, r3, #1
 80013ae:	6613      	str	r3, [r2, #96]	; 0x60
 80013b0:	4b5e      	ldr	r3, [pc, #376]	; (800152c <HAL_GPIO_Init+0x2fc>)
 80013b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013b4:	f003 0301 	and.w	r3, r3, #1
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013bc:	4a5c      	ldr	r2, [pc, #368]	; (8001530 <HAL_GPIO_Init+0x300>)
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	089b      	lsrs	r3, r3, #2
 80013c2:	3302      	adds	r3, #2
 80013c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	f003 0303 	and.w	r3, r3, #3
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	220f      	movs	r2, #15
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	43db      	mvns	r3, r3
 80013da:	693a      	ldr	r2, [r7, #16]
 80013dc:	4013      	ands	r3, r2
 80013de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80013e6:	d02b      	beq.n	8001440 <HAL_GPIO_Init+0x210>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4a52      	ldr	r2, [pc, #328]	; (8001534 <HAL_GPIO_Init+0x304>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d025      	beq.n	800143c <HAL_GPIO_Init+0x20c>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	4a51      	ldr	r2, [pc, #324]	; (8001538 <HAL_GPIO_Init+0x308>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d01f      	beq.n	8001438 <HAL_GPIO_Init+0x208>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	4a50      	ldr	r2, [pc, #320]	; (800153c <HAL_GPIO_Init+0x30c>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d019      	beq.n	8001434 <HAL_GPIO_Init+0x204>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4a4f      	ldr	r2, [pc, #316]	; (8001540 <HAL_GPIO_Init+0x310>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d013      	beq.n	8001430 <HAL_GPIO_Init+0x200>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4a4e      	ldr	r2, [pc, #312]	; (8001544 <HAL_GPIO_Init+0x314>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d00d      	beq.n	800142c <HAL_GPIO_Init+0x1fc>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	4a4d      	ldr	r2, [pc, #308]	; (8001548 <HAL_GPIO_Init+0x318>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d007      	beq.n	8001428 <HAL_GPIO_Init+0x1f8>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4a4c      	ldr	r2, [pc, #304]	; (800154c <HAL_GPIO_Init+0x31c>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d101      	bne.n	8001424 <HAL_GPIO_Init+0x1f4>
 8001420:	2307      	movs	r3, #7
 8001422:	e00e      	b.n	8001442 <HAL_GPIO_Init+0x212>
 8001424:	2308      	movs	r3, #8
 8001426:	e00c      	b.n	8001442 <HAL_GPIO_Init+0x212>
 8001428:	2306      	movs	r3, #6
 800142a:	e00a      	b.n	8001442 <HAL_GPIO_Init+0x212>
 800142c:	2305      	movs	r3, #5
 800142e:	e008      	b.n	8001442 <HAL_GPIO_Init+0x212>
 8001430:	2304      	movs	r3, #4
 8001432:	e006      	b.n	8001442 <HAL_GPIO_Init+0x212>
 8001434:	2303      	movs	r3, #3
 8001436:	e004      	b.n	8001442 <HAL_GPIO_Init+0x212>
 8001438:	2302      	movs	r3, #2
 800143a:	e002      	b.n	8001442 <HAL_GPIO_Init+0x212>
 800143c:	2301      	movs	r3, #1
 800143e:	e000      	b.n	8001442 <HAL_GPIO_Init+0x212>
 8001440:	2300      	movs	r3, #0
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	f002 0203 	and.w	r2, r2, #3
 8001448:	0092      	lsls	r2, r2, #2
 800144a:	4093      	lsls	r3, r2
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	4313      	orrs	r3, r2
 8001450:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001452:	4937      	ldr	r1, [pc, #220]	; (8001530 <HAL_GPIO_Init+0x300>)
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	089b      	lsrs	r3, r3, #2
 8001458:	3302      	adds	r3, #2
 800145a:	693a      	ldr	r2, [r7, #16]
 800145c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001460:	4b3b      	ldr	r3, [pc, #236]	; (8001550 <HAL_GPIO_Init+0x320>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	43db      	mvns	r3, r3
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	4013      	ands	r3, r2
 800146e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d003      	beq.n	8001484 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800147c:	693a      	ldr	r2, [r7, #16]
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	4313      	orrs	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001484:	4a32      	ldr	r2, [pc, #200]	; (8001550 <HAL_GPIO_Init+0x320>)
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800148a:	4b31      	ldr	r3, [pc, #196]	; (8001550 <HAL_GPIO_Init+0x320>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	43db      	mvns	r3, r3
 8001494:	693a      	ldr	r2, [r7, #16]
 8001496:	4013      	ands	r3, r2
 8001498:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d003      	beq.n	80014ae <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4313      	orrs	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80014ae:	4a28      	ldr	r2, [pc, #160]	; (8001550 <HAL_GPIO_Init+0x320>)
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80014b4:	4b26      	ldr	r3, [pc, #152]	; (8001550 <HAL_GPIO_Init+0x320>)
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	43db      	mvns	r3, r3
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	4013      	ands	r3, r2
 80014c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d003      	beq.n	80014d8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80014d8:	4a1d      	ldr	r2, [pc, #116]	; (8001550 <HAL_GPIO_Init+0x320>)
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80014de:	4b1c      	ldr	r3, [pc, #112]	; (8001550 <HAL_GPIO_Init+0x320>)
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	43db      	mvns	r3, r3
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	4013      	ands	r3, r2
 80014ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d003      	beq.n	8001502 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	4313      	orrs	r3, r2
 8001500:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001502:	4a13      	ldr	r2, [pc, #76]	; (8001550 <HAL_GPIO_Init+0x320>)
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	3301      	adds	r3, #1
 800150c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	fa22 f303 	lsr.w	r3, r2, r3
 8001518:	2b00      	cmp	r3, #0
 800151a:	f47f ae91 	bne.w	8001240 <HAL_GPIO_Init+0x10>
  }
}
 800151e:	bf00      	nop
 8001520:	371c      	adds	r7, #28
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	40021000 	.word	0x40021000
 8001530:	40010000 	.word	0x40010000
 8001534:	48000400 	.word	0x48000400
 8001538:	48000800 	.word	0x48000800
 800153c:	48000c00 	.word	0x48000c00
 8001540:	48001000 	.word	0x48001000
 8001544:	48001400 	.word	0x48001400
 8001548:	48001800 	.word	0x48001800
 800154c:	48001c00 	.word	0x48001c00
 8001550:	40010400 	.word	0x40010400

08001554 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	460b      	mov	r3, r1
 800155e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	691a      	ldr	r2, [r3, #16]
 8001564:	887b      	ldrh	r3, [r7, #2]
 8001566:	4013      	ands	r3, r2
 8001568:	2b00      	cmp	r3, #0
 800156a:	d002      	beq.n	8001572 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800156c:	2301      	movs	r3, #1
 800156e:	73fb      	strb	r3, [r7, #15]
 8001570:	e001      	b.n	8001576 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001572:	2300      	movs	r3, #0
 8001574:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001576:	7bfb      	ldrb	r3, [r7, #15]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3714      	adds	r7, #20
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	460b      	mov	r3, r1
 800158e:	807b      	strh	r3, [r7, #2]
 8001590:	4613      	mov	r3, r2
 8001592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001594:	787b      	ldrb	r3, [r7, #1]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d003      	beq.n	80015a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800159a:	887a      	ldrh	r2, [r7, #2]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015a0:	e002      	b.n	80015a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015a2:	887a      	ldrh	r2, [r7, #2]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80015b8:	4b0d      	ldr	r3, [pc, #52]	; (80015f0 <HAL_PWREx_GetVoltageRange+0x3c>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80015c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015c4:	d102      	bne.n	80015cc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80015c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015ca:	e00b      	b.n	80015e4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80015cc:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <HAL_PWREx_GetVoltageRange+0x3c>)
 80015ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80015d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015da:	d102      	bne.n	80015e2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80015dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015e0:	e000      	b.n	80015e4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80015e2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	40007000 	.word	0x40007000

080015f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d141      	bne.n	8001686 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001602:	4b4b      	ldr	r3, [pc, #300]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800160a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800160e:	d131      	bne.n	8001674 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001610:	4b47      	ldr	r3, [pc, #284]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001612:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001616:	4a46      	ldr	r2, [pc, #280]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001618:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800161c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001620:	4b43      	ldr	r3, [pc, #268]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001628:	4a41      	ldr	r2, [pc, #260]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800162a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800162e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001630:	4b40      	ldr	r3, [pc, #256]	; (8001734 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2232      	movs	r2, #50	; 0x32
 8001636:	fb02 f303 	mul.w	r3, r2, r3
 800163a:	4a3f      	ldr	r2, [pc, #252]	; (8001738 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800163c:	fba2 2303 	umull	r2, r3, r2, r3
 8001640:	0c9b      	lsrs	r3, r3, #18
 8001642:	3301      	adds	r3, #1
 8001644:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001646:	e002      	b.n	800164e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	3b01      	subs	r3, #1
 800164c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800164e:	4b38      	ldr	r3, [pc, #224]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001650:	695b      	ldr	r3, [r3, #20]
 8001652:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001656:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800165a:	d102      	bne.n	8001662 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1f2      	bne.n	8001648 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001662:	4b33      	ldr	r3, [pc, #204]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001664:	695b      	ldr	r3, [r3, #20]
 8001666:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800166a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800166e:	d158      	bne.n	8001722 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001670:	2303      	movs	r3, #3
 8001672:	e057      	b.n	8001724 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001674:	4b2e      	ldr	r3, [pc, #184]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001676:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800167a:	4a2d      	ldr	r2, [pc, #180]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800167c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001680:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001684:	e04d      	b.n	8001722 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800168c:	d141      	bne.n	8001712 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800168e:	4b28      	ldr	r3, [pc, #160]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001696:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800169a:	d131      	bne.n	8001700 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800169c:	4b24      	ldr	r3, [pc, #144]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800169e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80016a2:	4a23      	ldr	r2, [pc, #140]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80016ac:	4b20      	ldr	r3, [pc, #128]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80016b4:	4a1e      	ldr	r2, [pc, #120]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80016bc:	4b1d      	ldr	r3, [pc, #116]	; (8001734 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	2232      	movs	r2, #50	; 0x32
 80016c2:	fb02 f303 	mul.w	r3, r2, r3
 80016c6:	4a1c      	ldr	r2, [pc, #112]	; (8001738 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80016c8:	fba2 2303 	umull	r2, r3, r2, r3
 80016cc:	0c9b      	lsrs	r3, r3, #18
 80016ce:	3301      	adds	r3, #1
 80016d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016d2:	e002      	b.n	80016da <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	3b01      	subs	r3, #1
 80016d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016da:	4b15      	ldr	r3, [pc, #84]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016dc:	695b      	ldr	r3, [r3, #20]
 80016de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016e6:	d102      	bne.n	80016ee <HAL_PWREx_ControlVoltageScaling+0xfa>
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d1f2      	bne.n	80016d4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016ee:	4b10      	ldr	r3, [pc, #64]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016f0:	695b      	ldr	r3, [r3, #20]
 80016f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016fa:	d112      	bne.n	8001722 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e011      	b.n	8001724 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001700:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001702:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001706:	4a0a      	ldr	r2, [pc, #40]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001708:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800170c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001710:	e007      	b.n	8001722 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001712:	4b07      	ldr	r3, [pc, #28]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800171a:	4a05      	ldr	r2, [pc, #20]	; (8001730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800171c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001720:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001722:	2300      	movs	r3, #0
}
 8001724:	4618      	mov	r0, r3
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	40007000 	.word	0x40007000
 8001734:	20000000 	.word	0x20000000
 8001738:	431bde83 	.word	0x431bde83

0800173c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	4a04      	ldr	r2, [pc, #16]	; (8001758 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001746:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800174a:	6053      	str	r3, [r2, #4]
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	40007000 	.word	0x40007000

0800175c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b088      	sub	sp, #32
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d101      	bne.n	800176e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e3db      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800176e:	4ba4      	ldr	r3, [pc, #656]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f003 030c 	and.w	r3, r3, #12
 8001776:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001778:	4ba1      	ldr	r3, [pc, #644]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	f003 0303 	and.w	r3, r3, #3
 8001780:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0310 	and.w	r3, r3, #16
 800178a:	2b00      	cmp	r3, #0
 800178c:	f000 80e1 	beq.w	8001952 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d007      	beq.n	80017a6 <HAL_RCC_OscConfig+0x4a>
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	2b0c      	cmp	r3, #12
 800179a:	f040 8088 	bne.w	80018ae <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	f040 8084 	bne.w	80018ae <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80017a6:	4b96      	ldr	r3, [pc, #600]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d005      	beq.n	80017be <HAL_RCC_OscConfig+0x62>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e3b3      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6a1a      	ldr	r2, [r3, #32]
 80017c2:	4b8f      	ldr	r3, [pc, #572]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0308 	and.w	r3, r3, #8
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d004      	beq.n	80017d8 <HAL_RCC_OscConfig+0x7c>
 80017ce:	4b8c      	ldr	r3, [pc, #560]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80017d6:	e005      	b.n	80017e4 <HAL_RCC_OscConfig+0x88>
 80017d8:	4b89      	ldr	r3, [pc, #548]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80017da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017de:	091b      	lsrs	r3, r3, #4
 80017e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d223      	bcs.n	8001830 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a1b      	ldr	r3, [r3, #32]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f000 fd59 	bl	80022a4 <RCC_SetFlashLatencyFromMSIRange>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e394      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017fc:	4b80      	ldr	r3, [pc, #512]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a7f      	ldr	r2, [pc, #508]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001802:	f043 0308 	orr.w	r3, r3, #8
 8001806:	6013      	str	r3, [r2, #0]
 8001808:	4b7d      	ldr	r3, [pc, #500]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a1b      	ldr	r3, [r3, #32]
 8001814:	497a      	ldr	r1, [pc, #488]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001816:	4313      	orrs	r3, r2
 8001818:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800181a:	4b79      	ldr	r3, [pc, #484]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	69db      	ldr	r3, [r3, #28]
 8001826:	021b      	lsls	r3, r3, #8
 8001828:	4975      	ldr	r1, [pc, #468]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 800182a:	4313      	orrs	r3, r2
 800182c:	604b      	str	r3, [r1, #4]
 800182e:	e022      	b.n	8001876 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001830:	4b73      	ldr	r3, [pc, #460]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a72      	ldr	r2, [pc, #456]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001836:	f043 0308 	orr.w	r3, r3, #8
 800183a:	6013      	str	r3, [r2, #0]
 800183c:	4b70      	ldr	r3, [pc, #448]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a1b      	ldr	r3, [r3, #32]
 8001848:	496d      	ldr	r1, [pc, #436]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 800184a:	4313      	orrs	r3, r2
 800184c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800184e:	4b6c      	ldr	r3, [pc, #432]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	021b      	lsls	r3, r3, #8
 800185c:	4968      	ldr	r1, [pc, #416]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 800185e:	4313      	orrs	r3, r2
 8001860:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a1b      	ldr	r3, [r3, #32]
 8001866:	4618      	mov	r0, r3
 8001868:	f000 fd1c 	bl	80022a4 <RCC_SetFlashLatencyFromMSIRange>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e357      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001876:	f000 fc8b 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 800187a:	4601      	mov	r1, r0
 800187c:	4b60      	ldr	r3, [pc, #384]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	091b      	lsrs	r3, r3, #4
 8001882:	f003 030f 	and.w	r3, r3, #15
 8001886:	4a5f      	ldr	r2, [pc, #380]	; (8001a04 <HAL_RCC_OscConfig+0x2a8>)
 8001888:	5cd3      	ldrb	r3, [r2, r3]
 800188a:	f003 031f 	and.w	r3, r3, #31
 800188e:	fa21 f303 	lsr.w	r3, r1, r3
 8001892:	4a5d      	ldr	r2, [pc, #372]	; (8001a08 <HAL_RCC_OscConfig+0x2ac>)
 8001894:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001896:	4b5d      	ldr	r3, [pc, #372]	; (8001a0c <HAL_RCC_OscConfig+0x2b0>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff fb68 	bl	8000f70 <HAL_InitTick>
 80018a0:	4603      	mov	r3, r0
 80018a2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80018a4:	7bfb      	ldrb	r3, [r7, #15]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d052      	beq.n	8001950 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80018aa:	7bfb      	ldrb	r3, [r7, #15]
 80018ac:	e33b      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d032      	beq.n	800191c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80018b6:	4b52      	ldr	r3, [pc, #328]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a51      	ldr	r2, [pc, #324]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80018bc:	f043 0301 	orr.w	r3, r3, #1
 80018c0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80018c2:	f7ff fba1 	bl	8001008 <HAL_GetTick>
 80018c6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018c8:	e008      	b.n	80018dc <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018ca:	f7ff fb9d 	bl	8001008 <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d901      	bls.n	80018dc <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e324      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018dc:	4b48      	ldr	r3, [pc, #288]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0302 	and.w	r3, r3, #2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0f0      	beq.n	80018ca <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018e8:	4b45      	ldr	r3, [pc, #276]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a44      	ldr	r2, [pc, #272]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80018ee:	f043 0308 	orr.w	r3, r3, #8
 80018f2:	6013      	str	r3, [r2, #0]
 80018f4:	4b42      	ldr	r3, [pc, #264]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6a1b      	ldr	r3, [r3, #32]
 8001900:	493f      	ldr	r1, [pc, #252]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001902:	4313      	orrs	r3, r2
 8001904:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001906:	4b3e      	ldr	r3, [pc, #248]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	69db      	ldr	r3, [r3, #28]
 8001912:	021b      	lsls	r3, r3, #8
 8001914:	493a      	ldr	r1, [pc, #232]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001916:	4313      	orrs	r3, r2
 8001918:	604b      	str	r3, [r1, #4]
 800191a:	e01a      	b.n	8001952 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800191c:	4b38      	ldr	r3, [pc, #224]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a37      	ldr	r2, [pc, #220]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001922:	f023 0301 	bic.w	r3, r3, #1
 8001926:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001928:	f7ff fb6e 	bl	8001008 <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001930:	f7ff fb6a 	bl	8001008 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e2f1      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001942:	4b2f      	ldr	r3, [pc, #188]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1f0      	bne.n	8001930 <HAL_RCC_OscConfig+0x1d4>
 800194e:	e000      	b.n	8001952 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001950:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	2b00      	cmp	r3, #0
 800195c:	d074      	beq.n	8001a48 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	2b08      	cmp	r3, #8
 8001962:	d005      	beq.n	8001970 <HAL_RCC_OscConfig+0x214>
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	2b0c      	cmp	r3, #12
 8001968:	d10e      	bne.n	8001988 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	2b03      	cmp	r3, #3
 800196e:	d10b      	bne.n	8001988 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001970:	4b23      	ldr	r3, [pc, #140]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d064      	beq.n	8001a46 <HAL_RCC_OscConfig+0x2ea>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d160      	bne.n	8001a46 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e2ce      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001990:	d106      	bne.n	80019a0 <HAL_RCC_OscConfig+0x244>
 8001992:	4b1b      	ldr	r3, [pc, #108]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a1a      	ldr	r2, [pc, #104]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 8001998:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e01d      	b.n	80019dc <HAL_RCC_OscConfig+0x280>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019a8:	d10c      	bne.n	80019c4 <HAL_RCC_OscConfig+0x268>
 80019aa:	4b15      	ldr	r3, [pc, #84]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a14      	ldr	r2, [pc, #80]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80019b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019b4:	6013      	str	r3, [r2, #0]
 80019b6:	4b12      	ldr	r3, [pc, #72]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a11      	ldr	r2, [pc, #68]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80019bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019c0:	6013      	str	r3, [r2, #0]
 80019c2:	e00b      	b.n	80019dc <HAL_RCC_OscConfig+0x280>
 80019c4:	4b0e      	ldr	r3, [pc, #56]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a0d      	ldr	r2, [pc, #52]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80019ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019ce:	6013      	str	r3, [r2, #0]
 80019d0:	4b0b      	ldr	r3, [pc, #44]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a0a      	ldr	r2, [pc, #40]	; (8001a00 <HAL_RCC_OscConfig+0x2a4>)
 80019d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d01c      	beq.n	8001a1e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e4:	f7ff fb10 	bl	8001008 <HAL_GetTick>
 80019e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019ea:	e011      	b.n	8001a10 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019ec:	f7ff fb0c 	bl	8001008 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	2b64      	cmp	r3, #100	; 0x64
 80019f8:	d90a      	bls.n	8001a10 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e293      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
 80019fe:	bf00      	nop
 8001a00:	40021000 	.word	0x40021000
 8001a04:	080f5940 	.word	0x080f5940
 8001a08:	20000000 	.word	0x20000000
 8001a0c:	20000004 	.word	0x20000004
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a10:	4bae      	ldr	r3, [pc, #696]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0e7      	beq.n	80019ec <HAL_RCC_OscConfig+0x290>
 8001a1c:	e014      	b.n	8001a48 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a1e:	f7ff faf3 	bl	8001008 <HAL_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a26:	f7ff faef 	bl	8001008 <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b64      	cmp	r3, #100	; 0x64
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e276      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a38:	4ba4      	ldr	r3, [pc, #656]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d1f0      	bne.n	8001a26 <HAL_RCC_OscConfig+0x2ca>
 8001a44:	e000      	b.n	8001a48 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a46:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0302 	and.w	r3, r3, #2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d060      	beq.n	8001b16 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	2b04      	cmp	r3, #4
 8001a58:	d005      	beq.n	8001a66 <HAL_RCC_OscConfig+0x30a>
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	2b0c      	cmp	r3, #12
 8001a5e:	d119      	bne.n	8001a94 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d116      	bne.n	8001a94 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a66:	4b99      	ldr	r3, [pc, #612]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d005      	beq.n	8001a7e <HAL_RCC_OscConfig+0x322>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e253      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a7e:	4b93      	ldr	r3, [pc, #588]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	061b      	lsls	r3, r3, #24
 8001a8c:	498f      	ldr	r1, [pc, #572]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a92:	e040      	b.n	8001b16 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d023      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a9c:	4b8b      	ldr	r3, [pc, #556]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a8a      	ldr	r2, [pc, #552]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001aa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aa6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa8:	f7ff faae 	bl	8001008 <HAL_GetTick>
 8001aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001aae:	e008      	b.n	8001ac2 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ab0:	f7ff faaa 	bl	8001008 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e231      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ac2:	4b82      	ldr	r3, [pc, #520]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d0f0      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ace:	4b7f      	ldr	r3, [pc, #508]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	061b      	lsls	r3, r3, #24
 8001adc:	497b      	ldr	r1, [pc, #492]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	604b      	str	r3, [r1, #4]
 8001ae2:	e018      	b.n	8001b16 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ae4:	4b79      	ldr	r3, [pc, #484]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a78      	ldr	r2, [pc, #480]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001aea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001aee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af0:	f7ff fa8a 	bl	8001008 <HAL_GetTick>
 8001af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001af8:	f7ff fa86 	bl	8001008 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e20d      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b0a:	4b70      	ldr	r3, [pc, #448]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d1f0      	bne.n	8001af8 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0308 	and.w	r3, r3, #8
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d03c      	beq.n	8001b9c <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	695b      	ldr	r3, [r3, #20]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d01c      	beq.n	8001b64 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b2a:	4b68      	ldr	r3, [pc, #416]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001b2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b30:	4a66      	ldr	r2, [pc, #408]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001b32:	f043 0301 	orr.w	r3, r3, #1
 8001b36:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3a:	f7ff fa65 	bl	8001008 <HAL_GetTick>
 8001b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b40:	e008      	b.n	8001b54 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b42:	f7ff fa61 	bl	8001008 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e1e8      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b54:	4b5d      	ldr	r3, [pc, #372]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d0ef      	beq.n	8001b42 <HAL_RCC_OscConfig+0x3e6>
 8001b62:	e01b      	b.n	8001b9c <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b64:	4b59      	ldr	r3, [pc, #356]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001b66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b6a:	4a58      	ldr	r2, [pc, #352]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001b6c:	f023 0301 	bic.w	r3, r3, #1
 8001b70:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b74:	f7ff fa48 	bl	8001008 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b7c:	f7ff fa44 	bl	8001008 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e1cb      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001b8e:	4b4f      	ldr	r3, [pc, #316]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001b90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d1ef      	bne.n	8001b7c <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0304 	and.w	r3, r3, #4
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	f000 80a5 	beq.w	8001cf4 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001baa:	2300      	movs	r3, #0
 8001bac:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001bae:	4b47      	ldr	r3, [pc, #284]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d10d      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bba:	4b44      	ldr	r3, [pc, #272]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bbe:	4a43      	ldr	r2, [pc, #268]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001bc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc4:	6593      	str	r3, [r2, #88]	; 0x58
 8001bc6:	4b41      	ldr	r3, [pc, #260]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bce:	60bb      	str	r3, [r7, #8]
 8001bd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bd6:	4b3e      	ldr	r3, [pc, #248]	; (8001cd0 <HAL_RCC_OscConfig+0x574>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d118      	bne.n	8001c14 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001be2:	4b3b      	ldr	r3, [pc, #236]	; (8001cd0 <HAL_RCC_OscConfig+0x574>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a3a      	ldr	r2, [pc, #232]	; (8001cd0 <HAL_RCC_OscConfig+0x574>)
 8001be8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bee:	f7ff fa0b 	bl	8001008 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bf6:	f7ff fa07 	bl	8001008 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e18e      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c08:	4b31      	ldr	r3, [pc, #196]	; (8001cd0 <HAL_RCC_OscConfig+0x574>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d0f0      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d108      	bne.n	8001c2e <HAL_RCC_OscConfig+0x4d2>
 8001c1c:	4b2b      	ldr	r3, [pc, #172]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c22:	4a2a      	ldr	r2, [pc, #168]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c2c:	e024      	b.n	8001c78 <HAL_RCC_OscConfig+0x51c>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	2b05      	cmp	r3, #5
 8001c34:	d110      	bne.n	8001c58 <HAL_RCC_OscConfig+0x4fc>
 8001c36:	4b25      	ldr	r3, [pc, #148]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c3c:	4a23      	ldr	r2, [pc, #140]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001c3e:	f043 0304 	orr.w	r3, r3, #4
 8001c42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c46:	4b21      	ldr	r3, [pc, #132]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c4c:	4a1f      	ldr	r2, [pc, #124]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001c4e:	f043 0301 	orr.w	r3, r3, #1
 8001c52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c56:	e00f      	b.n	8001c78 <HAL_RCC_OscConfig+0x51c>
 8001c58:	4b1c      	ldr	r3, [pc, #112]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c5e:	4a1b      	ldr	r2, [pc, #108]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001c60:	f023 0301 	bic.w	r3, r3, #1
 8001c64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001c68:	4b18      	ldr	r3, [pc, #96]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c6e:	4a17      	ldr	r2, [pc, #92]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001c70:	f023 0304 	bic.w	r3, r3, #4
 8001c74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d016      	beq.n	8001cae <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c80:	f7ff f9c2 	bl	8001008 <HAL_GetTick>
 8001c84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c86:	e00a      	b.n	8001c9e <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c88:	f7ff f9be 	bl	8001008 <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e143      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <HAL_RCC_OscConfig+0x570>)
 8001ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d0ed      	beq.n	8001c88 <HAL_RCC_OscConfig+0x52c>
 8001cac:	e019      	b.n	8001ce2 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cae:	f7ff f9ab 	bl	8001008 <HAL_GetTick>
 8001cb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cb4:	e00e      	b.n	8001cd4 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cb6:	f7ff f9a7 	bl	8001008 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d905      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e12c      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cd4:	4b96      	ldr	r3, [pc, #600]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d1e9      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ce2:	7ffb      	ldrb	r3, [r7, #31]
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d105      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ce8:	4b91      	ldr	r3, [pc, #580]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cec:	4a90      	ldr	r2, [pc, #576]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001cee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cf2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0320 	and.w	r3, r3, #32
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d03c      	beq.n	8001d7a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d01c      	beq.n	8001d42 <HAL_RCC_OscConfig+0x5e6>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d08:	4b89      	ldr	r3, [pc, #548]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001d0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d0e:	4a88      	ldr	r2, [pc, #544]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001d10:	f043 0301 	orr.w	r3, r3, #1
 8001d14:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d18:	f7ff f976 	bl	8001008 <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x5d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d20:	f7ff f972 	bl	8001008 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x5d6>
        {
          return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e0f9      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001d32:	4b7f      	ldr	r3, [pc, #508]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001d34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d0ef      	beq.n	8001d20 <HAL_RCC_OscConfig+0x5c4>
 8001d40:	e01b      	b.n	8001d7a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d42:	4b7b      	ldr	r3, [pc, #492]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001d44:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d48:	4a79      	ldr	r2, [pc, #484]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001d4a:	f023 0301 	bic.w	r3, r3, #1
 8001d4e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d52:	f7ff f959 	bl	8001008 <HAL_GetTick>
 8001d56:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001d58:	e008      	b.n	8001d6c <HAL_RCC_OscConfig+0x610>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d5a:	f7ff f955 	bl	8001008 <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d901      	bls.n	8001d6c <HAL_RCC_OscConfig+0x610>
        {
          return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e0dc      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001d6c:	4b70      	ldr	r3, [pc, #448]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001d6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1ef      	bne.n	8001d5a <HAL_RCC_OscConfig+0x5fe>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f000 80d0 	beq.w	8001f24 <HAL_RCC_OscConfig+0x7c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	2b0c      	cmp	r3, #12
 8001d88:	f000 808d 	beq.w	8001ea6 <HAL_RCC_OscConfig+0x74a>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d15a      	bne.n	8001e4a <HAL_RCC_OscConfig+0x6ee>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d94:	4b66      	ldr	r3, [pc, #408]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a65      	ldr	r2, [pc, #404]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001d9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da0:	f7ff f932 	bl	8001008 <HAL_GetTick>
 8001da4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001da6:	e008      	b.n	8001dba <HAL_RCC_OscConfig+0x65e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001da8:	f7ff f92e 	bl	8001008 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_OscConfig+0x65e>
          {
            return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e0b5      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dba:	4b5d      	ldr	r3, [pc, #372]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d1f0      	bne.n	8001da8 <HAL_RCC_OscConfig+0x64c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dc6:	4b5a      	ldr	r3, [pc, #360]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001dc8:	68da      	ldr	r2, [r3, #12]
 8001dca:	4b5a      	ldr	r3, [pc, #360]	; (8001f34 <HAL_RCC_OscConfig+0x7d8>)
 8001dcc:	4013      	ands	r3, r2
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001dd6:	3a01      	subs	r2, #1
 8001dd8:	0112      	lsls	r2, r2, #4
 8001dda:	4311      	orrs	r1, r2
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001de0:	0212      	lsls	r2, r2, #8
 8001de2:	4311      	orrs	r1, r2
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001de8:	0852      	lsrs	r2, r2, #1
 8001dea:	3a01      	subs	r2, #1
 8001dec:	0552      	lsls	r2, r2, #21
 8001dee:	4311      	orrs	r1, r2
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001df4:	0852      	lsrs	r2, r2, #1
 8001df6:	3a01      	subs	r2, #1
 8001df8:	0652      	lsls	r2, r2, #25
 8001dfa:	4311      	orrs	r1, r2
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001e00:	06d2      	lsls	r2, r2, #27
 8001e02:	430a      	orrs	r2, r1
 8001e04:	494a      	ldr	r1, [pc, #296]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e06:	4313      	orrs	r3, r2
 8001e08:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e0a:	4b49      	ldr	r3, [pc, #292]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a48      	ldr	r2, [pc, #288]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e14:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e16:	4b46      	ldr	r3, [pc, #280]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	4a45      	ldr	r2, [pc, #276]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e1c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e20:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e22:	f7ff f8f1 	bl	8001008 <HAL_GetTick>
 8001e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e28:	e008      	b.n	8001e3c <HAL_RCC_OscConfig+0x6e0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e2a:	f7ff f8ed 	bl	8001008 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x6e0>
          {
            return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e074      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e3c:	4b3c      	ldr	r3, [pc, #240]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d0f0      	beq.n	8001e2a <HAL_RCC_OscConfig+0x6ce>
 8001e48:	e06c      	b.n	8001f24 <HAL_RCC_OscConfig+0x7c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e4a:	4b39      	ldr	r3, [pc, #228]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a38      	ldr	r2, [pc, #224]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e50:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e54:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001e56:	4b36      	ldr	r3, [pc, #216]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d105      	bne.n	8001e6e <HAL_RCC_OscConfig+0x712>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001e62:	4b33      	ldr	r3, [pc, #204]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	4a32      	ldr	r2, [pc, #200]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e68:	f023 0303 	bic.w	r3, r3, #3
 8001e6c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001e6e:	4b30      	ldr	r3, [pc, #192]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	4a2f      	ldr	r2, [pc, #188]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e74:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001e78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e7c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7e:	f7ff f8c3 	bl	8001008 <HAL_GetTick>
 8001e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e84:	e008      	b.n	8001e98 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e86:	f7ff f8bf 	bl	8001008 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e046      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e98:	4b25      	ldr	r3, [pc, #148]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d1f0      	bne.n	8001e86 <HAL_RCC_OscConfig+0x72a>
 8001ea4:	e03e      	b.n	8001f24 <HAL_RCC_OscConfig+0x7c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d101      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e039      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001eb2:	4b1f      	ldr	r3, [pc, #124]	; (8001f30 <HAL_RCC_OscConfig+0x7d4>)
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	f003 0203 	and.w	r2, r3, #3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d12c      	bne.n	8001f20 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d123      	bne.n	8001f20 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ee2:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d11b      	bne.n	8001f20 <HAL_RCC_OscConfig+0x7c4>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ef2:	06db      	lsls	r3, r3, #27
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d113      	bne.n	8001f20 <HAL_RCC_OscConfig+0x7c4>
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f02:	085b      	lsrs	r3, r3, #1
 8001f04:	3b01      	subs	r3, #1
 8001f06:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d109      	bne.n	8001f20 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	085b      	lsrs	r3, r3, #1
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d001      	beq.n	8001f24 <HAL_RCC_OscConfig+0x7c8>
        {
          return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e000      	b.n	8001f26 <HAL_RCC_OscConfig+0x7ca>
        }
      }
    }
  }
  return HAL_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3720      	adds	r7, #32
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40021000 	.word	0x40021000
 8001f34:	019d800c 	.word	0x019d800c

08001f38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001f42:	2300      	movs	r3, #0
 8001f44:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e10f      	b.n	8002170 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f50:	4b89      	ldr	r3, [pc, #548]	; (8002178 <HAL_RCC_ClockConfig+0x240>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 030f 	and.w	r3, r3, #15
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d910      	bls.n	8001f80 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5e:	4b86      	ldr	r3, [pc, #536]	; (8002178 <HAL_RCC_ClockConfig+0x240>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f023 020f 	bic.w	r2, r3, #15
 8001f66:	4984      	ldr	r1, [pc, #528]	; (8002178 <HAL_RCC_ClockConfig+0x240>)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6e:	4b82      	ldr	r3, [pc, #520]	; (8002178 <HAL_RCC_ClockConfig+0x240>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 030f 	and.w	r3, r3, #15
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d001      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e0f7      	b.n	8002170 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 8089 	beq.w	80020a0 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	2b03      	cmp	r3, #3
 8001f94:	d133      	bne.n	8001ffe <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f96:	4b79      	ldr	r3, [pc, #484]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d101      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e0e4      	b.n	8002170 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001fa6:	f000 f9d7 	bl	8002358 <RCC_GetSysClockFreqFromPLLSource>
 8001faa:	4602      	mov	r2, r0
 8001fac:	4b74      	ldr	r3, [pc, #464]	; (8002180 <HAL_RCC_ClockConfig+0x248>)
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d955      	bls.n	800205e <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001fb2:	4b72      	ldr	r3, [pc, #456]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d10a      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001fbe:	4b6f      	ldr	r3, [pc, #444]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fc6:	4a6d      	ldr	r2, [pc, #436]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8001fc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fcc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001fce:	2380      	movs	r3, #128	; 0x80
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	e044      	b.n	800205e <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0302 	and.w	r3, r3, #2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d03e      	beq.n	800205e <HAL_RCC_ClockConfig+0x126>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d13a      	bne.n	800205e <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001fe8:	4b64      	ldr	r3, [pc, #400]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ff0:	4a62      	ldr	r2, [pc, #392]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8001ff2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ff6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001ff8:	2380      	movs	r3, #128	; 0x80
 8001ffa:	617b      	str	r3, [r7, #20]
 8001ffc:	e02f      	b.n	800205e <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	2b02      	cmp	r3, #2
 8002004:	d107      	bne.n	8002016 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002006:	4b5d      	ldr	r3, [pc, #372]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d115      	bne.n	800203e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e0ac      	b.n	8002170 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d107      	bne.n	800202e <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800201e:	4b57      	ldr	r3, [pc, #348]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d109      	bne.n	800203e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e0a0      	b.n	8002170 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800202e:	4b53      	ldr	r3, [pc, #332]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e098      	b.n	8002170 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800203e:	f000 f8a7 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 8002042:	4602      	mov	r2, r0
 8002044:	4b4e      	ldr	r3, [pc, #312]	; (8002180 <HAL_RCC_ClockConfig+0x248>)
 8002046:	429a      	cmp	r2, r3
 8002048:	d909      	bls.n	800205e <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800204a:	4b4c      	ldr	r3, [pc, #304]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002052:	4a4a      	ldr	r2, [pc, #296]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8002054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002058:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800205a:	2380      	movs	r3, #128	; 0x80
 800205c:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800205e:	4b47      	ldr	r3, [pc, #284]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f023 0203 	bic.w	r2, r3, #3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	4944      	ldr	r1, [pc, #272]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 800206c:	4313      	orrs	r3, r2
 800206e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002070:	f7fe ffca 	bl	8001008 <HAL_GetTick>
 8002074:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002076:	e00a      	b.n	800208e <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002078:	f7fe ffc6 	bl	8001008 <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	f241 3288 	movw	r2, #5000	; 0x1388
 8002086:	4293      	cmp	r3, r2
 8002088:	d901      	bls.n	800208e <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e070      	b.n	8002170 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800208e:	4b3b      	ldr	r3, [pc, #236]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	f003 020c 	and.w	r2, r3, #12
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	429a      	cmp	r2, r3
 800209e:	d1eb      	bne.n	8002078 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0302 	and.w	r3, r3, #2
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d009      	beq.n	80020c0 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020ac:	4b33      	ldr	r3, [pc, #204]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	4930      	ldr	r1, [pc, #192]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 80020ba:	4313      	orrs	r3, r2
 80020bc:	608b      	str	r3, [r1, #8]
 80020be:	e008      	b.n	80020d2 <HAL_RCC_ClockConfig+0x19a>
  }
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	2b80      	cmp	r3, #128	; 0x80
 80020c4:	d105      	bne.n	80020d2 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80020c6:	4b2d      	ldr	r3, [pc, #180]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	4a2c      	ldr	r2, [pc, #176]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 80020cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020d0:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020d2:	4b29      	ldr	r3, [pc, #164]	; (8002178 <HAL_RCC_ClockConfig+0x240>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	683a      	ldr	r2, [r7, #0]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d210      	bcs.n	8002102 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e0:	4b25      	ldr	r3, [pc, #148]	; (8002178 <HAL_RCC_ClockConfig+0x240>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f023 020f 	bic.w	r2, r3, #15
 80020e8:	4923      	ldr	r1, [pc, #140]	; (8002178 <HAL_RCC_ClockConfig+0x240>)
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020f0:	4b21      	ldr	r3, [pc, #132]	; (8002178 <HAL_RCC_ClockConfig+0x240>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 030f 	and.w	r3, r3, #15
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d001      	beq.n	8002102 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e036      	b.n	8002170 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0304 	and.w	r3, r3, #4
 800210a:	2b00      	cmp	r3, #0
 800210c:	d008      	beq.n	8002120 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800210e:	4b1b      	ldr	r3, [pc, #108]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	4918      	ldr	r1, [pc, #96]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 800211c:	4313      	orrs	r3, r2
 800211e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0308 	and.w	r3, r3, #8
 8002128:	2b00      	cmp	r3, #0
 800212a:	d009      	beq.n	8002140 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800212c:	4b13      	ldr	r3, [pc, #76]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	4910      	ldr	r1, [pc, #64]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 800213c:	4313      	orrs	r3, r2
 800213e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002140:	f000 f826 	bl	8002190 <HAL_RCC_GetSysClockFreq>
 8002144:	4601      	mov	r1, r0
 8002146:	4b0d      	ldr	r3, [pc, #52]	; (800217c <HAL_RCC_ClockConfig+0x244>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	091b      	lsrs	r3, r3, #4
 800214c:	f003 030f 	and.w	r3, r3, #15
 8002150:	4a0c      	ldr	r2, [pc, #48]	; (8002184 <HAL_RCC_ClockConfig+0x24c>)
 8002152:	5cd3      	ldrb	r3, [r2, r3]
 8002154:	f003 031f 	and.w	r3, r3, #31
 8002158:	fa21 f303 	lsr.w	r3, r1, r3
 800215c:	4a0a      	ldr	r2, [pc, #40]	; (8002188 <HAL_RCC_ClockConfig+0x250>)
 800215e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002160:	4b0a      	ldr	r3, [pc, #40]	; (800218c <HAL_RCC_ClockConfig+0x254>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7fe ff03 	bl	8000f70 <HAL_InitTick>
 800216a:	4603      	mov	r3, r0
 800216c:	73fb      	strb	r3, [r7, #15]

  return status;
 800216e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002170:	4618      	mov	r0, r3
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40022000 	.word	0x40022000
 800217c:	40021000 	.word	0x40021000
 8002180:	04c4b400 	.word	0x04c4b400
 8002184:	080f5940 	.word	0x080f5940
 8002188:	20000000 	.word	0x20000000
 800218c:	20000004 	.word	0x20000004

08002190 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002190:	b480      	push	{r7}
 8002192:	b089      	sub	sp, #36	; 0x24
 8002194:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]
 800219a:	2300      	movs	r3, #0
 800219c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800219e:	4b3d      	ldr	r3, [pc, #244]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f003 030c 	and.w	r3, r3, #12
 80021a6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021a8:	4b3a      	ldr	r3, [pc, #232]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	f003 0303 	and.w	r3, r3, #3
 80021b0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d005      	beq.n	80021c4 <HAL_RCC_GetSysClockFreq+0x34>
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	2b0c      	cmp	r3, #12
 80021bc:	d121      	bne.n	8002202 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d11e      	bne.n	8002202 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80021c4:	4b33      	ldr	r3, [pc, #204]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0308 	and.w	r3, r3, #8
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d107      	bne.n	80021e0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80021d0:	4b30      	ldr	r3, [pc, #192]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 80021d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021d6:	0a1b      	lsrs	r3, r3, #8
 80021d8:	f003 030f 	and.w	r3, r3, #15
 80021dc:	61fb      	str	r3, [r7, #28]
 80021de:	e005      	b.n	80021ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80021e0:	4b2c      	ldr	r3, [pc, #176]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	091b      	lsrs	r3, r3, #4
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80021ec:	4a2a      	ldr	r2, [pc, #168]	; (8002298 <HAL_RCC_GetSysClockFreq+0x108>)
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d10d      	bne.n	8002218 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002200:	e00a      	b.n	8002218 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	2b04      	cmp	r3, #4
 8002206:	d102      	bne.n	800220e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002208:	4b24      	ldr	r3, [pc, #144]	; (800229c <HAL_RCC_GetSysClockFreq+0x10c>)
 800220a:	61bb      	str	r3, [r7, #24]
 800220c:	e004      	b.n	8002218 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	2b08      	cmp	r3, #8
 8002212:	d101      	bne.n	8002218 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002214:	4b22      	ldr	r3, [pc, #136]	; (80022a0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002216:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	2b0c      	cmp	r3, #12
 800221c:	d133      	bne.n	8002286 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800221e:	4b1d      	ldr	r3, [pc, #116]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	f003 0303 	and.w	r3, r3, #3
 8002226:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d002      	beq.n	8002234 <HAL_RCC_GetSysClockFreq+0xa4>
 800222e:	2b03      	cmp	r3, #3
 8002230:	d003      	beq.n	800223a <HAL_RCC_GetSysClockFreq+0xaa>
 8002232:	e005      	b.n	8002240 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002234:	4b19      	ldr	r3, [pc, #100]	; (800229c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002236:	617b      	str	r3, [r7, #20]
      break;
 8002238:	e005      	b.n	8002246 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800223a:	4b19      	ldr	r3, [pc, #100]	; (80022a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800223c:	617b      	str	r3, [r7, #20]
      break;
 800223e:	e002      	b.n	8002246 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	617b      	str	r3, [r7, #20]
      break;
 8002244:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002246:	4b13      	ldr	r3, [pc, #76]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	091b      	lsrs	r3, r3, #4
 800224c:	f003 030f 	and.w	r3, r3, #15
 8002250:	3301      	adds	r3, #1
 8002252:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002254:	4b0f      	ldr	r3, [pc, #60]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	0a1b      	lsrs	r3, r3, #8
 800225a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	fb02 f203 	mul.w	r2, r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	fbb2 f3f3 	udiv	r3, r2, r3
 800226a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800226c:	4b09      	ldr	r3, [pc, #36]	; (8002294 <HAL_RCC_GetSysClockFreq+0x104>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	0e5b      	lsrs	r3, r3, #25
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	3301      	adds	r3, #1
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800227c:	697a      	ldr	r2, [r7, #20]
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	fbb2 f3f3 	udiv	r3, r2, r3
 8002284:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002286:	69bb      	ldr	r3, [r7, #24]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3724      	adds	r7, #36	; 0x24
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	40021000 	.word	0x40021000
 8002298:	080f5950 	.word	0x080f5950
 800229c:	00f42400 	.word	0x00f42400
 80022a0:	007a1200 	.word	0x007a1200

080022a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80022ac:	2300      	movs	r3, #0
 80022ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80022b0:	4b27      	ldr	r3, [pc, #156]	; (8002350 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80022b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80022bc:	f7ff f97a 	bl	80015b4 <HAL_PWREx_GetVoltageRange>
 80022c0:	6178      	str	r0, [r7, #20]
 80022c2:	e014      	b.n	80022ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80022c4:	4b22      	ldr	r3, [pc, #136]	; (8002350 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80022c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c8:	4a21      	ldr	r2, [pc, #132]	; (8002350 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80022ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ce:	6593      	str	r3, [r2, #88]	; 0x58
 80022d0:	4b1f      	ldr	r3, [pc, #124]	; (8002350 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80022d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80022dc:	f7ff f96a 	bl	80015b4 <HAL_PWREx_GetVoltageRange>
 80022e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80022e2:	4b1b      	ldr	r3, [pc, #108]	; (8002350 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80022e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e6:	4a1a      	ldr	r2, [pc, #104]	; (8002350 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80022e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022ec:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022f4:	d10b      	bne.n	800230e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2b80      	cmp	r3, #128	; 0x80
 80022fa:	d913      	bls.n	8002324 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2ba0      	cmp	r3, #160	; 0xa0
 8002300:	d902      	bls.n	8002308 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002302:	2302      	movs	r3, #2
 8002304:	613b      	str	r3, [r7, #16]
 8002306:	e00d      	b.n	8002324 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002308:	2301      	movs	r3, #1
 800230a:	613b      	str	r3, [r7, #16]
 800230c:	e00a      	b.n	8002324 <RCC_SetFlashLatencyFromMSIRange+0x80>
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2b7f      	cmp	r3, #127	; 0x7f
 8002312:	d902      	bls.n	800231a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002314:	2302      	movs	r3, #2
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	e004      	b.n	8002324 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b70      	cmp	r3, #112	; 0x70
 800231e:	d101      	bne.n	8002324 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002320:	2301      	movs	r3, #1
 8002322:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002324:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f023 020f 	bic.w	r2, r3, #15
 800232c:	4909      	ldr	r1, [pc, #36]	; (8002354 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	4313      	orrs	r3, r2
 8002332:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002334:	4b07      	ldr	r3, [pc, #28]	; (8002354 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 030f 	and.w	r3, r3, #15
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	429a      	cmp	r2, r3
 8002340:	d001      	beq.n	8002346 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e000      	b.n	8002348 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	3718      	adds	r7, #24
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40021000 	.word	0x40021000
 8002354:	40022000 	.word	0x40022000

08002358 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002358:	b480      	push	{r7}
 800235a:	b087      	sub	sp, #28
 800235c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8002362:	4b2d      	ldr	r3, [pc, #180]	; (8002418 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	f003 0303 	and.w	r3, r3, #3
 800236a:	2b01      	cmp	r3, #1
 800236c:	d118      	bne.n	80023a0 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800236e:	4b2a      	ldr	r3, [pc, #168]	; (8002418 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0308 	and.w	r3, r3, #8
 8002376:	2b00      	cmp	r3, #0
 8002378:	d107      	bne.n	800238a <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800237a:	4b27      	ldr	r3, [pc, #156]	; (8002418 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800237c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002380:	0a1b      	lsrs	r3, r3, #8
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	e005      	b.n	8002396 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800238a:	4b23      	ldr	r3, [pc, #140]	; (8002418 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	091b      	lsrs	r3, r3, #4
 8002390:	f003 030f 	and.w	r3, r3, #15
 8002394:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002396:	4a21      	ldr	r2, [pc, #132]	; (800241c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800239e:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023a0:	4b1d      	ldr	r3, [pc, #116]	; (8002418 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	f003 0303 	and.w	r3, r3, #3
 80023a8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d002      	beq.n	80023b6 <RCC_GetSysClockFreqFromPLLSource+0x5e>
 80023b0:	2b03      	cmp	r3, #3
 80023b2:	d003      	beq.n	80023bc <RCC_GetSysClockFreqFromPLLSource+0x64>
 80023b4:	e005      	b.n	80023c2 <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80023b6:	4b1a      	ldr	r3, [pc, #104]	; (8002420 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80023b8:	613b      	str	r3, [r7, #16]
    break;
 80023ba:	e005      	b.n	80023c8 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80023bc:	4b19      	ldr	r3, [pc, #100]	; (8002424 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80023be:	613b      	str	r3, [r7, #16]
    break;
 80023c0:	e002      	b.n	80023c8 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	613b      	str	r3, [r7, #16]
    break;
 80023c6:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023c8:	4b13      	ldr	r3, [pc, #76]	; (8002418 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	091b      	lsrs	r3, r3, #4
 80023ce:	f003 030f 	and.w	r3, r3, #15
 80023d2:	3301      	adds	r3, #1
 80023d4:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80023d6:	4b10      	ldr	r3, [pc, #64]	; (8002418 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	0a1b      	lsrs	r3, r3, #8
 80023dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80023e0:	693a      	ldr	r2, [r7, #16]
 80023e2:	fb02 f203 	mul.w	r2, r2, r3
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ec:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023ee:	4b0a      	ldr	r3, [pc, #40]	; (8002418 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	0e5b      	lsrs	r3, r3, #25
 80023f4:	f003 0303 	and.w	r3, r3, #3
 80023f8:	3301      	adds	r3, #1
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	fbb2 f3f3 	udiv	r3, r2, r3
 8002406:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002408:	683b      	ldr	r3, [r7, #0]
}
 800240a:	4618      	mov	r0, r3
 800240c:	371c      	adds	r7, #28
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	40021000 	.word	0x40021000
 800241c:	080f5950 	.word	0x080f5950
 8002420:	00f42400 	.word	0x00f42400
 8002424:	007a1200 	.word	0x007a1200

08002428 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e07c      	b.n	8002534 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002446:	b2db      	uxtb	r3, r3
 8002448:	2b00      	cmp	r3, #0
 800244a:	d106      	bne.n	800245a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f7fe fbe5 	bl	8000c24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2202      	movs	r2, #2
 800245e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002470:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800247a:	d902      	bls.n	8002482 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800247c:	2300      	movs	r3, #0
 800247e:	60fb      	str	r3, [r7, #12]
 8002480:	e002      	b.n	8002488 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002482:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002486:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002490:	d007      	beq.n	80024a2 <HAL_SPI_Init+0x7a>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800249a:	d002      	beq.n	80024a2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10b      	bne.n	80024c2 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80024b2:	d903      	bls.n	80024bc <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2202      	movs	r2, #2
 80024b8:	631a      	str	r2, [r3, #48]	; 0x30
 80024ba:	e002      	b.n	80024c2 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	431a      	orrs	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	431a      	orrs	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	431a      	orrs	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024e0:	431a      	orrs	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	431a      	orrs	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	ea42 0103 	orr.w	r1, r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	0c1b      	lsrs	r3, r3, #16
 8002502:	f003 0204 	and.w	r2, r3, #4
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250a:	431a      	orrs	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002510:	431a      	orrs	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	ea42 0103 	orr.w	r1, r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	430a      	orrs	r2, r1
 8002522:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2201      	movs	r2, #1
 800252e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002532:	2300      	movs	r3, #0
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b088      	sub	sp, #32
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	603b      	str	r3, [r7, #0]
 8002548:	4613      	mov	r3, r2
 800254a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800254c:	2300      	movs	r3, #0
 800254e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002556:	2b01      	cmp	r3, #1
 8002558:	d101      	bne.n	800255e <HAL_SPI_Transmit+0x22>
 800255a:	2302      	movs	r3, #2
 800255c:	e150      	b.n	8002800 <HAL_SPI_Transmit+0x2c4>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2201      	movs	r2, #1
 8002562:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002566:	f7fe fd4f 	bl	8001008 <HAL_GetTick>
 800256a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800256c:	88fb      	ldrh	r3, [r7, #6]
 800256e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002576:	b2db      	uxtb	r3, r3
 8002578:	2b01      	cmp	r3, #1
 800257a:	d002      	beq.n	8002582 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800257c:	2302      	movs	r3, #2
 800257e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002580:	e135      	b.n	80027ee <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d002      	beq.n	800258e <HAL_SPI_Transmit+0x52>
 8002588:	88fb      	ldrh	r3, [r7, #6]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d102      	bne.n	8002594 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002592:	e12c      	b.n	80027ee <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2203      	movs	r2, #3
 8002598:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2200      	movs	r2, #0
 80025a0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	68ba      	ldr	r2, [r7, #8]
 80025a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	88fa      	ldrh	r2, [r7, #6]
 80025ac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	88fa      	ldrh	r2, [r7, #6]
 80025b2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2200      	movs	r2, #0
 80025be:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2200      	movs	r2, #0
 80025ce:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2200      	movs	r2, #0
 80025d4:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025de:	d107      	bne.n	80025f0 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80025ee:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025fa:	2b40      	cmp	r3, #64	; 0x40
 80025fc:	d007      	beq.n	800260e <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800260c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002616:	d94b      	bls.n	80026b0 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d002      	beq.n	8002626 <HAL_SPI_Transmit+0xea>
 8002620:	8afb      	ldrh	r3, [r7, #22]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d13e      	bne.n	80026a4 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800262a:	881a      	ldrh	r2, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002636:	1c9a      	adds	r2, r3, #2
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002640:	b29b      	uxth	r3, r3
 8002642:	3b01      	subs	r3, #1
 8002644:	b29a      	uxth	r2, r3
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800264a:	e02b      	b.n	80026a4 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b02      	cmp	r3, #2
 8002658:	d112      	bne.n	8002680 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800265e:	881a      	ldrh	r2, [r3, #0]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800266a:	1c9a      	adds	r2, r3, #2
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002674:	b29b      	uxth	r3, r3
 8002676:	3b01      	subs	r3, #1
 8002678:	b29a      	uxth	r2, r3
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800267e:	e011      	b.n	80026a4 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002680:	f7fe fcc2 	bl	8001008 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	429a      	cmp	r2, r3
 800268e:	d803      	bhi.n	8002698 <HAL_SPI_Transmit+0x15c>
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002696:	d102      	bne.n	800269e <HAL_SPI_Transmit+0x162>
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d102      	bne.n	80026a4 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80026a2:	e0a4      	b.n	80027ee <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1ce      	bne.n	800264c <HAL_SPI_Transmit+0x110>
 80026ae:	e07c      	b.n	80027aa <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d002      	beq.n	80026be <HAL_SPI_Transmit+0x182>
 80026b8:	8afb      	ldrh	r3, [r7, #22]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d170      	bne.n	80027a0 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d912      	bls.n	80026ee <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026cc:	881a      	ldrh	r2, [r3, #0]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026d8:	1c9a      	adds	r2, r3, #2
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	3b02      	subs	r3, #2
 80026e6:	b29a      	uxth	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80026ec:	e058      	b.n	80027a0 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	330c      	adds	r3, #12
 80026f8:	7812      	ldrb	r2, [r2, #0]
 80026fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002700:	1c5a      	adds	r2, r3, #1
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800270a:	b29b      	uxth	r3, r3
 800270c:	3b01      	subs	r3, #1
 800270e:	b29a      	uxth	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002714:	e044      	b.n	80027a0 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f003 0302 	and.w	r3, r3, #2
 8002720:	2b02      	cmp	r3, #2
 8002722:	d12b      	bne.n	800277c <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002728:	b29b      	uxth	r3, r3
 800272a:	2b01      	cmp	r3, #1
 800272c:	d912      	bls.n	8002754 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002732:	881a      	ldrh	r2, [r3, #0]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800273e:	1c9a      	adds	r2, r3, #2
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002748:	b29b      	uxth	r3, r3
 800274a:	3b02      	subs	r3, #2
 800274c:	b29a      	uxth	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002752:	e025      	b.n	80027a0 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	330c      	adds	r3, #12
 800275e:	7812      	ldrb	r2, [r2, #0]
 8002760:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002766:	1c5a      	adds	r2, r3, #1
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002770:	b29b      	uxth	r3, r3
 8002772:	3b01      	subs	r3, #1
 8002774:	b29a      	uxth	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	87da      	strh	r2, [r3, #62]	; 0x3e
 800277a:	e011      	b.n	80027a0 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800277c:	f7fe fc44 	bl	8001008 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	429a      	cmp	r2, r3
 800278a:	d803      	bhi.n	8002794 <HAL_SPI_Transmit+0x258>
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002792:	d102      	bne.n	800279a <HAL_SPI_Transmit+0x25e>
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d102      	bne.n	80027a0 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800279e:	e026      	b.n	80027ee <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d1b5      	bne.n	8002716 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	6839      	ldr	r1, [r7, #0]
 80027ae:	68f8      	ldr	r0, [r7, #12]
 80027b0:	f000 fb14 	bl	8002ddc <SPI_EndRxTxTransaction>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d002      	beq.n	80027c0 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2220      	movs	r2, #32
 80027be:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d10a      	bne.n	80027de <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027c8:	2300      	movs	r3, #0
 80027ca:	613b      	str	r3, [r7, #16]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	613b      	str	r3, [r7, #16]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	613b      	str	r3, [r7, #16]
 80027dc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d002      	beq.n	80027ec <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	77fb      	strb	r3, [r7, #31]
 80027ea:	e000      	b.n	80027ee <HAL_SPI_Transmit+0x2b2>
  }

error:
 80027ec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80027fe:	7ffb      	ldrb	r3, [r7, #31]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3720      	adds	r7, #32
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b08a      	sub	sp, #40	; 0x28
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
 8002814:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002816:	2301      	movs	r3, #1
 8002818:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800281a:	2300      	movs	r3, #0
 800281c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002826:	2b01      	cmp	r3, #1
 8002828:	d101      	bne.n	800282e <HAL_SPI_TransmitReceive+0x26>
 800282a:	2302      	movs	r3, #2
 800282c:	e1fb      	b.n	8002c26 <HAL_SPI_TransmitReceive+0x41e>
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2201      	movs	r2, #1
 8002832:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002836:	f7fe fbe7 	bl	8001008 <HAL_GetTick>
 800283a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002842:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800284a:	887b      	ldrh	r3, [r7, #2]
 800284c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800284e:	887b      	ldrh	r3, [r7, #2]
 8002850:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002852:	7efb      	ldrb	r3, [r7, #27]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d00e      	beq.n	8002876 <HAL_SPI_TransmitReceive+0x6e>
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800285e:	d106      	bne.n	800286e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d102      	bne.n	800286e <HAL_SPI_TransmitReceive+0x66>
 8002868:	7efb      	ldrb	r3, [r7, #27]
 800286a:	2b04      	cmp	r3, #4
 800286c:	d003      	beq.n	8002876 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800286e:	2302      	movs	r3, #2
 8002870:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002874:	e1cd      	b.n	8002c12 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d005      	beq.n	8002888 <HAL_SPI_TransmitReceive+0x80>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d002      	beq.n	8002888 <HAL_SPI_TransmitReceive+0x80>
 8002882:	887b      	ldrh	r3, [r7, #2]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d103      	bne.n	8002890 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800288e:	e1c0      	b.n	8002c12 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002896:	b2db      	uxtb	r3, r3
 8002898:	2b04      	cmp	r3, #4
 800289a:	d003      	beq.n	80028a4 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2205      	movs	r2, #5
 80028a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2200      	movs	r2, #0
 80028a8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	887a      	ldrh	r2, [r7, #2]
 80028b4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	887a      	ldrh	r2, [r7, #2]
 80028bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	887a      	ldrh	r2, [r7, #2]
 80028ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	887a      	ldrh	r2, [r7, #2]
 80028d0:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2200      	movs	r2, #0
 80028dc:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80028e6:	d802      	bhi.n	80028ee <HAL_SPI_TransmitReceive+0xe6>
 80028e8:	8a3b      	ldrh	r3, [r7, #16]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d908      	bls.n	8002900 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80028fc:	605a      	str	r2, [r3, #4]
 80028fe:	e007      	b.n	8002910 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	685a      	ldr	r2, [r3, #4]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800290e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800291a:	2b40      	cmp	r3, #64	; 0x40
 800291c:	d007      	beq.n	800292e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800292c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002936:	d97c      	bls.n	8002a32 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d002      	beq.n	8002946 <HAL_SPI_TransmitReceive+0x13e>
 8002940:	8a7b      	ldrh	r3, [r7, #18]
 8002942:	2b01      	cmp	r3, #1
 8002944:	d169      	bne.n	8002a1a <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800294a:	881a      	ldrh	r2, [r3, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002956:	1c9a      	adds	r2, r3, #2
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002960:	b29b      	uxth	r3, r3
 8002962:	3b01      	subs	r3, #1
 8002964:	b29a      	uxth	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800296a:	e056      	b.n	8002a1a <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b02      	cmp	r3, #2
 8002978:	d11b      	bne.n	80029b2 <HAL_SPI_TransmitReceive+0x1aa>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800297e:	b29b      	uxth	r3, r3
 8002980:	2b00      	cmp	r3, #0
 8002982:	d016      	beq.n	80029b2 <HAL_SPI_TransmitReceive+0x1aa>
 8002984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002986:	2b01      	cmp	r3, #1
 8002988:	d113      	bne.n	80029b2 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800298e:	881a      	ldrh	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800299a:	1c9a      	adds	r2, r3, #2
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	3b01      	subs	r3, #1
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d11c      	bne.n	80029fa <HAL_SPI_TransmitReceive+0x1f2>
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d016      	beq.n	80029fa <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68da      	ldr	r2, [r3, #12]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	b292      	uxth	r2, r2
 80029d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	1c9a      	adds	r2, r3, #2
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	3b01      	subs	r3, #1
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80029f6:	2301      	movs	r3, #1
 80029f8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80029fa:	f7fe fb05 	bl	8001008 <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d807      	bhi.n	8002a1a <HAL_SPI_TransmitReceive+0x212>
 8002a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a10:	d003      	beq.n	8002a1a <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002a18:	e0fb      	b.n	8002c12 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1a3      	bne.n	800296c <HAL_SPI_TransmitReceive+0x164>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d19d      	bne.n	800296c <HAL_SPI_TransmitReceive+0x164>
 8002a30:	e0df      	b.n	8002bf2 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <HAL_SPI_TransmitReceive+0x23a>
 8002a3a:	8a7b      	ldrh	r3, [r7, #18]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	f040 80cb 	bne.w	8002bd8 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d912      	bls.n	8002a72 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a50:	881a      	ldrh	r2, [r3, #0]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a5c:	1c9a      	adds	r2, r3, #2
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	3b02      	subs	r3, #2
 8002a6a:	b29a      	uxth	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002a70:	e0b2      	b.n	8002bd8 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	330c      	adds	r3, #12
 8002a7c:	7812      	ldrb	r2, [r2, #0]
 8002a7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a84:	1c5a      	adds	r2, r3, #1
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	3b01      	subs	r3, #1
 8002a92:	b29a      	uxth	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a98:	e09e      	b.n	8002bd8 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 0302 	and.w	r3, r3, #2
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d134      	bne.n	8002b12 <HAL_SPI_TransmitReceive+0x30a>
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d02f      	beq.n	8002b12 <HAL_SPI_TransmitReceive+0x30a>
 8002ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d12c      	bne.n	8002b12 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d912      	bls.n	8002ae8 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac6:	881a      	ldrh	r2, [r3, #0]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ad2:	1c9a      	adds	r2, r3, #2
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	3b02      	subs	r3, #2
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002ae6:	e012      	b.n	8002b0e <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	330c      	adds	r3, #12
 8002af2:	7812      	ldrb	r2, [r2, #0]
 8002af4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002afa:	1c5a      	adds	r2, r3, #1
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	3b01      	subs	r3, #1
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 0301 	and.w	r3, r3, #1
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d148      	bne.n	8002bb2 <HAL_SPI_TransmitReceive+0x3aa>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d042      	beq.n	8002bb2 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d923      	bls.n	8002b80 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68da      	ldr	r2, [r3, #12]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b42:	b292      	uxth	r2, r2
 8002b44:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	1c9a      	adds	r2, r3, #2
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	3b02      	subs	r3, #2
 8002b5a:	b29a      	uxth	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d81f      	bhi.n	8002bae <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002b7c:	605a      	str	r2, [r3, #4]
 8002b7e:	e016      	b.n	8002bae <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f103 020c 	add.w	r2, r3, #12
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8c:	7812      	ldrb	r2, [r2, #0]
 8002b8e:	b2d2      	uxtb	r2, r2
 8002b90:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b96:	1c5a      	adds	r2, r3, #1
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002bb2:	f7fe fa29 	bl	8001008 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d803      	bhi.n	8002bca <HAL_SPI_TransmitReceive+0x3c2>
 8002bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc8:	d102      	bne.n	8002bd0 <HAL_SPI_TransmitReceive+0x3c8>
 8002bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d103      	bne.n	8002bd8 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002bd6:	e01c      	b.n	8002c12 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f47f af5b 	bne.w	8002a9a <HAL_SPI_TransmitReceive+0x292>
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f47f af54 	bne.w	8002a9a <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002bf2:	69fa      	ldr	r2, [r7, #28]
 8002bf4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 f8f0 	bl	8002ddc <SPI_EndRxTxTransaction>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d006      	beq.n	8002c10 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2220      	movs	r2, #32
 8002c0c:	661a      	str	r2, [r3, #96]	; 0x60
 8002c0e:	e000      	b.n	8002c12 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8002c10:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2201      	movs	r2, #1
 8002c16:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002c22:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3728      	adds	r7, #40	; 0x28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b084      	sub	sp, #16
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	60f8      	str	r0, [r7, #12]
 8002c36:	60b9      	str	r1, [r7, #8]
 8002c38:	603b      	str	r3, [r7, #0]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c3e:	e04c      	b.n	8002cda <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c46:	d048      	beq.n	8002cda <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002c48:	f7fe f9de 	bl	8001008 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	683a      	ldr	r2, [r7, #0]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d902      	bls.n	8002c5e <SPI_WaitFlagStateUntilTimeout+0x30>
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d13d      	bne.n	8002cda <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	685a      	ldr	r2, [r3, #4]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002c6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c76:	d111      	bne.n	8002c9c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c80:	d004      	beq.n	8002c8c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c8a:	d107      	bne.n	8002c9c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ca4:	d10f      	bne.n	8002cc6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002cc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e00f      	b.n	8002cfa <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	68ba      	ldr	r2, [r7, #8]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	bf0c      	ite	eq
 8002cea:	2301      	moveq	r3, #1
 8002cec:	2300      	movne	r3, #0
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	79fb      	ldrb	r3, [r7, #7]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d1a3      	bne.n	8002c40 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d02:	b580      	push	{r7, lr}
 8002d04:	b084      	sub	sp, #16
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	60f8      	str	r0, [r7, #12]
 8002d0a:	60b9      	str	r1, [r7, #8]
 8002d0c:	607a      	str	r2, [r7, #4]
 8002d0e:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8002d10:	e057      	b.n	8002dc2 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002d18:	d106      	bne.n	8002d28 <SPI_WaitFifoStateUntilTimeout+0x26>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d103      	bne.n	8002d28 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	330c      	adds	r3, #12
 8002d26:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d2e:	d048      	beq.n	8002dc2 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002d30:	f7fe f96a 	bl	8001008 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d902      	bls.n	8002d46 <SPI_WaitFifoStateUntilTimeout+0x44>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d13d      	bne.n	8002dc2 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002d54:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002d5e:	d111      	bne.n	8002d84 <SPI_WaitFifoStateUntilTimeout+0x82>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d68:	d004      	beq.n	8002d74 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d72:	d107      	bne.n	8002d84 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d82:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d8c:	d10f      	bne.n	8002dae <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d9c:	601a      	str	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002dac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e008      	b.n	8002dd4 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d19f      	bne.n	8002d12 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b086      	sub	sp, #24
 8002de0:	af02      	add	r7, sp, #8
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	9300      	str	r3, [sp, #0]
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f7ff ff84 	bl	8002d02 <SPI_WaitFifoStateUntilTimeout>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d007      	beq.n	8002e10 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e04:	f043 0220 	orr.w	r2, r3, #32
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e027      	b.n	8002e60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	2200      	movs	r2, #0
 8002e18:	2180      	movs	r1, #128	; 0x80
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f7ff ff07 	bl	8002c2e <SPI_WaitFlagStateUntilTimeout>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d007      	beq.n	8002e36 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e2a:	f043 0220 	orr.w	r2, r3, #32
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e014      	b.n	8002e60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	9300      	str	r3, [sp, #0]
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f7ff ff5d 	bl	8002d02 <SPI_WaitFifoStateUntilTimeout>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d007      	beq.n	8002e5e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e52:	f043 0220 	orr.w	r2, r3, #32
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e000      	b.n	8002e60 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <__errno>:
 8002e68:	4b01      	ldr	r3, [pc, #4]	; (8002e70 <__errno+0x8>)
 8002e6a:	6818      	ldr	r0, [r3, #0]
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	2000000c 	.word	0x2000000c

08002e74 <__libc_init_array>:
 8002e74:	b570      	push	{r4, r5, r6, lr}
 8002e76:	4e0d      	ldr	r6, [pc, #52]	; (8002eac <__libc_init_array+0x38>)
 8002e78:	4c0d      	ldr	r4, [pc, #52]	; (8002eb0 <__libc_init_array+0x3c>)
 8002e7a:	1ba4      	subs	r4, r4, r6
 8002e7c:	10a4      	asrs	r4, r4, #2
 8002e7e:	2500      	movs	r5, #0
 8002e80:	42a5      	cmp	r5, r4
 8002e82:	d109      	bne.n	8002e98 <__libc_init_array+0x24>
 8002e84:	4e0b      	ldr	r6, [pc, #44]	; (8002eb4 <__libc_init_array+0x40>)
 8002e86:	4c0c      	ldr	r4, [pc, #48]	; (8002eb8 <__libc_init_array+0x44>)
 8002e88:	f000 ff68 	bl	8003d5c <_init>
 8002e8c:	1ba4      	subs	r4, r4, r6
 8002e8e:	10a4      	asrs	r4, r4, #2
 8002e90:	2500      	movs	r5, #0
 8002e92:	42a5      	cmp	r5, r4
 8002e94:	d105      	bne.n	8002ea2 <__libc_init_array+0x2e>
 8002e96:	bd70      	pop	{r4, r5, r6, pc}
 8002e98:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e9c:	4798      	blx	r3
 8002e9e:	3501      	adds	r5, #1
 8002ea0:	e7ee      	b.n	8002e80 <__libc_init_array+0xc>
 8002ea2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ea6:	4798      	blx	r3
 8002ea8:	3501      	adds	r5, #1
 8002eaa:	e7f2      	b.n	8002e92 <__libc_init_array+0x1e>
 8002eac:	080f5a18 	.word	0x080f5a18
 8002eb0:	080f5a18 	.word	0x080f5a18
 8002eb4:	080f5a18 	.word	0x080f5a18
 8002eb8:	080f5a1c 	.word	0x080f5a1c

08002ebc <memset>:
 8002ebc:	4402      	add	r2, r0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d100      	bne.n	8002ec6 <memset+0xa>
 8002ec4:	4770      	bx	lr
 8002ec6:	f803 1b01 	strb.w	r1, [r3], #1
 8002eca:	e7f9      	b.n	8002ec0 <memset+0x4>

08002ecc <_free_r>:
 8002ecc:	b538      	push	{r3, r4, r5, lr}
 8002ece:	4605      	mov	r5, r0
 8002ed0:	2900      	cmp	r1, #0
 8002ed2:	d045      	beq.n	8002f60 <_free_r+0x94>
 8002ed4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ed8:	1f0c      	subs	r4, r1, #4
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	bfb8      	it	lt
 8002ede:	18e4      	addlt	r4, r4, r3
 8002ee0:	f000 fbc6 	bl	8003670 <__malloc_lock>
 8002ee4:	4a1f      	ldr	r2, [pc, #124]	; (8002f64 <_free_r+0x98>)
 8002ee6:	6813      	ldr	r3, [r2, #0]
 8002ee8:	4610      	mov	r0, r2
 8002eea:	b933      	cbnz	r3, 8002efa <_free_r+0x2e>
 8002eec:	6063      	str	r3, [r4, #4]
 8002eee:	6014      	str	r4, [r2, #0]
 8002ef0:	4628      	mov	r0, r5
 8002ef2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ef6:	f000 bbbc 	b.w	8003672 <__malloc_unlock>
 8002efa:	42a3      	cmp	r3, r4
 8002efc:	d90c      	bls.n	8002f18 <_free_r+0x4c>
 8002efe:	6821      	ldr	r1, [r4, #0]
 8002f00:	1862      	adds	r2, r4, r1
 8002f02:	4293      	cmp	r3, r2
 8002f04:	bf04      	itt	eq
 8002f06:	681a      	ldreq	r2, [r3, #0]
 8002f08:	685b      	ldreq	r3, [r3, #4]
 8002f0a:	6063      	str	r3, [r4, #4]
 8002f0c:	bf04      	itt	eq
 8002f0e:	1852      	addeq	r2, r2, r1
 8002f10:	6022      	streq	r2, [r4, #0]
 8002f12:	6004      	str	r4, [r0, #0]
 8002f14:	e7ec      	b.n	8002ef0 <_free_r+0x24>
 8002f16:	4613      	mov	r3, r2
 8002f18:	685a      	ldr	r2, [r3, #4]
 8002f1a:	b10a      	cbz	r2, 8002f20 <_free_r+0x54>
 8002f1c:	42a2      	cmp	r2, r4
 8002f1e:	d9fa      	bls.n	8002f16 <_free_r+0x4a>
 8002f20:	6819      	ldr	r1, [r3, #0]
 8002f22:	1858      	adds	r0, r3, r1
 8002f24:	42a0      	cmp	r0, r4
 8002f26:	d10b      	bne.n	8002f40 <_free_r+0x74>
 8002f28:	6820      	ldr	r0, [r4, #0]
 8002f2a:	4401      	add	r1, r0
 8002f2c:	1858      	adds	r0, r3, r1
 8002f2e:	4282      	cmp	r2, r0
 8002f30:	6019      	str	r1, [r3, #0]
 8002f32:	d1dd      	bne.n	8002ef0 <_free_r+0x24>
 8002f34:	6810      	ldr	r0, [r2, #0]
 8002f36:	6852      	ldr	r2, [r2, #4]
 8002f38:	605a      	str	r2, [r3, #4]
 8002f3a:	4401      	add	r1, r0
 8002f3c:	6019      	str	r1, [r3, #0]
 8002f3e:	e7d7      	b.n	8002ef0 <_free_r+0x24>
 8002f40:	d902      	bls.n	8002f48 <_free_r+0x7c>
 8002f42:	230c      	movs	r3, #12
 8002f44:	602b      	str	r3, [r5, #0]
 8002f46:	e7d3      	b.n	8002ef0 <_free_r+0x24>
 8002f48:	6820      	ldr	r0, [r4, #0]
 8002f4a:	1821      	adds	r1, r4, r0
 8002f4c:	428a      	cmp	r2, r1
 8002f4e:	bf04      	itt	eq
 8002f50:	6811      	ldreq	r1, [r2, #0]
 8002f52:	6852      	ldreq	r2, [r2, #4]
 8002f54:	6062      	str	r2, [r4, #4]
 8002f56:	bf04      	itt	eq
 8002f58:	1809      	addeq	r1, r1, r0
 8002f5a:	6021      	streq	r1, [r4, #0]
 8002f5c:	605c      	str	r4, [r3, #4]
 8002f5e:	e7c7      	b.n	8002ef0 <_free_r+0x24>
 8002f60:	bd38      	pop	{r3, r4, r5, pc}
 8002f62:	bf00      	nop
 8002f64:	20000090 	.word	0x20000090

08002f68 <_malloc_r>:
 8002f68:	b570      	push	{r4, r5, r6, lr}
 8002f6a:	1ccd      	adds	r5, r1, #3
 8002f6c:	f025 0503 	bic.w	r5, r5, #3
 8002f70:	3508      	adds	r5, #8
 8002f72:	2d0c      	cmp	r5, #12
 8002f74:	bf38      	it	cc
 8002f76:	250c      	movcc	r5, #12
 8002f78:	2d00      	cmp	r5, #0
 8002f7a:	4606      	mov	r6, r0
 8002f7c:	db01      	blt.n	8002f82 <_malloc_r+0x1a>
 8002f7e:	42a9      	cmp	r1, r5
 8002f80:	d903      	bls.n	8002f8a <_malloc_r+0x22>
 8002f82:	230c      	movs	r3, #12
 8002f84:	6033      	str	r3, [r6, #0]
 8002f86:	2000      	movs	r0, #0
 8002f88:	bd70      	pop	{r4, r5, r6, pc}
 8002f8a:	f000 fb71 	bl	8003670 <__malloc_lock>
 8002f8e:	4a21      	ldr	r2, [pc, #132]	; (8003014 <_malloc_r+0xac>)
 8002f90:	6814      	ldr	r4, [r2, #0]
 8002f92:	4621      	mov	r1, r4
 8002f94:	b991      	cbnz	r1, 8002fbc <_malloc_r+0x54>
 8002f96:	4c20      	ldr	r4, [pc, #128]	; (8003018 <_malloc_r+0xb0>)
 8002f98:	6823      	ldr	r3, [r4, #0]
 8002f9a:	b91b      	cbnz	r3, 8002fa4 <_malloc_r+0x3c>
 8002f9c:	4630      	mov	r0, r6
 8002f9e:	f000 f8b9 	bl	8003114 <_sbrk_r>
 8002fa2:	6020      	str	r0, [r4, #0]
 8002fa4:	4629      	mov	r1, r5
 8002fa6:	4630      	mov	r0, r6
 8002fa8:	f000 f8b4 	bl	8003114 <_sbrk_r>
 8002fac:	1c43      	adds	r3, r0, #1
 8002fae:	d124      	bne.n	8002ffa <_malloc_r+0x92>
 8002fb0:	230c      	movs	r3, #12
 8002fb2:	6033      	str	r3, [r6, #0]
 8002fb4:	4630      	mov	r0, r6
 8002fb6:	f000 fb5c 	bl	8003672 <__malloc_unlock>
 8002fba:	e7e4      	b.n	8002f86 <_malloc_r+0x1e>
 8002fbc:	680b      	ldr	r3, [r1, #0]
 8002fbe:	1b5b      	subs	r3, r3, r5
 8002fc0:	d418      	bmi.n	8002ff4 <_malloc_r+0x8c>
 8002fc2:	2b0b      	cmp	r3, #11
 8002fc4:	d90f      	bls.n	8002fe6 <_malloc_r+0x7e>
 8002fc6:	600b      	str	r3, [r1, #0]
 8002fc8:	50cd      	str	r5, [r1, r3]
 8002fca:	18cc      	adds	r4, r1, r3
 8002fcc:	4630      	mov	r0, r6
 8002fce:	f000 fb50 	bl	8003672 <__malloc_unlock>
 8002fd2:	f104 000b 	add.w	r0, r4, #11
 8002fd6:	1d23      	adds	r3, r4, #4
 8002fd8:	f020 0007 	bic.w	r0, r0, #7
 8002fdc:	1ac3      	subs	r3, r0, r3
 8002fde:	d0d3      	beq.n	8002f88 <_malloc_r+0x20>
 8002fe0:	425a      	negs	r2, r3
 8002fe2:	50e2      	str	r2, [r4, r3]
 8002fe4:	e7d0      	b.n	8002f88 <_malloc_r+0x20>
 8002fe6:	428c      	cmp	r4, r1
 8002fe8:	684b      	ldr	r3, [r1, #4]
 8002fea:	bf16      	itet	ne
 8002fec:	6063      	strne	r3, [r4, #4]
 8002fee:	6013      	streq	r3, [r2, #0]
 8002ff0:	460c      	movne	r4, r1
 8002ff2:	e7eb      	b.n	8002fcc <_malloc_r+0x64>
 8002ff4:	460c      	mov	r4, r1
 8002ff6:	6849      	ldr	r1, [r1, #4]
 8002ff8:	e7cc      	b.n	8002f94 <_malloc_r+0x2c>
 8002ffa:	1cc4      	adds	r4, r0, #3
 8002ffc:	f024 0403 	bic.w	r4, r4, #3
 8003000:	42a0      	cmp	r0, r4
 8003002:	d005      	beq.n	8003010 <_malloc_r+0xa8>
 8003004:	1a21      	subs	r1, r4, r0
 8003006:	4630      	mov	r0, r6
 8003008:	f000 f884 	bl	8003114 <_sbrk_r>
 800300c:	3001      	adds	r0, #1
 800300e:	d0cf      	beq.n	8002fb0 <_malloc_r+0x48>
 8003010:	6025      	str	r5, [r4, #0]
 8003012:	e7db      	b.n	8002fcc <_malloc_r+0x64>
 8003014:	20000090 	.word	0x20000090
 8003018:	20000094 	.word	0x20000094

0800301c <iprintf>:
 800301c:	b40f      	push	{r0, r1, r2, r3}
 800301e:	4b0a      	ldr	r3, [pc, #40]	; (8003048 <iprintf+0x2c>)
 8003020:	b513      	push	{r0, r1, r4, lr}
 8003022:	681c      	ldr	r4, [r3, #0]
 8003024:	b124      	cbz	r4, 8003030 <iprintf+0x14>
 8003026:	69a3      	ldr	r3, [r4, #24]
 8003028:	b913      	cbnz	r3, 8003030 <iprintf+0x14>
 800302a:	4620      	mov	r0, r4
 800302c:	f000 fa32 	bl	8003494 <__sinit>
 8003030:	ab05      	add	r3, sp, #20
 8003032:	9a04      	ldr	r2, [sp, #16]
 8003034:	68a1      	ldr	r1, [r4, #8]
 8003036:	9301      	str	r3, [sp, #4]
 8003038:	4620      	mov	r0, r4
 800303a:	f000 fb45 	bl	80036c8 <_vfiprintf_r>
 800303e:	b002      	add	sp, #8
 8003040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003044:	b004      	add	sp, #16
 8003046:	4770      	bx	lr
 8003048:	2000000c 	.word	0x2000000c

0800304c <_puts_r>:
 800304c:	b570      	push	{r4, r5, r6, lr}
 800304e:	460e      	mov	r6, r1
 8003050:	4605      	mov	r5, r0
 8003052:	b118      	cbz	r0, 800305c <_puts_r+0x10>
 8003054:	6983      	ldr	r3, [r0, #24]
 8003056:	b90b      	cbnz	r3, 800305c <_puts_r+0x10>
 8003058:	f000 fa1c 	bl	8003494 <__sinit>
 800305c:	69ab      	ldr	r3, [r5, #24]
 800305e:	68ac      	ldr	r4, [r5, #8]
 8003060:	b913      	cbnz	r3, 8003068 <_puts_r+0x1c>
 8003062:	4628      	mov	r0, r5
 8003064:	f000 fa16 	bl	8003494 <__sinit>
 8003068:	4b23      	ldr	r3, [pc, #140]	; (80030f8 <_puts_r+0xac>)
 800306a:	429c      	cmp	r4, r3
 800306c:	d117      	bne.n	800309e <_puts_r+0x52>
 800306e:	686c      	ldr	r4, [r5, #4]
 8003070:	89a3      	ldrh	r3, [r4, #12]
 8003072:	071b      	lsls	r3, r3, #28
 8003074:	d51d      	bpl.n	80030b2 <_puts_r+0x66>
 8003076:	6923      	ldr	r3, [r4, #16]
 8003078:	b1db      	cbz	r3, 80030b2 <_puts_r+0x66>
 800307a:	3e01      	subs	r6, #1
 800307c:	68a3      	ldr	r3, [r4, #8]
 800307e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003082:	3b01      	subs	r3, #1
 8003084:	60a3      	str	r3, [r4, #8]
 8003086:	b9e9      	cbnz	r1, 80030c4 <_puts_r+0x78>
 8003088:	2b00      	cmp	r3, #0
 800308a:	da2e      	bge.n	80030ea <_puts_r+0x9e>
 800308c:	4622      	mov	r2, r4
 800308e:	210a      	movs	r1, #10
 8003090:	4628      	mov	r0, r5
 8003092:	f000 f84f 	bl	8003134 <__swbuf_r>
 8003096:	3001      	adds	r0, #1
 8003098:	d011      	beq.n	80030be <_puts_r+0x72>
 800309a:	200a      	movs	r0, #10
 800309c:	e011      	b.n	80030c2 <_puts_r+0x76>
 800309e:	4b17      	ldr	r3, [pc, #92]	; (80030fc <_puts_r+0xb0>)
 80030a0:	429c      	cmp	r4, r3
 80030a2:	d101      	bne.n	80030a8 <_puts_r+0x5c>
 80030a4:	68ac      	ldr	r4, [r5, #8]
 80030a6:	e7e3      	b.n	8003070 <_puts_r+0x24>
 80030a8:	4b15      	ldr	r3, [pc, #84]	; (8003100 <_puts_r+0xb4>)
 80030aa:	429c      	cmp	r4, r3
 80030ac:	bf08      	it	eq
 80030ae:	68ec      	ldreq	r4, [r5, #12]
 80030b0:	e7de      	b.n	8003070 <_puts_r+0x24>
 80030b2:	4621      	mov	r1, r4
 80030b4:	4628      	mov	r0, r5
 80030b6:	f000 f88f 	bl	80031d8 <__swsetup_r>
 80030ba:	2800      	cmp	r0, #0
 80030bc:	d0dd      	beq.n	800307a <_puts_r+0x2e>
 80030be:	f04f 30ff 	mov.w	r0, #4294967295
 80030c2:	bd70      	pop	{r4, r5, r6, pc}
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	da04      	bge.n	80030d2 <_puts_r+0x86>
 80030c8:	69a2      	ldr	r2, [r4, #24]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	dc06      	bgt.n	80030dc <_puts_r+0x90>
 80030ce:	290a      	cmp	r1, #10
 80030d0:	d004      	beq.n	80030dc <_puts_r+0x90>
 80030d2:	6823      	ldr	r3, [r4, #0]
 80030d4:	1c5a      	adds	r2, r3, #1
 80030d6:	6022      	str	r2, [r4, #0]
 80030d8:	7019      	strb	r1, [r3, #0]
 80030da:	e7cf      	b.n	800307c <_puts_r+0x30>
 80030dc:	4622      	mov	r2, r4
 80030de:	4628      	mov	r0, r5
 80030e0:	f000 f828 	bl	8003134 <__swbuf_r>
 80030e4:	3001      	adds	r0, #1
 80030e6:	d1c9      	bne.n	800307c <_puts_r+0x30>
 80030e8:	e7e9      	b.n	80030be <_puts_r+0x72>
 80030ea:	6823      	ldr	r3, [r4, #0]
 80030ec:	200a      	movs	r0, #10
 80030ee:	1c5a      	adds	r2, r3, #1
 80030f0:	6022      	str	r2, [r4, #0]
 80030f2:	7018      	strb	r0, [r3, #0]
 80030f4:	e7e5      	b.n	80030c2 <_puts_r+0x76>
 80030f6:	bf00      	nop
 80030f8:	080f59a4 	.word	0x080f59a4
 80030fc:	080f59c4 	.word	0x080f59c4
 8003100:	080f5984 	.word	0x080f5984

08003104 <puts>:
 8003104:	4b02      	ldr	r3, [pc, #8]	; (8003110 <puts+0xc>)
 8003106:	4601      	mov	r1, r0
 8003108:	6818      	ldr	r0, [r3, #0]
 800310a:	f7ff bf9f 	b.w	800304c <_puts_r>
 800310e:	bf00      	nop
 8003110:	2000000c 	.word	0x2000000c

08003114 <_sbrk_r>:
 8003114:	b538      	push	{r3, r4, r5, lr}
 8003116:	4c06      	ldr	r4, [pc, #24]	; (8003130 <_sbrk_r+0x1c>)
 8003118:	2300      	movs	r3, #0
 800311a:	4605      	mov	r5, r0
 800311c:	4608      	mov	r0, r1
 800311e:	6023      	str	r3, [r4, #0]
 8003120:	f7fd fe82 	bl	8000e28 <_sbrk>
 8003124:	1c43      	adds	r3, r0, #1
 8003126:	d102      	bne.n	800312e <_sbrk_r+0x1a>
 8003128:	6823      	ldr	r3, [r4, #0]
 800312a:	b103      	cbz	r3, 800312e <_sbrk_r+0x1a>
 800312c:	602b      	str	r3, [r5, #0]
 800312e:	bd38      	pop	{r3, r4, r5, pc}
 8003130:	20000130 	.word	0x20000130

08003134 <__swbuf_r>:
 8003134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003136:	460e      	mov	r6, r1
 8003138:	4614      	mov	r4, r2
 800313a:	4605      	mov	r5, r0
 800313c:	b118      	cbz	r0, 8003146 <__swbuf_r+0x12>
 800313e:	6983      	ldr	r3, [r0, #24]
 8003140:	b90b      	cbnz	r3, 8003146 <__swbuf_r+0x12>
 8003142:	f000 f9a7 	bl	8003494 <__sinit>
 8003146:	4b21      	ldr	r3, [pc, #132]	; (80031cc <__swbuf_r+0x98>)
 8003148:	429c      	cmp	r4, r3
 800314a:	d12a      	bne.n	80031a2 <__swbuf_r+0x6e>
 800314c:	686c      	ldr	r4, [r5, #4]
 800314e:	69a3      	ldr	r3, [r4, #24]
 8003150:	60a3      	str	r3, [r4, #8]
 8003152:	89a3      	ldrh	r3, [r4, #12]
 8003154:	071a      	lsls	r2, r3, #28
 8003156:	d52e      	bpl.n	80031b6 <__swbuf_r+0x82>
 8003158:	6923      	ldr	r3, [r4, #16]
 800315a:	b363      	cbz	r3, 80031b6 <__swbuf_r+0x82>
 800315c:	6923      	ldr	r3, [r4, #16]
 800315e:	6820      	ldr	r0, [r4, #0]
 8003160:	1ac0      	subs	r0, r0, r3
 8003162:	6963      	ldr	r3, [r4, #20]
 8003164:	b2f6      	uxtb	r6, r6
 8003166:	4283      	cmp	r3, r0
 8003168:	4637      	mov	r7, r6
 800316a:	dc04      	bgt.n	8003176 <__swbuf_r+0x42>
 800316c:	4621      	mov	r1, r4
 800316e:	4628      	mov	r0, r5
 8003170:	f000 f926 	bl	80033c0 <_fflush_r>
 8003174:	bb28      	cbnz	r0, 80031c2 <__swbuf_r+0x8e>
 8003176:	68a3      	ldr	r3, [r4, #8]
 8003178:	3b01      	subs	r3, #1
 800317a:	60a3      	str	r3, [r4, #8]
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	1c5a      	adds	r2, r3, #1
 8003180:	6022      	str	r2, [r4, #0]
 8003182:	701e      	strb	r6, [r3, #0]
 8003184:	6963      	ldr	r3, [r4, #20]
 8003186:	3001      	adds	r0, #1
 8003188:	4283      	cmp	r3, r0
 800318a:	d004      	beq.n	8003196 <__swbuf_r+0x62>
 800318c:	89a3      	ldrh	r3, [r4, #12]
 800318e:	07db      	lsls	r3, r3, #31
 8003190:	d519      	bpl.n	80031c6 <__swbuf_r+0x92>
 8003192:	2e0a      	cmp	r6, #10
 8003194:	d117      	bne.n	80031c6 <__swbuf_r+0x92>
 8003196:	4621      	mov	r1, r4
 8003198:	4628      	mov	r0, r5
 800319a:	f000 f911 	bl	80033c0 <_fflush_r>
 800319e:	b190      	cbz	r0, 80031c6 <__swbuf_r+0x92>
 80031a0:	e00f      	b.n	80031c2 <__swbuf_r+0x8e>
 80031a2:	4b0b      	ldr	r3, [pc, #44]	; (80031d0 <__swbuf_r+0x9c>)
 80031a4:	429c      	cmp	r4, r3
 80031a6:	d101      	bne.n	80031ac <__swbuf_r+0x78>
 80031a8:	68ac      	ldr	r4, [r5, #8]
 80031aa:	e7d0      	b.n	800314e <__swbuf_r+0x1a>
 80031ac:	4b09      	ldr	r3, [pc, #36]	; (80031d4 <__swbuf_r+0xa0>)
 80031ae:	429c      	cmp	r4, r3
 80031b0:	bf08      	it	eq
 80031b2:	68ec      	ldreq	r4, [r5, #12]
 80031b4:	e7cb      	b.n	800314e <__swbuf_r+0x1a>
 80031b6:	4621      	mov	r1, r4
 80031b8:	4628      	mov	r0, r5
 80031ba:	f000 f80d 	bl	80031d8 <__swsetup_r>
 80031be:	2800      	cmp	r0, #0
 80031c0:	d0cc      	beq.n	800315c <__swbuf_r+0x28>
 80031c2:	f04f 37ff 	mov.w	r7, #4294967295
 80031c6:	4638      	mov	r0, r7
 80031c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031ca:	bf00      	nop
 80031cc:	080f59a4 	.word	0x080f59a4
 80031d0:	080f59c4 	.word	0x080f59c4
 80031d4:	080f5984 	.word	0x080f5984

080031d8 <__swsetup_r>:
 80031d8:	4b32      	ldr	r3, [pc, #200]	; (80032a4 <__swsetup_r+0xcc>)
 80031da:	b570      	push	{r4, r5, r6, lr}
 80031dc:	681d      	ldr	r5, [r3, #0]
 80031de:	4606      	mov	r6, r0
 80031e0:	460c      	mov	r4, r1
 80031e2:	b125      	cbz	r5, 80031ee <__swsetup_r+0x16>
 80031e4:	69ab      	ldr	r3, [r5, #24]
 80031e6:	b913      	cbnz	r3, 80031ee <__swsetup_r+0x16>
 80031e8:	4628      	mov	r0, r5
 80031ea:	f000 f953 	bl	8003494 <__sinit>
 80031ee:	4b2e      	ldr	r3, [pc, #184]	; (80032a8 <__swsetup_r+0xd0>)
 80031f0:	429c      	cmp	r4, r3
 80031f2:	d10f      	bne.n	8003214 <__swsetup_r+0x3c>
 80031f4:	686c      	ldr	r4, [r5, #4]
 80031f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80031fa:	b29a      	uxth	r2, r3
 80031fc:	0715      	lsls	r5, r2, #28
 80031fe:	d42c      	bmi.n	800325a <__swsetup_r+0x82>
 8003200:	06d0      	lsls	r0, r2, #27
 8003202:	d411      	bmi.n	8003228 <__swsetup_r+0x50>
 8003204:	2209      	movs	r2, #9
 8003206:	6032      	str	r2, [r6, #0]
 8003208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800320c:	81a3      	strh	r3, [r4, #12]
 800320e:	f04f 30ff 	mov.w	r0, #4294967295
 8003212:	e03e      	b.n	8003292 <__swsetup_r+0xba>
 8003214:	4b25      	ldr	r3, [pc, #148]	; (80032ac <__swsetup_r+0xd4>)
 8003216:	429c      	cmp	r4, r3
 8003218:	d101      	bne.n	800321e <__swsetup_r+0x46>
 800321a:	68ac      	ldr	r4, [r5, #8]
 800321c:	e7eb      	b.n	80031f6 <__swsetup_r+0x1e>
 800321e:	4b24      	ldr	r3, [pc, #144]	; (80032b0 <__swsetup_r+0xd8>)
 8003220:	429c      	cmp	r4, r3
 8003222:	bf08      	it	eq
 8003224:	68ec      	ldreq	r4, [r5, #12]
 8003226:	e7e6      	b.n	80031f6 <__swsetup_r+0x1e>
 8003228:	0751      	lsls	r1, r2, #29
 800322a:	d512      	bpl.n	8003252 <__swsetup_r+0x7a>
 800322c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800322e:	b141      	cbz	r1, 8003242 <__swsetup_r+0x6a>
 8003230:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003234:	4299      	cmp	r1, r3
 8003236:	d002      	beq.n	800323e <__swsetup_r+0x66>
 8003238:	4630      	mov	r0, r6
 800323a:	f7ff fe47 	bl	8002ecc <_free_r>
 800323e:	2300      	movs	r3, #0
 8003240:	6363      	str	r3, [r4, #52]	; 0x34
 8003242:	89a3      	ldrh	r3, [r4, #12]
 8003244:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003248:	81a3      	strh	r3, [r4, #12]
 800324a:	2300      	movs	r3, #0
 800324c:	6063      	str	r3, [r4, #4]
 800324e:	6923      	ldr	r3, [r4, #16]
 8003250:	6023      	str	r3, [r4, #0]
 8003252:	89a3      	ldrh	r3, [r4, #12]
 8003254:	f043 0308 	orr.w	r3, r3, #8
 8003258:	81a3      	strh	r3, [r4, #12]
 800325a:	6923      	ldr	r3, [r4, #16]
 800325c:	b94b      	cbnz	r3, 8003272 <__swsetup_r+0x9a>
 800325e:	89a3      	ldrh	r3, [r4, #12]
 8003260:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003264:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003268:	d003      	beq.n	8003272 <__swsetup_r+0x9a>
 800326a:	4621      	mov	r1, r4
 800326c:	4630      	mov	r0, r6
 800326e:	f000 f9bf 	bl	80035f0 <__smakebuf_r>
 8003272:	89a2      	ldrh	r2, [r4, #12]
 8003274:	f012 0301 	ands.w	r3, r2, #1
 8003278:	d00c      	beq.n	8003294 <__swsetup_r+0xbc>
 800327a:	2300      	movs	r3, #0
 800327c:	60a3      	str	r3, [r4, #8]
 800327e:	6963      	ldr	r3, [r4, #20]
 8003280:	425b      	negs	r3, r3
 8003282:	61a3      	str	r3, [r4, #24]
 8003284:	6923      	ldr	r3, [r4, #16]
 8003286:	b953      	cbnz	r3, 800329e <__swsetup_r+0xc6>
 8003288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800328c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003290:	d1ba      	bne.n	8003208 <__swsetup_r+0x30>
 8003292:	bd70      	pop	{r4, r5, r6, pc}
 8003294:	0792      	lsls	r2, r2, #30
 8003296:	bf58      	it	pl
 8003298:	6963      	ldrpl	r3, [r4, #20]
 800329a:	60a3      	str	r3, [r4, #8]
 800329c:	e7f2      	b.n	8003284 <__swsetup_r+0xac>
 800329e:	2000      	movs	r0, #0
 80032a0:	e7f7      	b.n	8003292 <__swsetup_r+0xba>
 80032a2:	bf00      	nop
 80032a4:	2000000c 	.word	0x2000000c
 80032a8:	080f59a4 	.word	0x080f59a4
 80032ac:	080f59c4 	.word	0x080f59c4
 80032b0:	080f5984 	.word	0x080f5984

080032b4 <__sflush_r>:
 80032b4:	898a      	ldrh	r2, [r1, #12]
 80032b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032ba:	4605      	mov	r5, r0
 80032bc:	0710      	lsls	r0, r2, #28
 80032be:	460c      	mov	r4, r1
 80032c0:	d458      	bmi.n	8003374 <__sflush_r+0xc0>
 80032c2:	684b      	ldr	r3, [r1, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	dc05      	bgt.n	80032d4 <__sflush_r+0x20>
 80032c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	dc02      	bgt.n	80032d4 <__sflush_r+0x20>
 80032ce:	2000      	movs	r0, #0
 80032d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80032d6:	2e00      	cmp	r6, #0
 80032d8:	d0f9      	beq.n	80032ce <__sflush_r+0x1a>
 80032da:	2300      	movs	r3, #0
 80032dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80032e0:	682f      	ldr	r7, [r5, #0]
 80032e2:	6a21      	ldr	r1, [r4, #32]
 80032e4:	602b      	str	r3, [r5, #0]
 80032e6:	d032      	beq.n	800334e <__sflush_r+0x9a>
 80032e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80032ea:	89a3      	ldrh	r3, [r4, #12]
 80032ec:	075a      	lsls	r2, r3, #29
 80032ee:	d505      	bpl.n	80032fc <__sflush_r+0x48>
 80032f0:	6863      	ldr	r3, [r4, #4]
 80032f2:	1ac0      	subs	r0, r0, r3
 80032f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80032f6:	b10b      	cbz	r3, 80032fc <__sflush_r+0x48>
 80032f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80032fa:	1ac0      	subs	r0, r0, r3
 80032fc:	2300      	movs	r3, #0
 80032fe:	4602      	mov	r2, r0
 8003300:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003302:	6a21      	ldr	r1, [r4, #32]
 8003304:	4628      	mov	r0, r5
 8003306:	47b0      	blx	r6
 8003308:	1c43      	adds	r3, r0, #1
 800330a:	89a3      	ldrh	r3, [r4, #12]
 800330c:	d106      	bne.n	800331c <__sflush_r+0x68>
 800330e:	6829      	ldr	r1, [r5, #0]
 8003310:	291d      	cmp	r1, #29
 8003312:	d848      	bhi.n	80033a6 <__sflush_r+0xf2>
 8003314:	4a29      	ldr	r2, [pc, #164]	; (80033bc <__sflush_r+0x108>)
 8003316:	40ca      	lsrs	r2, r1
 8003318:	07d6      	lsls	r6, r2, #31
 800331a:	d544      	bpl.n	80033a6 <__sflush_r+0xf2>
 800331c:	2200      	movs	r2, #0
 800331e:	6062      	str	r2, [r4, #4]
 8003320:	04d9      	lsls	r1, r3, #19
 8003322:	6922      	ldr	r2, [r4, #16]
 8003324:	6022      	str	r2, [r4, #0]
 8003326:	d504      	bpl.n	8003332 <__sflush_r+0x7e>
 8003328:	1c42      	adds	r2, r0, #1
 800332a:	d101      	bne.n	8003330 <__sflush_r+0x7c>
 800332c:	682b      	ldr	r3, [r5, #0]
 800332e:	b903      	cbnz	r3, 8003332 <__sflush_r+0x7e>
 8003330:	6560      	str	r0, [r4, #84]	; 0x54
 8003332:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003334:	602f      	str	r7, [r5, #0]
 8003336:	2900      	cmp	r1, #0
 8003338:	d0c9      	beq.n	80032ce <__sflush_r+0x1a>
 800333a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800333e:	4299      	cmp	r1, r3
 8003340:	d002      	beq.n	8003348 <__sflush_r+0x94>
 8003342:	4628      	mov	r0, r5
 8003344:	f7ff fdc2 	bl	8002ecc <_free_r>
 8003348:	2000      	movs	r0, #0
 800334a:	6360      	str	r0, [r4, #52]	; 0x34
 800334c:	e7c0      	b.n	80032d0 <__sflush_r+0x1c>
 800334e:	2301      	movs	r3, #1
 8003350:	4628      	mov	r0, r5
 8003352:	47b0      	blx	r6
 8003354:	1c41      	adds	r1, r0, #1
 8003356:	d1c8      	bne.n	80032ea <__sflush_r+0x36>
 8003358:	682b      	ldr	r3, [r5, #0]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d0c5      	beq.n	80032ea <__sflush_r+0x36>
 800335e:	2b1d      	cmp	r3, #29
 8003360:	d001      	beq.n	8003366 <__sflush_r+0xb2>
 8003362:	2b16      	cmp	r3, #22
 8003364:	d101      	bne.n	800336a <__sflush_r+0xb6>
 8003366:	602f      	str	r7, [r5, #0]
 8003368:	e7b1      	b.n	80032ce <__sflush_r+0x1a>
 800336a:	89a3      	ldrh	r3, [r4, #12]
 800336c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003370:	81a3      	strh	r3, [r4, #12]
 8003372:	e7ad      	b.n	80032d0 <__sflush_r+0x1c>
 8003374:	690f      	ldr	r7, [r1, #16]
 8003376:	2f00      	cmp	r7, #0
 8003378:	d0a9      	beq.n	80032ce <__sflush_r+0x1a>
 800337a:	0793      	lsls	r3, r2, #30
 800337c:	680e      	ldr	r6, [r1, #0]
 800337e:	bf08      	it	eq
 8003380:	694b      	ldreq	r3, [r1, #20]
 8003382:	600f      	str	r7, [r1, #0]
 8003384:	bf18      	it	ne
 8003386:	2300      	movne	r3, #0
 8003388:	eba6 0807 	sub.w	r8, r6, r7
 800338c:	608b      	str	r3, [r1, #8]
 800338e:	f1b8 0f00 	cmp.w	r8, #0
 8003392:	dd9c      	ble.n	80032ce <__sflush_r+0x1a>
 8003394:	4643      	mov	r3, r8
 8003396:	463a      	mov	r2, r7
 8003398:	6a21      	ldr	r1, [r4, #32]
 800339a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800339c:	4628      	mov	r0, r5
 800339e:	47b0      	blx	r6
 80033a0:	2800      	cmp	r0, #0
 80033a2:	dc06      	bgt.n	80033b2 <__sflush_r+0xfe>
 80033a4:	89a3      	ldrh	r3, [r4, #12]
 80033a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033aa:	81a3      	strh	r3, [r4, #12]
 80033ac:	f04f 30ff 	mov.w	r0, #4294967295
 80033b0:	e78e      	b.n	80032d0 <__sflush_r+0x1c>
 80033b2:	4407      	add	r7, r0
 80033b4:	eba8 0800 	sub.w	r8, r8, r0
 80033b8:	e7e9      	b.n	800338e <__sflush_r+0xda>
 80033ba:	bf00      	nop
 80033bc:	20400001 	.word	0x20400001

080033c0 <_fflush_r>:
 80033c0:	b538      	push	{r3, r4, r5, lr}
 80033c2:	690b      	ldr	r3, [r1, #16]
 80033c4:	4605      	mov	r5, r0
 80033c6:	460c      	mov	r4, r1
 80033c8:	b1db      	cbz	r3, 8003402 <_fflush_r+0x42>
 80033ca:	b118      	cbz	r0, 80033d4 <_fflush_r+0x14>
 80033cc:	6983      	ldr	r3, [r0, #24]
 80033ce:	b90b      	cbnz	r3, 80033d4 <_fflush_r+0x14>
 80033d0:	f000 f860 	bl	8003494 <__sinit>
 80033d4:	4b0c      	ldr	r3, [pc, #48]	; (8003408 <_fflush_r+0x48>)
 80033d6:	429c      	cmp	r4, r3
 80033d8:	d109      	bne.n	80033ee <_fflush_r+0x2e>
 80033da:	686c      	ldr	r4, [r5, #4]
 80033dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033e0:	b17b      	cbz	r3, 8003402 <_fflush_r+0x42>
 80033e2:	4621      	mov	r1, r4
 80033e4:	4628      	mov	r0, r5
 80033e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033ea:	f7ff bf63 	b.w	80032b4 <__sflush_r>
 80033ee:	4b07      	ldr	r3, [pc, #28]	; (800340c <_fflush_r+0x4c>)
 80033f0:	429c      	cmp	r4, r3
 80033f2:	d101      	bne.n	80033f8 <_fflush_r+0x38>
 80033f4:	68ac      	ldr	r4, [r5, #8]
 80033f6:	e7f1      	b.n	80033dc <_fflush_r+0x1c>
 80033f8:	4b05      	ldr	r3, [pc, #20]	; (8003410 <_fflush_r+0x50>)
 80033fa:	429c      	cmp	r4, r3
 80033fc:	bf08      	it	eq
 80033fe:	68ec      	ldreq	r4, [r5, #12]
 8003400:	e7ec      	b.n	80033dc <_fflush_r+0x1c>
 8003402:	2000      	movs	r0, #0
 8003404:	bd38      	pop	{r3, r4, r5, pc}
 8003406:	bf00      	nop
 8003408:	080f59a4 	.word	0x080f59a4
 800340c:	080f59c4 	.word	0x080f59c4
 8003410:	080f5984 	.word	0x080f5984

08003414 <std>:
 8003414:	2300      	movs	r3, #0
 8003416:	b510      	push	{r4, lr}
 8003418:	4604      	mov	r4, r0
 800341a:	e9c0 3300 	strd	r3, r3, [r0]
 800341e:	6083      	str	r3, [r0, #8]
 8003420:	8181      	strh	r1, [r0, #12]
 8003422:	6643      	str	r3, [r0, #100]	; 0x64
 8003424:	81c2      	strh	r2, [r0, #14]
 8003426:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800342a:	6183      	str	r3, [r0, #24]
 800342c:	4619      	mov	r1, r3
 800342e:	2208      	movs	r2, #8
 8003430:	305c      	adds	r0, #92	; 0x5c
 8003432:	f7ff fd43 	bl	8002ebc <memset>
 8003436:	4b05      	ldr	r3, [pc, #20]	; (800344c <std+0x38>)
 8003438:	6263      	str	r3, [r4, #36]	; 0x24
 800343a:	4b05      	ldr	r3, [pc, #20]	; (8003450 <std+0x3c>)
 800343c:	62a3      	str	r3, [r4, #40]	; 0x28
 800343e:	4b05      	ldr	r3, [pc, #20]	; (8003454 <std+0x40>)
 8003440:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003442:	4b05      	ldr	r3, [pc, #20]	; (8003458 <std+0x44>)
 8003444:	6224      	str	r4, [r4, #32]
 8003446:	6323      	str	r3, [r4, #48]	; 0x30
 8003448:	bd10      	pop	{r4, pc}
 800344a:	bf00      	nop
 800344c:	08003c05 	.word	0x08003c05
 8003450:	08003c27 	.word	0x08003c27
 8003454:	08003c5f 	.word	0x08003c5f
 8003458:	08003c83 	.word	0x08003c83

0800345c <_cleanup_r>:
 800345c:	4901      	ldr	r1, [pc, #4]	; (8003464 <_cleanup_r+0x8>)
 800345e:	f000 b885 	b.w	800356c <_fwalk_reent>
 8003462:	bf00      	nop
 8003464:	080033c1 	.word	0x080033c1

08003468 <__sfmoreglue>:
 8003468:	b570      	push	{r4, r5, r6, lr}
 800346a:	1e4a      	subs	r2, r1, #1
 800346c:	2568      	movs	r5, #104	; 0x68
 800346e:	4355      	muls	r5, r2
 8003470:	460e      	mov	r6, r1
 8003472:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003476:	f7ff fd77 	bl	8002f68 <_malloc_r>
 800347a:	4604      	mov	r4, r0
 800347c:	b140      	cbz	r0, 8003490 <__sfmoreglue+0x28>
 800347e:	2100      	movs	r1, #0
 8003480:	e9c0 1600 	strd	r1, r6, [r0]
 8003484:	300c      	adds	r0, #12
 8003486:	60a0      	str	r0, [r4, #8]
 8003488:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800348c:	f7ff fd16 	bl	8002ebc <memset>
 8003490:	4620      	mov	r0, r4
 8003492:	bd70      	pop	{r4, r5, r6, pc}

08003494 <__sinit>:
 8003494:	6983      	ldr	r3, [r0, #24]
 8003496:	b510      	push	{r4, lr}
 8003498:	4604      	mov	r4, r0
 800349a:	bb33      	cbnz	r3, 80034ea <__sinit+0x56>
 800349c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80034a0:	6503      	str	r3, [r0, #80]	; 0x50
 80034a2:	4b12      	ldr	r3, [pc, #72]	; (80034ec <__sinit+0x58>)
 80034a4:	4a12      	ldr	r2, [pc, #72]	; (80034f0 <__sinit+0x5c>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6282      	str	r2, [r0, #40]	; 0x28
 80034aa:	4298      	cmp	r0, r3
 80034ac:	bf04      	itt	eq
 80034ae:	2301      	moveq	r3, #1
 80034b0:	6183      	streq	r3, [r0, #24]
 80034b2:	f000 f81f 	bl	80034f4 <__sfp>
 80034b6:	6060      	str	r0, [r4, #4]
 80034b8:	4620      	mov	r0, r4
 80034ba:	f000 f81b 	bl	80034f4 <__sfp>
 80034be:	60a0      	str	r0, [r4, #8]
 80034c0:	4620      	mov	r0, r4
 80034c2:	f000 f817 	bl	80034f4 <__sfp>
 80034c6:	2200      	movs	r2, #0
 80034c8:	60e0      	str	r0, [r4, #12]
 80034ca:	2104      	movs	r1, #4
 80034cc:	6860      	ldr	r0, [r4, #4]
 80034ce:	f7ff ffa1 	bl	8003414 <std>
 80034d2:	2201      	movs	r2, #1
 80034d4:	2109      	movs	r1, #9
 80034d6:	68a0      	ldr	r0, [r4, #8]
 80034d8:	f7ff ff9c 	bl	8003414 <std>
 80034dc:	2202      	movs	r2, #2
 80034de:	2112      	movs	r1, #18
 80034e0:	68e0      	ldr	r0, [r4, #12]
 80034e2:	f7ff ff97 	bl	8003414 <std>
 80034e6:	2301      	movs	r3, #1
 80034e8:	61a3      	str	r3, [r4, #24]
 80034ea:	bd10      	pop	{r4, pc}
 80034ec:	080f5980 	.word	0x080f5980
 80034f0:	0800345d 	.word	0x0800345d

080034f4 <__sfp>:
 80034f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034f6:	4b1b      	ldr	r3, [pc, #108]	; (8003564 <__sfp+0x70>)
 80034f8:	681e      	ldr	r6, [r3, #0]
 80034fa:	69b3      	ldr	r3, [r6, #24]
 80034fc:	4607      	mov	r7, r0
 80034fe:	b913      	cbnz	r3, 8003506 <__sfp+0x12>
 8003500:	4630      	mov	r0, r6
 8003502:	f7ff ffc7 	bl	8003494 <__sinit>
 8003506:	3648      	adds	r6, #72	; 0x48
 8003508:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800350c:	3b01      	subs	r3, #1
 800350e:	d503      	bpl.n	8003518 <__sfp+0x24>
 8003510:	6833      	ldr	r3, [r6, #0]
 8003512:	b133      	cbz	r3, 8003522 <__sfp+0x2e>
 8003514:	6836      	ldr	r6, [r6, #0]
 8003516:	e7f7      	b.n	8003508 <__sfp+0x14>
 8003518:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800351c:	b16d      	cbz	r5, 800353a <__sfp+0x46>
 800351e:	3468      	adds	r4, #104	; 0x68
 8003520:	e7f4      	b.n	800350c <__sfp+0x18>
 8003522:	2104      	movs	r1, #4
 8003524:	4638      	mov	r0, r7
 8003526:	f7ff ff9f 	bl	8003468 <__sfmoreglue>
 800352a:	6030      	str	r0, [r6, #0]
 800352c:	2800      	cmp	r0, #0
 800352e:	d1f1      	bne.n	8003514 <__sfp+0x20>
 8003530:	230c      	movs	r3, #12
 8003532:	603b      	str	r3, [r7, #0]
 8003534:	4604      	mov	r4, r0
 8003536:	4620      	mov	r0, r4
 8003538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800353a:	4b0b      	ldr	r3, [pc, #44]	; (8003568 <__sfp+0x74>)
 800353c:	6665      	str	r5, [r4, #100]	; 0x64
 800353e:	e9c4 5500 	strd	r5, r5, [r4]
 8003542:	60a5      	str	r5, [r4, #8]
 8003544:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8003548:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800354c:	2208      	movs	r2, #8
 800354e:	4629      	mov	r1, r5
 8003550:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003554:	f7ff fcb2 	bl	8002ebc <memset>
 8003558:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800355c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003560:	e7e9      	b.n	8003536 <__sfp+0x42>
 8003562:	bf00      	nop
 8003564:	080f5980 	.word	0x080f5980
 8003568:	ffff0001 	.word	0xffff0001

0800356c <_fwalk_reent>:
 800356c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003570:	4680      	mov	r8, r0
 8003572:	4689      	mov	r9, r1
 8003574:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003578:	2600      	movs	r6, #0
 800357a:	b914      	cbnz	r4, 8003582 <_fwalk_reent+0x16>
 800357c:	4630      	mov	r0, r6
 800357e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003582:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8003586:	3f01      	subs	r7, #1
 8003588:	d501      	bpl.n	800358e <_fwalk_reent+0x22>
 800358a:	6824      	ldr	r4, [r4, #0]
 800358c:	e7f5      	b.n	800357a <_fwalk_reent+0xe>
 800358e:	89ab      	ldrh	r3, [r5, #12]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d907      	bls.n	80035a4 <_fwalk_reent+0x38>
 8003594:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003598:	3301      	adds	r3, #1
 800359a:	d003      	beq.n	80035a4 <_fwalk_reent+0x38>
 800359c:	4629      	mov	r1, r5
 800359e:	4640      	mov	r0, r8
 80035a0:	47c8      	blx	r9
 80035a2:	4306      	orrs	r6, r0
 80035a4:	3568      	adds	r5, #104	; 0x68
 80035a6:	e7ee      	b.n	8003586 <_fwalk_reent+0x1a>

080035a8 <__swhatbuf_r>:
 80035a8:	b570      	push	{r4, r5, r6, lr}
 80035aa:	460e      	mov	r6, r1
 80035ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035b0:	2900      	cmp	r1, #0
 80035b2:	b096      	sub	sp, #88	; 0x58
 80035b4:	4614      	mov	r4, r2
 80035b6:	461d      	mov	r5, r3
 80035b8:	da07      	bge.n	80035ca <__swhatbuf_r+0x22>
 80035ba:	2300      	movs	r3, #0
 80035bc:	602b      	str	r3, [r5, #0]
 80035be:	89b3      	ldrh	r3, [r6, #12]
 80035c0:	061a      	lsls	r2, r3, #24
 80035c2:	d410      	bmi.n	80035e6 <__swhatbuf_r+0x3e>
 80035c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035c8:	e00e      	b.n	80035e8 <__swhatbuf_r+0x40>
 80035ca:	466a      	mov	r2, sp
 80035cc:	f000 fb80 	bl	8003cd0 <_fstat_r>
 80035d0:	2800      	cmp	r0, #0
 80035d2:	dbf2      	blt.n	80035ba <__swhatbuf_r+0x12>
 80035d4:	9a01      	ldr	r2, [sp, #4]
 80035d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80035da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80035de:	425a      	negs	r2, r3
 80035e0:	415a      	adcs	r2, r3
 80035e2:	602a      	str	r2, [r5, #0]
 80035e4:	e7ee      	b.n	80035c4 <__swhatbuf_r+0x1c>
 80035e6:	2340      	movs	r3, #64	; 0x40
 80035e8:	2000      	movs	r0, #0
 80035ea:	6023      	str	r3, [r4, #0]
 80035ec:	b016      	add	sp, #88	; 0x58
 80035ee:	bd70      	pop	{r4, r5, r6, pc}

080035f0 <__smakebuf_r>:
 80035f0:	898b      	ldrh	r3, [r1, #12]
 80035f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80035f4:	079d      	lsls	r5, r3, #30
 80035f6:	4606      	mov	r6, r0
 80035f8:	460c      	mov	r4, r1
 80035fa:	d507      	bpl.n	800360c <__smakebuf_r+0x1c>
 80035fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003600:	6023      	str	r3, [r4, #0]
 8003602:	6123      	str	r3, [r4, #16]
 8003604:	2301      	movs	r3, #1
 8003606:	6163      	str	r3, [r4, #20]
 8003608:	b002      	add	sp, #8
 800360a:	bd70      	pop	{r4, r5, r6, pc}
 800360c:	ab01      	add	r3, sp, #4
 800360e:	466a      	mov	r2, sp
 8003610:	f7ff ffca 	bl	80035a8 <__swhatbuf_r>
 8003614:	9900      	ldr	r1, [sp, #0]
 8003616:	4605      	mov	r5, r0
 8003618:	4630      	mov	r0, r6
 800361a:	f7ff fca5 	bl	8002f68 <_malloc_r>
 800361e:	b948      	cbnz	r0, 8003634 <__smakebuf_r+0x44>
 8003620:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003624:	059a      	lsls	r2, r3, #22
 8003626:	d4ef      	bmi.n	8003608 <__smakebuf_r+0x18>
 8003628:	f023 0303 	bic.w	r3, r3, #3
 800362c:	f043 0302 	orr.w	r3, r3, #2
 8003630:	81a3      	strh	r3, [r4, #12]
 8003632:	e7e3      	b.n	80035fc <__smakebuf_r+0xc>
 8003634:	4b0d      	ldr	r3, [pc, #52]	; (800366c <__smakebuf_r+0x7c>)
 8003636:	62b3      	str	r3, [r6, #40]	; 0x28
 8003638:	89a3      	ldrh	r3, [r4, #12]
 800363a:	6020      	str	r0, [r4, #0]
 800363c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003640:	81a3      	strh	r3, [r4, #12]
 8003642:	9b00      	ldr	r3, [sp, #0]
 8003644:	6163      	str	r3, [r4, #20]
 8003646:	9b01      	ldr	r3, [sp, #4]
 8003648:	6120      	str	r0, [r4, #16]
 800364a:	b15b      	cbz	r3, 8003664 <__smakebuf_r+0x74>
 800364c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003650:	4630      	mov	r0, r6
 8003652:	f000 fb4f 	bl	8003cf4 <_isatty_r>
 8003656:	b128      	cbz	r0, 8003664 <__smakebuf_r+0x74>
 8003658:	89a3      	ldrh	r3, [r4, #12]
 800365a:	f023 0303 	bic.w	r3, r3, #3
 800365e:	f043 0301 	orr.w	r3, r3, #1
 8003662:	81a3      	strh	r3, [r4, #12]
 8003664:	89a3      	ldrh	r3, [r4, #12]
 8003666:	431d      	orrs	r5, r3
 8003668:	81a5      	strh	r5, [r4, #12]
 800366a:	e7cd      	b.n	8003608 <__smakebuf_r+0x18>
 800366c:	0800345d 	.word	0x0800345d

08003670 <__malloc_lock>:
 8003670:	4770      	bx	lr

08003672 <__malloc_unlock>:
 8003672:	4770      	bx	lr

08003674 <__sfputc_r>:
 8003674:	6893      	ldr	r3, [r2, #8]
 8003676:	3b01      	subs	r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	b410      	push	{r4}
 800367c:	6093      	str	r3, [r2, #8]
 800367e:	da08      	bge.n	8003692 <__sfputc_r+0x1e>
 8003680:	6994      	ldr	r4, [r2, #24]
 8003682:	42a3      	cmp	r3, r4
 8003684:	db01      	blt.n	800368a <__sfputc_r+0x16>
 8003686:	290a      	cmp	r1, #10
 8003688:	d103      	bne.n	8003692 <__sfputc_r+0x1e>
 800368a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800368e:	f7ff bd51 	b.w	8003134 <__swbuf_r>
 8003692:	6813      	ldr	r3, [r2, #0]
 8003694:	1c58      	adds	r0, r3, #1
 8003696:	6010      	str	r0, [r2, #0]
 8003698:	7019      	strb	r1, [r3, #0]
 800369a:	4608      	mov	r0, r1
 800369c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036a0:	4770      	bx	lr

080036a2 <__sfputs_r>:
 80036a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036a4:	4606      	mov	r6, r0
 80036a6:	460f      	mov	r7, r1
 80036a8:	4614      	mov	r4, r2
 80036aa:	18d5      	adds	r5, r2, r3
 80036ac:	42ac      	cmp	r4, r5
 80036ae:	d101      	bne.n	80036b4 <__sfputs_r+0x12>
 80036b0:	2000      	movs	r0, #0
 80036b2:	e007      	b.n	80036c4 <__sfputs_r+0x22>
 80036b4:	463a      	mov	r2, r7
 80036b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036ba:	4630      	mov	r0, r6
 80036bc:	f7ff ffda 	bl	8003674 <__sfputc_r>
 80036c0:	1c43      	adds	r3, r0, #1
 80036c2:	d1f3      	bne.n	80036ac <__sfputs_r+0xa>
 80036c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080036c8 <_vfiprintf_r>:
 80036c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036cc:	460c      	mov	r4, r1
 80036ce:	b09d      	sub	sp, #116	; 0x74
 80036d0:	4617      	mov	r7, r2
 80036d2:	461d      	mov	r5, r3
 80036d4:	4606      	mov	r6, r0
 80036d6:	b118      	cbz	r0, 80036e0 <_vfiprintf_r+0x18>
 80036d8:	6983      	ldr	r3, [r0, #24]
 80036da:	b90b      	cbnz	r3, 80036e0 <_vfiprintf_r+0x18>
 80036dc:	f7ff feda 	bl	8003494 <__sinit>
 80036e0:	4b7c      	ldr	r3, [pc, #496]	; (80038d4 <_vfiprintf_r+0x20c>)
 80036e2:	429c      	cmp	r4, r3
 80036e4:	d158      	bne.n	8003798 <_vfiprintf_r+0xd0>
 80036e6:	6874      	ldr	r4, [r6, #4]
 80036e8:	89a3      	ldrh	r3, [r4, #12]
 80036ea:	0718      	lsls	r0, r3, #28
 80036ec:	d55e      	bpl.n	80037ac <_vfiprintf_r+0xe4>
 80036ee:	6923      	ldr	r3, [r4, #16]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d05b      	beq.n	80037ac <_vfiprintf_r+0xe4>
 80036f4:	2300      	movs	r3, #0
 80036f6:	9309      	str	r3, [sp, #36]	; 0x24
 80036f8:	2320      	movs	r3, #32
 80036fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80036fe:	2330      	movs	r3, #48	; 0x30
 8003700:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003704:	9503      	str	r5, [sp, #12]
 8003706:	f04f 0b01 	mov.w	fp, #1
 800370a:	46b8      	mov	r8, r7
 800370c:	4645      	mov	r5, r8
 800370e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003712:	b10b      	cbz	r3, 8003718 <_vfiprintf_r+0x50>
 8003714:	2b25      	cmp	r3, #37	; 0x25
 8003716:	d154      	bne.n	80037c2 <_vfiprintf_r+0xfa>
 8003718:	ebb8 0a07 	subs.w	sl, r8, r7
 800371c:	d00b      	beq.n	8003736 <_vfiprintf_r+0x6e>
 800371e:	4653      	mov	r3, sl
 8003720:	463a      	mov	r2, r7
 8003722:	4621      	mov	r1, r4
 8003724:	4630      	mov	r0, r6
 8003726:	f7ff ffbc 	bl	80036a2 <__sfputs_r>
 800372a:	3001      	adds	r0, #1
 800372c:	f000 80c2 	beq.w	80038b4 <_vfiprintf_r+0x1ec>
 8003730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003732:	4453      	add	r3, sl
 8003734:	9309      	str	r3, [sp, #36]	; 0x24
 8003736:	f898 3000 	ldrb.w	r3, [r8]
 800373a:	2b00      	cmp	r3, #0
 800373c:	f000 80ba 	beq.w	80038b4 <_vfiprintf_r+0x1ec>
 8003740:	2300      	movs	r3, #0
 8003742:	f04f 32ff 	mov.w	r2, #4294967295
 8003746:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800374a:	9304      	str	r3, [sp, #16]
 800374c:	9307      	str	r3, [sp, #28]
 800374e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003752:	931a      	str	r3, [sp, #104]	; 0x68
 8003754:	46a8      	mov	r8, r5
 8003756:	2205      	movs	r2, #5
 8003758:	f818 1b01 	ldrb.w	r1, [r8], #1
 800375c:	485e      	ldr	r0, [pc, #376]	; (80038d8 <_vfiprintf_r+0x210>)
 800375e:	f7fc fd4f 	bl	8000200 <memchr>
 8003762:	9b04      	ldr	r3, [sp, #16]
 8003764:	bb78      	cbnz	r0, 80037c6 <_vfiprintf_r+0xfe>
 8003766:	06d9      	lsls	r1, r3, #27
 8003768:	bf44      	itt	mi
 800376a:	2220      	movmi	r2, #32
 800376c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003770:	071a      	lsls	r2, r3, #28
 8003772:	bf44      	itt	mi
 8003774:	222b      	movmi	r2, #43	; 0x2b
 8003776:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800377a:	782a      	ldrb	r2, [r5, #0]
 800377c:	2a2a      	cmp	r2, #42	; 0x2a
 800377e:	d02a      	beq.n	80037d6 <_vfiprintf_r+0x10e>
 8003780:	9a07      	ldr	r2, [sp, #28]
 8003782:	46a8      	mov	r8, r5
 8003784:	2000      	movs	r0, #0
 8003786:	250a      	movs	r5, #10
 8003788:	4641      	mov	r1, r8
 800378a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800378e:	3b30      	subs	r3, #48	; 0x30
 8003790:	2b09      	cmp	r3, #9
 8003792:	d969      	bls.n	8003868 <_vfiprintf_r+0x1a0>
 8003794:	b360      	cbz	r0, 80037f0 <_vfiprintf_r+0x128>
 8003796:	e024      	b.n	80037e2 <_vfiprintf_r+0x11a>
 8003798:	4b50      	ldr	r3, [pc, #320]	; (80038dc <_vfiprintf_r+0x214>)
 800379a:	429c      	cmp	r4, r3
 800379c:	d101      	bne.n	80037a2 <_vfiprintf_r+0xda>
 800379e:	68b4      	ldr	r4, [r6, #8]
 80037a0:	e7a2      	b.n	80036e8 <_vfiprintf_r+0x20>
 80037a2:	4b4f      	ldr	r3, [pc, #316]	; (80038e0 <_vfiprintf_r+0x218>)
 80037a4:	429c      	cmp	r4, r3
 80037a6:	bf08      	it	eq
 80037a8:	68f4      	ldreq	r4, [r6, #12]
 80037aa:	e79d      	b.n	80036e8 <_vfiprintf_r+0x20>
 80037ac:	4621      	mov	r1, r4
 80037ae:	4630      	mov	r0, r6
 80037b0:	f7ff fd12 	bl	80031d8 <__swsetup_r>
 80037b4:	2800      	cmp	r0, #0
 80037b6:	d09d      	beq.n	80036f4 <_vfiprintf_r+0x2c>
 80037b8:	f04f 30ff 	mov.w	r0, #4294967295
 80037bc:	b01d      	add	sp, #116	; 0x74
 80037be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037c2:	46a8      	mov	r8, r5
 80037c4:	e7a2      	b.n	800370c <_vfiprintf_r+0x44>
 80037c6:	4a44      	ldr	r2, [pc, #272]	; (80038d8 <_vfiprintf_r+0x210>)
 80037c8:	1a80      	subs	r0, r0, r2
 80037ca:	fa0b f000 	lsl.w	r0, fp, r0
 80037ce:	4318      	orrs	r0, r3
 80037d0:	9004      	str	r0, [sp, #16]
 80037d2:	4645      	mov	r5, r8
 80037d4:	e7be      	b.n	8003754 <_vfiprintf_r+0x8c>
 80037d6:	9a03      	ldr	r2, [sp, #12]
 80037d8:	1d11      	adds	r1, r2, #4
 80037da:	6812      	ldr	r2, [r2, #0]
 80037dc:	9103      	str	r1, [sp, #12]
 80037de:	2a00      	cmp	r2, #0
 80037e0:	db01      	blt.n	80037e6 <_vfiprintf_r+0x11e>
 80037e2:	9207      	str	r2, [sp, #28]
 80037e4:	e004      	b.n	80037f0 <_vfiprintf_r+0x128>
 80037e6:	4252      	negs	r2, r2
 80037e8:	f043 0302 	orr.w	r3, r3, #2
 80037ec:	9207      	str	r2, [sp, #28]
 80037ee:	9304      	str	r3, [sp, #16]
 80037f0:	f898 3000 	ldrb.w	r3, [r8]
 80037f4:	2b2e      	cmp	r3, #46	; 0x2e
 80037f6:	d10e      	bne.n	8003816 <_vfiprintf_r+0x14e>
 80037f8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80037fc:	2b2a      	cmp	r3, #42	; 0x2a
 80037fe:	d138      	bne.n	8003872 <_vfiprintf_r+0x1aa>
 8003800:	9b03      	ldr	r3, [sp, #12]
 8003802:	1d1a      	adds	r2, r3, #4
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	9203      	str	r2, [sp, #12]
 8003808:	2b00      	cmp	r3, #0
 800380a:	bfb8      	it	lt
 800380c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003810:	f108 0802 	add.w	r8, r8, #2
 8003814:	9305      	str	r3, [sp, #20]
 8003816:	4d33      	ldr	r5, [pc, #204]	; (80038e4 <_vfiprintf_r+0x21c>)
 8003818:	f898 1000 	ldrb.w	r1, [r8]
 800381c:	2203      	movs	r2, #3
 800381e:	4628      	mov	r0, r5
 8003820:	f7fc fcee 	bl	8000200 <memchr>
 8003824:	b140      	cbz	r0, 8003838 <_vfiprintf_r+0x170>
 8003826:	2340      	movs	r3, #64	; 0x40
 8003828:	1b40      	subs	r0, r0, r5
 800382a:	fa03 f000 	lsl.w	r0, r3, r0
 800382e:	9b04      	ldr	r3, [sp, #16]
 8003830:	4303      	orrs	r3, r0
 8003832:	f108 0801 	add.w	r8, r8, #1
 8003836:	9304      	str	r3, [sp, #16]
 8003838:	f898 1000 	ldrb.w	r1, [r8]
 800383c:	482a      	ldr	r0, [pc, #168]	; (80038e8 <_vfiprintf_r+0x220>)
 800383e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003842:	2206      	movs	r2, #6
 8003844:	f108 0701 	add.w	r7, r8, #1
 8003848:	f7fc fcda 	bl	8000200 <memchr>
 800384c:	2800      	cmp	r0, #0
 800384e:	d037      	beq.n	80038c0 <_vfiprintf_r+0x1f8>
 8003850:	4b26      	ldr	r3, [pc, #152]	; (80038ec <_vfiprintf_r+0x224>)
 8003852:	bb1b      	cbnz	r3, 800389c <_vfiprintf_r+0x1d4>
 8003854:	9b03      	ldr	r3, [sp, #12]
 8003856:	3307      	adds	r3, #7
 8003858:	f023 0307 	bic.w	r3, r3, #7
 800385c:	3308      	adds	r3, #8
 800385e:	9303      	str	r3, [sp, #12]
 8003860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003862:	444b      	add	r3, r9
 8003864:	9309      	str	r3, [sp, #36]	; 0x24
 8003866:	e750      	b.n	800370a <_vfiprintf_r+0x42>
 8003868:	fb05 3202 	mla	r2, r5, r2, r3
 800386c:	2001      	movs	r0, #1
 800386e:	4688      	mov	r8, r1
 8003870:	e78a      	b.n	8003788 <_vfiprintf_r+0xc0>
 8003872:	2300      	movs	r3, #0
 8003874:	f108 0801 	add.w	r8, r8, #1
 8003878:	9305      	str	r3, [sp, #20]
 800387a:	4619      	mov	r1, r3
 800387c:	250a      	movs	r5, #10
 800387e:	4640      	mov	r0, r8
 8003880:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003884:	3a30      	subs	r2, #48	; 0x30
 8003886:	2a09      	cmp	r2, #9
 8003888:	d903      	bls.n	8003892 <_vfiprintf_r+0x1ca>
 800388a:	2b00      	cmp	r3, #0
 800388c:	d0c3      	beq.n	8003816 <_vfiprintf_r+0x14e>
 800388e:	9105      	str	r1, [sp, #20]
 8003890:	e7c1      	b.n	8003816 <_vfiprintf_r+0x14e>
 8003892:	fb05 2101 	mla	r1, r5, r1, r2
 8003896:	2301      	movs	r3, #1
 8003898:	4680      	mov	r8, r0
 800389a:	e7f0      	b.n	800387e <_vfiprintf_r+0x1b6>
 800389c:	ab03      	add	r3, sp, #12
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	4622      	mov	r2, r4
 80038a2:	4b13      	ldr	r3, [pc, #76]	; (80038f0 <_vfiprintf_r+0x228>)
 80038a4:	a904      	add	r1, sp, #16
 80038a6:	4630      	mov	r0, r6
 80038a8:	f3af 8000 	nop.w
 80038ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80038b0:	4681      	mov	r9, r0
 80038b2:	d1d5      	bne.n	8003860 <_vfiprintf_r+0x198>
 80038b4:	89a3      	ldrh	r3, [r4, #12]
 80038b6:	065b      	lsls	r3, r3, #25
 80038b8:	f53f af7e 	bmi.w	80037b8 <_vfiprintf_r+0xf0>
 80038bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80038be:	e77d      	b.n	80037bc <_vfiprintf_r+0xf4>
 80038c0:	ab03      	add	r3, sp, #12
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	4622      	mov	r2, r4
 80038c6:	4b0a      	ldr	r3, [pc, #40]	; (80038f0 <_vfiprintf_r+0x228>)
 80038c8:	a904      	add	r1, sp, #16
 80038ca:	4630      	mov	r0, r6
 80038cc:	f000 f888 	bl	80039e0 <_printf_i>
 80038d0:	e7ec      	b.n	80038ac <_vfiprintf_r+0x1e4>
 80038d2:	bf00      	nop
 80038d4:	080f59a4 	.word	0x080f59a4
 80038d8:	080f59e4 	.word	0x080f59e4
 80038dc:	080f59c4 	.word	0x080f59c4
 80038e0:	080f5984 	.word	0x080f5984
 80038e4:	080f59ea 	.word	0x080f59ea
 80038e8:	080f59ee 	.word	0x080f59ee
 80038ec:	00000000 	.word	0x00000000
 80038f0:	080036a3 	.word	0x080036a3

080038f4 <_printf_common>:
 80038f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038f8:	4691      	mov	r9, r2
 80038fa:	461f      	mov	r7, r3
 80038fc:	688a      	ldr	r2, [r1, #8]
 80038fe:	690b      	ldr	r3, [r1, #16]
 8003900:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003904:	4293      	cmp	r3, r2
 8003906:	bfb8      	it	lt
 8003908:	4613      	movlt	r3, r2
 800390a:	f8c9 3000 	str.w	r3, [r9]
 800390e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003912:	4606      	mov	r6, r0
 8003914:	460c      	mov	r4, r1
 8003916:	b112      	cbz	r2, 800391e <_printf_common+0x2a>
 8003918:	3301      	adds	r3, #1
 800391a:	f8c9 3000 	str.w	r3, [r9]
 800391e:	6823      	ldr	r3, [r4, #0]
 8003920:	0699      	lsls	r1, r3, #26
 8003922:	bf42      	ittt	mi
 8003924:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003928:	3302      	addmi	r3, #2
 800392a:	f8c9 3000 	strmi.w	r3, [r9]
 800392e:	6825      	ldr	r5, [r4, #0]
 8003930:	f015 0506 	ands.w	r5, r5, #6
 8003934:	d107      	bne.n	8003946 <_printf_common+0x52>
 8003936:	f104 0a19 	add.w	sl, r4, #25
 800393a:	68e3      	ldr	r3, [r4, #12]
 800393c:	f8d9 2000 	ldr.w	r2, [r9]
 8003940:	1a9b      	subs	r3, r3, r2
 8003942:	42ab      	cmp	r3, r5
 8003944:	dc28      	bgt.n	8003998 <_printf_common+0xa4>
 8003946:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800394a:	6822      	ldr	r2, [r4, #0]
 800394c:	3300      	adds	r3, #0
 800394e:	bf18      	it	ne
 8003950:	2301      	movne	r3, #1
 8003952:	0692      	lsls	r2, r2, #26
 8003954:	d42d      	bmi.n	80039b2 <_printf_common+0xbe>
 8003956:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800395a:	4639      	mov	r1, r7
 800395c:	4630      	mov	r0, r6
 800395e:	47c0      	blx	r8
 8003960:	3001      	adds	r0, #1
 8003962:	d020      	beq.n	80039a6 <_printf_common+0xb2>
 8003964:	6823      	ldr	r3, [r4, #0]
 8003966:	68e5      	ldr	r5, [r4, #12]
 8003968:	f8d9 2000 	ldr.w	r2, [r9]
 800396c:	f003 0306 	and.w	r3, r3, #6
 8003970:	2b04      	cmp	r3, #4
 8003972:	bf08      	it	eq
 8003974:	1aad      	subeq	r5, r5, r2
 8003976:	68a3      	ldr	r3, [r4, #8]
 8003978:	6922      	ldr	r2, [r4, #16]
 800397a:	bf0c      	ite	eq
 800397c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003980:	2500      	movne	r5, #0
 8003982:	4293      	cmp	r3, r2
 8003984:	bfc4      	itt	gt
 8003986:	1a9b      	subgt	r3, r3, r2
 8003988:	18ed      	addgt	r5, r5, r3
 800398a:	f04f 0900 	mov.w	r9, #0
 800398e:	341a      	adds	r4, #26
 8003990:	454d      	cmp	r5, r9
 8003992:	d11a      	bne.n	80039ca <_printf_common+0xd6>
 8003994:	2000      	movs	r0, #0
 8003996:	e008      	b.n	80039aa <_printf_common+0xb6>
 8003998:	2301      	movs	r3, #1
 800399a:	4652      	mov	r2, sl
 800399c:	4639      	mov	r1, r7
 800399e:	4630      	mov	r0, r6
 80039a0:	47c0      	blx	r8
 80039a2:	3001      	adds	r0, #1
 80039a4:	d103      	bne.n	80039ae <_printf_common+0xba>
 80039a6:	f04f 30ff 	mov.w	r0, #4294967295
 80039aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039ae:	3501      	adds	r5, #1
 80039b0:	e7c3      	b.n	800393a <_printf_common+0x46>
 80039b2:	18e1      	adds	r1, r4, r3
 80039b4:	1c5a      	adds	r2, r3, #1
 80039b6:	2030      	movs	r0, #48	; 0x30
 80039b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80039bc:	4422      	add	r2, r4
 80039be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80039c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80039c6:	3302      	adds	r3, #2
 80039c8:	e7c5      	b.n	8003956 <_printf_common+0x62>
 80039ca:	2301      	movs	r3, #1
 80039cc:	4622      	mov	r2, r4
 80039ce:	4639      	mov	r1, r7
 80039d0:	4630      	mov	r0, r6
 80039d2:	47c0      	blx	r8
 80039d4:	3001      	adds	r0, #1
 80039d6:	d0e6      	beq.n	80039a6 <_printf_common+0xb2>
 80039d8:	f109 0901 	add.w	r9, r9, #1
 80039dc:	e7d8      	b.n	8003990 <_printf_common+0x9c>
	...

080039e0 <_printf_i>:
 80039e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80039e4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80039e8:	460c      	mov	r4, r1
 80039ea:	7e09      	ldrb	r1, [r1, #24]
 80039ec:	b085      	sub	sp, #20
 80039ee:	296e      	cmp	r1, #110	; 0x6e
 80039f0:	4617      	mov	r7, r2
 80039f2:	4606      	mov	r6, r0
 80039f4:	4698      	mov	r8, r3
 80039f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80039f8:	f000 80b3 	beq.w	8003b62 <_printf_i+0x182>
 80039fc:	d822      	bhi.n	8003a44 <_printf_i+0x64>
 80039fe:	2963      	cmp	r1, #99	; 0x63
 8003a00:	d036      	beq.n	8003a70 <_printf_i+0x90>
 8003a02:	d80a      	bhi.n	8003a1a <_printf_i+0x3a>
 8003a04:	2900      	cmp	r1, #0
 8003a06:	f000 80b9 	beq.w	8003b7c <_printf_i+0x19c>
 8003a0a:	2958      	cmp	r1, #88	; 0x58
 8003a0c:	f000 8083 	beq.w	8003b16 <_printf_i+0x136>
 8003a10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a14:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003a18:	e032      	b.n	8003a80 <_printf_i+0xa0>
 8003a1a:	2964      	cmp	r1, #100	; 0x64
 8003a1c:	d001      	beq.n	8003a22 <_printf_i+0x42>
 8003a1e:	2969      	cmp	r1, #105	; 0x69
 8003a20:	d1f6      	bne.n	8003a10 <_printf_i+0x30>
 8003a22:	6820      	ldr	r0, [r4, #0]
 8003a24:	6813      	ldr	r3, [r2, #0]
 8003a26:	0605      	lsls	r5, r0, #24
 8003a28:	f103 0104 	add.w	r1, r3, #4
 8003a2c:	d52a      	bpl.n	8003a84 <_printf_i+0xa4>
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	6011      	str	r1, [r2, #0]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	da03      	bge.n	8003a3e <_printf_i+0x5e>
 8003a36:	222d      	movs	r2, #45	; 0x2d
 8003a38:	425b      	negs	r3, r3
 8003a3a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003a3e:	486f      	ldr	r0, [pc, #444]	; (8003bfc <_printf_i+0x21c>)
 8003a40:	220a      	movs	r2, #10
 8003a42:	e039      	b.n	8003ab8 <_printf_i+0xd8>
 8003a44:	2973      	cmp	r1, #115	; 0x73
 8003a46:	f000 809d 	beq.w	8003b84 <_printf_i+0x1a4>
 8003a4a:	d808      	bhi.n	8003a5e <_printf_i+0x7e>
 8003a4c:	296f      	cmp	r1, #111	; 0x6f
 8003a4e:	d020      	beq.n	8003a92 <_printf_i+0xb2>
 8003a50:	2970      	cmp	r1, #112	; 0x70
 8003a52:	d1dd      	bne.n	8003a10 <_printf_i+0x30>
 8003a54:	6823      	ldr	r3, [r4, #0]
 8003a56:	f043 0320 	orr.w	r3, r3, #32
 8003a5a:	6023      	str	r3, [r4, #0]
 8003a5c:	e003      	b.n	8003a66 <_printf_i+0x86>
 8003a5e:	2975      	cmp	r1, #117	; 0x75
 8003a60:	d017      	beq.n	8003a92 <_printf_i+0xb2>
 8003a62:	2978      	cmp	r1, #120	; 0x78
 8003a64:	d1d4      	bne.n	8003a10 <_printf_i+0x30>
 8003a66:	2378      	movs	r3, #120	; 0x78
 8003a68:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003a6c:	4864      	ldr	r0, [pc, #400]	; (8003c00 <_printf_i+0x220>)
 8003a6e:	e055      	b.n	8003b1c <_printf_i+0x13c>
 8003a70:	6813      	ldr	r3, [r2, #0]
 8003a72:	1d19      	adds	r1, r3, #4
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	6011      	str	r1, [r2, #0]
 8003a78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a80:	2301      	movs	r3, #1
 8003a82:	e08c      	b.n	8003b9e <_printf_i+0x1be>
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6011      	str	r1, [r2, #0]
 8003a88:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003a8c:	bf18      	it	ne
 8003a8e:	b21b      	sxthne	r3, r3
 8003a90:	e7cf      	b.n	8003a32 <_printf_i+0x52>
 8003a92:	6813      	ldr	r3, [r2, #0]
 8003a94:	6825      	ldr	r5, [r4, #0]
 8003a96:	1d18      	adds	r0, r3, #4
 8003a98:	6010      	str	r0, [r2, #0]
 8003a9a:	0628      	lsls	r0, r5, #24
 8003a9c:	d501      	bpl.n	8003aa2 <_printf_i+0xc2>
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	e002      	b.n	8003aa8 <_printf_i+0xc8>
 8003aa2:	0668      	lsls	r0, r5, #25
 8003aa4:	d5fb      	bpl.n	8003a9e <_printf_i+0xbe>
 8003aa6:	881b      	ldrh	r3, [r3, #0]
 8003aa8:	4854      	ldr	r0, [pc, #336]	; (8003bfc <_printf_i+0x21c>)
 8003aaa:	296f      	cmp	r1, #111	; 0x6f
 8003aac:	bf14      	ite	ne
 8003aae:	220a      	movne	r2, #10
 8003ab0:	2208      	moveq	r2, #8
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ab8:	6865      	ldr	r5, [r4, #4]
 8003aba:	60a5      	str	r5, [r4, #8]
 8003abc:	2d00      	cmp	r5, #0
 8003abe:	f2c0 8095 	blt.w	8003bec <_printf_i+0x20c>
 8003ac2:	6821      	ldr	r1, [r4, #0]
 8003ac4:	f021 0104 	bic.w	r1, r1, #4
 8003ac8:	6021      	str	r1, [r4, #0]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d13d      	bne.n	8003b4a <_printf_i+0x16a>
 8003ace:	2d00      	cmp	r5, #0
 8003ad0:	f040 808e 	bne.w	8003bf0 <_printf_i+0x210>
 8003ad4:	4665      	mov	r5, ip
 8003ad6:	2a08      	cmp	r2, #8
 8003ad8:	d10b      	bne.n	8003af2 <_printf_i+0x112>
 8003ada:	6823      	ldr	r3, [r4, #0]
 8003adc:	07db      	lsls	r3, r3, #31
 8003ade:	d508      	bpl.n	8003af2 <_printf_i+0x112>
 8003ae0:	6923      	ldr	r3, [r4, #16]
 8003ae2:	6862      	ldr	r2, [r4, #4]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	bfde      	ittt	le
 8003ae8:	2330      	movle	r3, #48	; 0x30
 8003aea:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003aee:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003af2:	ebac 0305 	sub.w	r3, ip, r5
 8003af6:	6123      	str	r3, [r4, #16]
 8003af8:	f8cd 8000 	str.w	r8, [sp]
 8003afc:	463b      	mov	r3, r7
 8003afe:	aa03      	add	r2, sp, #12
 8003b00:	4621      	mov	r1, r4
 8003b02:	4630      	mov	r0, r6
 8003b04:	f7ff fef6 	bl	80038f4 <_printf_common>
 8003b08:	3001      	adds	r0, #1
 8003b0a:	d14d      	bne.n	8003ba8 <_printf_i+0x1c8>
 8003b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b10:	b005      	add	sp, #20
 8003b12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b16:	4839      	ldr	r0, [pc, #228]	; (8003bfc <_printf_i+0x21c>)
 8003b18:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003b1c:	6813      	ldr	r3, [r2, #0]
 8003b1e:	6821      	ldr	r1, [r4, #0]
 8003b20:	1d1d      	adds	r5, r3, #4
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6015      	str	r5, [r2, #0]
 8003b26:	060a      	lsls	r2, r1, #24
 8003b28:	d50b      	bpl.n	8003b42 <_printf_i+0x162>
 8003b2a:	07ca      	lsls	r2, r1, #31
 8003b2c:	bf44      	itt	mi
 8003b2e:	f041 0120 	orrmi.w	r1, r1, #32
 8003b32:	6021      	strmi	r1, [r4, #0]
 8003b34:	b91b      	cbnz	r3, 8003b3e <_printf_i+0x15e>
 8003b36:	6822      	ldr	r2, [r4, #0]
 8003b38:	f022 0220 	bic.w	r2, r2, #32
 8003b3c:	6022      	str	r2, [r4, #0]
 8003b3e:	2210      	movs	r2, #16
 8003b40:	e7b7      	b.n	8003ab2 <_printf_i+0xd2>
 8003b42:	064d      	lsls	r5, r1, #25
 8003b44:	bf48      	it	mi
 8003b46:	b29b      	uxthmi	r3, r3
 8003b48:	e7ef      	b.n	8003b2a <_printf_i+0x14a>
 8003b4a:	4665      	mov	r5, ip
 8003b4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003b50:	fb02 3311 	mls	r3, r2, r1, r3
 8003b54:	5cc3      	ldrb	r3, [r0, r3]
 8003b56:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	2900      	cmp	r1, #0
 8003b5e:	d1f5      	bne.n	8003b4c <_printf_i+0x16c>
 8003b60:	e7b9      	b.n	8003ad6 <_printf_i+0xf6>
 8003b62:	6813      	ldr	r3, [r2, #0]
 8003b64:	6825      	ldr	r5, [r4, #0]
 8003b66:	6961      	ldr	r1, [r4, #20]
 8003b68:	1d18      	adds	r0, r3, #4
 8003b6a:	6010      	str	r0, [r2, #0]
 8003b6c:	0628      	lsls	r0, r5, #24
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	d501      	bpl.n	8003b76 <_printf_i+0x196>
 8003b72:	6019      	str	r1, [r3, #0]
 8003b74:	e002      	b.n	8003b7c <_printf_i+0x19c>
 8003b76:	066a      	lsls	r2, r5, #25
 8003b78:	d5fb      	bpl.n	8003b72 <_printf_i+0x192>
 8003b7a:	8019      	strh	r1, [r3, #0]
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	6123      	str	r3, [r4, #16]
 8003b80:	4665      	mov	r5, ip
 8003b82:	e7b9      	b.n	8003af8 <_printf_i+0x118>
 8003b84:	6813      	ldr	r3, [r2, #0]
 8003b86:	1d19      	adds	r1, r3, #4
 8003b88:	6011      	str	r1, [r2, #0]
 8003b8a:	681d      	ldr	r5, [r3, #0]
 8003b8c:	6862      	ldr	r2, [r4, #4]
 8003b8e:	2100      	movs	r1, #0
 8003b90:	4628      	mov	r0, r5
 8003b92:	f7fc fb35 	bl	8000200 <memchr>
 8003b96:	b108      	cbz	r0, 8003b9c <_printf_i+0x1bc>
 8003b98:	1b40      	subs	r0, r0, r5
 8003b9a:	6060      	str	r0, [r4, #4]
 8003b9c:	6863      	ldr	r3, [r4, #4]
 8003b9e:	6123      	str	r3, [r4, #16]
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ba6:	e7a7      	b.n	8003af8 <_printf_i+0x118>
 8003ba8:	6923      	ldr	r3, [r4, #16]
 8003baa:	462a      	mov	r2, r5
 8003bac:	4639      	mov	r1, r7
 8003bae:	4630      	mov	r0, r6
 8003bb0:	47c0      	blx	r8
 8003bb2:	3001      	adds	r0, #1
 8003bb4:	d0aa      	beq.n	8003b0c <_printf_i+0x12c>
 8003bb6:	6823      	ldr	r3, [r4, #0]
 8003bb8:	079b      	lsls	r3, r3, #30
 8003bba:	d413      	bmi.n	8003be4 <_printf_i+0x204>
 8003bbc:	68e0      	ldr	r0, [r4, #12]
 8003bbe:	9b03      	ldr	r3, [sp, #12]
 8003bc0:	4298      	cmp	r0, r3
 8003bc2:	bfb8      	it	lt
 8003bc4:	4618      	movlt	r0, r3
 8003bc6:	e7a3      	b.n	8003b10 <_printf_i+0x130>
 8003bc8:	2301      	movs	r3, #1
 8003bca:	464a      	mov	r2, r9
 8003bcc:	4639      	mov	r1, r7
 8003bce:	4630      	mov	r0, r6
 8003bd0:	47c0      	blx	r8
 8003bd2:	3001      	adds	r0, #1
 8003bd4:	d09a      	beq.n	8003b0c <_printf_i+0x12c>
 8003bd6:	3501      	adds	r5, #1
 8003bd8:	68e3      	ldr	r3, [r4, #12]
 8003bda:	9a03      	ldr	r2, [sp, #12]
 8003bdc:	1a9b      	subs	r3, r3, r2
 8003bde:	42ab      	cmp	r3, r5
 8003be0:	dcf2      	bgt.n	8003bc8 <_printf_i+0x1e8>
 8003be2:	e7eb      	b.n	8003bbc <_printf_i+0x1dc>
 8003be4:	2500      	movs	r5, #0
 8003be6:	f104 0919 	add.w	r9, r4, #25
 8003bea:	e7f5      	b.n	8003bd8 <_printf_i+0x1f8>
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1ac      	bne.n	8003b4a <_printf_i+0x16a>
 8003bf0:	7803      	ldrb	r3, [r0, #0]
 8003bf2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003bf6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003bfa:	e76c      	b.n	8003ad6 <_printf_i+0xf6>
 8003bfc:	080f59f5 	.word	0x080f59f5
 8003c00:	080f5a06 	.word	0x080f5a06

08003c04 <__sread>:
 8003c04:	b510      	push	{r4, lr}
 8003c06:	460c      	mov	r4, r1
 8003c08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c0c:	f000 f894 	bl	8003d38 <_read_r>
 8003c10:	2800      	cmp	r0, #0
 8003c12:	bfab      	itete	ge
 8003c14:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003c16:	89a3      	ldrhlt	r3, [r4, #12]
 8003c18:	181b      	addge	r3, r3, r0
 8003c1a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003c1e:	bfac      	ite	ge
 8003c20:	6563      	strge	r3, [r4, #84]	; 0x54
 8003c22:	81a3      	strhlt	r3, [r4, #12]
 8003c24:	bd10      	pop	{r4, pc}

08003c26 <__swrite>:
 8003c26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c2a:	461f      	mov	r7, r3
 8003c2c:	898b      	ldrh	r3, [r1, #12]
 8003c2e:	05db      	lsls	r3, r3, #23
 8003c30:	4605      	mov	r5, r0
 8003c32:	460c      	mov	r4, r1
 8003c34:	4616      	mov	r6, r2
 8003c36:	d505      	bpl.n	8003c44 <__swrite+0x1e>
 8003c38:	2302      	movs	r3, #2
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c40:	f000 f868 	bl	8003d14 <_lseek_r>
 8003c44:	89a3      	ldrh	r3, [r4, #12]
 8003c46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c4e:	81a3      	strh	r3, [r4, #12]
 8003c50:	4632      	mov	r2, r6
 8003c52:	463b      	mov	r3, r7
 8003c54:	4628      	mov	r0, r5
 8003c56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c5a:	f000 b817 	b.w	8003c8c <_write_r>

08003c5e <__sseek>:
 8003c5e:	b510      	push	{r4, lr}
 8003c60:	460c      	mov	r4, r1
 8003c62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c66:	f000 f855 	bl	8003d14 <_lseek_r>
 8003c6a:	1c43      	adds	r3, r0, #1
 8003c6c:	89a3      	ldrh	r3, [r4, #12]
 8003c6e:	bf15      	itete	ne
 8003c70:	6560      	strne	r0, [r4, #84]	; 0x54
 8003c72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003c76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c7a:	81a3      	strheq	r3, [r4, #12]
 8003c7c:	bf18      	it	ne
 8003c7e:	81a3      	strhne	r3, [r4, #12]
 8003c80:	bd10      	pop	{r4, pc}

08003c82 <__sclose>:
 8003c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c86:	f000 b813 	b.w	8003cb0 <_close_r>
	...

08003c8c <_write_r>:
 8003c8c:	b538      	push	{r3, r4, r5, lr}
 8003c8e:	4c07      	ldr	r4, [pc, #28]	; (8003cac <_write_r+0x20>)
 8003c90:	4605      	mov	r5, r0
 8003c92:	4608      	mov	r0, r1
 8003c94:	4611      	mov	r1, r2
 8003c96:	2200      	movs	r2, #0
 8003c98:	6022      	str	r2, [r4, #0]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	f7fd f873 	bl	8000d86 <_write>
 8003ca0:	1c43      	adds	r3, r0, #1
 8003ca2:	d102      	bne.n	8003caa <_write_r+0x1e>
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	b103      	cbz	r3, 8003caa <_write_r+0x1e>
 8003ca8:	602b      	str	r3, [r5, #0]
 8003caa:	bd38      	pop	{r3, r4, r5, pc}
 8003cac:	20000130 	.word	0x20000130

08003cb0 <_close_r>:
 8003cb0:	b538      	push	{r3, r4, r5, lr}
 8003cb2:	4c06      	ldr	r4, [pc, #24]	; (8003ccc <_close_r+0x1c>)
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	4605      	mov	r5, r0
 8003cb8:	4608      	mov	r0, r1
 8003cba:	6023      	str	r3, [r4, #0]
 8003cbc:	f7fd f87f 	bl	8000dbe <_close>
 8003cc0:	1c43      	adds	r3, r0, #1
 8003cc2:	d102      	bne.n	8003cca <_close_r+0x1a>
 8003cc4:	6823      	ldr	r3, [r4, #0]
 8003cc6:	b103      	cbz	r3, 8003cca <_close_r+0x1a>
 8003cc8:	602b      	str	r3, [r5, #0]
 8003cca:	bd38      	pop	{r3, r4, r5, pc}
 8003ccc:	20000130 	.word	0x20000130

08003cd0 <_fstat_r>:
 8003cd0:	b538      	push	{r3, r4, r5, lr}
 8003cd2:	4c07      	ldr	r4, [pc, #28]	; (8003cf0 <_fstat_r+0x20>)
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	4605      	mov	r5, r0
 8003cd8:	4608      	mov	r0, r1
 8003cda:	4611      	mov	r1, r2
 8003cdc:	6023      	str	r3, [r4, #0]
 8003cde:	f7fd f87a 	bl	8000dd6 <_fstat>
 8003ce2:	1c43      	adds	r3, r0, #1
 8003ce4:	d102      	bne.n	8003cec <_fstat_r+0x1c>
 8003ce6:	6823      	ldr	r3, [r4, #0]
 8003ce8:	b103      	cbz	r3, 8003cec <_fstat_r+0x1c>
 8003cea:	602b      	str	r3, [r5, #0]
 8003cec:	bd38      	pop	{r3, r4, r5, pc}
 8003cee:	bf00      	nop
 8003cf0:	20000130 	.word	0x20000130

08003cf4 <_isatty_r>:
 8003cf4:	b538      	push	{r3, r4, r5, lr}
 8003cf6:	4c06      	ldr	r4, [pc, #24]	; (8003d10 <_isatty_r+0x1c>)
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	4605      	mov	r5, r0
 8003cfc:	4608      	mov	r0, r1
 8003cfe:	6023      	str	r3, [r4, #0]
 8003d00:	f7fd f879 	bl	8000df6 <_isatty>
 8003d04:	1c43      	adds	r3, r0, #1
 8003d06:	d102      	bne.n	8003d0e <_isatty_r+0x1a>
 8003d08:	6823      	ldr	r3, [r4, #0]
 8003d0a:	b103      	cbz	r3, 8003d0e <_isatty_r+0x1a>
 8003d0c:	602b      	str	r3, [r5, #0]
 8003d0e:	bd38      	pop	{r3, r4, r5, pc}
 8003d10:	20000130 	.word	0x20000130

08003d14 <_lseek_r>:
 8003d14:	b538      	push	{r3, r4, r5, lr}
 8003d16:	4c07      	ldr	r4, [pc, #28]	; (8003d34 <_lseek_r+0x20>)
 8003d18:	4605      	mov	r5, r0
 8003d1a:	4608      	mov	r0, r1
 8003d1c:	4611      	mov	r1, r2
 8003d1e:	2200      	movs	r2, #0
 8003d20:	6022      	str	r2, [r4, #0]
 8003d22:	461a      	mov	r2, r3
 8003d24:	f7fd f872 	bl	8000e0c <_lseek>
 8003d28:	1c43      	adds	r3, r0, #1
 8003d2a:	d102      	bne.n	8003d32 <_lseek_r+0x1e>
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	b103      	cbz	r3, 8003d32 <_lseek_r+0x1e>
 8003d30:	602b      	str	r3, [r5, #0]
 8003d32:	bd38      	pop	{r3, r4, r5, pc}
 8003d34:	20000130 	.word	0x20000130

08003d38 <_read_r>:
 8003d38:	b538      	push	{r3, r4, r5, lr}
 8003d3a:	4c07      	ldr	r4, [pc, #28]	; (8003d58 <_read_r+0x20>)
 8003d3c:	4605      	mov	r5, r0
 8003d3e:	4608      	mov	r0, r1
 8003d40:	4611      	mov	r1, r2
 8003d42:	2200      	movs	r2, #0
 8003d44:	6022      	str	r2, [r4, #0]
 8003d46:	461a      	mov	r2, r3
 8003d48:	f7fd f800 	bl	8000d4c <_read>
 8003d4c:	1c43      	adds	r3, r0, #1
 8003d4e:	d102      	bne.n	8003d56 <_read_r+0x1e>
 8003d50:	6823      	ldr	r3, [r4, #0]
 8003d52:	b103      	cbz	r3, 8003d56 <_read_r+0x1e>
 8003d54:	602b      	str	r3, [r5, #0]
 8003d56:	bd38      	pop	{r3, r4, r5, pc}
 8003d58:	20000130 	.word	0x20000130

08003d5c <_init>:
 8003d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d5e:	bf00      	nop
 8003d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d62:	bc08      	pop	{r3}
 8003d64:	469e      	mov	lr, r3
 8003d66:	4770      	bx	lr

08003d68 <_fini>:
 8003d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d6a:	bf00      	nop
 8003d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d6e:	bc08      	pop	{r3}
 8003d70:	469e      	mov	lr, r3
 8003d72:	4770      	bx	lr
