sobel_hls_mul_9ns_11ns_19_1_1
sobel_hls_urem_9ns_3ns_2_13_1
sobel_hls_flow_control_loop_pipe_sequential_init
sobel_hls_urem_8ns_3ns_2_12_1
sobel_hls_mul_8ns_10ns_17_1_1
sobel_hls_sparsemux_7_2_8_1_1
sobel_hls_sparsemux_33_4_8_1_1
sobel_hls_sparsemux_7_2_8_1_1
sobel_hls_sparsemux_7_2_8_1_1
sobel_hls_flow_control_loop_pipe_sequential_init
sobel_hls_flow_control_loop_pipe_sequential_init
sobel_hls_frame_RAM_1WNR_AUTO_1R1W
sobel_hls_output_RAM_AUTO_1R1W
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_regslice_both
sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2
sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8
sobel_hls
