// Seed: 2717421263
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    output wand id_10,
    input supply1 id_11
);
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output logic id_2,
    output supply0 id_3,
    output wor id_4
);
  wire id_6, id_7;
  initial id_2 <= "";
  module_0(
      id_0, id_1, id_0, id_3, id_0, id_3, id_1, id_0, id_0, id_4, id_3, id_0
  );
endmodule
