// Seed: 1272922068
module module_0 (
    output tri id_0,
    output wire id_1,
    output uwire id_2,
    output wor id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6
);
  module_2();
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wor id_2,
    output tri0 id_3,
    output wor id_4,
    input wire id_5,
    input wire id_6,
    input supply1 id_7
);
  wire id_9, id_10;
  xnor (id_3, id_7, id_5);
  module_0(
      id_3, id_4, id_4, id_4, id_4, id_4, id_6
  );
endmodule
module module_2;
  wire id_2;
  wire id_3 = 1;
  assign id_3 = id_3 ? 1 : id_3;
endmodule
