# RISC-V-SingleCycle
This is a SystemVerilog realization of RISC-V processor project \n
This part of code work as a single cycle processor \n
Read doc/report.pdf to get more details \n
Go to https://github.com/FireMaxX/RISC-V-PipeLine/ to see the final version of this processor, which works in pipeline
