{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733180013282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733180013288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 04:23:33 2024 " "Processing started: Tue Dec 03 04:23:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733180013288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180013288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180013289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733180013799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733180013799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_reg-structural " "Found design unit 1: mux_reg-structural" {  } { { "mux_reg.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024848 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_reg " "Found entity 1: mux_reg" {  } { { "mux_reg.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_d3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_d3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_D3-structural " "Found design unit 1: mux_D3-structural" {  } { { "mux_D3.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_D3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024851 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_D3 " "Found entity 1: mux_D3" {  } { { "mux_D3.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_D3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_1to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_1to8-structural " "Found design unit 1: demux_1to8-structural" {  } { { "demux_1to8.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/demux_1to8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024855 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_1to8 " "Found entity 1: demux_1to8" {  } { { "demux_1to8.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/demux_1to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_using_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_using_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_using_nand-struct " "Found design unit 1: xor_using_nand-struct" {  } { { "xor_using_nand.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/xor_using_nand.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024858 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_using_nand " "Found entity 1: xor_using_nand" {  } { { "xor_using_nand.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/xor_using_nand.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_NAND-struct " "Found design unit 1: FullAdder_NAND-struct" {  } { { "FullAdder.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/FullAdder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024862 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_NAND " "Found entity 1: FullAdder_NAND" {  } { { "FullAdder.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/FullAdder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_4x4-struct " "Found design unit 1: multiplier_4x4-struct" {  } { { "multiplier.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/multiplier.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024870 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier_4x4 " "Found entity 1: multiplier_4x4" {  } { { "multiplier.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/multiplier.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "alu.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/alu.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024874 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/alu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_adder_subtractor-struct " "Found design unit 1: n_bit_adder_subtractor-struct" {  } { { "Adder_Subtractor.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Adder_Subtractor.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024877 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_adder_subtractor " "Found entity 1: n_bit_adder_subtractor" {  } { { "Adder_Subtractor.vhdl" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Adder_Subtractor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_2-struct " "Found design unit 1: mux_4_2-struct" {  } { { "mux_4_2.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_4_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024880 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_2 " "Found entity 1: mux_4_2" {  } { { "mux_4_2.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_4_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-struct " "Found design unit 1: mux_2_1-struct" {  } { { "mux_2_1.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024884 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extension-Behavioral " "Found design unit 1: sign_extension-Behavioral" {  } { { "sign_extension.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/sign_extension.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024888 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "sign_extension.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/sign_extension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-struct " "Found design unit 1: register_file-struct" {  } { { "register_file.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/register_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024891 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behav " "Found design unit 1: memory-behav" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024894 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-bhv " "Found design unit 1: Testbench-bhv" {  } { { "Testbench.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024897 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_flop-Bhv " "Found design unit 1: D_flop-Bhv" {  } { { "D_flop.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/D_flop.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024901 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_flop " "Found entity 1: D_flop" {  } { { "D_flop.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/D_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bhv " "Found design unit 1: top-bhv" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024904 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_4_1-struct " "Found design unit 1: mux_16_4_1-struct" {  } { { "mux_16_4_1.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_4_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024907 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_4_1 " "Found entity 1: mux_16_4_1" {  } { { "mux_16_4_1.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_4_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_2_1-struct " "Found design unit 1: mux_16_2_1-struct" {  } { { "mux_16_2_1.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024911 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_2_1 " "Found entity 1: mux_16_2_1" {  } { { "mux_16_2_1.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3_4_1-struct " "Found design unit 1: mux_3_4_1-struct" {  } { { "mux_3_4_1.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_3_4_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024914 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3_4_1 " "Found entity 1: mux_3_4_1" {  } { { "mux_3_4_1.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_3_4_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-struct " "Found design unit 1: reg16-struct" {  } { { "reg16.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/reg16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024918 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/reg16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8_3-struct " "Found design unit 1: mux_8_3-struct" {  } { { "mux_8_3.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_8_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024921 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8_3 " "Found entity 1: mux_8_3" {  } { { "mux_8_3.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_8_3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_8_1-struct " "Found design unit 1: mux_16_8_1-struct" {  } { { "mux_16_8_1.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_8_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024925 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_8_1 " "Found entity 1: mux_16_8_1" {  } { { "mux_16_8_1.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_8_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733180024925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180024925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733180024989 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_q top.vhd(366) " "VHDL Process Statement warning at top.vhd(366): signal \"IR_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733180024998 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "top.vhd" "mem" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_2_1 mux_16_2_1:M0 " "Elaborating entity \"mux_16_2_1\" for hierarchy \"mux_16_2_1:M0\"" {  } { { "top.vhd" "M0" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_16_2_1:M0\|mux_2_1:\\n16_bit:0:lsb:b2 " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_16_2_1:M0\|mux_2_1:\\n16_bit:0:lsb:b2\"" {  } { { "mux_16_2_1.vhd" "\\n16_bit:0:lsb:b2" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_2_1.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER mux_16_2_1:M0\|mux_2_1:\\n16_bit:0:lsb:b2\|INVERTER:N1 " "Elaborating entity \"INVERTER\" for hierarchy \"mux_16_2_1:M0\|mux_2_1:\\n16_bit:0:lsb:b2\|INVERTER:N1\"" {  } { { "mux_2_1.vhd" "N1" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_2_1.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 mux_16_2_1:M0\|mux_2_1:\\n16_bit:0:lsb:b2\|AND_2:A1 " "Elaborating entity \"AND_2\" for hierarchy \"mux_16_2_1:M0\|mux_2_1:\\n16_bit:0:lsb:b2\|AND_2:A1\"" {  } { { "mux_2_1.vhd" "A1" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_2_1.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 mux_16_2_1:M0\|mux_2_1:\\n16_bit:0:lsb:b2\|OR_2:O1 " "Elaborating entity \"OR_2\" for hierarchy \"mux_16_2_1:M0\|mux_2_1:\\n16_bit:0:lsb:b2\|OR_2:O1\"" {  } { { "mux_2_1.vhd" "O1" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_2_1.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 reg16:T1 " "Elaborating entity \"reg16\" for hierarchy \"reg16:T1\"" {  } { { "top.vhd" "T1" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flop reg16:T1\|D_flop:\\n16_bit:0:lsb:b2 " "Elaborating entity \"D_flop\" for hierarchy \"reg16:T1\|D_flop:\\n16_bit:0:lsb:b2\"" {  } { { "reg16.vhd" "\\n16_bit:0:lsb:b2" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/reg16.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_4_1 mux_16_4_1:M1 " "Elaborating entity \"mux_16_4_1\" for hierarchy \"mux_16_4_1:M1\"" {  } { { "top.vhd" "M1" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_2 mux_16_4_1:M1\|mux_4_2:\\n16_bit:0:lsb:b2 " "Elaborating entity \"mux_4_2\" for hierarchy \"mux_16_4_1:M1\|mux_4_2:\\n16_bit:0:lsb:b2\"" {  } { { "mux_16_4_1.vhd" "\\n16_bit:0:lsb:b2" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_4_1.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"register_file:RF\"" {  } { { "top.vhd" "RF" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1to8 register_file:RF\|demux_1to8:demux " "Elaborating entity \"demux_1to8\" for hierarchy \"register_file:RF\|demux_1to8:demux\"" {  } { { "register_file.vhd" "demux" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/register_file.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_reg register_file:RF\|mux_reg:data_D1 " "Elaborating entity \"mux_reg\" for hierarchy \"register_file:RF\|mux_reg:data_D1\"" {  } { { "register_file.vhd" "data_D1" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/register_file.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_4_1 mux_3_4_1:M7 " "Elaborating entity \"mux_3_4_1\" for hierarchy \"mux_3_4_1:M7\"" {  } { { "top.vhd" "M7" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180025970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension sign_extension:SE16 " "Elaborating entity \"sign_extension\" for hierarchy \"sign_extension:SE16\"" {  } { { "top.vhd" "SE16" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180026018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_m " "Elaborating entity \"alu\" for hierarchy \"alu:alu_m\"" {  } { { "top.vhd" "alu_m" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180026020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder_subtractor alu:alu_m\|n_bit_adder_subtractor:RCAS " "Elaborating entity \"n_bit_adder_subtractor\" for hierarchy \"alu:alu_m\|n_bit_adder_subtractor:RCAS\"" {  } { { "alu.vhdl" "RCAS" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/alu.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180026023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 alu:alu_m\|n_bit_adder_subtractor:RCAS\|XOR_2:inst1 " "Elaborating entity \"XOR_2\" for hierarchy \"alu:alu_m\|n_bit_adder_subtractor:RCAS\|XOR_2:inst1\"" {  } { { "Adder_Subtractor.vhdl" "inst1" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Adder_Subtractor.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180026025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_NAND alu:alu_m\|n_bit_adder_subtractor:RCAS\|FullAdder_NAND:inst2 " "Elaborating entity \"FullAdder_NAND\" for hierarchy \"alu:alu_m\|n_bit_adder_subtractor:RCAS\|FullAdder_NAND:inst2\"" {  } { { "Adder_Subtractor.vhdl" "inst2" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/Adder_Subtractor.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180026027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_4x4 alu:alu_m\|multiplier_4x4:Mult " "Elaborating entity \"multiplier_4x4\" for hierarchy \"alu:alu_m\|multiplier_4x4:Mult\"" {  } { { "alu.vhdl" "Mult" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/alu.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180026109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER alu:alu_m\|multiplier_4x4:Mult\|HALF_ADDER:ha1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"alu:alu_m\|multiplier_4x4:Mult\|HALF_ADDER:ha1\"" {  } { { "multiplier.vhdl" "ha1" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/multiplier.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180026111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_8_1 alu:alu_m\|mux_16_8_1:mux " "Elaborating entity \"mux_16_8_1\" for hierarchy \"alu:alu_m\|mux_16_8_1:mux\"" {  } { { "alu.vhdl" "mux" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/alu.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180026153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_3 alu:alu_m\|mux_16_8_1:mux\|mux_8_3:\\n16_bit:0:lsb:b2 " "Elaborating entity \"mux_8_3\" for hierarchy \"alu:alu_m\|mux_16_8_1:mux\|mux_8_3:\\n16_bit:0:lsb:b2\"" {  } { { "mux_16_8_1.vhd" "\\n16_bit:0:lsb:b2" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/mux_16_8_1.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180026155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733180029890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733180032489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733180032950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733180032950 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_init_addr\[6\] " "No output dependent on input pin \"mem_init_addr\[6\]\"" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733180033161 "|top|mem_init_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_init_addr\[7\] " "No output dependent on input pin \"mem_init_addr\[7\]\"" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733180033161 "|top|mem_init_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_init_addr\[8\] " "No output dependent on input pin \"mem_init_addr\[8\]\"" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733180033161 "|top|mem_init_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_init_addr\[9\] " "No output dependent on input pin \"mem_init_addr\[9\]\"" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733180033161 "|top|mem_init_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_init_addr\[10\] " "No output dependent on input pin \"mem_init_addr\[10\]\"" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733180033161 "|top|mem_init_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_init_addr\[11\] " "No output dependent on input pin \"mem_init_addr\[11\]\"" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733180033161 "|top|mem_init_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_init_addr\[12\] " "No output dependent on input pin \"mem_init_addr\[12\]\"" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733180033161 "|top|mem_init_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_init_addr\[13\] " "No output dependent on input pin \"mem_init_addr\[13\]\"" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733180033161 "|top|mem_init_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_init_addr\[14\] " "No output dependent on input pin \"mem_init_addr\[14\]\"" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733180033161 "|top|mem_init_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_init_addr\[15\] " "No output dependent on input pin \"mem_init_addr\[15\]\"" {  } { { "top.vhd" "" { Text "C:/Users/manan/Documents/EE214/EE224_CPU/top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733180033161 "|top|mem_init_addr[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733180033161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3035 " "Implemented 3035 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733180033162 ""} { "Info" "ICUT_CUT_TM_OPINS" "199 " "Implemented 199 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733180033162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2801 " "Implemented 2801 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733180033162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733180033162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733180033207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 04:23:53 2024 " "Processing ended: Tue Dec 03 04:23:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733180033207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733180033207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733180033207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733180033207 ""}
