/* { dg-do compile } */
/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */

#include <riscv_vector.h>

typedef _Float16 float16_t;
typedef float float32_t;
typedef double float64_t;
vfloat16mf4_t test_vfnmacc_vv_f16mf4(vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat16mf4_t test_vfnmacc_vf_f16mf4(vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat16mf2_t test_vfnmacc_vv_f16mf2(vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat16mf2_t test_vfnmacc_vf_f16mf2(vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat16m1_t test_vfnmacc_vv_f16m1(vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat16m1_t test_vfnmacc_vf_f16m1(vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat16m2_t test_vfnmacc_vv_f16m2(vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat16m2_t test_vfnmacc_vf_f16m2(vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat16m4_t test_vfnmacc_vv_f16m4(vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat16m4_t test_vfnmacc_vf_f16m4(vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat16m8_t test_vfnmacc_vv_f16m8(vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat16m8_t test_vfnmacc_vf_f16m8(vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat32mf2_t test_vfnmacc_vv_f32mf2(vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat32mf2_t test_vfnmacc_vf_f32mf2(vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat32m1_t test_vfnmacc_vv_f32m1(vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat32m1_t test_vfnmacc_vf_f32m1(vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat32m2_t test_vfnmacc_vv_f32m2(vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat32m2_t test_vfnmacc_vf_f32m2(vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat32m4_t test_vfnmacc_vv_f32m4(vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat32m4_t test_vfnmacc_vf_f32m4(vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat32m8_t test_vfnmacc_vv_f32m8(vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat32m8_t test_vfnmacc_vf_f32m8(vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat64m1_t test_vfnmacc_vv_f64m1(vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat64m1_t test_vfnmacc_vf_f64m1(vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat64m2_t test_vfnmacc_vv_f64m2(vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat64m2_t test_vfnmacc_vf_f64m2(vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat64m4_t test_vfnmacc_vv_f64m4(vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat64m4_t test_vfnmacc_vf_f64m4(vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat64m8_t test_vfnmacc_vv_f64m8(vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, vs1, vs2, vl);
}

vfloat64m8_t test_vfnmacc_vf_f64m8(vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(vd, rs1, vs2, vl);
}

vfloat16mf4_t test_vfnmacc_vv_f16mf4_m(vbool64_t mask, vfloat16mf4_t vd, vfloat16mf4_t vs1, vfloat16mf4_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat16mf4_t test_vfnmacc_vf_f16mf4_m(vbool64_t mask, vfloat16mf4_t vd, float16_t rs1, vfloat16mf4_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat16mf2_t test_vfnmacc_vv_f16mf2_m(vbool32_t mask, vfloat16mf2_t vd, vfloat16mf2_t vs1, vfloat16mf2_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat16mf2_t test_vfnmacc_vf_f16mf2_m(vbool32_t mask, vfloat16mf2_t vd, float16_t rs1, vfloat16mf2_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat16m1_t test_vfnmacc_vv_f16m1_m(vbool16_t mask, vfloat16m1_t vd, vfloat16m1_t vs1, vfloat16m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat16m1_t test_vfnmacc_vf_f16m1_m(vbool16_t mask, vfloat16m1_t vd, float16_t rs1, vfloat16m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat16m2_t test_vfnmacc_vv_f16m2_m(vbool8_t mask, vfloat16m2_t vd, vfloat16m2_t vs1, vfloat16m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat16m2_t test_vfnmacc_vf_f16m2_m(vbool8_t mask, vfloat16m2_t vd, float16_t rs1, vfloat16m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat16m4_t test_vfnmacc_vv_f16m4_m(vbool4_t mask, vfloat16m4_t vd, vfloat16m4_t vs1, vfloat16m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat16m4_t test_vfnmacc_vf_f16m4_m(vbool4_t mask, vfloat16m4_t vd, float16_t rs1, vfloat16m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat16m8_t test_vfnmacc_vv_f16m8_m(vbool2_t mask, vfloat16m8_t vd, vfloat16m8_t vs1, vfloat16m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat16m8_t test_vfnmacc_vf_f16m8_m(vbool2_t mask, vfloat16m8_t vd, float16_t rs1, vfloat16m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat32mf2_t test_vfnmacc_vv_f32mf2_m(vbool64_t mask, vfloat32mf2_t vd, vfloat32mf2_t vs1, vfloat32mf2_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat32mf2_t test_vfnmacc_vf_f32mf2_m(vbool64_t mask, vfloat32mf2_t vd, float32_t rs1, vfloat32mf2_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat32m1_t test_vfnmacc_vv_f32m1_m(vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t vs1, vfloat32m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat32m1_t test_vfnmacc_vf_f32m1_m(vbool32_t mask, vfloat32m1_t vd, float32_t rs1, vfloat32m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat32m2_t test_vfnmacc_vv_f32m2_m(vbool16_t mask, vfloat32m2_t vd, vfloat32m2_t vs1, vfloat32m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat32m2_t test_vfnmacc_vf_f32m2_m(vbool16_t mask, vfloat32m2_t vd, float32_t rs1, vfloat32m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat32m4_t test_vfnmacc_vv_f32m4_m(vbool8_t mask, vfloat32m4_t vd, vfloat32m4_t vs1, vfloat32m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat32m4_t test_vfnmacc_vf_f32m4_m(vbool8_t mask, vfloat32m4_t vd, float32_t rs1, vfloat32m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat32m8_t test_vfnmacc_vv_f32m8_m(vbool4_t mask, vfloat32m8_t vd, vfloat32m8_t vs1, vfloat32m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat32m8_t test_vfnmacc_vf_f32m8_m(vbool4_t mask, vfloat32m8_t vd, float32_t rs1, vfloat32m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat64m1_t test_vfnmacc_vv_f64m1_m(vbool64_t mask, vfloat64m1_t vd, vfloat64m1_t vs1, vfloat64m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat64m1_t test_vfnmacc_vf_f64m1_m(vbool64_t mask, vfloat64m1_t vd, float64_t rs1, vfloat64m1_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat64m2_t test_vfnmacc_vv_f64m2_m(vbool32_t mask, vfloat64m2_t vd, vfloat64m2_t vs1, vfloat64m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat64m2_t test_vfnmacc_vf_f64m2_m(vbool32_t mask, vfloat64m2_t vd, float64_t rs1, vfloat64m2_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat64m4_t test_vfnmacc_vv_f64m4_m(vbool16_t mask, vfloat64m4_t vd, vfloat64m4_t vs1, vfloat64m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat64m4_t test_vfnmacc_vf_f64m4_m(vbool16_t mask, vfloat64m4_t vd, float64_t rs1, vfloat64m4_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

vfloat64m8_t test_vfnmacc_vv_f64m8_m(vbool8_t mask, vfloat64m8_t vd, vfloat64m8_t vs1, vfloat64m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, vs1, vs2, vl);
}

vfloat64m8_t test_vfnmacc_vf_f64m8_m(vbool8_t mask, vfloat64m8_t vd, float64_t rs1, vfloat64m8_t vs2, size_t vl) {
  return __riscv_vfnmacc(mask, vd, rs1, vs2, vl);
}

/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e[0-9]+,\s*m[f]?[1248],\s*t[au],\s*m[au]\s+vfnmacc\.[,\sa-x0-9()]+} 60 } } */
