OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/vboxuser/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/aludesign/runs/RUN_2025.05.01_17.16.13/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   aludesign
Die area:                 ( 0 0 ) ( 125000 125000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1434
Number of terminals:      29
Number of snets:          2
Number of nets:           327

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 202.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 15220.
[INFO DRT-0033] mcon shape region query size = 8640.
[INFO DRT-0033] met1 shape region query size = 3184.
[INFO DRT-0033] via shape region query size = 950.
[INFO DRT-0033] met2 shape region query size = 570.
[INFO DRT-0033] via2 shape region query size = 760.
[INFO DRT-0033] met3 shape region query size = 597.
[INFO DRT-0033] via3 shape region query size = 760.
[INFO DRT-0033] met4 shape region query size = 250.
[INFO DRT-0033] via4 shape region query size = 40.
[INFO DRT-0033] met5 shape region query size = 56.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 661 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 184 unique inst patterns.
[INFO DRT-0084]   Complete 275 groups.
#scanned instances     = 1434
#unique  instances     = 202
#stdCellGenAp          = 5078
#stdCellValidPlanarAp  = 34
#stdCellValidViaAp     = 3922
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1091
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 118.56 (MB), peak = 118.56 (MB)

Number of guides:     4389

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 18 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 18 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1067.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1135.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 821.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 281.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 89.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 6.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1977 vertical wires in 1 frboxes and 1422 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 407 vertical wires in 1 frboxes and 475 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 126.16 (MB), peak = 126.16 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 126.16 (MB), peak = 126.16 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 143.04 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 146.95 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 143.94 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 144.06 (MB).
    Completing 50% with 85 violations.
    elapsed time = 00:00:03, memory = 162.51 (MB).
    Completing 60% with 85 violations.
    elapsed time = 00:00:03, memory = 153.93 (MB).
    Completing 70% with 227 violations.
    elapsed time = 00:00:04, memory = 160.93 (MB).
    Completing 80% with 227 violations.
    elapsed time = 00:00:05, memory = 164.05 (MB).
    Completing 90% with 283 violations.
    elapsed time = 00:00:13, memory = 177.55 (MB).
    Completing 100% with 408 violations.
    elapsed time = 00:00:13, memory = 177.55 (MB).
[INFO DRT-0199]   Number of violations = 512.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        1     28     45     16      0
Recheck              0     51     30     18      5
Short                0    239     74      2      3
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:13, memory = 502.43 (MB), peak = 502.43 (MB)
Total wire length = 37072 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13478 um.
Total wire length on LAYER met2 = 13124 um.
Total wire length on LAYER met3 = 6937 um.
Total wire length on LAYER met4 = 3219 um.
Total wire length on LAYER met5 = 310 um.
Total number of vias = 3560.
Up-via summary (total 3560):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1820
           met2     446
           met3     186
           met4      10
-----------------------
                   3560


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 512 violations.
    elapsed time = 00:00:00, memory = 503.80 (MB).
    Completing 20% with 512 violations.
    elapsed time = 00:00:00, memory = 503.80 (MB).
    Completing 30% with 512 violations.
    elapsed time = 00:00:00, memory = 503.80 (MB).
    Completing 40% with 512 violations.
    elapsed time = 00:00:01, memory = 503.80 (MB).
    Completing 50% with 437 violations.
    elapsed time = 00:00:02, memory = 515.18 (MB).
    Completing 60% with 437 violations.
    elapsed time = 00:00:06, memory = 506.90 (MB).
    Completing 70% with 367 violations.
    elapsed time = 00:00:06, memory = 509.27 (MB).
    Completing 80% with 367 violations.
    elapsed time = 00:00:07, memory = 511.40 (MB).
    Completing 90% with 345 violations.
    elapsed time = 00:00:13, memory = 511.40 (MB).
    Completing 100% with 301 violations.
    elapsed time = 00:00:13, memory = 511.40 (MB).
[INFO DRT-0199]   Number of violations = 301.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          2      0      0      0      0
Metal Spacing        0     22     21     13      0
Short                0    205     36      1      1
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:13, memory = 514.40 (MB), peak = 518.18 (MB)
Total wire length = 36941 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13420 um.
Total wire length on LAYER met2 = 13052 um.
Total wire length on LAYER met3 = 6869 um.
Total wire length on LAYER met4 = 3288 um.
Total wire length on LAYER met5 = 310 um.
Total number of vias = 3589.
Up-via summary (total 3589):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1864
           met2     424
           met3     193
           met4      10
-----------------------
                   3589


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 301 violations.
    elapsed time = 00:00:00, memory = 514.40 (MB).
    Completing 20% with 301 violations.
    elapsed time = 00:00:07, memory = 528.52 (MB).
    Completing 30% with 294 violations.
    elapsed time = 00:00:07, memory = 528.52 (MB).
    Completing 40% with 294 violations.
    elapsed time = 00:00:07, memory = 528.52 (MB).
    Completing 50% with 294 violations.
    elapsed time = 00:00:10, memory = 528.52 (MB).
    Completing 60% with 299 violations.
    elapsed time = 00:00:10, memory = 528.52 (MB).
    Completing 70% with 299 violations.
    elapsed time = 00:00:14, memory = 528.52 (MB).
    Completing 80% with 289 violations.
    elapsed time = 00:00:14, memory = 528.52 (MB).
    Completing 90% with 289 violations.
    elapsed time = 00:00:14, memory = 528.52 (MB).
    Completing 100% with 263 violations.
    elapsed time = 00:00:17, memory = 528.52 (MB).
[INFO DRT-0199]   Number of violations = 263.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     26     43     11
Short                0    146     30      6
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:17, memory = 528.52 (MB), peak = 528.52 (MB)
Total wire length = 36655 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13263 um.
Total wire length on LAYER met2 = 12989 um.
Total wire length on LAYER met3 = 6861 um.
Total wire length on LAYER met4 = 3264 um.
Total wire length on LAYER met5 = 276 um.
Total number of vias = 3496.
Up-via summary (total 3496):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1797
           met2     420
           met3     173
           met4       8
-----------------------
                   3496


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 263 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 20% with 263 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 30% with 263 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 40% with 263 violations.
    elapsed time = 00:00:04, memory = 528.52 (MB).
    Completing 50% with 246 violations.
    elapsed time = 00:00:05, memory = 528.52 (MB).
    Completing 60% with 246 violations.
    elapsed time = 00:00:16, memory = 528.52 (MB).
    Completing 70% with 223 violations.
    elapsed time = 00:00:16, memory = 528.52 (MB).
    Completing 80% with 223 violations.
    elapsed time = 00:00:18, memory = 528.52 (MB).
    Completing 90% with 171 violations.
    elapsed time = 00:00:29, memory = 528.52 (MB).
    Completing 100% with 85 violations.
    elapsed time = 00:00:29, memory = 528.52 (MB).
[INFO DRT-0199]   Number of violations = 85.
Viol/Layer        met1   met2   met3
Metal Spacing        7     20      1
Short               44     13      0
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:29, memory = 528.52 (MB), peak = 528.52 (MB)
Total wire length = 36692 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13060 um.
Total wire length on LAYER met2 = 12727 um.
Total wire length on LAYER met3 = 7014 um.
Total wire length on LAYER met4 = 3613 um.
Total wire length on LAYER met5 = 276 um.
Total number of vias = 3674.
Up-via summary (total 3674):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1869
           met2     479
           met3     220
           met4       8
-----------------------
                   3674


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 85 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 20% with 85 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 30% with 85 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 40% with 85 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 50% with 56 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 60% with 56 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:00, memory = 528.52 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:02, memory = 533.09 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:02, memory = 533.09 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 533.09 (MB), peak = 540.27 (MB)
Total wire length = 36697 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13118 um.
Total wire length on LAYER met2 = 12603 um.
Total wire length on LAYER met3 = 6996 um.
Total wire length on LAYER met4 = 3701 um.
Total wire length on LAYER met5 = 276 um.
Total number of vias = 3712.
Up-via summary (total 3712):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1896
           met2     484
           met3     226
           met4       8
-----------------------
                   3712


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 533.09 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 533.09 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 533.09 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 533.09 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 533.09 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 533.09 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 533.09 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 533.09 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 533.09 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 533.09 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 533.09 (MB), peak = 540.27 (MB)
Total wire length = 36685 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13110 um.
Total wire length on LAYER met2 = 12600 um.
Total wire length on LAYER met3 = 6996 um.
Total wire length on LAYER met4 = 3701 um.
Total wire length on LAYER met5 = 276 um.
Total number of vias = 3704.
Up-via summary (total 3704):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1888
           met2     484
           met3     226
           met4       8
-----------------------
                   3704


[INFO DRT-0198] Complete detail routing.
Total wire length = 36685 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 13110 um.
Total wire length on LAYER met2 = 12600 um.
Total wire length on LAYER met3 = 6996 um.
Total wire length on LAYER met4 = 3701 um.
Total wire length on LAYER met5 = 276 um.
Total number of vias = 3704.
Up-via summary (total 3704):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1888
           met2     484
           met3     226
           met4       8
-----------------------
                   3704


[INFO DRT-0267] cpu time = 00:01:28, elapsed time = 00:01:17, memory = 533.09 (MB), peak = 540.27 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/aludesign/runs/RUN_2025.05.01_17.16.13/results/routing/aludesign.odb'…
Writing netlist to '/openlane/designs/aludesign/runs/RUN_2025.05.01_17.16.13/results/routing/aludesign.nl.v'…
Writing powered netlist to '/openlane/designs/aludesign/runs/RUN_2025.05.01_17.16.13/results/routing/aludesign.pnl.v'…
Writing layout to '/openlane/designs/aludesign/runs/RUN_2025.05.01_17.16.13/results/routing/aludesign.def'…
