
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Executing script file `netlists/i3c_hotjoin_addr_clkstr_synth.ys' --

1. Executing Verilog-2005 frontend: rtl/i3c_hotjoin_addr_clkstr.sv
Parsing SystemVerilog input from `rtl/i3c_hotjoin_addr_clkstr.sv' to AST representation.
Generating RTLIL representation for module `\i3c_hotjoin_addr_clkstr'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \i3c_hotjoin_addr_clkstr

2.2. Analyzing design hierarchy..
Top module:  \i3c_hotjoin_addr_clkstr
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$rtl/i3c_hotjoin_addr_clkstr.sv:149$12 in module i3c_hotjoin_addr_clkstr.
Marked 1 switch rules as full_case in process $proc$rtl/i3c_hotjoin_addr_clkstr.sv:117$10 in module i3c_hotjoin_addr_clkstr.
Marked 1 switch rules as full_case in process $proc$rtl/i3c_hotjoin_addr_clkstr.sv:99$4 in module i3c_hotjoin_addr_clkstr.
Marked 2 switch rules as full_case in process $proc$rtl/i3c_hotjoin_addr_clkstr.sv:68$1 in module i3c_hotjoin_addr_clkstr.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:149$12'.
Found async reset \rst_n in `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:117$10'.
Found async reset \rst_n in `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:99$4'.
Found async reset \rst_n in `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:68$1'.

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~7 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:149$12'.
     1/3: $0\clock_stretching[0:0]
     2/3: $0\scl_oe[0:0]
     3/3: $2\state[2:0]
Creating decoders for process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:117$10'.
     1/4: $0\da_shadow[6:0]
     2/4: $1\state[2:0]
     3/4: $0\da_assigned[0:0]
     4/4: $0\curr_da[6:0]
Creating decoders for process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:99$4'.
     1/4: $0\cmd_setdasa[0:0]
     2/4: $0\cmd_disec[0:0]
     3/4: $0\cmd_enec[0:0]
     4/4: $0\cmd_rstdaa[0:0]
Creating decoders for process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:68$1'.
     1/2: $0\state[2:0]
     2/2: $0\hj_notify_host[0:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\i3c_hotjoin_addr_clkstr.\scl_oe' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:149$12'.
  created $adff cell `$procdff$63' with positive edge clock and negative level reset.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\clock_stretching' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:149$12'.
  created $adff cell `$procdff$64' with positive edge clock and negative level reset.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\state' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:149$12'.
  created $dff cell `$procdff$67' with positive edge clock.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\curr_da' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:117$10'.
  created $adff cell `$procdff$68' with positive edge clock and negative level reset.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\da_assigned' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:117$10'.
  created $adff cell `$procdff$69' with positive edge clock and negative level reset.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\state' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:117$10'.
  created $adff cell `$procdff$70' with positive edge clock and negative level reset.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\da_shadow' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:117$10'.
  created $adff cell `$procdff$71' with positive edge clock and negative level reset.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\cmd_rstdaa' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:99$4'.
  created $adff cell `$procdff$72' with positive edge clock and negative level reset.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\cmd_enec' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:99$4'.
  created $adff cell `$procdff$73' with positive edge clock and negative level reset.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\cmd_disec' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:99$4'.
  created $adff cell `$procdff$74' with positive edge clock and negative level reset.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\cmd_setdasa' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:99$4'.
  created $adff cell `$procdff$75' with positive edge clock and negative level reset.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\hj_notify_host' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:68$1'.
  created $adff cell `$procdff$76' with positive edge clock and negative level reset.
Creating register for signal `\i3c_hotjoin_addr_clkstr.\state' using process `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:68$1'.
  created $adff cell `$procdff$77' with positive edge clock and negative level reset.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:149$12'.
Removing empty process `i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:149$12'.
Found and cleaned up 2 empty switches in `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:117$10'.
Removing empty process `i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:117$10'.
Removing empty process `i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:99$4'.
Found and cleaned up 3 empty switches in `\i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:68$1'.
Removing empty process `i3c_hotjoin_addr_clkstr.$proc$rtl/i3c_hotjoin_addr_clkstr.sv:68$1'.
Cleaned up 7 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_hotjoin_addr_clkstr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_hotjoin_addr_clkstr.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$70 ($adff) from module i3c_hotjoin_addr_clkstr (D = $procmux$37_Y, Q = \state).
Adding EN signal on $procdff$71 ($adff) from module i3c_hotjoin_addr_clkstr (D = \new_da, Q = \da_shadow).
Adding EN signal on $procdff$69 ($adff) from module i3c_hotjoin_addr_clkstr (D = $procmux$44_Y, Q = \da_assigned).
Adding EN signal on $procdff$76 ($adff) from module i3c_hotjoin_addr_clkstr (D = $procmux$60_Y, Q = \hj_notify_host).
Adding EN signal on $procdff$77 ($adff) from module i3c_hotjoin_addr_clkstr (D = $procmux$54_Y, Q = \state).
Adding EN signal on $procdff$68 ($adff) from module i3c_hotjoin_addr_clkstr (D = \da_shadow, Q = \curr_da).
Adding EN signal on $procdff$67 ($dff) from module i3c_hotjoin_addr_clkstr (D = $procmux$29_Y, Q = \state).
Adding SRST signal on $auto$ff.cc:266:slice$102 ($dffe) from module i3c_hotjoin_addr_clkstr (D = 1'x, Q = \state [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$102 ($dffe) from module i3c_hotjoin_addr_clkstr (D = $procmux$26_Y [2:1], Q = \state [2:1], rval = 2'11).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$107 ($sdffce) from module i3c_hotjoin_addr_clkstr.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..
Warning: Driver-driver conflict for \state [0] between cell $auto$ff.cc:266:slice$94.Q and constant 1'0 in i3c_hotjoin_addr_clkstr: Resolved using constant.
Warning: Driver-driver conflict for \state [0] between cell $auto$ff.cc:266:slice$78.Q and constant 1'0 in i3c_hotjoin_addr_clkstr: Resolved using constant.
Removed 7 unused cells and 39 unused wires.
<suppressed ~10 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.
<suppressed ~11 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_hotjoin_addr_clkstr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/4 on $pmux $procmux$37.
    dead port 3/4 on $pmux $procmux$37.
    dead port 1/2 on $mux $procmux$40.
    dead port 2/2 on $mux $procmux$40.
    dead port 2/3 on $pmux $procmux$44.
    dead port 1/2 on $mux $procmux$52.
    dead port 2/2 on $mux $procmux$52.
    dead port 1/3 on $pmux $procmux$54.
    dead port 2/3 on $pmux $procmux$60.
Removed 9 multiplexer ports.
<suppressed ~6 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_hotjoin_addr_clkstr.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$85 ($adffe) from module i3c_hotjoin_addr_clkstr (removing D path).
Removing always-active EN on $auto$ff.cc:266:slice$91 ($adffe) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$85 ($dlatch) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$85 ($dlatch) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$85 ($dlatch) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$85 ($dlatch) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$85 ($dlatch) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$85 ($dlatch) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$85 ($dlatch) from module i3c_hotjoin_addr_clkstr.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.
<suppressed ~4 debug messages>

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_hotjoin_addr_clkstr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_hotjoin_addr_clkstr.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$101 ($adffe) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$101 ($adffe) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$101 ($adffe) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$101 ($adffe) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$101 ($adffe) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$101 ($adffe) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$101 ($adffe) from module i3c_hotjoin_addr_clkstr.

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_hotjoin_addr_clkstr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_hotjoin_addr_clkstr.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_hotjoin_addr_clkstr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_hotjoin_addr_clkstr.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

6.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..

7.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_hotjoin_addr_clkstr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_hotjoin_addr_clkstr.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffce.
No more expansions possible.
<suppressed ~101 debug messages>

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.
<suppressed ~58 debug messages>

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_hotjoin_addr_clkstr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_hotjoin_addr_clkstr.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..
Removed 5 unused cells and 33 unused wires.
<suppressed ~6 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.
<suppressed ~8 debug messages>

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_hotjoin_addr_clkstr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_hotjoin_addr_clkstr.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

10.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$336 ($_DFFE_PN0N_) from module i3c_hotjoin_addr_clkstr (removing D path).
Handling never-active EN on $auto$ff.cc:266:slice$335 ($_DFFE_PN1N_) from module i3c_hotjoin_addr_clkstr (removing D path).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$335 ($_DLATCH_N_) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$336 ($_DLATCH_N_) from module i3c_hotjoin_addr_clkstr.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$338 ($_DFF_PN0_) from module i3c_hotjoin_addr_clkstr.

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..
Warning: Driver-driver conflict for \state [2] between cell $auto$ff.cc:266:slice$359.Q and constant 1'1 in i3c_hotjoin_addr_clkstr: Resolved using constant.
Warning: Driver-driver conflict for \state [2] between cell $auto$ff.cc:266:slice$345.Q and constant 1'1 in i3c_hotjoin_addr_clkstr: Resolved using constant.
Warning: Driver-driver conflict for \state [2] between cell $auto$ff.cc:266:slice$346.Q and constant 1'1 in i3c_hotjoin_addr_clkstr: Resolved using constant.
Removed 11 unused cells and 14 unused wires.
<suppressed ~12 debug messages>

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

10.16. Rerunning OPT passes. (Maybe there is more to do..)

10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_hotjoin_addr_clkstr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_hotjoin_addr_clkstr.
Performed a total of 0 changes.

10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

10.20. Executing OPT_DFF pass (perform DFF optimizations).

10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..

10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

10.23. Finished OPT passes. (There is nothing left to do.)

11. Executing ABC pass (technology mapping using ABC).

11.1. Extracting gate netlist of module `\i3c_hotjoin_addr_clkstr' to `<abc-temp-dir>/input.blif'..
Extracted 28 gates and 36 wires to a netlist network with 0 inputs and 4 outputs.

11.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: Warning: Constant-0 drivers added to 8 non-driven nets in network "netlist":
ABC: ys__n0, ys__n2, ys__n4, ys__n6 ...
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.1.2. Re-integrating ABC results.
ABC RESULTS:              ZERO cells:        4
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:        0
ABC RESULTS:          output signals:        4
Removing temp directory.

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_hotjoin_addr_clkstr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_hotjoin_addr_clkstr.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$342 ($_DFF_PN0_) from module i3c_hotjoin_addr_clkstr.

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..
Removed 0 unused cells and 27 unused wires.
<suppressed ~2 debug messages>

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_hotjoin_addr_clkstr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_hotjoin_addr_clkstr.
Performed a total of 0 changes.

12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_hotjoin_addr_clkstr'.
Removed a total of 0 cells.

12.13. Executing OPT_DFF pass (perform DFF optimizations).

12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_hotjoin_addr_clkstr..

12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_hotjoin_addr_clkstr.

12.16. Finished OPT passes. (There is nothing left to do.)

13. Executing Verilog backend.

13.1. Executing BMUXMAP pass.

13.2. Executing DEMUXMAP pass.
Dumping module `\i3c_hotjoin_addr_clkstr'.

14. Executing JSON backend.

15. Printing statistics.

=== i3c_hotjoin_addr_clkstr ===

   Number of wires:                 20
   Number of wire bits:             40
   Number of public wires:          20
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $_DFF_PN0_                      1

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 397f5de726, CPU: user 0.08s system 0.01s, MEM: 12.75 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 26% 1x abc (0 sec), 20% 17x opt_expr (0 sec), ...
