A **flip-flop** is a bistable circuit that stores one bit of data. It is **edge-triggered**, meaning it changes state only on a clock transition (rising or falling edge).

## âš™ï¸ Key Characteristics
- ğŸ§® **Memory**: Stores a binary state (`0` or `1`)
- ğŸ“‰ **Edge-triggered**: Changes only on clock edge
- ğŸ•°ï¸ **Synchronous**: Controlled by clock signal

## ğŸ”¤ Common Types
| ğŸ”§ Type       | ğŸ”¢ Inputs             | ğŸ“ˆ Behavior                          |
|--------------|----------------------|--------------------------------------|
| D Flip-Flop  | Data, Clock          | Captures input on clock edge         |
| T Flip-Flop  | Toggle, Clock        | Toggles output on clock edge         |
| JK Flip-Flop | J, K, Clock          | Generalized SR with toggle logic     |

## ğŸ§® D Flip-Flop Logic
- â¬†ï¸ On rising edge of clock:
  - Output `Q` takes value of input `D`
  - Holds value until next clock edge

## ğŸ§° Use Cases
- ğŸ—ƒï¸ Registers
- ğŸ”¢ Counters
- ğŸ›ï¸ Finite State Machines (FSMs)
- ğŸš€ Pipeline stages in CPUs

## ğŸ“¸ Visual Analogy
Imagine a camera that takes a snapshot only when the shutter clicks (clock edge). Between clicks, the image (state) remains frozen.

