# Single Cycled RV32I with UART Tx 

This readme file will demonstrate how the RV32I can be implemented using Verilog HDL also will show the final system architecture.
the file is divided into 3 major points and they are.

 - A - The Program we suggest implementing 
 - B - The architecture 
 - C - Useful guidelines and references 

### A- The Program
we suggest that you implement the following. 

### B- The archticture 


### C- Useful guidelines and references 
- RISC-V ISA summary:  http://pages.hmc.edu/harris/ddca/ddcarv/DDCArv_AppB_Harris.pdf
- RISC-V to Machine code : https://luplab.gitlab.io/rvcodecjs/
- RISC-V simulator : https://www.cs.cornell.edu/courses/cs3410/2019sp/riscv/interpreter/ 
- Data Path and Controller method by paul Franzon : 
  * https://www.youtube.com/watch?v=AuRLmvclsU8&ab_channel=NCSUDigitalASIC 
  * https://www.youtube.com/watch?v=QQ2O9D6syWw&ab_channel=NCSUDigitalASIC
- David Harris RV-32I implentation :    
  * https://www.youtube.com/watch?v=a8yewzP-kJc
  * https://www.youtube.com/watch?v=ouwuXl5AG-k
