 Timing Path to B_reg_reg[23]/D 
  
 Path Start Point : B[23] 
 Path End Point   : B_reg_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[23]                   Rise  0.2000 0.0000 0.1000 1.09016  0.894119 1.98428           1       100      c             | 
|    i_0_1_181/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_181/ZN    AND2_X1 Rise  0.2450 0.0450 0.0090 0.332092 0.869621 1.20171           1       100                    | 
|    B_reg_reg[23]/D DLH_X1  Rise  0.2450 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[23]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[23]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0160        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[25]/D 
  
 Path Start Point : B[25] 
 Path End Point   : B_reg_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[25]                   Rise  0.2000 0.0000 0.1000 0.598539 0.894119 1.49266           1       100      c             | 
|    i_0_1_183/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_183/ZN    AND2_X1 Rise  0.2450 0.0450 0.0100 0.469211 0.869621 1.33883           1       100                    | 
|    B_reg_reg[25]/D DLH_X1  Rise  0.2450 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[25]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[25]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0160        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[27]/D 
  
 Path Start Point : B[27] 
 Path End Point   : B_reg_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[27]                   Rise  0.2000 0.0000 0.1000 1.20666  0.894119 2.10078           1       100      c             | 
|    i_0_1_185/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_185/ZN    AND2_X1 Rise  0.2450 0.0450 0.0100 0.514018 0.869621 1.38364           1       100                    | 
|    B_reg_reg[27]/D DLH_X1  Rise  0.2450 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[27]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[27]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0160        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[26]/D 
  
 Path Start Point : B[26] 
 Path End Point   : B_reg_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[26]                   Rise  0.2000 0.0000 0.1000 0.277278 0.894119 1.1714            1       100      c             | 
|    i_0_1_184/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_184/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.640064 0.869621 1.50968           1       100                    | 
|    B_reg_reg[26]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[26]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[26]/G             DLH_X1    Fall  0.1960 0.0030 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0340 0.2300 | 
| data required time                       |  0.2300        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2300        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0160        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[26]/D 
  
 Path Start Point : A[26] 
 Path End Point   : A_reg_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[26]                   Rise  0.2000 0.0000 0.1000 0.457289 0.894119 1.35141           1       100      c             | 
|    i_0_1_153/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_153/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.621954 0.869621 1.49158           1       100                    | 
|    A_reg_reg[26]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[26]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[26]/G             DLH_X1    Fall  0.1960 0.0030 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0340 0.2300 | 
| data required time                       |  0.2300        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2300        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0160        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[31]/D 
  
 Path Start Point : A[31] 
 Path End Point   : A_reg_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[31]                   Rise  0.2000 0.0000 0.1000 0.29247  0.894119 1.18659           1       100      c             | 
|    i_0_1_65/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_65/ZN     AND2_X1 Rise  0.2460 0.0460 0.0100 0.573956 0.869621 1.44358           1       100                    | 
|    A_reg_reg[31]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[31]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[31]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[10]/D 
  
 Path Start Point : B[10] 
 Path End Point   : B_reg_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[10]                   Rise  0.2000 0.0000 0.1000 0.737211 0.894119 1.63133           1       100      c             | 
|    i_0_1_168/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_168/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.603219 0.869621 1.47284           1       100                    | 
|    B_reg_reg[10]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[10]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[10]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[12]/D 
  
 Path Start Point : B[12] 
 Path End Point   : B_reg_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[12]                   Rise  0.2000 0.0000 0.1000 0.353789 0.894119 1.24791           1       100      c             | 
|    i_0_1_170/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_170/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.709211 0.869621 1.57883           1       100                    | 
|    B_reg_reg[12]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[12]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[12]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[14]/D 
  
 Path Start Point : B[14] 
 Path End Point   : B_reg_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[14]                   Rise  0.2000 0.0000 0.1000 1.08136  0.894119 1.97548           1       100      c             | 
|    i_0_1_172/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_172/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.802993 0.869621 1.67261           1       100                    | 
|    B_reg_reg[14]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[14]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[14]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[24]/D 
  
 Path Start Point : B[24] 
 Path End Point   : B_reg_reg[24] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[24]                   Rise  0.2000 0.0000 0.1000 0.802413 0.894119 1.69653           1       100      c             | 
|    i_0_1_182/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_182/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.742902 0.869621 1.61252           1       100                    | 
|    B_reg_reg[24]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[24]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[24]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[28]/D 
  
 Path Start Point : B[28] 
 Path End Point   : B_reg_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[28]                   Rise  0.2000 0.0000 0.1000 1.20389  0.894119 2.09801           1       100      c             | 
|    i_0_1_186/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_186/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.703424 0.869621 1.57305           1       100                    | 
|    B_reg_reg[28]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[28]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[28]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[14]/D 
  
 Path Start Point : A[14] 
 Path End Point   : A_reg_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[14]                   Rise  0.2000 0.0000 0.1000 0.553688 0.894119 1.44781           1       100      c             | 
|    i_0_1_141/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_141/ZN    AND2_X1 Rise  0.2460 0.0460 0.0090 0.65907  0.869621 1.52869           1       100                    | 
|    A_reg_reg[14]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[14]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[14]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[23]/D 
  
 Path Start Point : A[23] 
 Path End Point   : A_reg_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[23]                   Rise  0.2000 0.0000 0.1000 1.20338  0.894119 2.0975            1       100      c             | 
|    i_0_1_150/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_150/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.735395 0.869621 1.60502           1       100                    | 
|    A_reg_reg[23]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[23]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[23]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[24]/D 
  
 Path Start Point : A[24] 
 Path End Point   : A_reg_reg[24] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[24]                   Rise  0.2000 0.0000 0.1000 0.99725  0.894119 1.89137           1       100      c             | 
|    i_0_1_151/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_151/ZN    AND2_X1 Rise  0.2460 0.0460 0.0100 0.548029 0.869621 1.41765           1       100                    | 
|    A_reg_reg[24]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[24]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[24]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[5]/D 
  
 Path Start Point : B[5] 
 Path End Point   : B_reg_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[5]                   Rise  0.2000 0.0000 0.1000 0.532638 0.894119 1.42676           1       100      c             | 
|    i_0_1_163/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_163/ZN   AND2_X1 Rise  0.2470 0.0470 0.0110 0.94413  0.869621 1.81375           1       100                    | 
|    B_reg_reg[5]/D DLH_X1  Rise  0.2470 0.0000 0.0110          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[5]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[5]/G              DLH_X1    Fall  0.1960 0.0030 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0340 0.2300 | 
| data required time                       |  0.2300        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2300        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[18]/D 
  
 Path Start Point : A[18] 
 Path End Point   : A_reg_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[18]                   Rise  0.2000 0.0000 0.1000 0.652563 0.894119 1.54668           1       100      c             | 
|    i_0_1_145/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_145/ZN    AND2_X1 Rise  0.2470 0.0470 0.0090 1.01869  0.869621 1.88832           1       100                    | 
|    A_reg_reg[18]/D DLH_X1  Rise  0.2470 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[18]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[18]/G             DLH_X1    Fall  0.1960 0.0030 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1960 0.1960 | 
| library hold check                       |  0.0340 0.2300 | 
| data required time                       |  0.2300        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2300        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[4]/D 
  
 Path Start Point : B[4] 
 Path End Point   : B_reg_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[4]                   Rise  0.2000 0.0000 0.1000 0.887923 0.894119 1.78204           1       100      c             | 
|    i_0_1_162/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_162/ZN   AND2_X1 Rise  0.2480 0.0480 0.0110 1.25171  0.869621 2.12133           1       100                    | 
|    B_reg_reg[4]/D DLH_X1  Rise  0.2480 0.0000 0.0110          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[4]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[4]/G              DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2480        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[30]/D 
  
 Path Start Point : B[30] 
 Path End Point   : B_reg_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[30]                   Rise  0.2000 0.0000 0.1000 1.02217  0.894119 1.91628           1       100      c             | 
|    i_0_1_188/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_188/ZN    AND2_X1 Rise  0.2480 0.0480 0.0110 1.32527  0.869621 2.19489           1       100                    | 
|    B_reg_reg[30]/D DLH_X1  Rise  0.2480 0.0000 0.0110          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[30]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[30]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2480        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0170        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[7]/D 
  
 Path Start Point : B[7] 
 Path End Point   : B_reg_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[7]                   Rise  0.2000 0.0000 0.1000 0.471205 0.894119 1.36532           1       100      c             | 
|    i_0_1_165/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_165/ZN   AND2_X1 Rise  0.2460 0.0460 0.0100 0.740351 0.869621 1.60997           1       100                    | 
|    B_reg_reg[7]/D DLH_X1  Rise  0.2460 0.0000 0.0100          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[7]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[7]/G              DLH_X1    Fall  0.1940 0.0010 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1940 0.1940 | 
| library hold check                       |  0.0340 0.2280 | 
| data required time                       |  0.2280        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.2280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0180        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[2]/D 
  
 Path Start Point : B[2] 
 Path End Point   : B_reg_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[2]                   Rise  0.2000 0.0000 0.1000 0.613453 0.894119 1.50757           1       100      c             | 
|    i_0_1_160/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_160/ZN   AND2_X1 Rise  0.2470 0.0470 0.0090 0.90217  0.869621 1.77179           1       100                    | 
|    B_reg_reg[2]/D DLH_X1  Rise  0.2470 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[2]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[2]/G              DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0180        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[27]/D 
  
 Path Start Point : A[27] 
 Path End Point   : A_reg_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[27]                   Rise  0.2000 0.0000 0.1000 0.892025 0.894119 1.78614           1       100      c             | 
|    i_0_1_154/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_154/ZN    AND2_X1 Rise  0.2470 0.0470 0.0100 0.858918 0.869621 1.72854           1       100                    | 
|    A_reg_reg[27]/D DLH_X1  Rise  0.2470 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[27]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[27]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0180        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[8]/D 
  
 Path Start Point : A[8] 
 Path End Point   : A_reg_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[8]                   Rise  0.2000 0.0000 0.1000 0.273169 0.894119 1.16729           1       100      c             | 
|    i_0_1_135/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_135/ZN   AND2_X1 Rise  0.2470 0.0470 0.0100 0.858948 0.869621 1.72857           1       100                    | 
|    A_reg_reg[8]/D DLH_X1  Rise  0.2470 0.0000 0.0100          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[8]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[8]/G              DLH_X1    Fall  0.1940 0.0010 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1940 0.1940 | 
| library hold check                       |  0.0340 0.2280 | 
| data required time                       |  0.2280        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0190        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[9]/D 
  
 Path Start Point : A[9] 
 Path End Point   : A_reg_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[9]                   Rise  0.2000 0.0000 0.1000 0.801709 0.894119 1.69583           1       100      c             | 
|    i_0_1_136/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_136/ZN   AND2_X1 Rise  0.2470 0.0470 0.0100 0.838389 0.869621 1.70801           1       100                    | 
|    A_reg_reg[9]/D DLH_X1  Rise  0.2470 0.0000 0.0100          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[9]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[9]/G              DLH_X1    Fall  0.1940 0.0010 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1940 0.1940 | 
| library hold check                       |  0.0340 0.2280 | 
| data required time                       |  0.2280        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.2280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0190        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[11]/D 
  
 Path Start Point : B[11] 
 Path End Point   : B_reg_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[11]                   Rise  0.2000 0.0000 0.1000 0.820224 0.894119 1.71434           1       100      c             | 
|    i_0_1_169/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_169/ZN    AND2_X1 Rise  0.2480 0.0480 0.0110 1.21332  0.869621 2.08294           1       100                    | 
|    B_reg_reg[11]/D DLH_X1  Rise  0.2480 0.0000 0.0110          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[11]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[11]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2480        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0190        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[16]/D 
  
 Path Start Point : B[16] 
 Path End Point   : B_reg_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    B[16]                      Rise  0.2000 0.0000 0.1000 0.803743 0.894119 1.69786           1       100      c             | 
|    i_0_1_174/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_174/ZN     AND2_X1   Rise  0.2430 0.0430 0.0070 0.140088 0.699202 0.83929           1       100                    | 
|    CLOCK_slh__c87/A CLKBUF_X1 Rise  0.2430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c87/Z CLKBUF_X1 Rise  0.2690 0.0260 0.0070 0.223826 0.869621 1.09345           1       100                    | 
|    B_reg_reg[16]/D  DLH_X1    Rise  0.2690 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[16]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[16]/G             DLH_X1    Fall  0.1990 0.0060 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0340 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2690        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[2]/D 
  
 Path Start Point : A[2] 
 Path End Point   : A_reg_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[2]                       Rise  0.2000 0.0000 0.1000 0.355946 0.894119 1.25007           1       100      c             | 
|    i_0_1_129/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_129/ZN     AND2_X1   Rise  0.2430 0.0430 0.0070 0.132473 0.699202 0.831676          1       100                    | 
|    CLOCK_slh__c79/A CLKBUF_X1 Rise  0.2430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c79/Z CLKBUF_X1 Rise  0.2690 0.0260 0.0070 0.164106 0.869621 1.03373           1       100                    | 
|    A_reg_reg[2]/D   DLH_X1    Rise  0.2690 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[2]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[2]/G              DLH_X1    Fall  0.1990 0.0060 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0340 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2690        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[3]/D 
  
 Path Start Point : A[3] 
 Path End Point   : A_reg_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[3]                       Rise  0.2000 0.0000 0.1000 0.309418 0.894119 1.20354           1       100      c             | 
|    i_0_1_130/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_130/ZN     AND2_X1   Rise  0.2430 0.0430 0.0070 0.132249 0.699202 0.831451          1       100                    | 
|    CLOCK_slh__c73/A CLKBUF_X1 Rise  0.2430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c73/Z CLKBUF_X1 Rise  0.2690 0.0260 0.0070 0.244832 0.869621 1.11445           1       100                    | 
|    A_reg_reg[3]/D   DLH_X1    Rise  0.2690 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[3]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[3]/G              DLH_X1    Fall  0.1990 0.0060 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0340 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2690        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[1]/D 
  
 Path Start Point : A[1] 
 Path End Point   : A_reg_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[1]                       Rise  0.2000 0.0000 0.1000 0.510461 0.894119 1.40458           1       100      c             | 
|    i_0_1_128/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_128/ZN     AND2_X1   Rise  0.2430 0.0430 0.0070 0.146203 0.699202 0.845405          1       100                    | 
|    CLOCK_slh__c83/A CLKBUF_X1 Rise  0.2430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c83/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.553931 0.869621 1.42355           1       100                    | 
|    A_reg_reg[1]/D   DLH_X1    Rise  0.2700 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[1]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[1]/G              DLH_X1    Fall  0.2000 0.0070 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2000 0.2000 | 
| library hold check                       |  0.0340 0.2340 | 
| data required time                       |  0.2340        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.2340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[4]/D 
  
 Path Start Point : A[4] 
 Path End Point   : A_reg_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[4]                       Rise  0.2000 0.0000 0.1000 0.964325 0.894119 1.85844           1       100      c             | 
|    i_0_1_131/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_131/ZN     AND2_X1   Rise  0.2430 0.0430 0.0070 0.169037 0.699202 0.868239          1       100                    | 
|    CLOCK_slh__c77/A CLKBUF_X1 Rise  0.2430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c77/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.546715 0.869621 1.41634           1       100                    | 
|    A_reg_reg[4]/D   DLH_X1    Rise  0.2700 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[4]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[4]/G              DLH_X1    Fall  0.2000 0.0070 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2000 0.2000 | 
| library hold check                       |  0.0340 0.2340 | 
| data required time                       |  0.2340        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.2340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[20]/D 
  
 Path Start Point : B[20] 
 Path End Point   : B_reg_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    B[20]                      Rise  0.2000 0.0000 0.1000 0.811354 0.894119 1.70547           1       100      c             | 
|    i_0_1_178/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_178/ZN     AND2_X1   Rise  0.2430 0.0430 0.0070 0.159643 0.699202 0.858845          1       100                    | 
|    CLOCK_slh__c99/A CLKBUF_X1 Rise  0.2430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c99/Z CLKBUF_X1 Rise  0.2690 0.0260 0.0070 0.284297 0.869621 1.15392           1       100                    | 
|    B_reg_reg[20]/D  DLH_X1    Rise  0.2690 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[20]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[20]/G             DLH_X1    Fall  0.1980 0.0050 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1980 0.1980 | 
| library hold check                       |  0.0340 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2690        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[3]/D 
  
 Path Start Point : B[3] 
 Path End Point   : B_reg_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    B[3]                       Rise  0.2000 0.0000 0.1000 0.728465 0.894119 1.62258           1       100      c             | 
|    i_0_1_161/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_161/ZN     AND2_X1   Rise  0.2430 0.0430 0.0070 0.15444  0.699202 0.853642          1       100                    | 
|    CLOCK_slh__c91/A CLKBUF_X1 Rise  0.2430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c91/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.537764 0.869621 1.40738           1       100                    | 
|    B_reg_reg[3]/D   DLH_X1    Rise  0.2700 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[3]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[3]/G              DLH_X1    Fall  0.1990 0.0060 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0340 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[6]/D 
  
 Path Start Point : B[6] 
 Path End Point   : B_reg_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    B[6]                       Rise  0.2000 0.0000 0.1000 0.383735 0.894119 1.27785           1       100      c             | 
|    i_0_1_164/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_164/ZN     AND2_X1   Rise  0.2440 0.0440 0.0080 0.3088   0.699202 1.008             1       100                    | 
|    CLOCK_slh__c85/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c85/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.468424 0.869621 1.33805           1       100                    | 
|    B_reg_reg[6]/D   DLH_X1    Rise  0.2710 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[6]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[6]/G              DLH_X1    Fall  0.2000 0.0070 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2000 0.2000 | 
| library hold check                       |  0.0340 0.2340 | 
| data required time                       |  0.2340        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[5]/D 
  
 Path Start Point : A[5] 
 Path End Point   : A_reg_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[5]                       Rise  0.2000 0.0000 0.1000 0.331964 0.894119 1.22608           1       100      c             | 
|    i_0_1_132/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_132/ZN     AND2_X1   Rise  0.2440 0.0440 0.0080 0.300524 0.699202 0.999726          1       100                    | 
|    CLOCK_slh__c75/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c75/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.305758 0.869621 1.17538           1       100                    | 
|    A_reg_reg[5]/D   DLH_X1    Rise  0.2710 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[5]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[5]/G              DLH_X1    Fall  0.2000 0.0070 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2000 0.2000 | 
| library hold check                       |  0.0340 0.2340 | 
| data required time                       |  0.2340        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[15]/D 
  
 Path Start Point : B[15] 
 Path End Point   : B_reg_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    B[15]                      Rise  0.2000 0.0000 0.1000 0.550744 0.894119 1.44486           1       100      c             | 
|    i_0_1_173/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_173/ZN     AND2_X1   Rise  0.2440 0.0440 0.0080 0.320849 0.699202 1.02005           1       100                    | 
|    CLOCK_slh__c95/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c95/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.494386 0.869621 1.36401           1       100                    | 
|    B_reg_reg[15]/D  DLH_X1    Rise  0.2710 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[15]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[15]/G             DLH_X1    Fall  0.1990 0.0060 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0340 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[18]/D 
  
 Path Start Point : B[18] 
 Path End Point   : B_reg_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    B[18]                      Rise  0.2000 0.0000 0.1000 0.649654 0.894119 1.54377           1       100      c             | 
|    i_0_1_176/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_176/ZN     AND2_X1   Rise  0.2440 0.0440 0.0070 0.220669 0.699202 0.919871          1       100                    | 
|    CLOCK_slh__c97/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c97/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.528562 0.869621 1.39818           1       100                    | 
|    B_reg_reg[18]/D  DLH_X1    Rise  0.2710 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[18]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[18]/G             DLH_X1    Fall  0.1990 0.0060 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0340 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[19]/D 
  
 Path Start Point : B[19] 
 Path End Point   : B_reg_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    B[19]                      Rise  0.2000 0.0000 0.1000 0.584186 0.894119 1.47831           1       100      c             | 
|    i_0_1_177/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_177/ZN     AND2_X1   Rise  0.2440 0.0440 0.0080 0.349099 0.699202 1.0483            1       100                    | 
|    CLOCK_slh__c89/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c89/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.297384 0.869621 1.167             1       100                    | 
|    B_reg_reg[19]/D  DLH_X1    Rise  0.2710 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[19]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[19]/G             DLH_X1    Fall  0.1990 0.0060 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0340 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[21]/D 
  
 Path Start Point : B[21] 
 Path End Point   : B_reg_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[21]                       Rise  0.2000 0.0000 0.1000 0.760074 0.894119 1.65419           1       100      c             | 
|    i_0_1_179/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_179/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.232543 0.699202 0.931745          1       100                    | 
|    CLOCK_slh__c103/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c103/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0080 0.609941 0.869621 1.47956           1       100                    | 
|    B_reg_reg[21]/D   DLH_X1    Rise  0.2710 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[21]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[21]/G             DLH_X1    Fall  0.1980 0.0050 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1980 0.1980 | 
| library hold check                       |  0.0340 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[17]/D 
  
 Path Start Point : B[17] 
 Path End Point   : B_reg_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    B[17]                      Rise  0.2000 0.0000 0.1000 0.493733 0.894119 1.38785           1       100      c             | 
|    i_0_1_175/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_175/ZN     AND2_X1   Rise  0.2440 0.0440 0.0080 0.26325  0.699202 0.962452          1       100                    | 
|    CLOCK_slh__c93/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c93/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.763293 0.869621 1.63291           1       100                    | 
|    B_reg_reg[17]/D  DLH_X1    Rise  0.2720 0.0000 0.0080          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[17]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[17]/G             DLH_X1    Fall  0.1990 0.0060 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0340 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[15]/D 
  
 Path Start Point : A[15] 
 Path End Point   : A_reg_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[15]                       Rise  0.2000 0.0000 0.1000 0.641179 0.894119 1.5353            1       100      c             | 
|    i_0_1_142/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_142/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.245705 0.699202 0.944907          1       100                    | 
|    CLOCK_slh__c125/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c125/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.50877  0.869621 1.37839           1       100                    | 
|    A_reg_reg[15]/D   DLH_X1    Rise  0.2710 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[15]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[15]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[28]/D 
  
 Path Start Point : A[28] 
 Path End Point   : A_reg_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[28]                       Rise  0.2000 0.0000 0.1000 1.56129  0.894119 2.45541           1       100      c             | 
|    i_0_1_155/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_155/ZN      AND2_X1   Rise  0.2430 0.0430 0.0090 0.145715 0.699202 0.844917          1       100                    | 
|    CLOCK_slh__c111/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c111/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0080 0.615933 0.869621 1.48555           1       100                    | 
|    A_reg_reg[28]/D   DLH_X1    Rise  0.2710 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[28]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[28]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[22]/D 
  
 Path Start Point : B[22] 
 Path End Point   : B_reg_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[22]                       Rise  0.2000 0.0000 0.1000 0.765937 0.894119 1.66006           1       100      c             | 
|    i_0_1_180/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_180/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.285096 0.699202 0.984298          1       100                    | 
|    CLOCK_slh__c105/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c105/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.633082 0.869621 1.5027            1       100                    | 
|    B_reg_reg[22]/D   DLH_X1    Rise  0.2720 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[22]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[22]/G             DLH_X1    Fall  0.1980 0.0050 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1980 0.1980 | 
| library hold check                       |  0.0340 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[6]/D 
  
 Path Start Point : A[6] 
 Path End Point   : A_reg_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[6]                        Rise  0.2000 0.0000 0.1000 0.642563 0.894119 1.53668           1       100      c             | 
|    i_0_1_133/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_133/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.263507 0.699202 0.962709          1       100                    | 
|    CLOCK_slh__c101/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c101/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.591075 0.869621 1.4607            1       100                    | 
|    A_reg_reg[6]/D    DLH_X1    Rise  0.2720 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[6]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[6]/G              DLH_X1    Fall  0.1980 0.0050 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1980 0.1980 | 
| library hold check                       |  0.0340 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[19]/D 
  
 Path Start Point : A[19] 
 Path End Point   : A_reg_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[19]                       Rise  0.2000 0.0000 0.1000 0.8157   0.894119 1.70982           1       100      c             | 
|    i_0_1_146/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_146/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.209723 0.699202 0.908925          1       100                    | 
|    CLOCK_slh__c107/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c107/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.82901  0.869621 1.69863           1       100                    | 
|    A_reg_reg[19]/D   DLH_X1    Rise  0.2720 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[19]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[19]/G             DLH_X1    Fall  0.1980 0.0050 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1980 0.1980 | 
| library hold check                       |  0.0340 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[21]/D 
  
 Path Start Point : A[21] 
 Path End Point   : A_reg_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[21]                       Rise  0.2000 0.0000 0.1000 1.23089  0.894119 2.12501           1       100      c             | 
|    i_0_1_148/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_148/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.442347 0.699202 1.14155           1       100                    | 
|    CLOCK_slh__c109/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c109/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.626978 0.869621 1.4966            1       100                    | 
|    A_reg_reg[21]/D   DLH_X1    Rise  0.2720 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[21]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[21]/G             DLH_X1    Fall  0.1980 0.0050 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1980 0.1980 | 
| library hold check                       |  0.0340 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[0]/D 
  
 Path Start Point : A[0] 
 Path End Point   : A_reg_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[0]                       Rise  0.2000 0.0000 0.1000 0.349882 0.894119 1.244             1       100      c             | 
|    i_0_1_127/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_127/ZN     AND2_X1   Rise  0.2440 0.0440 0.0080 0.331334 0.699202 1.03054           1       100                    | 
|    CLOCK_slh__c81/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c81/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.834533 0.869621 1.70415           1       100                    | 
|    A_reg_reg[0]/D   DLH_X1    Rise  0.2730 0.0000 0.0080          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[0]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[0]/G              DLH_X1    Fall  0.1990 0.0060 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1990 0.1990 | 
| library hold check                       |  0.0340 0.2330 | 
| data required time                       |  0.2330        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[13]/D 
  
 Path Start Point : B[13] 
 Path End Point   : B_reg_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[13]                       Rise  0.2000 0.0000 0.1000 0.748223 0.894119 1.64234           1       100      c             | 
|    i_0_1_171/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_171/ZN      AND2_X1   Rise  0.2430 0.0430 0.0090 0.14273  0.699202 0.841932          1       100                    | 
|    CLOCK_slh__c151/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c151/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.28127  0.869621 1.15089           1       100                    | 
|    B_reg_reg[13]/D   DLH_X1    Rise  0.2700 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[13]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[13]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2700        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[0]/D 
  
 Path Start Point : B[0] 
 Path End Point   : B_reg_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[0]                        Rise  0.2000 0.0000 0.1000 0.37105  0.894119 1.26517           1       100      c             | 
|    i_0_1_158/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_158/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.23347  0.699202 0.932672          1       100                    | 
|    CLOCK_slh__c121/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c121/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.839097 0.869621 1.70872           1       100                    | 
|    B_reg_reg[0]/D    DLH_X1    Rise  0.2720 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[0]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[0]/G              DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[1]/D 
  
 Path Start Point : B[1] 
 Path End Point   : B_reg_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                        Rise  0.2000 0.0000 0.1000 0.762724 0.894119 1.65684           1       100      c             | 
|    i_0_1_159/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_159/ZN      AND2_X1   Rise  0.2430 0.0430 0.0070 0.145732 0.699202 0.844934          1       100                    | 
|    CLOCK_slh__c133/A CLKBUF_X1 Rise  0.2430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c133/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.984565 0.869621 1.85419           1       100                    | 
|    B_reg_reg[1]/D    DLH_X1    Rise  0.2720 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[1]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[1]/G              DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[16]/D 
  
 Path Start Point : A[16] 
 Path End Point   : A_reg_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[16]                       Rise  0.2000 0.0000 0.1000 0.809507 0.894119 1.70363           1       100      c             | 
|    i_0_1_143/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_143/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.207868 0.699202 0.90707           1       100                    | 
|    CLOCK_slh__c135/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c135/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.647571 0.869621 1.51719           1       100                    | 
|    A_reg_reg[16]/D   DLH_X1    Rise  0.2720 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[16]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[16]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[17]/D 
  
 Path Start Point : A[17] 
 Path End Point   : A_reg_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[17]                       Rise  0.2000 0.0000 0.1000 0.601547 0.894119 1.49567           1       100      c             | 
|    i_0_1_144/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_144/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.298435 0.699202 0.997638          1       100                    | 
|    CLOCK_slh__c137/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c137/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.780159 0.869621 1.64978           1       100                    | 
|    A_reg_reg[17]/D   DLH_X1    Rise  0.2720 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[17]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[17]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[12]/D 
  
 Path Start Point : A[12] 
 Path End Point   : A_reg_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[12]                       Rise  0.2000 0.0000 0.1000 0.872862 0.894119 1.76698           1       100      c             | 
|    i_0_1_139/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_139/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.204925 0.699202 0.904127          1       100                    | 
|    CLOCK_slh__c115/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c115/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0090 1.07529  0.869621 1.94491           1       100                    | 
|    A_reg_reg[12]/D   DLH_X1    Rise  0.2730 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[12]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[12]/G             DLH_X1    Fall  0.1980 0.0050 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1980 0.1980 | 
| library hold check                       |  0.0340 0.2320 | 
| data required time                       |  0.2320        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[9]/D 
  
 Path Start Point : B[9] 
 Path End Point   : B_reg_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[9]                        Rise  0.2000 0.0000 0.1000 1.19785  0.894119 2.09197           1       100      c             | 
|    i_0_1_167/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_167/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.198457 0.699202 0.89766           1       100                    | 
|    CLOCK_slh__c147/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c147/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.35509  0.869621 1.22471           1       100                    | 
|    B_reg_reg[9]/D    DLH_X1    Rise  0.2710 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[9]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[9]/G              DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[8]/D 
  
 Path Start Point : B[8] 
 Path End Point   : B_reg_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[8]                        Rise  0.2000 0.0000 0.1000 0.395331 0.894119 1.28945           1       100      c             | 
|    i_0_1_166/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_166/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.187262 0.699202 0.886464          1       100                    | 
|    CLOCK_slh__c143/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c143/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.705307 0.869621 1.57493           1       100                    | 
|    B_reg_reg[8]/D    DLH_X1    Rise  0.2730 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[8]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[8]/G              DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[29]/D 
  
 Path Start Point : B[29] 
 Path End Point   : B_reg_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[29]                       Rise  0.2000 0.0000 0.1000 1.1962   0.894119 2.09031           1       100      c             | 
|    i_0_1_187/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_187/ZN      AND2_X1   Rise  0.2430 0.0430 0.0090 0.159903 0.699202 0.859105          1       100                    | 
|    CLOCK_slh__c127/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c127/Z CLKBUF_X1 Rise  0.2730 0.0300 0.0090 1.09632  0.869621 1.96594           1       100                    | 
|    B_reg_reg[29]/D   DLH_X1    Rise  0.2730 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[29]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[29]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[7]/D 
  
 Path Start Point : A[7] 
 Path End Point   : A_reg_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[7]                        Rise  0.2000 0.0000 0.1000 0.898566 0.894119 1.79269           1       100      c             | 
|    i_0_1_134/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_134/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.331115 0.699202 1.03032           1       100                    | 
|    CLOCK_slh__c117/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c117/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 1.01538  0.869621 1.885             1       100                    | 
|    A_reg_reg[7]/D    DLH_X1    Rise  0.2730 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[7]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[7]/G              DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[10]/D 
  
 Path Start Point : A[10] 
 Path End Point   : A_reg_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[10]                       Rise  0.2000 0.0000 0.1000 0.546883 0.894119 1.441             1       100      c             | 
|    i_0_1_137/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_137/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.273645 0.699202 0.972847          1       100                    | 
|    CLOCK_slh__c119/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c119/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.956963 0.869621 1.82658           1       100                    | 
|    A_reg_reg[10]/D   DLH_X1    Rise  0.2730 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[10]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[10]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[11]/D 
  
 Path Start Point : A[11] 
 Path End Point   : A_reg_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[11]                       Rise  0.2000 0.0000 0.1000 0.675084 0.894119 1.5692            1       100      c             | 
|    i_0_1_138/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_138/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.198398 0.699202 0.8976            1       100                    | 
|    CLOCK_slh__c131/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c131/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.899329 0.869621 1.76895           1       100                    | 
|    A_reg_reg[11]/D   DLH_X1    Rise  0.2730 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[11]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[11]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[13]/D 
  
 Path Start Point : A[13] 
 Path End Point   : A_reg_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[13]                       Rise  0.2000 0.0000 0.1000 0.48056  0.894119 1.37468           1       100      c             | 
|    i_0_1_140/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_140/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.178044 0.699202 0.877246          1       100                    | 
|    CLOCK_slh__c129/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c129/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0090 1.09811  0.869621 1.96773           1       100                    | 
|    A_reg_reg[13]/D   DLH_X1    Rise  0.2730 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[13]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[13]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[22]/D 
  
 Path Start Point : A[22] 
 Path End Point   : A_reg_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[22]                       Rise  0.2000 0.0000 0.1000 1.24809  0.894119 2.1422            1       100      c             | 
|    i_0_1_149/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_149/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.196173 0.699202 0.895375          1       100                    | 
|    CLOCK_slh__c141/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c141/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.97299  0.869621 1.84261           1       100                    | 
|    A_reg_reg[22]/D   DLH_X1    Rise  0.2730 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[22]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[22]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[29]/D 
  
 Path Start Point : A[29] 
 Path End Point   : A_reg_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[29]                       Rise  0.2000 0.0000 0.1000 1.27431  0.894119 2.16843           1       100      c             | 
|    i_0_1_156/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_156/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.296622 0.699202 0.995824          1       100                    | 
|    CLOCK_slh__c123/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c123/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.881105 0.869621 1.75073           1       100                    | 
|    A_reg_reg[29]/D   DLH_X1    Rise  0.2730 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[29]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[29]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[30]/D 
  
 Path Start Point : A[30] 
 Path End Point   : A_reg_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[30]                       Rise  0.2000 0.0000 0.1000 1.32398  0.894119 2.2181            1       100      c             | 
|    i_0_1_157/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_157/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.189793 0.699202 0.888995          1       100                    | 
|    CLOCK_slh__c113/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c113/Z CLKBUF_X1 Rise  0.2730 0.0290 0.0080 0.881488 0.869621 1.75111           1       100                    | 
|    A_reg_reg[30]/D   DLH_X1    Rise  0.2730 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[30]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[30]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2730        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[31]/D 
  
 Path Start Point : B[31] 
 Path End Point   : B_reg_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[31]                       Rise  0.2000 0.0000 0.1000 0.457646 0.894119 1.35177           1       100      c             | 
|    i_0_1_126/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_126/ZN      AND2_X1   Rise  0.2430 0.0430 0.0090 0.156757 0.699202 0.855959          1       100                    | 
|    CLOCK_slh__c145/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c145/Z CLKBUF_X1 Rise  0.2720 0.0290 0.0080 0.684652 0.869621 1.55427           1       100                    | 
|    B_reg_reg[31]/D   DLH_X1    Rise  0.2720 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[31]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    B_reg_reg[31]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[25]/D 
  
 Path Start Point : A[25] 
 Path End Point   : A_reg_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[25]                       Rise  0.2000 0.0000 0.1000 0.685789 0.894119 1.57991           1       100      c             | 
|    i_0_1_152/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_152/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.205429 0.699202 0.904631          1       100                    | 
|    CLOCK_slh__c149/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c149/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0070 0.532669 0.869621 1.40229           1       100                    | 
|    A_reg_reg[25]/D   DLH_X1    Rise  0.2720 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[25]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[25]/G             DLH_X1    Fall  0.1950 0.0020 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1950 0.1950 | 
| library hold check                       |  0.0340 0.2290 | 
| data required time                       |  0.2290        | 
|                                          |                | 
| data arrival time                        |  0.2720        | 
| data required time                       | -0.2290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[20]/D 
  
 Path Start Point : A[20] 
 Path End Point   : A_reg_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[20]                       Rise  0.2000 0.0000 0.1000 0.594697 0.894119 1.48882           1       100      c             | 
|    i_0_1_147/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_147/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.230954 0.699202 0.930156          1       100                    | 
|    CLOCK_slh__c139/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c139/Z CLKBUF_X1 Rise  0.2740 0.0300 0.0090 1.3949   0.869621 2.26452           1       100                    | 
|    A_reg_reg[20]/D   DLH_X1    Rise  0.2740 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[20]/G 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Rise  0.0640 0.0640 0.0190 6.62012  8.68617  15.3063           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Rise  0.0650 0.0010 0.0190          6.50043                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Fall  0.0820 0.0170 0.0180 2.1616   1.42116  3.58277           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Fall  0.0820 0.0000 0.0180          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Fall  0.1930 0.1110 0.0740 27.6713  63.0718  90.7432           64      100      F    K        | 
|    A_reg_reg[20]/G             DLH_X1    Fall  0.1970 0.0040 0.0740          0.894119                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1970 0.1970 | 
| library hold check                       |  0.0340 0.2310 | 
| data required time                       |  0.2310        | 
|                                          |                | 
| data arrival time                        |  0.2740        | 
| data required time                       | -0.2310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to multiplier/i_0_0_49/B2 
  
 Path Start Point : enable 
 Path End Point   : multiplier/i_0_0_49 (AOI21_X1) 
                       (falling gating latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    enable                           Rise  0.2000 0.0000 0.1000 2.01696  2.24856  4.26552           2       100      c             | 
|    CLOCK_slh__c153/A      CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c153/Z      CLKBUF_X1 Rise  0.2610 0.0610 0.0170 4.28253  0.699202 4.98173           1       100                    | 
|    CLOCK_slh__c157/A      CLKBUF_X1 Rise  0.2620 0.0010 0.0170          0.77983                                                   | 
|    CLOCK_slh__c157/Z      CLKBUF_X1 Rise  0.2920 0.0300 0.0070 0.367421 0.699202 1.06662           1       100                    | 
|    CLOCK_slh__c158/A      CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c158/Z      CLKBUF_X1 Rise  0.3320 0.0400 0.0170 5.40638  0.699202 6.10558           1       100                    | 
|    CLOCK_slh__c159/A      CLKBUF_X1 Rise  0.3320 0.0000 0.0170          0.77983                                                   | 
|    CLOCK_slh__c159/Z      CLKBUF_X1 Rise  0.3750 0.0430 0.0160 4.79287  0.699202 5.49207           1       100                    | 
|    CLOCK_slh__c165/A      CLKBUF_X1 Rise  0.3750 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c165/Z      CLKBUF_X1 Rise  0.4040 0.0290 0.0060 0.191868 0.699202 0.89107           1       100                    | 
|    CLOCK_slh__c166/A      CLKBUF_X1 Rise  0.4040 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c166/Z      CLKBUF_X1 Rise  0.4420 0.0380 0.0160 4.7108   0.699202 5.41              1       100                    | 
|    CLOCK_slh__c167/A      CLKBUF_X1 Rise  0.4420 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c167/Z      CLKBUF_X1 Rise  0.4710 0.0290 0.0060 0.193936 0.699202 0.893138          1       100                    | 
|    CLOCK_slh__c173/A      CLKBUF_X1 Rise  0.4710 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c173/Z      CLKBUF_X1 Rise  0.5080 0.0370 0.0150 4.52695  0.699202 5.22615           1       100                    | 
|    CLOCK_slh__c174/A      CLKBUF_X1 Rise  0.5080 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c174/Z      CLKBUF_X1 Rise  0.5500 0.0420 0.0160 4.86088  0.699202 5.56008           1       100                    | 
|    CLOCK_slh__c175/A      CLKBUF_X1 Rise  0.5500 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c175/Z      CLKBUF_X1 Rise  0.5800 0.0300 0.0070 0.228875 0.699202 0.928077          1       100                    | 
|    CLOCK_slh__c181/A      CLKBUF_X1 Rise  0.5800 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c181/Z      CLKBUF_X1 Rise  0.6170 0.0370 0.0150 4.17046  0.699202 4.86966           1       100                    | 
|    CLOCK_slh__c182/A      CLKBUF_X1 Rise  0.6170 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c182/Z      CLKBUF_X1 Rise  0.6600 0.0430 0.0170 5.12741  0.699202 5.82661           1       100                    | 
|    CLOCK_slh__c183/A      CLKBUF_X1 Rise  0.6600 0.0000 0.0170          0.77983                                                   | 
|    CLOCK_slh__c183/Z      CLKBUF_X1 Rise  0.6910 0.0310 0.0070 0.405936 0.699202 1.10514           1       100                    | 
|    CLOCK_slh__c189/A      CLKBUF_X1 Rise  0.6910 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c189/Z      CLKBUF_X1 Rise  0.7280 0.0370 0.0150 4.37291  0.699202 5.07211           1       100                    | 
|    CLOCK_slh__c190/A      CLKBUF_X1 Rise  0.7280 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c190/Z      CLKBUF_X1 Rise  0.7700 0.0420 0.0160 4.94306  0.699202 5.64226           1       100                    | 
|    CLOCK_slh__c191/A      CLKBUF_X1 Rise  0.7700 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c191/Z      CLKBUF_X1 Rise  0.7990 0.0290 0.0070 0.201884 0.699202 0.901086          1       100                    | 
|    CLOCK_slh__c195/A      CLKBUF_X1 Rise  0.7990 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c195/Z      CLKBUF_X1 Rise  0.8370 0.0380 0.0150 4.57215  0.699202 5.27135           1       100                    | 
|    CLOCK_slh__c196/A      CLKBUF_X1 Rise  0.8370 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c196/Z      CLKBUF_X1 Rise  0.8790 0.0420 0.0160 4.75068  0.699202 5.44988           1       100                    | 
|    CLOCK_slh__c197/A      CLKBUF_X1 Rise  0.8790 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c197/Z      CLKBUF_X1 Rise  0.9090 0.0300 0.0070 0.26406  0.699202 0.963262          1       100                    | 
|    CLOCK_slh__c201/A      CLKBUF_X1 Rise  0.9090 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c201/Z      CLKBUF_X1 Rise  0.9470 0.0380 0.0150 4.51894  0.699202 5.21814           1       100                    | 
|    CLOCK_slh__c202/A      CLKBUF_X1 Rise  0.9470 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c202/Z      CLKBUF_X1 Rise  0.9890 0.0420 0.0160 4.88672  0.699202 5.58592           1       100                    | 
|    CLOCK_slh__c203/A      CLKBUF_X1 Rise  0.9890 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c203/Z      CLKBUF_X1 Rise  1.0190 0.0300 0.0070 0.237352 0.699202 0.936555          1       100                    | 
|    CLOCK_slh__c207/A      CLKBUF_X1 Rise  1.0190 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c207/Z      CLKBUF_X1 Rise  1.0450 0.0260 0.0070 0.300106 0.699202 0.999308          1       100                    | 
|    CLOCK_slh__c208/A      CLKBUF_X1 Rise  1.0450 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c208/Z      CLKBUF_X1 Rise  1.0710 0.0260 0.0070 0.323771 0.699202 1.02297           1       100                    | 
|    CLOCK_slh__c209/A      CLKBUF_X1 Rise  1.0710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c209/Z      CLKBUF_X1 Rise  1.0980 0.0270 0.0070 0.519665 0.699202 1.21887           1       100                    | 
|    sph__c238/A            CLKBUF_X1 Rise  1.0980 0.0000 0.0070          0.77983                                                   | 
|    sph__c238/Z            CLKBUF_X1 Rise  1.1240 0.0260 0.0070 0.436944 0.699202 1.13615           1       100                    | 
|    sph__c239/A            CLKBUF_X1 Rise  1.1240 0.0000 0.0070          0.77983                                                   | 
|    sph__c239/Z            CLKBUF_X1 Rise  1.1600 0.0360 0.0140 3.15813  1.40993  4.56806           1       100                    | 
|    multiplier/enable                Rise  1.1600 0.0000                                                                           | 
|    multiplier/i_0_0_49/B2 AOI21_X1  Rise  1.1600 0.0000 0.0140          1.67685                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/i_0_0_49/B1 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1        AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1070 1.1070 | 
| data required time                       |  1.1070        | 
|                                          |                | 
| data arrival time                        |  1.1600        | 
| data required time                       | -1.1070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0530        | 
-------------------------------------------------------------


 Timing Path to Res_reg[1]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[24]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[24]/Q      DLH_X1    Rise  1.2480 0.0750 0.0170 0.624686 4.86206  5.48674           2       100      F             | 
|    multiplier/Res[24]                      Rise  1.2480 0.0000                                                                           | 
|    i_0_1_16/B2                   AOI22_X1  Rise  1.2480 0.0000 0.0170          1.62303                                                   | 
|    i_0_1_16/ZN                   AOI22_X1  Fall  1.2680 0.0200 0.0090 0.179371 1.54936  1.72873           1       100                    | 
|    i_0_1_15/A                    INV_X1    Fall  1.2680 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_15/ZN                   INV_X1    Rise  1.2790 0.0110 0.0060 0.212002 0.869621 1.08162           1       100                    | 
|    Res_reg[1]/D                  DLH_X1    Rise  1.2790 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[1]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[1]/G                  DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2790        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : multiplier/Res_reg[41] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[41]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[41]/Q      DLH_X1    Rise  1.2480 0.0750 0.0170 0.785975 4.57713  5.36311           2       100      F             | 
|    multiplier/Res[41]                      Rise  1.2480 0.0000                                                                           | 
|    i_0_1_55/B2                   AOI22_X1  Rise  1.2480 0.0000 0.0170          1.62303                                                   | 
|    i_0_1_55/ZN                   AOI22_X1  Fall  1.2690 0.0210 0.0090 0.275106 1.54936  1.82447           1       100                    | 
|    i_0_1_54/A                    INV_X1    Fall  1.2690 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_54/ZN                   INV_X1    Rise  1.2800 0.0110 0.0060 0.276    0.869621 1.14562           1       100                    | 
|    Res_reg[18]/D                 DLH_X1    Rise  1.2800 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[18]/G                 DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2800        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : multiplier/Res_reg[46] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[46]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[46]/Q      DLH_X1    Rise  1.2400 0.0670 0.0110 0.526582 2.18123  2.70781           1       100      F             | 
|    multiplier/Res[46]                      Rise  1.2400 0.0000                                                                           | 
|    i_0_0/p_0[22]                           Rise  1.2400 0.0000                                                                           | 
|    i_0_0/i_22/A                  XOR2_X1   Rise  1.2400 0.0000 0.0110          2.23214                                                   | 
|    i_0_0/i_22/Z                  XOR2_X1   Fall  1.2540 0.0140 0.0070 0.121392 1.50384  1.62523           1       100                    | 
|    i_0_0/M_resultTruncated[22]             Fall  1.2540 0.0000                                                                           | 
|    i_0_1_63/A1                   AOI22_X1  Fall  1.2540 0.0000 0.0070          1.50384                                                   | 
|    i_0_1_63/ZN                   AOI22_X1  Rise  1.2740 0.0200 0.0140 0.168833 1.54936  1.71819           1       100                    | 
|    i_0_1_62/A                    INV_X1    Rise  1.2740 0.0000 0.0140          1.70023                                                   | 
|    i_0_1_62/ZN                   INV_X1    Fall  1.2810 0.0070 0.0050 0.332047 0.869621 1.20167           1       100                    | 
|    Res_reg[22]/D                 DLH_X1    Fall  1.2810 0.0000 0.0050          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[22]/G                 DLH_X1    Fall  1.1970 0.0010 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1970 1.1970 | 
| library hold check                       |  0.0270 1.2240 | 
| data required time                       |  1.2240        | 
|                                          |                | 
| data arrival time                        |  1.2810        | 
| data required time                       | -1.2240        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to Res_reg[2]/D 
  
 Path Start Point : multiplier/Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[25]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[25]/Q      DLH_X1    Rise  1.2500 0.0770 0.0190 1.87279  4.57713  6.44993           2       100      F             | 
|    multiplier/Res[25]                      Rise  1.2500 0.0000                                                                           | 
|    i_0_1_23/B2                   AOI22_X1  Rise  1.2500 0.0000 0.0190          1.62303                                                   | 
|    i_0_1_23/ZN                   AOI22_X1  Fall  1.2710 0.0210 0.0100 0.291098 1.54936  1.84046           1       100                    | 
|    i_0_1_22/A                    INV_X1    Fall  1.2710 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_22/ZN                   INV_X1    Rise  1.2820 0.0110 0.0060 0.229193 0.869621 1.09881           1       100                    | 
|    Res_reg[2]/D                  DLH_X1    Rise  1.2820 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[2]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[2]/G                  DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2820        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[12]/D 
  
 Path Start Point : multiplier/Res_reg[35] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[35]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[35]/Q      DLH_X1    Rise  1.2500 0.0770 0.0190 1.80712  4.57713  6.38425           2       100      F             | 
|    multiplier/Res[35]                      Rise  1.2500 0.0000                                                                           | 
|    i_0_1_43/B2                   AOI22_X1  Rise  1.2500 0.0000 0.0190          1.62303                                                   | 
|    i_0_1_43/ZN                   AOI22_X1  Fall  1.2710 0.0210 0.0100 0.409301 1.54936  1.95866           1       100                    | 
|    i_0_1_42/A                    INV_X1    Fall  1.2710 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_42/ZN                   INV_X1    Rise  1.2820 0.0110 0.0060 0.222105 0.869621 1.09173           1       100                    | 
|    Res_reg[12]/D                 DLH_X1    Rise  1.2820 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[12]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[12]/G                 DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2820        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[14]/D 
  
 Path Start Point : multiplier/Res_reg[37] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[37]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[37]/Q      DLH_X1    Rise  1.2500 0.0770 0.0180 1.53385  4.57713  6.11098           2       100      F             | 
|    multiplier/Res[37]                      Rise  1.2500 0.0000                                                                           | 
|    i_0_1_47/B2                   AOI22_X1  Rise  1.2500 0.0000 0.0180          1.62303                                                   | 
|    i_0_1_47/ZN                   AOI22_X1  Fall  1.2710 0.0210 0.0090 0.227254 1.54936  1.77661           1       100                    | 
|    i_0_1_46/A                    INV_X1    Fall  1.2710 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_46/ZN                   INV_X1    Rise  1.2820 0.0110 0.0060 0.304272 0.869621 1.17389           1       100                    | 
|    Res_reg[14]/D                 DLH_X1    Rise  1.2820 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[14]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[14]/G                 DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2820        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[15]/D 
  
 Path Start Point : multiplier/Res_reg[38] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[38]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[38]/Q      DLH_X1    Rise  1.2500 0.0770 0.0180 1.61063  4.57713  6.18776           2       100      F             | 
|    multiplier/Res[38]                      Rise  1.2500 0.0000                                                                           | 
|    i_0_1_49/B2                   AOI22_X1  Rise  1.2500 0.0000 0.0180          1.62303                                                   | 
|    i_0_1_49/ZN                   AOI22_X1  Fall  1.2710 0.0210 0.0090 0.254456 1.54936  1.80382           1       100                    | 
|    i_0_1_48/A                    INV_X1    Fall  1.2710 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_48/ZN                   INV_X1    Rise  1.2820 0.0110 0.0060 0.17874  0.869621 1.04836           1       100                    | 
|    Res_reg[15]/D                 DLH_X1    Rise  1.2820 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[15]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[15]/G                 DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2820        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : multiplier/Res_reg[42] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[42]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[42]/Q      DLH_X1    Rise  1.2490 0.0760 0.0180 1.27223  4.57713  5.84936           2       100      F             | 
|    multiplier/Res[42]                      Rise  1.2490 0.0000                                                                           | 
|    i_0_1_57/B2                   AOI22_X1  Rise  1.2490 0.0000 0.0180          1.62303                                                   | 
|    i_0_1_57/ZN                   AOI22_X1  Fall  1.2700 0.0210 0.0100 0.227216 1.54936  1.77658           1       100                    | 
|    i_0_1_56/A                    INV_X1    Fall  1.2700 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_56/ZN                   INV_X1    Rise  1.2820 0.0120 0.0060 0.303486 0.869621 1.17311           1       100                    | 
|    Res_reg[19]/D                 DLH_X1    Rise  1.2820 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[19]/G                 DLH_X1    Fall  1.1970 0.0010 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1970 1.1970 | 
| library hold check                       |  0.0250 1.2220 | 
| data required time                       |  1.2220        | 
|                                          |                | 
| data arrival time                        |  1.2820        | 
| data required time                       | -1.2220        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : multiplier/Res_reg[43] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[43]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[43]/Q      DLH_X1    Rise  1.2500 0.0770 0.0190 1.8737   4.57713  6.45083           2       100      F             | 
|    multiplier/Res[43]                      Rise  1.2500 0.0000                                                                           | 
|    i_0_1_59/B2                   AOI22_X1  Rise  1.2500 0.0000 0.0190          1.62303                                                   | 
|    i_0_1_59/ZN                   AOI22_X1  Fall  1.2710 0.0210 0.0100 0.275926 1.54936  1.82529           1       100                    | 
|    i_0_1_58/A                    INV_X1    Fall  1.2710 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_58/ZN                   INV_X1    Rise  1.2820 0.0110 0.0060 0.21722  0.869621 1.08684           1       100                    | 
|    Res_reg[20]/D                 DLH_X1    Rise  1.2820 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[20]/G                 DLH_X1    Fall  1.1970 0.0010 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1970 1.1970 | 
| library hold check                       |  0.0250 1.2220 | 
| data required time                       |  1.2220        | 
|                                          |                | 
| data arrival time                        |  1.2820        | 
| data required time                       | -1.2220        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[13]/D 
  
 Path Start Point : multiplier/Res_reg[36] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[36]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[36]/Q      DLH_X1    Rise  1.2510 0.0780 0.0200 2.24188  4.57713  6.81901           2       100      F             | 
|    multiplier/Res[36]                      Rise  1.2510 0.0000                                                                           | 
|    i_0_1_45/B2                   AOI22_X1  Rise  1.2510 0.0000 0.0200          1.62303                                                   | 
|    i_0_1_45/ZN                   AOI22_X1  Fall  1.2720 0.0210 0.0090 0.231381 1.54936  1.78074           1       100                    | 
|    i_0_1_44/A                    INV_X1    Fall  1.2720 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_44/ZN                   INV_X1    Rise  1.2830 0.0110 0.0060 0.231512 0.869621 1.10113           1       100                    | 
|    Res_reg[13]/D                 DLH_X1    Rise  1.2830 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[13]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[13]/G                 DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2830        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[16]/D 
  
 Path Start Point : multiplier/Res_reg[39] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[39]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[39]/Q      DLH_X1    Rise  1.2510 0.0780 0.0200 2.17907  4.57713  6.7562            2       100      F             | 
|    multiplier/Res[39]                      Rise  1.2510 0.0000                                                                           | 
|    i_0_1_51/B2                   AOI22_X1  Rise  1.2510 0.0000 0.0200          1.62303                                                   | 
|    i_0_1_51/ZN                   AOI22_X1  Fall  1.2720 0.0210 0.0090 0.308356 1.54936  1.85772           1       100                    | 
|    i_0_1_50/A                    INV_X1    Fall  1.2720 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_50/ZN                   INV_X1    Rise  1.2830 0.0110 0.0060 0.249444 0.869621 1.11907           1       100                    | 
|    Res_reg[16]/D                 DLH_X1    Rise  1.2830 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[16]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[16]/G                 DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2830        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[17]/D 
  
 Path Start Point : multiplier/Res_reg[40] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[40]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[40]/Q      DLH_X1    Rise  1.2510 0.0780 0.0200 2.18191  4.57713  6.75905           2       100      F             | 
|    multiplier/Res[40]                      Rise  1.2510 0.0000                                                                           | 
|    i_0_1_53/B2                   AOI22_X1  Rise  1.2510 0.0000 0.0200          1.62303                                                   | 
|    i_0_1_53/ZN                   AOI22_X1  Fall  1.2720 0.0210 0.0090 0.223416 1.54936  1.77278           1       100                    | 
|    i_0_1_52/A                    INV_X1    Fall  1.2720 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_52/ZN                   INV_X1    Rise  1.2830 0.0110 0.0060 0.217612 0.869621 1.08723           1       100                    | 
|    Res_reg[17]/D                 DLH_X1    Rise  1.2830 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[17]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[17]/G                 DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2830        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[31]/D 
  
 Path Start Point : B_reg_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    B_reg_reg[31]/G             DLH_X1    Rise  1.2030 0.0020 0.0700          0.985498                                    F             | 
|    B_reg_reg[31]/Q             DLH_X1    Rise  1.2740 0.0710 0.0120 0.554348 2.81591  3.37026           2       100      F             | 
|    i_0_1_124/C1                AOI211_X1 Rise  1.2740 0.0000 0.0120          1.6552                                                    | 
|    i_0_1_124/ZN                AOI211_X1 Fall  1.2880 0.0140 0.0070 0.319515 0.869621 1.18914           1       100                    | 
|    Res_reg[31]/D               DLH_X1    Fall  1.2880 0.0000 0.0070          0.869621                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[31]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[31]/G                 DLH_X1    Fall  1.1970 0.0010 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1970 1.1970 | 
| library hold check                       |  0.0310 1.2280 | 
| data required time                       |  1.2280        | 
|                                          |                | 
| data arrival time                        |  1.2880        | 
| data required time                       | -1.2280        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : multiplier/Res_reg[44] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[44]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[44]/Q      DLH_X1    Rise  1.2500 0.0770 0.0190 1.78497  4.57713  6.3621            2       100      F             | 
|    multiplier/Res[44]                      Rise  1.2500 0.0000                                                                           | 
|    i_0_1_61/B2                   AOI22_X1  Rise  1.2500 0.0000 0.0190          1.62303                                                   | 
|    i_0_1_61/ZN                   AOI22_X1  Fall  1.2720 0.0220 0.0100 0.62994  1.54936  2.1793            1       100                    | 
|    i_0_1_60/A                    INV_X1    Fall  1.2720 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_60/ZN                   INV_X1    Rise  1.2830 0.0110 0.0060 0.180374 0.869621 1.04999           1       100                    | 
|    Res_reg[21]/D                 DLH_X1    Rise  1.2830 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[21]/G                 DLH_X1    Fall  1.1970 0.0010 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1970 1.1970 | 
| library hold check                       |  0.0250 1.2220 | 
| data required time                       |  1.2220        | 
|                                          |                | 
| data arrival time                        |  1.2830        | 
| data required time                       | -1.2220        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to Res_reg[3]/D 
  
 Path Start Point : multiplier/Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[26]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[26]/Q      DLH_X1    Rise  1.2520 0.0790 0.0200 2.34918  4.57713  6.92631           2       100      F             | 
|    multiplier/Res[26]                      Rise  1.2520 0.0000                                                                           | 
|    i_0_1_25/B2                   AOI22_X1  Rise  1.2520 0.0000 0.0200          1.62303                                                   | 
|    i_0_1_25/ZN                   AOI22_X1  Fall  1.2730 0.0210 0.0100 0.290864 1.54936  1.84022           1       100                    | 
|    i_0_1_24/A                    INV_X1    Fall  1.2730 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_24/ZN                   INV_X1    Rise  1.2840 0.0110 0.0060 0.170791 0.869621 1.04041           1       100                    | 
|    Res_reg[3]/D                  DLH_X1    Rise  1.2840 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[3]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[3]/G                  DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2840        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to Res_reg[5]/D 
  
 Path Start Point : multiplier/Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[28]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[28]/Q      DLH_X1    Rise  1.2520 0.0790 0.0200 2.34266  4.57713  6.91979           2       100      F             | 
|    multiplier/Res[28]                      Rise  1.2520 0.0000                                                                           | 
|    i_0_1_29/B2                   AOI22_X1  Rise  1.2520 0.0000 0.0200          1.62303                                                   | 
|    i_0_1_29/ZN                   AOI22_X1  Fall  1.2730 0.0210 0.0100 0.272109 1.54936  1.82147           1       100                    | 
|    i_0_1_28/A                    INV_X1    Fall  1.2730 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_28/ZN                   INV_X1    Rise  1.2840 0.0110 0.0060 0.23185  0.869621 1.10147           1       100                    | 
|    Res_reg[5]/D                  DLH_X1    Rise  1.2840 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[5]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[5]/G                  DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2840        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to Res_reg[11]/D 
  
 Path Start Point : multiplier/Res_reg[34] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[34]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[34]/Q      DLH_X1    Rise  1.2520 0.0790 0.0200 2.41421  4.57713  6.99134           2       100      F             | 
|    multiplier/Res[34]                      Rise  1.2520 0.0000                                                                           | 
|    i_0_1_41/B2                   AOI22_X1  Rise  1.2520 0.0000 0.0200          1.62303                                                   | 
|    i_0_1_41/ZN                   AOI22_X1  Fall  1.2730 0.0210 0.0100 0.25199  1.54936  1.80135           1       100                    | 
|    i_0_1_40/A                    INV_X1    Fall  1.2730 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_40/ZN                   INV_X1    Rise  1.2840 0.0110 0.0060 0.205007 0.869621 1.07463           1       100                    | 
|    Res_reg[11]/D                 DLH_X1    Rise  1.2840 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[11]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[11]/G                 DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2840        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to Res_reg[9]/D 
  
 Path Start Point : multiplier/Res_reg[32] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000  0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720  0.0720 0.0180             6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720  0.0000                                                                                       | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720  0.0000 0.0180                      1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120  0.0400 0.0130             3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120  0.0000 0.0130                      3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720  0.0600 0.0480             15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    multiplier/Res_reg[32]/G      DLH_X1    Rise  1.1730  0.0010 0.0480                      0.985498                                    F             | 
|    multiplier/Res_reg[32]/Q      DLH_X1    Rise  1.2550  0.0820 0.0230             3.79449  4.57713  8.37163           2       100      F             | 
|    multiplier/Res[32]                      Rise  1.2550  0.0000                                                                                       | 
|    i_0_1_37/B2                   AOI22_X1  Rise  1.2530 -0.0020 0.0230    -0.0020           1.62303                                                   | 
|    i_0_1_37/ZN                   AOI22_X1  Fall  1.2750  0.0220 0.0100             0.37609  1.54936  1.92545           1       100                    | 
|    i_0_1_36/A                    INV_X1    Fall  1.2750  0.0000 0.0100                      1.54936                                                   | 
|    i_0_1_36/ZN                   INV_X1    Rise  1.2860  0.0110 0.0060             0.273569 0.869621 1.14319           1       100                    | 
|    Res_reg[9]/D                  DLH_X1    Rise  1.2860  0.0000 0.0060                      0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[9]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[9]/G                  DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2860        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to Res_reg[4]/D 
  
 Path Start Point : multiplier/Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[27]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[27]/Q      DLH_X1    Rise  1.2540 0.0810 0.0220 3.15897  4.57713  7.73611           2       100      F             | 
|    multiplier/Res[27]                      Rise  1.2540 0.0000                                                                           | 
|    i_0_1_27/B2                   AOI22_X1  Rise  1.2540 0.0000 0.0220          1.62303                                                   | 
|    i_0_1_27/ZN                   AOI22_X1  Fall  1.2760 0.0220 0.0100 0.287481 1.54936  1.83684           1       100                    | 
|    i_0_1_26/A                    INV_X1    Fall  1.2760 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_26/ZN                   INV_X1    Rise  1.2870 0.0110 0.0060 0.215323 0.869621 1.08494           1       100                    | 
|    Res_reg[4]/D                  DLH_X1    Rise  1.2870 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[4]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[4]/G                  DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2870        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to Res_reg[10]/D 
  
 Path Start Point : multiplier/Res_reg[33] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[33]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[33]/Q      DLH_X1    Rise  1.2540 0.0810 0.0220 3.16234  4.57713  7.73947           2       100      F             | 
|    multiplier/Res[33]                      Rise  1.2540 0.0000                                                                           | 
|    i_0_1_39/B2                   AOI22_X1  Rise  1.2540 0.0000 0.0220          1.62303                                                   | 
|    i_0_1_39/ZN                   AOI22_X1  Fall  1.2760 0.0220 0.0100 0.370654 1.54936  1.92001           1       100                    | 
|    i_0_1_38/A                    INV_X1    Fall  1.2760 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_38/ZN                   INV_X1    Rise  1.2870 0.0110 0.0060 0.223646 0.869621 1.09327           1       100                    | 
|    Res_reg[10]/D                 DLH_X1    Rise  1.2870 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[10]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[10]/G                 DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2870        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to Res_reg[6]/D 
  
 Path Start Point : multiplier/Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[29]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[29]/Q      DLH_X1    Rise  1.2540 0.0810 0.0220 3.19789  4.57713  7.77502           2       100      F             | 
|    multiplier/Res[29]                      Rise  1.2540 0.0000                                                                           | 
|    i_0_1_31/B2                   AOI22_X1  Rise  1.2540 0.0000 0.0220          1.62303                                                   | 
|    i_0_1_31/ZN                   AOI22_X1  Fall  1.2760 0.0220 0.0110 0.178528 1.54936  1.72789           1       100                    | 
|    i_0_1_30/A                    INV_X1    Fall  1.2760 0.0000 0.0110          1.54936                                                   | 
|    i_0_1_30/ZN                   INV_X1    Rise  1.2880 0.0120 0.0070 0.386577 0.869621 1.2562            1       100                    | 
|    Res_reg[6]/D                  DLH_X1    Rise  1.2880 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[6]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[6]/G                  DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2880        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to Res_reg[7]/D 
  
 Path Start Point : multiplier/Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[30]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[30]/Q      DLH_X1    Rise  1.2540 0.0810 0.0220 3.1953   4.57713  7.77244           2       100      F             | 
|    multiplier/Res[30]                      Rise  1.2540 0.0000                                                                           | 
|    i_0_1_33/B2                   AOI22_X1  Rise  1.2550 0.0010 0.0220          1.62303                                                   | 
|    i_0_1_33/ZN                   AOI22_X1  Fall  1.2770 0.0220 0.0100 0.373818 1.54936  1.92318           1       100                    | 
|    i_0_1_32/A                    INV_X1    Fall  1.2770 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_32/ZN                   INV_X1    Rise  1.2880 0.0110 0.0060 0.269705 0.869621 1.13933           1       100                    | 
|    Res_reg[7]/D                  DLH_X1    Rise  1.2880 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[7]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[7]/G                  DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2880        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to Res_reg[8]/D 
  
 Path Start Point : multiplier/Res_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0720 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0720 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1120 0.0400 0.0130 3.72537  4.55795  8.28333           2       100      F    K        | 
|    multiplier/i_0_0_73/A2        NAND2_X2  Fall  1.1120 0.0000 0.0130          3.14281                                     F             | 
|    multiplier/i_0_0_73/ZN        NAND2_X2  Rise  1.1720 0.0600 0.0480 15.8106  22.353   38.1636           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[31]/G      DLH_X1    Rise  1.1730 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[31]/Q      DLH_X1    Rise  1.2550 0.0820 0.0230 3.79088  4.57713  8.36801           2       100      F             | 
|    multiplier/Res[31]                      Rise  1.2550 0.0000                                                                           | 
|    i_0_1_35/B2                   AOI22_X1  Rise  1.2550 0.0000 0.0230          1.62303                                                   | 
|    i_0_1_35/ZN                   AOI22_X1  Fall  1.2780 0.0230 0.0100 0.542431 1.54936  2.09179           1       100                    | 
|    i_0_1_34/A                    INV_X1    Fall  1.2780 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_34/ZN                   INV_X1    Rise  1.2890 0.0110 0.0060 0.248377 0.869621 1.118             1       100                    | 
|    Res_reg[8]/D                  DLH_X1    Rise  1.2890 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[8]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A   CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z   CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13              Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_29/A CLKBUF_X2 Fall  1.0730 0.0000 0.0180          1.23817                                     F             | 
|    multiplier/CTS_L2_c_tid0_29/Z CLKBUF_X2 Fall  1.1140 0.0410 0.0130 3.72538  5.19693  8.92231           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_7               Fall  1.1140 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1140 0.0000 0.0130          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1960 0.0820 0.0350 21.7839  31.5359  53.3199           32      100      F    K        | 
|    Res_reg[8]/G                  DLH_X1    Fall  1.1980 0.0020 0.0350          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| library hold check                       |  0.0250 1.2230 | 
| data required time                       |  1.2230        | 
|                                          |                | 
| data arrival time                        |  1.2890        | 
| data required time                       | -1.2230        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[17]/D 
  
 Path Start Point : B_reg_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    B_reg_reg[17]/G             DLH_X1    Rise  1.2060 0.0050 0.0700          0.985498                                    F             | 
|    B_reg_reg[17]/Q             DLH_X1    Rise  1.2760 0.0700 0.0120 0.72033  2.34073  3.06106           2       100      F             | 
|    multiplier/B[17]                      Rise  1.2760 0.0000                                                                           | 
|    multiplier/i_0_0_67/A2      AND2_X1   Rise  1.2760 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_0_67/ZN      AND2_X1   Rise  1.3060 0.0300 0.0070 0.159888 0.869621 1.02951           1       100                    | 
|    multiplier/B_in_reg[17]/D   DLH_X1    Rise  1.3060 0.0000 0.0070          0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[17]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/B_in_reg[17]/G       DLH_X1    Fall  1.2070 0.0050 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2070 1.2070 | 
| library hold check                       |  0.0230 1.2300 | 
| data required time                       |  1.2300        | 
|                                          |                | 
| data arrival time                        |  1.3060        | 
| data required time                       | -1.2300        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[21]/D 
  
 Path Start Point : B_reg_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    B_reg_reg[21]/G             DLH_X1    Rise  1.2060 0.0050 0.0700          0.985498                                    F             | 
|    B_reg_reg[21]/Q             DLH_X1    Rise  1.2760 0.0700 0.0120 0.67064  2.34073  3.01137           2       100      F             | 
|    multiplier/B[21]                      Rise  1.2760 0.0000                                                                           | 
|    multiplier/i_0_0_71/A2      AND2_X1   Rise  1.2760 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_0_71/ZN      AND2_X1   Rise  1.3060 0.0300 0.0070 0.135159 0.869621 1.00478           1       100                    | 
|    multiplier/B_in_reg[21]/D   DLH_X1    Rise  1.3060 0.0000 0.0070          0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[21]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/B_in_reg[21]/G       DLH_X1    Fall  1.2070 0.0050 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2070 1.2070 | 
| library hold check                       |  0.0230 1.2300 | 
| data required time                       |  1.2300        | 
|                                          |                | 
| data arrival time                        |  1.3060        | 
| data required time                       | -1.2300        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[2]/D 
  
 Path Start Point : B_reg_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000  1.0000 0.1000             0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000  0.0000 0.1000                      1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720  0.0720 0.0180             6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730  0.0010 0.0180                      6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040  0.0310 0.0150             2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040  0.0000 0.0150                      1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010  0.0970 0.0700             27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    B_reg_reg[2]/G              DLH_X1    Rise  1.2030  0.0020 0.0700                      0.985498                                    F             | 
|    B_reg_reg[2]/Q              DLH_X1    Rise  1.2740  0.0710 0.0120             1.13063  2.23761  3.36825           2       100      F             | 
|    multiplier/B[2]                       Rise  1.2740  0.0000                                                                                       | 
|    multiplier/i_0_0_52/A2      AND2_X1   Rise  1.2730 -0.0010 0.0120    -0.0010           0.97463                                                   | 
|    multiplier/i_0_0_52/ZN      AND2_X1   Rise  1.3060  0.0330 0.0090             1.11573  0.869621 1.98535           1       100                    | 
|    multiplier/B_in_reg[2]/D    DLH_X1    Rise  1.3060  0.0000 0.0090                      0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[2]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/B_in_reg[2]/G        DLH_X1    Fall  1.2070 0.0050 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2070 1.2070 | 
| library hold check                       |  0.0230 1.2300 | 
| data required time                       |  1.2300        | 
|                                          |                | 
| data arrival time                        |  1.3060        | 
| data required time                       | -1.2300        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[2]/D 
  
 Path Start Point : A_reg_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    A_reg_reg[2]/G              DLH_X1    Rise  1.2070 0.0060 0.0700          0.985498                                    F             | 
|    A_reg_reg[2]/Q              DLH_X1    Rise  1.2770 0.0700 0.0120 0.795765 2.23761  3.03338           2       100      F             | 
|    multiplier/A[2]                       Rise  1.2770 0.0000                                                                           | 
|    multiplier/i_0_0_27/A2      AND2_X1   Rise  1.2770 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_0_27/ZN      AND2_X1   Rise  1.3070 0.0300 0.0070 0.31737  0.869621 1.18699           1       100                    | 
|    multiplier/A_in_reg[2]/D    DLH_X1    Rise  1.3070 0.0000 0.0070          0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[2]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/A_in_reg[2]/G        DLH_X1    Fall  1.2080 0.0060 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2080 1.2080 | 
| library hold check                       |  0.0230 1.2310 | 
| data required time                       |  1.2310        | 
|                                          |                | 
| data arrival time                        |  1.3070        | 
| data required time                       | -1.2310        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[14]/D 
  
 Path Start Point : B_reg_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    B_reg_reg[14]/G             DLH_X1    Rise  1.2030 0.0020 0.0700          0.985498                                    F             | 
|    B_reg_reg[14]/Q             DLH_X1    Rise  1.2730 0.0700 0.0120 0.649977 2.38404  3.03402           2       100      F             | 
|    multiplier/B[14]                      Rise  1.2730 0.0000                                                                           | 
|    multiplier/i_0_0_64/A2      AND2_X1   Rise  1.2730 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_0_64/ZN      AND2_X1   Rise  1.3030 0.0300 0.0070 0.242098 0.869621 1.11172           1       100                    | 
|    multiplier/B_in_reg[14]/D   DLH_X1    Rise  1.3030 0.0000 0.0070          0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[14]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/B_in_reg[14]/G       DLH_X1    Fall  1.2030 0.0010 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2030 1.2030 | 
| library hold check                       |  0.0230 1.2260 | 
| data required time                       |  1.2260        | 
|                                          |                | 
| data arrival time                        |  1.3030        | 
| data required time                       | -1.2260        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[16]/D 
  
 Path Start Point : B_reg_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    B_reg_reg[16]/G             DLH_X1    Rise  1.2060 0.0050 0.0700          0.985498                                    F             | 
|    B_reg_reg[16]/Q             DLH_X1    Rise  1.2770 0.0710 0.0120 0.734452 2.38404  3.11849           2       100      F             | 
|    multiplier/B[16]                      Rise  1.2770 0.0000                                                                           | 
|    multiplier/i_0_0_66/A2      AND2_X1   Rise  1.2770 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_0_66/ZN      AND2_X1   Rise  1.3070 0.0300 0.0070 0.286562 0.869621 1.15618           1       100                    | 
|    multiplier/B_in_reg[16]/D   DLH_X1    Rise  1.3070 0.0000 0.0070          0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[16]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/B_in_reg[16]/G       DLH_X1    Fall  1.2070 0.0050 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2070 1.2070 | 
| library hold check                       |  0.0230 1.2300 | 
| data required time                       |  1.2300        | 
|                                          |                | 
| data arrival time                        |  1.3070        | 
| data required time                       | -1.2300        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[20]/D 
  
 Path Start Point : B_reg_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    B_reg_reg[20]/G             DLH_X1    Rise  1.2060 0.0050 0.0700          0.985498                                    F             | 
|    B_reg_reg[20]/Q             DLH_X1    Rise  1.2760 0.0700 0.0120 0.57846  2.38404  2.9625            2       100      F             | 
|    multiplier/B[20]                      Rise  1.2760 0.0000                                                                           | 
|    multiplier/i_0_0_70/A2      AND2_X1   Rise  1.2760 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_0_70/ZN      AND2_X1   Rise  1.3070 0.0310 0.0080 0.361964 0.869621 1.23159           1       100                    | 
|    multiplier/B_in_reg[20]/D   DLH_X1    Rise  1.3070 0.0000 0.0080          0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[20]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/B_in_reg[20]/G       DLH_X1    Fall  1.2070 0.0050 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2070 1.2070 | 
| library hold check                       |  0.0230 1.2300 | 
| data required time                       |  1.2300        | 
|                                          |                | 
| data arrival time                        |  1.3070        | 
| data required time                       | -1.2300        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[12]/D 
  
 Path Start Point : A_reg_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    A_reg_reg[12]/G             DLH_X1    Rise  1.2050 0.0040 0.0700          0.985498                                    F             | 
|    A_reg_reg[12]/Q             DLH_X1    Rise  1.2760 0.0710 0.0130 0.974822 2.44835  3.42317           2       100      F             | 
|    multiplier/A[12]                      Rise  1.2760 0.0000                                                                           | 
|    multiplier/i_0_0_37/A2      AND2_X1   Rise  1.2760 0.0000 0.0130          0.97463                                                   | 
|    multiplier/i_0_0_37/ZN      AND2_X1   Rise  1.3070 0.0310 0.0070 0.314349 0.869621 1.18397           1       100                    | 
|    multiplier/A_in_reg[12]/D   DLH_X1    Rise  1.3070 0.0000 0.0070          0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[12]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/A_in_reg[12]/G       DLH_X1    Fall  1.2070 0.0050 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2070 1.2070 | 
| library hold check                       |  0.0230 1.2300 | 
| data required time                       |  1.2300        | 
|                                          |                | 
| data arrival time                        |  1.3070        | 
| data required time                       | -1.2300        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[10]/D 
  
 Path Start Point : A_reg_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    A_reg_reg[10]/G             DLH_X1    Rise  1.2040 0.0030 0.0700          0.985498                                    F             | 
|    A_reg_reg[10]/Q             DLH_X1    Rise  1.2760 0.0720 0.0130 1.3172   2.23761  3.55482           2       100      F             | 
|    multiplier/A[10]                      Rise  1.2760 0.0000                                                                           | 
|    multiplier/i_0_0_35/A2      AND2_X1   Rise  1.2760 0.0000 0.0130          0.97463                                                   | 
|    multiplier/i_0_0_35/ZN      AND2_X1   Rise  1.3070 0.0310 0.0070 0.336801 0.869621 1.20642           1       100                    | 
|    multiplier/A_in_reg[10]/D   DLH_X1    Rise  1.3070 0.0000 0.0070          0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[10]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/A_in_reg[10]/G       DLH_X1    Fall  1.2070 0.0050 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2070 1.2070 | 
| library hold check                       |  0.0230 1.2300 | 
| data required time                       |  1.2300        | 
|                                          |                | 
| data arrival time                        |  1.3070        | 
| data required time                       | -1.2300        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[4]/D 
  
 Path Start Point : B_reg_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    B_reg_reg[4]/G              DLH_X1    Rise  1.2040 0.0030 0.0700          0.985498                                    F             | 
|    B_reg_reg[4]/Q              DLH_X1    Rise  1.2750 0.0710 0.0120 0.819515 2.37092  3.19044           2       100      F             | 
|    multiplier/B[4]                       Rise  1.2750 0.0000                                                                           | 
|    multiplier/i_0_0_54/A2      AND2_X1   Rise  1.2750 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_0_54/ZN      AND2_X1   Rise  1.3070 0.0320 0.0090 0.832073 0.869621 1.70169           1       100                    | 
|    multiplier/B_in_reg[4]/D    DLH_X1    Rise  1.3070 0.0000 0.0090          0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[4]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/B_in_reg[4]/G        DLH_X1    Fall  1.2070 0.0050 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2070 1.2070 | 
| library hold check                       |  0.0230 1.2300 | 
| data required time                       |  1.2300        | 
|                                          |                | 
| data arrival time                        |  1.3070        | 
| data required time                       | -1.2300        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[14]/D 
  
 Path Start Point : A_reg_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    A_reg_reg[14]/G             DLH_X1    Rise  1.2030 0.0020 0.0700          0.985498                                    F             | 
|    A_reg_reg[14]/Q             DLH_X1    Rise  1.2760 0.0730 0.0140 1.67164  2.38404  4.05568           2       100      F             | 
|    multiplier/A[14]                      Rise  1.2760 0.0000                                                                           | 
|    multiplier/i_0_0_39/A2      AND2_X1   Rise  1.2760 0.0000 0.0140          0.97463                                                   | 
|    multiplier/i_0_0_39/ZN      AND2_X1   Rise  1.3070 0.0310 0.0070 0.29874  0.869621 1.16836           1       100                    | 
|    multiplier/A_in_reg[14]/D   DLH_X1    Rise  1.3070 0.0000 0.0070          0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[14]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/A_in_reg[14]/G       DLH_X1    Fall  1.2070 0.0050 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2070 1.2070 | 
| library hold check                       |  0.0230 1.2300 | 
| data required time                       |  1.2300        | 
|                                          |                | 
| data arrival time                        |  1.3070        | 
| data required time                       | -1.2300        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[8]/D 
  
 Path Start Point : A_reg_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Fall  1.0000 1.0000 0.1000 0.33339  1.24879  1.58218           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z CLKBUF_X3 Fall  1.0720 0.0720 0.0180 6.62012  8.40042  15.0205           3       100      F    K        | 
|    i_0_1_125/B2                OAI21_X4  Fall  1.0730 0.0010 0.0180          6.46305                                     F             | 
|    i_0_1_125/ZN                OAI21_X4  Rise  1.1040 0.0310 0.0150 2.1616   1.24879  3.41039           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A          CLKBUF_X3 Rise  1.1040 0.0000 0.0150          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z          CLKBUF_X3 Rise  1.2010 0.0970 0.0700 27.6712  57.2236  84.8948           64      100      F    K        | 
| Data Path:                                                                                                                             | 
|    A_reg_reg[8]/G              DLH_X1    Rise  1.2020 0.0010 0.0700          0.985498                                    F             | 
|    A_reg_reg[8]/Q              DLH_X1    Rise  1.2740 0.0720 0.0130 1.20073  2.34073  3.54145           2       100      F             | 
|    multiplier/A[8]                       Rise  1.2740 0.0000                                                                           | 
|    multiplier/i_0_0_33/A2      AND2_X1   Rise  1.2740 0.0000 0.0130          0.97463                                                   | 
|    multiplier/i_0_0_33/ZN      AND2_X1   Rise  1.3040 0.0300 0.0070 0.207557 0.869621 1.07718           1       100                    | 
|    multiplier/A_in_reg[8]/D    DLH_X1    Rise  1.3040 0.0000 0.0070          0.914139                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[8]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.33339  1.42116  1.75455           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c69/A     CLKBUF_X3 Fall  1.0000 0.0000 0.1000          1.24879                                     F             | 
|    CTS_L1_tid0__c1_tid0__c69/Z     CLKBUF_X3 Fall  1.0730 0.0730 0.0180 6.62012  8.68617  15.3063           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_13                Fall  1.0730 0.0000                                                                           | 
|    multiplier/CTS_L2_c_tid0_30/A   CLKBUF_X1 Fall  1.0730 0.0000 0.0180          0.699202                                    F             | 
|    multiplier/CTS_L2_c_tid0_30/Z   CLKBUF_X1 Fall  1.1070 0.0340 0.0080 0.181795 1.647    1.8288            1       100      F    K        | 
|    multiplier/i_0_0_49/B1          AOI21_X1  Fall  1.1070 0.0000 0.0080          1.44682                                     F             | 
|    multiplier/i_0_0_49/ZN          AOI21_X1  Rise  1.1580 0.0510 0.0510 0.351959 6.25843  6.61038           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1580 0.0000 0.0510          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2020 0.0440 0.0300 31.8501  46.3184  78.1685           47      100      F    K        | 
|    multiplier/A_in_reg[8]/G        DLH_X1    Fall  1.2030 0.0010 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2030 1.2030 | 
| library hold check                       |  0.0230 1.2260 | 
| data required time                       |  1.2260        | 
|                                          |                | 
| data arrival time                        |  1.3040        | 
| data required time                       | -1.2260        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 506M, CVMEM - 1775M, PVMEM - 2263M)
