\relax 
\providecommand\zref@newlabel[2]{}
\nicematrix@redefine@check@rerun 
\providecommand\hyper@newdestlabel[2]{}
\providecommand*\HyPL@Entry[1]{}
\HyPL@Entry{0<</S/D>>}
\HyPL@Entry{1<</S/D>>}
\HyPL@Entry{8<</S/D>>}
\@writefile{toc}{\contentsline {chapter}{\numberline {Chapter 1}Switching Circuit and Logic Design}{1}{chapter.1}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {1}Boolean Algebra}{1}{section.1.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {I}Introduction}{1}{subsection.1.1.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {II}Logical Operators}{1}{subsection.1.1.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}NOT / Negation / Inversion / Complement}{1}{subsubsection.1.1.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}AND / Conjunction / Logical Multiplication}{1}{subsubsection.1.1.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}OR / Disjunction / Logical Addition / Inclusive OR}{1}{subsubsection.1.1.2.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}NAND / Not AND}{2}{subsubsection.1.1.2.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {v}NOR / Not OR}{2}{subsubsection.1.1.2.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vi}XOR / Exclusive OR}{2}{subsubsection.1.1.2.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vii}XNOR / Logical equivalence / Exclusive NOR}{2}{subsubsection.1.1.2.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {viii}IMPLY / Logical conditional}{2}{subsubsection.1.1.2.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ix}NIMPLY / Material nonimplication}{2}{subsubsection.1.1.2.9}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {III}Boolean Arithmetic}{2}{subsection.1.1.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Boolean expression}{2}{subsubsection.1.1.3.1}\protected@file@percent }
\gdef \LT@i {\LT@entry 
    {1}{26.40399pt}\LT@entry 
    {1}{26.004pt}\LT@entry 
    {1}{24.4pt}\LT@entry 
    {1}{25.977pt}\LT@entry 
    {1}{72.4928pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Boolean function}{3}{subsubsection.1.1.3.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Incompletely specified function (ISF) or Don't-care function}{3}{subsubsection.1.1.3.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}Truth table}{3}{subsubsection.1.1.3.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {v}Sum-of-products (SOP) form}{3}{subsubsection.1.1.3.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vi}Product-of-sums (POS) form}{3}{subsubsection.1.1.3.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vii}Dual}{4}{subsubsection.1.1.3.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {viii}Functionally complete}{4}{subsubsection.1.1.3.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ix}Linear Boolean function}{4}{subsubsection.1.1.3.9}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {x}Boolean Vector Functions or Boolean Multi-output Functions}{4}{subsubsection.1.1.3.10}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {IV}Theorems}{4}{subsection.1.1.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Idempotent Laws}{4}{subsubsection.1.1.4.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Involution Law}{4}{subsubsection.1.1.4.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Laws of Complementarity}{4}{subsubsection.1.1.4.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}Commutativity of AND, OR, XOR, and XNOR}{4}{subsubsection.1.1.4.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {v}Associativity of AND, OR, XOR, and XNOR}{5}{subsubsection.1.1.4.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vi}Distributivity of AND over OR and OR over AND}{5}{subsubsection.1.1.4.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vii}XOR of ANDs Theorem or Distributivity of AND over XOR}{5}{subsubsection.1.1.4.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {viii}XOR of ORs Theorem}{5}{subsubsection.1.1.4.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ix}XNOR of ORs Theorem or Distributivity of OR over XNOR}{5}{subsubsection.1.1.4.9}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {x}XNOR of ANDs Theorem}{5}{subsubsection.1.1.4.10}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xi}DeMorgan's Laws}{6}{subsubsection.1.1.4.11}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xii}Axiom of Equality}{6}{subsubsection.1.1.4.12}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xiii}Duality Principle}{6}{subsubsection.1.1.4.13}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xiv}Uniting Theorems}{6}{subsubsection.1.1.4.14}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xv}Absorption Theorems}{6}{subsubsection.1.1.4.15}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xvi}Elimination Theorems}{6}{subsubsection.1.1.4.16}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xvii}Consensus Theorems}{6}{subsubsection.1.1.4.17}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xviii}Shannon's expansion theorem, Shannon decomposition, Boole's expansion theorem, or fundamental theorem of Boolean algebra}{7}{subsubsection.1.1.4.18}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xix}Combination of Distributivity and Consensus Theorem}{7}{subsubsection.1.1.4.19}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xx}XOR and XNOR Series Theorems}{7}{subsubsection.1.1.4.20}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxi}Consensus of XOR Theorem}{9}{subsubsection.1.1.4.21}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {V}Minterm and Maxterm Expansions, Canonical Expansions, or Standard Expansion}{9}{subsection.1.1.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Minterm expansion, canonical SOP, or standard SOP}{9}{subsubsection.1.1.5.1}\protected@file@percent }
\gdef \LT@ii {\LT@entry 
    {1}{18.82399pt}\LT@entry 
    {1}{18.4pt}\LT@entry 
    {1}{18.4pt}\LT@entry 
    {1}{20.5pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Maxterm expansion, canonical POS, or standard POS}{10}{subsubsection.1.1.5.2}\protected@file@percent }
\gdef \LT@iii {\LT@entry 
    {1}{18.82399pt}\LT@entry 
    {1}{18.4pt}\LT@entry 
    {1}{18.4pt}\LT@entry 
    {1}{20.5pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Incompletely specified boolean functions}{11}{subsubsection.1.1.5.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}NOT, AND, and OR of functions}{11}{subsubsection.1.1.5.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {VI}Minimum form}{12}{subsection.1.1.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Implicant or 1-term}{12}{subsubsection.1.1.6.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Implicate or 0-term}{12}{subsubsection.1.1.6.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Prime implicant (PI)}{12}{subsubsection.1.1.6.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}Prime implicate}{12}{subsubsection.1.1.6.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {v}Essential prime implicant (EPI)}{12}{subsubsection.1.1.6.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vi}Essential prime implicate}{12}{subsubsection.1.1.6.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vii}Minimum/minimal SOP form or minimum sum (of prime implicants)}{12}{subsubsection.1.1.6.7}\protected@file@percent }
\gdef \LT@iv {\LT@entry 
    {1}{38.72pt}\LT@entry 
    {1}{45.4922pt}\LT@entry 
    {1}{45.4922pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {viii}Minimum/minimal POS form or minimum product (of prime implicates)}{13}{subsubsection.1.1.6.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {VII}Karnaugh Maps}{13}{subsection.1.1.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Draw Karnaugh Maps of less than five variables}{13}{subsubsection.1.1.7.1}\protected@file@percent }
\gdef \LT@v {\LT@entry 
    {1}{53.74002pt}\LT@entry 
    {1}{56.4924pt}\LT@entry 
    {1}{56.4924pt}}
\gdef \LT@vi {\LT@entry 
    {1}{55.12pt}\LT@entry 
    {1}{67.4926pt}\LT@entry 
    {1}{67.4926pt}\LT@entry 
    {1}{67.4926pt}\LT@entry 
    {1}{67.4926pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Group 1's}{14}{subsubsection.1.1.7.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Select collections of groups}{14}{subsubsection.1.1.7.3}\protected@file@percent }
\gdef \LT@vii {\LT@entry 
    {1}{32.0pt}\LT@entry 
    {1}{55.57999pt}\LT@entry 
    {1}{112.52374pt}\LT@entry 
    {1}{112.52374pt}\LT@entry 
    {1}{112.52374pt}\LT@entry 
    {1}{112.52374pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}Other uses of Karnaugh Maps}{15}{subsubsection.1.1.7.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {v}Veitch Diagrams}{15}{subsubsection.1.1.7.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vi}Five-variable Karnaugh Maps}{15}{subsubsection.1.1.7.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vii}Finding minimum POS form}{16}{subsubsection.1.1.7.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {VIII}Map-entered variable (MEV) or Variable entrant map (VEM)}{16}{subsection.1.1.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}One MEV}{16}{subsubsection.1.1.8.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Multiple MEVs}{17}{subsubsection.1.1.8.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {IX}Quine-McCluskey Method}{18}{subsection.1.1.9}\protected@file@percent }
\gdef \LT@viii {\LT@entry 
    {1}{56.09598pt}\LT@entry 
    {1}{24.4pt}\LT@entry 
    {1}{18.0pt}\LT@entry 
    {1}{18.0pt}\LT@entry 
    {1}{18.0pt}\LT@entry 
    {1}{18.4pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Minterm expansion}{19}{subsubsection.1.1.9.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Group minterms}{19}{subsubsection.1.1.9.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Combine minterms}{19}{subsubsection.1.1.9.3}\protected@file@percent }
\gdef \LT@ix {\LT@entry 
    {1}{56.09598pt}\LT@entry 
    {1}{24.4pt}\LT@entry 
    {1}{18.0pt}\LT@entry 
    {1}{18.0pt}\LT@entry 
    {1}{18.0pt}\LT@entry 
    {1}{18.4pt}}
\gdef \LT@x {\LT@entry 
    {1}{56.09598pt}\LT@entry 
    {1}{41.40019pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.62pt}}
\gdef \LT@xi {\LT@entry 
    {1}{56.09598pt}\LT@entry 
    {1}{63.40059pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.62pt}}
\gdef \LT@xii {\LT@entry 
    {1}{56.09598pt}\LT@entry 
    {1}{24.4pt}\LT@entry 
    {1}{18.0pt}\LT@entry 
    {1}{18.0pt}\LT@entry 
    {1}{18.0pt}\LT@entry 
    {1}{18.4pt}\LT@entry 
    {1}{15.76pt}}
\gdef \LT@xiii {\LT@entry 
    {1}{56.09598pt}\LT@entry 
    {1}{41.40019pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.62pt}\LT@entry 
    {1}{15.76pt}}
\gdef \LT@xiv {\LT@entry 
    {1}{56.09598pt}\LT@entry 
    {1}{63.40059pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.22pt}\LT@entry 
    {1}{20.62pt}}
\gdef \LT@xv {\LT@entry 
    {1}{88.2936pt}\LT@entry 
    {1}{19.68pt}\LT@entry 
    {1}{19.68pt}\LT@entry 
    {1}{19.68pt}\LT@entry 
    {1}{19.68pt}\LT@entry 
    {1}{19.68pt}\LT@entry 
    {1}{19.68pt}\LT@entry 
    {1}{19.68pt}\LT@entry 
    {1}{19.68pt}\LT@entry 
    {1}{24.0pt}\LT@entry 
    {1}{24.0pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}Create prime implicant chart}{22}{subsubsection.1.1.9.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {v}Select ssential prime implicants}{22}{subsubsection.1.1.9.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vi}Petrick's method}{23}{subsubsection.1.1.9.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vii}Incompletely specified Boolean functions}{23}{subsubsection.1.1.9.7}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {2}Combinational Circuit}{23}{section.1.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {I}Logic gate}{23}{subsection.1.2.1}\protected@file@percent }
\gdef \LT@xvi {\LT@entry 
    {1}{117.8459pt}\LT@entry 
    {1}{117.4459pt}\LT@entry 
    {1}{117.4459pt}\LT@entry 
    {1}{117.4459pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Logic gate symbols}{24}{subsubsection.1.2.1.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Alternative symbols}{24}{subsubsection.1.2.1.2}\protected@file@percent }
\gdef \LT@xvii {\LT@entry 
    {1}{117.8459pt}\LT@entry 
    {1}{117.4459pt}\LT@entry 
    {1}{117.4459pt}\LT@entry 
    {1}{117.4459pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Fan-ins}{25}{subsubsection.1.2.1.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}Buffer}{26}{subsubsection.1.2.1.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {II}Switching circuit}{26}{subsection.1.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Digital system}{26}{subsubsection.1.2.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Circuit (ckt)}{26}{subsubsection.1.2.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Switching circuit or digital circuit}{26}{subsubsection.1.2.2.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}Logic circuit}{26}{subsubsection.1.2.2.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {v}Analog system}{26}{subsubsection.1.2.2.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vi}System design}{26}{subsubsection.1.2.2.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vii}(Digital) logic design}{26}{subsubsection.1.2.2.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {viii}Circuit design}{26}{subsubsection.1.2.2.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ix}Combinational circuit}{26}{subsubsection.1.2.2.9}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {x}Sequential circuit}{27}{subsubsection.1.2.2.10}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xi}Switch, switching device, or switch element}{27}{subsubsection.1.2.2.11}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xii}Active high and low}{27}{subsubsection.1.2.2.12}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xiii}Bus}{27}{subsubsection.1.2.2.13}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xiv}Pull-up and Pull-down resistors}{27}{subsubsection.1.2.2.14}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xv}Feedback}{27}{subsubsection.1.2.2.15}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {III}Multi-level combinational circuits}{27}{subsection.1.2.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Introduction}{27}{subsubsection.1.2.3.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Design of circuits of AND and OR gates}{28}{subsubsection.1.2.3.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Degeneracy}{28}{subsubsection.1.2.3.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}Design of two-level circuits}{29}{subsubsection.1.2.3.4}\protected@file@percent }
\gdef \LT@xviii {\LT@entry 
    {1}{80.58798pt}\LT@entry 
    {2}{73.51599pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {v}Design of multi-level NAND- and NOR-gate circuits}{30}{subsubsection.1.2.3.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vi}Circuit conversion using inversion bubbles}{30}{subsubsection.1.2.3.6}\protected@file@percent }
\gdef \LT@xix {\LT@entry 
    {1}{80.58798pt}\LT@entry 
    {2}{73.51599pt}}
\@writefile{toc}{\contentsline {subsection}{\numberline {IV}Multiple-output combinational circuits}{31}{subsection.1.2.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Minimal cost realization}{31}{subsubsection.1.2.4.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Karnaugh Maps}{31}{subsubsection.1.2.4.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Design of multiple-output NAND- and NOR-gate circuits}{32}{subsubsection.1.2.4.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {V}Delays and Hazards}{32}{subsection.1.2.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Propagation delays and timing diagram}{32}{subsubsection.1.2.5.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Inertial delays}{32}{subsubsection.1.2.5.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Hazards}{33}{subsubsection.1.2.5.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {VI}Simulation and testing of logic circuits}{34}{subsection.1.2.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Verilog, SystemVerilog, and VHDL}{34}{subsubsection.1.2.6.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Four-valued logic}{34}{subsubsection.1.2.6.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Simulation and testing}{35}{subsubsection.1.2.6.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {VII}Integrated Circuit (IC)}{35}{subsection.1.2.7}\protected@file@percent }
\gdef \LT@xx {\LT@entry 
    {1}{59.71999pt}\LT@entry 
    {1}{157.42pt}\LT@entry 
    {1}{39.088pt}\LT@entry 
    {1}{221.62pt}\LT@entry 
    {1}{208.276pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Integrated circuit package}{36}{subsubsection.1.2.7.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Scales}{36}{subsubsection.1.2.7.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {VIII}Combinational circuits}{36}{subsection.1.2.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Multiplexer (MUX)}{36}{subsubsection.1.2.8.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Three-state buffer or tri-state buffer}{37}{subsubsection.1.2.8.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Bidirectional I/O pin}{37}{subsubsection.1.2.8.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}Half adder (HA)}{38}{subsubsection.1.2.8.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {v}Half subtractor (HS)}{38}{subsubsection.1.2.8.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vi}Full adder (FA)}{38}{subsubsection.1.2.8.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vii}Full subtractor (FS)}{39}{subsubsection.1.2.8.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {viii}Parallel (binary) adder or ripple-carry adder (RCA)}{39}{subsubsection.1.2.8.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ix}Parallel (binary) subtractor or ripple-borrow subtractor (RBS)}{39}{subsubsection.1.2.8.9}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {x}Adder-subtractor}{40}{subsubsection.1.2.8.10}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xi}One's complement adder}{40}{subsubsection.1.2.8.11}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xii}One's complement subtractor}{40}{subsubsection.1.2.8.12}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xiii}Carry-lookahead adder (CLA)}{40}{subsubsection.1.2.8.13}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xiv}Decoders}{41}{subsubsection.1.2.8.14}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xv}Normal encoders}{42}{subsubsection.1.2.8.15}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xvi}Priority encoders}{42}{subsubsection.1.2.8.16}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {IX}Read-only memory (ROM)}{42}{subsection.1.2.9}\protected@file@percent }
\gdef \LT@xxi {\LT@entry 
    {1}{133.928pt}\LT@entry 
    {1}{74.41599pt}\LT@entry 
    {1}{243.976pt}}
\@writefile{toc}{\contentsline {subsection}{\numberline {X}Programmable Logic Devices (PLDs)}{44}{subsection.1.2.10}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Programmable Logic Arrays (PLAs)}{44}{subsubsection.1.2.10.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Programmable Array Logic (PAL)}{45}{subsubsection.1.2.10.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Complex Programmable Logic Devices (CPLDs)}{46}{subsubsection.1.2.10.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}Field-Programmable Gate Arrays (FGPAs)}{46}{subsubsection.1.2.10.4}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {3}Sequential Circuit}{46}{section.1.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {I}Latches and Flip-Flops}{46}{subsection.1.3.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Clock (CLK) signal}{46}{subsubsection.1.3.1.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Synchronous and asynchronous system}{46}{subsubsection.1.3.1.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Latch}{47}{subsubsection.1.3.1.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}State variable}{47}{subsubsection.1.3.1.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {v}Asynchronous, Edge-triggered, and Level-triggered latch}{47}{subsubsection.1.3.1.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vi}Gated or level-sensitive latch}{47}{subsubsection.1.3.1.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vii}Flip-flop (FF)}{47}{subsubsection.1.3.1.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {viii}Response time or Delay time}{48}{subsubsection.1.3.1.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ix}Present state and Next state}{48}{subsubsection.1.3.1.9}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {x}Moore Machine}{48}{subsubsection.1.3.1.10}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xi}Mealy Machine}{48}{subsubsection.1.3.1.11}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xii}Metastable state}{48}{subsubsection.1.3.1.12}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xiii}Essential hazard}{49}{subsubsection.1.3.1.13}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xiv}Race condition, race hazard, or race}{49}{subsubsection.1.3.1.14}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xv}(Active-high) S-R Latch}{49}{subsubsection.1.3.1.15}\protected@file@percent }
\gdef \LT@xxii {\LT@entry 
    {1}{21.43999pt}\LT@entry 
    {1}{21.28pt}\LT@entry 
    {1}{21.77199pt}\LT@entry 
    {1}{28.43698pt}\LT@entry 
    {1}{32.65398pt}\LT@entry 
    {1}{21.328pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xvi}Active-low S-R Latch}{50}{subsubsection.1.3.1.16}\protected@file@percent }
\gdef \LT@xxiii {\LT@entry 
    {1}{21.43999pt}\LT@entry 
    {1}{21.28pt}\LT@entry 
    {1}{21.77199pt}\LT@entry 
    {1}{28.43698pt}\LT@entry 
    {1}{32.65398pt}\LT@entry 
    {1}{21.328pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xvii}Switch Debouncing with an S-R Latch}{51}{subsubsection.1.3.1.17}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xviii}NOR-gate Gated S-R Latch}{52}{subsubsection.1.3.1.18}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xix}NAND-gate Gated S-R Latch}{52}{subsubsection.1.3.1.19}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xx}(Gated) D Latch or Transparent Latch}{53}{subsubsection.1.3.1.20}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxi}(Asynchronous) J-K Latch}{53}{subsubsection.1.3.1.21}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxii}Gated J-K Latch}{54}{subsubsection.1.3.1.22}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxiii}Edge-triggered flip-flops}{54}{subsubsection.1.3.1.23}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxiv}(Edge-triggered) S-R flip-flop (JKFF)}{55}{subsubsection.1.3.1.24}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxv}(Edge-triggered) D flip-flop (DFF)}{55}{subsubsection.1.3.1.25}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxvi}(Edge-triggered) J-K flip-flop (JKFF)}{55}{subsubsection.1.3.1.26}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxvii}(Edge-triggered) T flip-flop (TFF)}{55}{subsubsection.1.3.1.27}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxviii}Pulse-triggered flip-flops}{55}{subsubsection.1.3.1.28}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxix}Master-slave flip-flops}{55}{subsubsection.1.3.1.29}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxx}Master-slave S-R flip-flop (SRFF)}{56}{subsubsection.1.3.1.30}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxxi}Master-slave D flip-flop}{56}{subsubsection.1.3.1.31}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxxii}Master-slave J-K flip-flop (JKFF)}{56}{subsubsection.1.3.1.32}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxxiii}Flip-flops with asynchronous clear and preset}{56}{subsubsection.1.3.1.33}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxxiv}Flip-flops with clock enable}{57}{subsubsection.1.3.1.34}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {II}Registers and Counters}{57}{subsection.1.3.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {i}Register}{57}{subsubsection.1.3.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ii}Data Transfer Between Registers with Tri-state Buffers}{57}{subsubsection.1.3.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iii}Data Transfer Between Registers with Multiplexers}{58}{subsubsection.1.3.2.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {iv}Accumulator}{58}{subsubsection.1.3.2.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {v}Shift Register}{58}{subsubsection.1.3.2.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vi}Serial-In Serial-Out (SISO) Shift Register}{58}{subsubsection.1.3.2.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {vii}Serial-In Parallel-Out (SIPO) Shift Register}{59}{subsubsection.1.3.2.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {viii}Parallel-In Serial-Out (PISO) Shift Register}{59}{subsubsection.1.3.2.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {ix}Parallel-In Parallel-Out (PIPO) Shift Register}{59}{subsubsection.1.3.2.9}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {x}Parallel-In Serial-Out (PISO) Bidirectional Shift Register}{59}{subsubsection.1.3.2.10}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xi}Serial-In Serial-Out (SISO) Bidirectional Shift Register}{60}{subsubsection.1.3.2.11}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xii}Parallel-In Parallel-Out (PIPO) Bidirectional Shift Register}{60}{subsubsection.1.3.2.12}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xiii}Serial-In Parallel-Out (SIPO) Bidirectional Shift Register}{60}{subsubsection.1.3.2.13}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xiv}Counter}{60}{subsubsection.1.3.2.14}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xv}Synchronous Counter}{60}{subsubsection.1.3.2.15}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xvi}Shift Register Counter}{61}{subsubsection.1.3.2.16}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xvii}Ring Counter}{61}{subsubsection.1.3.2.17}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xviii}Johnson counter, Twisted Ring Counter, or Mod-2n Counter}{61}{subsubsection.1.3.2.18}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xix}Linear (Feedback) Shift Register (LFSR) Counter}{61}{subsubsection.1.3.2.19}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xx}Synchronous Binary Up Counter}{61}{subsubsection.1.3.2.20}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxi}Synchronous Down Counter}{61}{subsubsection.1.3.2.21}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxii}Synchronous Up/Down (U/D) Counter}{62}{subsubsection.1.3.2.22}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxiii}Loadable Counter}{63}{subsubsection.1.3.2.23}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxiv}State-Transition Table or Transition Table}{63}{subsubsection.1.3.2.24}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxv}Next-state Map}{63}{subsubsection.1.3.2.25}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxvi}Design of General Synchronous Counter with T Flip-Flops}{63}{subsubsection.1.3.2.26}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxvii}Design of General Synchronous Counter with D Flip-Flops}{63}{subsubsection.1.3.2.27}\protected@file@percent }
\gdef \LT@xxiv {\LT@entry 
    {1}{26.75pt}\LT@entry 
    {1}{28.43698pt}\LT@entry 
    {1}{25.17801pt}\LT@entry 
    {1}{26.25801pt}}
\gdef \LT@xxv {\LT@entry 
    {1}{26.75pt}\LT@entry 
    {1}{28.43698pt}\LT@entry 
    {1}{23.858pt}\LT@entry 
    {1}{26.522pt}}
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxviii}Design of General Synchronous Counter with S-R Flip-Flops}{64}{subsubsection.1.3.2.28}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {xxix}Design of General Synchronous Counter with J-K Flip-Flops}{64}{subsubsection.1.3.2.29}\protected@file@percent }
\ttl@finishall
\gdef \@abspage@last{73}
