{
  "design": {
    "design_info": {
      "boundary_crc": "0xAD93CCCDAD93CCCD",
      "device": "xc7z020clg400-1",
      "name": "design_motor_encoders",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "encoder_direction_0": "",
      "clock_counter_0": "",
      "sim_clk_gen_0": "",
      "div_gen_0": "",
      "xlconstant_1": "",
      "xlconstant_0": "",
      "combiner_0": ""
    },
    "ports": {
      "a_0": {
        "direction": "I"
      },
      "b_0": {
        "direction": "I"
      },
      "o_0": {
        "direction": "O",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "encoder_direction_0": {
        "vlnv": "xilinx.com:module_ref:encoder_direction:1.0",
        "ip_revision": "1",
        "xci_name": "design_motor_encoders_encoder_direction_0_0",
        "xci_path": "ip\\design_motor_encoders_encoder_direction_0_0\\design_motor_encoders_encoder_direction_0_0.xci",
        "inst_hier_path": "encoder_direction_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "encoder_direction",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_motor_encoders_sim_clk_gen_0_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "pulse": {
            "direction": "O"
          },
          "dir": {
            "direction": "O"
          }
        }
      },
      "clock_counter_0": {
        "vlnv": "xilinx.com:module_ref:clock_counter:1.0",
        "ip_revision": "1",
        "xci_name": "design_motor_encoders_clock_counter_0_0",
        "xci_path": "ip\\design_motor_encoders_clock_counter_0_0\\design_motor_encoders_clock_counter_0_0.xci",
        "inst_hier_path": "clock_counter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pulse": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_motor_encoders_sim_clk_gen_0_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "cnt": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "ip_revision": "5",
        "xci_name": "design_motor_encoders_sim_clk_gen_0_1",
        "xci_path": "ip\\design_motor_encoders_sim_clk_gen_0_1\\design_motor_encoders_sim_clk_gen_0_1.xci",
        "inst_hier_path": "sim_clk_gen_0"
      },
      "div_gen_0": {
        "vlnv": "xilinx.com:ip:div_gen:5.1",
        "ip_revision": "23",
        "xci_name": "design_motor_encoders_div_gen_0_0",
        "xci_path": "ip\\design_motor_encoders_div_gen_0_0\\design_motor_encoders_div_gen_0_0.xci",
        "inst_hier_path": "div_gen_0",
        "parameters": {
          "divide_by_zero_detect": {
            "value": "true"
          },
          "dividend_and_quotient_width": {
            "value": "32"
          },
          "divisor_width": {
            "value": "32"
          },
          "fractional_width": {
            "value": "32"
          },
          "latency": {
            "value": "34"
          },
          "operand_sign": {
            "value": "Unsigned"
          },
          "remainder_type": {
            "value": "Remainder"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_motor_encoders_xlconstant_0_1",
        "xci_path": "ip\\design_motor_encoders_xlconstant_0_1\\design_motor_encoders_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "1600000000"
          },
          "CONST_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_motor_encoders_xlconstant_0_2",
        "xci_path": "ip\\design_motor_encoders_xlconstant_0_2\\design_motor_encoders_xlconstant_0_2.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "combiner_0": {
        "vlnv": "xilinx.com:module_ref:combiner:1.0",
        "ip_revision": "1",
        "xci_name": "design_motor_encoders_combiner_0_0",
        "xci_path": "ip\\design_motor_encoders_combiner_0_0\\design_motor_encoders_combiner_0_0.xci",
        "inst_hier_path": "combiner_0",
        "parameters": {
          "lowbits": {
            "value": "15"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "combiner",
          "boundary_crc": "0x0"
        },
        "ports": {
          "h": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "l": {
            "direction": "I",
            "left": "14",
            "right": "0"
          },
          "o": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_motor_encoders_sim_clk_gen_0_1_clk",
                "value_src": "default_prop"
              }
            }
          }
        }
      }
    },
    "nets": {
      "a_0_1": {
        "ports": [
          "a_0",
          "encoder_direction_0/a"
        ]
      },
      "b_0_1": {
        "ports": [
          "b_0",
          "encoder_direction_0/b"
        ]
      },
      "clock_counter_0_cnt": {
        "ports": [
          "clock_counter_0/cnt",
          "div_gen_0/s_axis_divisor_tdata"
        ]
      },
      "combiner_0_o": {
        "ports": [
          "combiner_0/o",
          "o_0"
        ]
      },
      "div_gen_0_m_axis_dout_tdata": {
        "ports": [
          "div_gen_0/m_axis_dout_tdata",
          "combiner_0/l"
        ]
      },
      "encoder_direction_0_dir": {
        "ports": [
          "encoder_direction_0/dir",
          "combiner_0/h"
        ]
      },
      "encoder_direction_0_pulse": {
        "ports": [
          "encoder_direction_0/pulse",
          "clock_counter_0/pulse"
        ]
      },
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "encoder_direction_0/clk",
          "clock_counter_0/clk",
          "div_gen_0/aclk",
          "combiner_0/clk"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "div_gen_0/s_axis_divisor_tvalid",
          "div_gen_0/s_axis_dividend_tvalid"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "div_gen_0/s_axis_dividend_tdata"
        ]
      }
    }
  }
}