{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "23", "@year": "2021", "@timestamp": "2021-07-23T07:23:32.000032-04:00", "@month": "07"}, "ait:date-sort": {"@day": "25", "@year": "2013", "@month": "10"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Synthesis of parallel hierarchical finite state machines", "abstracts": "This paper presents a novel model and method for synthesis of parallel hierarchical finite state machines (PHFSM) that permit to implement such algorithms, which are: 1) composed of modules; 2) the modules can be activated from other modules; 3) more than one module can be activated in parallel. The synthesis involves three basic steps: 1) conversion of a given specification to special state transition diagrams; 2) use of the proposed hardware description language templates; 3) synthesis of the circuit from the templates. The results of experiments have proven the effectiveness and practicability of the proposed technique. \u00a9 2013 IEEE.", "correspondence": {"affiliation": {"country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}]}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "hardware accelerators", "@xml:lang": "eng"}, {"$": "Hierarchy", "@xml:lang": "eng"}, {"$": "programming techniques", "@xml:lang": "eng"}, {"$": "recursion", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Iran. Conf. Electr. Eng., ICEE", "@country": "usa", "issuetitle": "2013 21st Iranian Conference on Electrical Engineering, ICEE 2013", "@type": "p", "publicationyear": {"@first": "2013"}, "isbn": {"$": "9781467356343", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2013 21st Iranian Conference on Electrical Engineering, ICEE 2013", "confcatnumber": "CFP1363J-ART", "conflocation": {"city-group": "Mashhad", "@country": "irn"}, "confcode": "100029", "confdate": {"enddate": {"@day": "16", "@year": "2013", "@month": "05"}, "startdate": {"@day": "14", "@year": "2013", "@month": "05"}}}}}, "sourcetitle": "2013 21st Iranian Conference on Electrical Engineering, ICEE 2013", "article-number": "6599683", "@srcid": "21100265318", "publicationdate": {"year": "2013", "date-text": {"@xfab-added": "true", "$": "2013"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2208"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "709", "classification-description": "Electrical Engineering, General"}, {"classification-code": "722", "classification-description": "Computer Hardware"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2013 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "25", "@year": "2013", "@month": "10"}}, "itemidlist": {"itemid": [{"$": "370065304", "@idtype": "PUI"}, {"$": "20134316895830", "@idtype": "CPX"}, {"$": "84886900400", "@idtype": "SCP"}, {"$": "84886900400", "@idtype": "SGR"}], "ce:doi": "10.1109/IranianCEE.2013.6599683"}}, "tail": {"bibliography": {"@refcount": "8", "reference": [{"ref-fulltext": "Giovanni De Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, Inc., 1994.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0004077620", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill, Inc", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "De Micheli", "ce:indexed-name": "De Micheli G."}]}, "ref-sourcetitle": "Synthesis and Optimization of Digital Circuits"}}, {"ref-fulltext": "T.Villa, T.Kam, R.K.Brayton, A.Sangiovanni-Vincentelli, Synthesis of Finite State Machines: Logic Optimization. Kluwer Academic Publishers, 1997, 381 p.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "refd-itemidlist": {"itemid": {"$": "84886931363", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publishers, 381 p", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Villa", "ce:indexed-name": "Villa T."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Kam", "ce:indexed-name": "Kam T."}, {"@seq": "3", "ce:initials": "A.R.K.", "@_fa": "true", "ce:surname": "Brayton", "ce:indexed-name": "Brayton A.R.K."}]}, "ref-sourcetitle": "Sangiovanni-Vincentelli, Synthesis of Finite State Machines: Logic Optimization"}}, {"ref-fulltext": "V. Sklyarov, Hierarchical Finite-State Machines and Their Use for Digital Control, IEEE Transactions on VLSI Systems, 1999, Vol. 7, No 2, pp. 222-228.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-text": "IEEE Transactions on VLSI Systems", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Hierarchical Finite-State Machines and Their Use for Digital Control"}}, {"ref-fulltext": "A. Zakrevskij, Parallel Algorithms of Logical Control, Minsk, Academy of Science (1999).", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "10844295713", "@idtype": "SGR"}}, "ref-text": "Minsk, Academy of Science", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}]}, "ref-sourcetitle": "Parallel Algorithms of Logical Control"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Hierarchical Specification and Design of Control Systems in Robotics\", Proceedings of the 3rd Int. Conf. on Autonomous Robots and Agents-ICARA'2006, Palmerston North, New Zealand, December 2006, pp. 623-628.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Hierarchical specification and design of control systems in robotics"}, "refd-itemidlist": {"itemid": {"$": "36849053915", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "623", "@last": "628"}}, "ref-text": "Palmerston North, New Zealand, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of the 3rd Int. Conf. on Autonomous Robots and Agents-ICARA'2006"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova. Design and Implementation of Parallel Hierarchical Finite State Machines. 2nd Int. Conf. on Communications and Electronics-HUT-ICCE'2008, Hoi An, Vietnam, 2008, pp. 33-38.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Design and implementation of parallel hierarchical finite state machines"}, "refd-itemidlist": {"itemid": {"$": "51549112960", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "38"}}, "ref-text": "Hoi An, Vietnam", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "2nd Int. Conf. on Communications and Electronics-HUT-ICCE'2008"}}, {"ref-fulltext": "A. Zakrevskij, Yu. Pottosin, L. Cheremisinova. Design of Logical Control Devices. TUT Press, 2009.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "84883339067", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottosin", "ce:indexed-name": "Pottosin Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisinova", "ce:indexed-name": "Cheremisinova L."}]}, "ref-sourcetitle": "Design of Logical Control Devices"}}, {"ref-fulltext": "V. Sklyarov. Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications. 12th Biennial Baltic Electronics Conf.-BEC 2010, invited paper, Tallinn, Estonia, 2010, pp. 37-48.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Synthesis of circuits and systems from hierarchical and parallel specifications"}, "refd-itemidlist": {"itemid": {"$": "79951754988", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "37", "@last": "48"}}, "ref-text": "invited paper, Tallinn, Estonia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "12th Biennial Baltic Electronics Conf.-BEC 2010"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-84886900400", "dc:description": "This paper presents a novel model and method for synthesis of parallel hierarchical finite state machines (PHFSM) that permit to implement such algorithms, which are: 1) composed of modules; 2) the modules can be activated from other modules; 3) more than one module can be activated in parallel. The synthesis involves three basic steps: 1) conversion of a given specification to special state transition diagrams; 2) use of the proposed hardware description language templates; 3) synthesis of the circuit from the templates. The results of experiments have proven the effectiveness and practicability of the proposed technique. \u00a9 2013 IEEE.", "prism:coverDate": "2013-10-25", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84886900400", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84886900400"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84886900400&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84886900400&origin=inward"}], "prism:isbn": "9781467356343", "prism:publicationName": "2013 21st Iranian Conference on Electrical Engineering, ICEE 2013", "source-id": "21100265318", "citedby-count": "5", "subtype": "cp", "dc:title": "Synthesis of parallel hierarchical finite state machines", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/IranianCEE.2013.6599683", "article-number": "6599683", "dc:identifier": "SCOPUS_ID:84886900400"}, "idxterms": {"mainterm": [{"$": "Hardware accelerators", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchy", "@weight": "a", "@candidate": "n"}, {"$": "Programming technique", "@weight": "a", "@candidate": "n"}, {"$": "Recursions", "@weight": "a", "@candidate": "n"}, {"$": "State transition diagrams", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "hardware accelerators"}, {"@_fa": "true", "$": "Hierarchy"}, {"@_fa": "true", "$": "programming techniques"}, {"@_fa": "true", "$": "recursion"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}