In CMOS logical enffort analysis, the logical effort of