Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Mon Apr  1 10:55:05 2019
| Host         : tensaZangetsu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file crypto_mul_32Bit_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx bit_32_crypto_mul_timing_summary_routed.rpx
| Design       : crypto_mul_32Bit_wrapper
| Device       : 7a50t-csg325
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.654        0.000                      0                   64        0.062        0.000                      0                   64        1.793        0.000                       0                   193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.293}        4.586           218.055         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.654        0.000                      0                   64        0.062        0.000                      0                   64        1.793        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.793ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 i1/i1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            i1/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.580ns (31.882%)  route 1.239ns (68.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 8.871 - 4.586 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.627     4.633    i1/i1/CLK
    SLICE_X0Y51          FDRE                                         r  i1/i1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.456     5.089 r  i1/i1/result_reg[0]/Q
                         net (fo=1, routed)           1.239     6.329    i1/i1/mul_8_result1[0]
    SLICE_X1Y49          LUT4 (Prop_lut4_I2_O)        0.124     6.453 r  i1/i1/result[0]_i_1/O
                         net (fo=1, routed)           0.000     6.453    i1/i1_n_7
    SLICE_X1Y49          FDRE                                         r  i1/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    P15                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.806     5.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.260    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.520     8.871    i1/CLK
    SLICE_X1Y49          FDRE                                         r  i1/result_reg[0]/C
                         clock pessimism              0.242     9.113    
                         clock uncertainty           -0.035     9.077    
    SLICE_X1Y49          FDRE (Setup_fdre_C_D)        0.029     9.106    i1/result_reg[0]
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  2.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i3/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.695%)  route 0.229ns (58.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.802    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.594     1.422    i3/CLK
    SLICE_X2Y51          FDRE                                         r  i3/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.586 r  i3/result_reg[0]/Q
                         net (fo=1, routed)           0.229     1.815    i3_n_8
    SLICE_X2Y45          FDRE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.866     1.940    clk_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  result_reg[0]/C
                         clock pessimism             -0.246     1.694    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.059     1.753    result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.293 }
Period(ns):         4.586
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.586       2.431      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X2Y54    i0/i1/result_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.293       1.793      SLICE_X5Y54    i0/i1/result_reg[4]/C



