Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May  5 18:00:17 2024
| Host         : DESKTOP-LTBC2PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab4_timing_summary_routed.rpt -pb lab4_timing_summary_routed.pb -rpx lab4_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 186 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: slot_machine_inst/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: slot_machine_inst/cw_slot_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: slot_machine_inst/cw_slot_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: slot_machine_inst/cw_slot_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: slot_machine_inst/cw_slot_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: slot_machine_inst/cw_slot_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 508 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.958        0.000                      0                  207        0.136        0.000                      0                  207        3.000        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                          ------------       ----------      --------------
lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1                                           {0.000 40.687}     81.375          12.289          
  clk_out2_clk_wiz_1                                           {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1                                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                            79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                13.958        0.000                      0                  207        0.136        0.000                      0                  207        9.500        0.000                       0                   117  
  clkfbout_clk_wiz_1                                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y0    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       13.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.958ns  (required time - arrival time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 1.597ns (27.767%)  route 4.154ns (72.233%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         2.106     2.106    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.814     1.814    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y123       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDSE (Prop_fdse_C_Q)         0.478     2.292 f  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           1.234     3.527    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg__0[3]
    SLICE_X162Y123       LUT4 (Prop_lut4_I0_O)        0.323     3.850 f  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.286     4.135    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y123       LUT4 (Prop_lut4_I3_O)        0.341     4.476 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=11, routed)          1.320     5.796    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.331     6.127 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.667     6.794    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.647     7.566    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y128       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.972    21.972    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y128       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                         clock pessimism              0.075    21.776    
                         clock uncertainty           -0.084    21.693    
    SLICE_X162Y128       FDRE (Setup_fdre_C_CE)      -0.169    21.524    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.524    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 13.958    

Slack (MET) :             13.958ns  (required time - arrival time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 1.597ns (27.767%)  route 4.154ns (72.233%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 21.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         2.106     2.106    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.814     1.814    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y123       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDSE (Prop_fdse_C_Q)         0.478     2.292 f  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           1.234     3.527    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg__0[3]
    SLICE_X162Y123       LUT4 (Prop_lut4_I0_O)        0.323     3.850 f  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.286     4.135    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y123       LUT4 (Prop_lut4_I3_O)        0.341     4.476 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=11, routed)          1.320     5.796    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.331     6.127 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.667     6.794    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.647     7.566    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y128       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.972    21.972    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.701    21.701    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y128       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
                         clock pessimism              0.075    21.776    
                         clock uncertainty           -0.084    21.693    
    SLICE_X162Y128       FDRE (Setup_fdre_C_CE)      -0.169    21.524    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.524    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 13.958    

Slack (MET) :             14.176ns  (required time - arrival time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 1.014ns (18.457%)  route 4.480ns (81.543%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         2.106     2.106    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.817     1.817    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y120       FDRE (Prop_fdre_C_Q)         0.518     2.335 f  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/Q
                         net (fo=3, routed)           1.650     3.985    lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt[0]
    SLICE_X158Y120       LUT4 (Prop_lut4_I3_O)        0.124     4.109 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10/O
                         net (fo=1, routed)           1.112     5.221    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10_n_0
    SLICE_X158Y123       LUT6 (Prop_lut6_I3_O)        0.124     5.345 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.417     5.763    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X158Y124       LUT6 (Prop_lut6_I1_O)        0.124     5.887 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.768     6.655    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/delaycnt_reg[16]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124     6.779 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/state[3]_i_1/O
                         net (fo=4, routed)           0.532     7.311    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller_n_2
    SLICE_X159Y130       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.972    21.972    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700    21.700    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y130       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[0]/C
                         clock pessimism              0.075    21.775    
                         clock uncertainty           -0.084    21.692    
    SLICE_X159Y130       FDRE (Setup_fdre_C_CE)      -0.205    21.487    lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.487    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 14.176    

Slack (MET) :             14.176ns  (required time - arrival time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.014ns (18.460%)  route 4.479ns (81.540%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         2.106     2.106    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.817     1.817    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y120       FDRE (Prop_fdre_C_Q)         0.518     2.335 f  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/Q
                         net (fo=3, routed)           1.650     3.985    lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt[0]
    SLICE_X158Y120       LUT4 (Prop_lut4_I3_O)        0.124     4.109 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10/O
                         net (fo=1, routed)           1.112     5.221    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10_n_0
    SLICE_X158Y123       LUT6 (Prop_lut6_I3_O)        0.124     5.345 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.417     5.763    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X158Y124       LUT6 (Prop_lut6_I1_O)        0.124     5.887 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.768     6.655    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/delaycnt_reg[16]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124     6.779 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/state[3]_i_1/O
                         net (fo=4, routed)           0.531     7.310    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller_n_2
    SLICE_X159Y129       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.972    21.972    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700    21.700    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y129       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[1]/C
                         clock pessimism              0.075    21.775    
                         clock uncertainty           -0.084    21.692    
    SLICE_X159Y129       FDSE (Setup_fdse_C_CE)      -0.205    21.487    lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.487    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                 14.176    

Slack (MET) :             14.176ns  (required time - arrival time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.014ns (18.460%)  route 4.479ns (81.540%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         2.106     2.106    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.817     1.817    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y120       FDRE (Prop_fdre_C_Q)         0.518     2.335 f  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/Q
                         net (fo=3, routed)           1.650     3.985    lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt[0]
    SLICE_X158Y120       LUT4 (Prop_lut4_I3_O)        0.124     4.109 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10/O
                         net (fo=1, routed)           1.112     5.221    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10_n_0
    SLICE_X158Y123       LUT6 (Prop_lut6_I3_O)        0.124     5.345 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.417     5.763    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X158Y124       LUT6 (Prop_lut6_I1_O)        0.124     5.887 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.768     6.655    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/delaycnt_reg[16]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124     6.779 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/state[3]_i_1/O
                         net (fo=4, routed)           0.531     7.310    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller_n_2
    SLICE_X159Y129       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.972    21.972    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700    21.700    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y129       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[2]/C
                         clock pessimism              0.075    21.775    
                         clock uncertainty           -0.084    21.692    
    SLICE_X159Y129       FDSE (Setup_fdse_C_CE)      -0.205    21.487    lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.487    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                 14.176    

Slack (MET) :             14.176ns  (required time - arrival time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.014ns (18.460%)  route 4.479ns (81.540%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 21.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         2.106     2.106    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.817     1.817    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y120       FDRE (Prop_fdre_C_Q)         0.518     2.335 f  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/Q
                         net (fo=3, routed)           1.650     3.985    lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt[0]
    SLICE_X158Y120       LUT4 (Prop_lut4_I3_O)        0.124     4.109 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10/O
                         net (fo=1, routed)           1.112     5.221    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10_n_0
    SLICE_X158Y123       LUT6 (Prop_lut6_I3_O)        0.124     5.345 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.417     5.763    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X158Y124       LUT6 (Prop_lut6_I1_O)        0.124     5.887 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.768     6.655    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/delaycnt_reg[16]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124     6.779 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/state[3]_i_1/O
                         net (fo=4, routed)           0.531     7.310    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller_n_2
    SLICE_X159Y129       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.972    21.972    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.700    21.700    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y129       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[3]/C
                         clock pessimism              0.075    21.775    
                         clock uncertainty           -0.084    21.692    
    SLICE_X159Y129       FDRE (Setup_fdre_C_CE)      -0.205    21.487    lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.487    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                 14.176    

Slack (MET) :             14.212ns  (required time - arrival time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.597ns (29.063%)  route 3.898ns (70.937%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 21.699 - 20.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         2.106     2.106    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.814     1.814    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y123       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDSE (Prop_fdse_C_Q)         0.478     2.292 f  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           1.234     3.527    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg__0[3]
    SLICE_X162Y123       LUT4 (Prop_lut4_I0_O)        0.323     3.850 f  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.286     4.135    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y123       LUT4 (Prop_lut4_I3_O)        0.341     4.476 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=11, routed)          1.320     5.796    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.331     6.127 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.667     6.794    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.391     7.309    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y127       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.972    21.972    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    21.699    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y127       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                         clock pessimism              0.075    21.774    
                         clock uncertainty           -0.084    21.691    
    SLICE_X162Y127       FDRE (Setup_fdre_C_CE)      -0.169    21.522    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                 14.212    

Slack (MET) :             14.212ns  (required time - arrival time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.597ns (29.063%)  route 3.898ns (70.937%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 21.699 - 20.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         2.106     2.106    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.814     1.814    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y123       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y123       FDSE (Prop_fdse_C_Q)         0.478     2.292 f  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[3]/Q
                         net (fo=4, routed)           1.234     3.527    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg__0[3]
    SLICE_X162Y123       LUT4 (Prop_lut4_I0_O)        0.323     3.850 f  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.286     4.135    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X162Y123       LUT4 (Prop_lut4_I3_O)        0.341     4.476 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=11, routed)          1.320     5.796    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y127       LUT5 (Prop_lut5_I3_O)        0.331     6.127 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.667     6.794    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_8_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124     6.918 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.391     7.309    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X162Y127       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.972    21.972    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    21.699    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y127       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism              0.075    21.774    
                         clock uncertainty           -0.084    21.691    
    SLICE_X162Y127       FDRE (Setup_fdre_C_CE)      -0.169    21.522    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.522    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                 14.212    

Slack (MET) :             14.277ns  (required time - arrival time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/initA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.014ns (18.815%)  route 4.375ns (81.185%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 21.697 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         2.106     2.106    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.817     1.817    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y120       FDRE (Prop_fdre_C_Q)         0.518     2.335 f  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/Q
                         net (fo=3, routed)           1.650     3.985    lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt[0]
    SLICE_X158Y120       LUT4 (Prop_lut4_I3_O)        0.124     4.109 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10/O
                         net (fo=1, routed)           1.112     5.221    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10_n_0
    SLICE_X158Y123       LUT6 (Prop_lut6_I3_O)        0.124     5.345 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.417     5.763    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X158Y124       LUT6 (Prop_lut6_I1_O)        0.124     5.887 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.627     6.514    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/delaycnt_reg[16]
    SLICE_X157Y127       LUT6 (Prop_lut6_I5_O)        0.124     6.638 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.569     7.207    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller_n_3
    SLICE_X157Y127       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/initA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.972    21.972    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.697    21.697    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y127       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/initA_reg[2]/C
                         clock pessimism              0.075    21.772    
                         clock uncertainty           -0.084    21.689    
    SLICE_X157Y127       FDRE (Setup_fdre_C_CE)      -0.205    21.484    lab4_dp_inst/Audio_Codec/initialize_audio/initA_reg[2]
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 14.277    

Slack (MET) :             14.277ns  (required time - arrival time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/initA_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.014ns (18.815%)  route 4.375ns (81.185%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 21.697 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         2.106     2.106    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.817     1.817    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y120       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y120       FDRE (Prop_fdre_C_Q)         0.518     2.335 f  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/Q
                         net (fo=3, routed)           1.650     3.985    lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt[0]
    SLICE_X158Y120       LUT4 (Prop_lut4_I3_O)        0.124     4.109 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10/O
                         net (fo=1, routed)           1.112     5.221    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_10_n_0
    SLICE_X158Y123       LUT6 (Prop_lut6_I3_O)        0.124     5.345 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6/O
                         net (fo=1, routed)           0.417     5.763    lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_6_n_0
    SLICE_X158Y124       LUT6 (Prop_lut6_I1_O)        0.124     5.887 f  lab4_dp_inst/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.627     6.514    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/delaycnt_reg[16]
    SLICE_X157Y127       LUT6 (Prop_lut6_I5_O)        0.124     6.638 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.569     7.207    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller_n_3
    SLICE_X157Y127       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/initA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.972    21.972    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    17.335 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    19.909    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.697    21.697    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y127       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/initA_reg[6]/C
                         clock pessimism              0.075    21.772    
                         clock uncertainty           -0.084    21.689    
    SLICE_X157Y127       FDRE (Setup_fdre_C_CE)      -0.205    21.484    lab4_dp_inst/Audio_Codec/initialize_audio/initA_reg[6]
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 14.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.745     0.745    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y129       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/Q
                         net (fo=1, routed)           0.054     0.834    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg_n_0_[3]
    SLICE_X161Y129       LUT4 (Prop_lut4_I3_O)        0.045     0.879 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000     0.879    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte[4]_i_1_n_0
    SLICE_X161Y129       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.022     1.022    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y129       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X161Y129       FDRE (Hold_fdre_C_D)         0.091     0.743    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/initWord_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.791%)  route 0.066ns (26.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.745     0.745    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y130       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/initWord_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y130       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lab4_dp_inst/Audio_Codec/initialize_audio/initWord_reg[17]/Q
                         net (fo=2, routed)           0.066     0.846    lab4_dp_inst/Audio_Codec/initialize_audio/data1[1]
    SLICE_X157Y130       LUT6 (Prop_lut6_I3_O)        0.045     0.891 r  lab4_dp_inst/Audio_Codec/initialize_audio/data_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.891    lab4_dp_inst/Audio_Codec/initialize_audio/data_i[1]_i_1_n_0
    SLICE_X157Y130       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.022     1.022    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y130       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[1]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X157Y130       FDRE (Hold_fdre_C_D)         0.092     0.744    lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.592%)  route 0.126ns (40.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.745     0.745    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.636     0.636    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y123       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y123       FDSE (Prop_fdse_C_Q)         0.141     0.777 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.126     0.903    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg__0[0]
    SLICE_X162Y123       LUT6 (Prop_lut6_I4_O)        0.045     0.948 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.948    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt0[5]
    SLICE_X162Y123       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.022     1.022    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.906     0.906    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y123       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                         clock pessimism             -0.257     0.649    
    SLICE_X162Y123       FDRE (Hold_fdre_C_D)         0.121     0.770    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.745     0.745    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y130       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y130       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lab4_dp_inst/Audio_Codec/initialize_audio/state_reg[0]/Q
                         net (fo=20, routed)          0.135     0.914    lab4_dp_inst/Audio_Codec/initialize_audio/state_reg_n_0_[0]
    SLICE_X158Y130       LUT6 (Prop_lut6_I2_O)        0.045     0.959 r  lab4_dp_inst/Audio_Codec/initialize_audio/data_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.959    lab4_dp_inst/Audio_Codec/initialize_audio/data_i[4]_i_1_n_0
    SLICE_X158Y130       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.022     1.022    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y130       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[4]/C
                         clock pessimism             -0.258     0.652    
    SLICE_X158Y130       FDRE (Hold_fdre_C_D)         0.120     0.772    lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/initWord_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.745     0.745    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y129       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/initWord_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y129       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  lab4_dp_inst/Audio_Codec/initialize_audio/initWord_reg[30]/Q
                         net (fo=2, routed)           0.116     0.895    lab4_dp_inst/Audio_Codec/initialize_audio/data0[6]
    SLICE_X157Y130       LUT6 (Prop_lut6_I2_O)        0.045     0.940 r  lab4_dp_inst/Audio_Codec/initialize_audio/data_i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.940    lab4_dp_inst/Audio_Codec/initialize_audio/data_i[6]_i_1_n_0
    SLICE_X157Y130       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.022     1.022    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y130       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[6]/C
                         clock pessimism             -0.257     0.653    
    SLICE_X157Y130       FDRE (Hold_fdre_C_D)         0.092     0.745    lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.952%)  route 0.094ns (31.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.745     0.745    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     0.643    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y133       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164     0.807 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=7, routed)           0.094     0.901    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg__0[1]
    SLICE_X163Y133       LUT6 (Prop_lut6_I4_O)        0.045     0.946 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.946    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[5]
    SLICE_X163Y133       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.022     1.022    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y133       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[5]/C
                         clock pessimism             -0.258     0.656    
    SLICE_X163Y133       FDSE (Hold_fdse_C_D)         0.092     0.748    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.745     0.745    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.638     0.638    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y128       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDRE (Prop_fdre_C_Q)         0.128     0.766 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/ddSda_reg/Q
                         net (fo=3, routed)           0.070     0.836    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/ddSda
    SLICE_X163Y128       LUT6 (Prop_lut6_I0_O)        0.099     0.935 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.935    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busState[1]_i_1_n_0
    SLICE_X163Y128       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.022     1.022    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.909     0.909    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y128       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]/C
                         clock pessimism             -0.271     0.638    
    SLICE_X163Y128       FDRE (Hold_fdre_C_D)         0.091     0.729    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.424%)  route 0.115ns (35.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.745     0.745    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     0.643    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y133       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164     0.807 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/Q
                         net (fo=6, routed)           0.115     0.922    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg__0[2]
    SLICE_X163Y133       LUT5 (Prop_lut5_I1_O)        0.045     0.967 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.967    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[4]
    SLICE_X163Y133       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.022     1.022    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.914     0.914    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y133       FDSE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/C
                         clock pessimism             -0.258     0.656    
    SLICE_X163Y133       FDSE (Hold_fdse_C_D)         0.091     0.747    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.745     0.745    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.634     0.634    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y124       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDRE (Prop_fdre_C_Q)         0.141     0.775 r  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[17]/Q
                         net (fo=3, routed)           0.067     0.842    lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt[17]
    SLICE_X159Y124       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.966 r  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt0_carry__3/O[1]
                         net (fo=1, routed)           0.000     0.966    lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt0_carry__3_n_6
    SLICE_X159Y124       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.022     1.022    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.904     0.904    lab4_dp_inst/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y124       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[18]/C
                         clock pessimism             -0.270     0.634    
    SLICE_X159Y124       FDRE (Hold_fdre_C_D)         0.105     0.739    lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.643%)  route 0.167ns (47.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.745     0.745    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     0.639    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y129       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/Q
                         net (fo=1, routed)           0.167     0.947    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg_n_0_[6]
    SLICE_X159Y128       LUT4 (Prop_lut4_I0_O)        0.045     0.992 r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_2/O
                         net (fo=1, routed)           0.000     0.992    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_2_n_0
    SLICE_X159Y128       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.022     1.022    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     0.908    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X159Y128       FDRE                                         r  lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/C
                         clock pessimism             -0.234     0.674    
    SLICE_X159Y128       FDRE (Hold_fdre_C_D)         0.091     0.765    lab4_dp_inst/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y128   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y128   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y128   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y128   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y128   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y128   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y128   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y130   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y128   lab4_dp_inst/Audio_Codec/initialize_audio/data_i_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y127   lab4_dp_inst/Audio_Codec/initialize_audio/delayEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y120   lab4_dp_inst/Audio_Codec/initialize_audio/delaycnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  lab4_dp_inst/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT



