Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:39:19 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : mkSMAdapter4B
| Device            : 7vx330t-ffg1157
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_sFlagReg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            thisMesg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.283    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.309 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.231     0.540    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_sFlagReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.644 r  wmi_sFlagReg_reg[24]/Q
                         net (fo=1, unplaced)         0.095     0.739    wmi_sFlagReg_reg[24]_n_0
                                                                      r  thisMesg[16]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.064     0.803 r  thisMesg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    thisMesg__D_IN[16]
                         FDRE                                         r  thisMesg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.461    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.491 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.243     0.734    wciS0_Clk_IBUF_BUFG
                                                                      r  thisMesg_reg[16]/C
                         clock pessimism             -0.182     0.553    
                         FDRE (Hold_fdre_C_D)         0.069     0.622    thisMesg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_sFlagReg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            thisMesg_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.283    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.309 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.231     0.540    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_sFlagReg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.644 r  wmi_sFlagReg_reg[25]/Q
                         net (fo=1, unplaced)         0.095     0.739    wmi_sFlagReg_reg[25]_n_0
                                                                      r  thisMesg[17]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.064     0.803 r  thisMesg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    thisMesg__D_IN[17]
                         FDSE                                         r  thisMesg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.461    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.491 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.243     0.734    wciS0_Clk_IBUF_BUFG
                                                                      r  thisMesg_reg[17]/C
                         clock pessimism             -0.182     0.553    
                         FDSE (Hold_fdse_C_D)         0.069     0.622    thisMesg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_sFlagReg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            thisMesg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.283    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.309 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.231     0.540    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_sFlagReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.644 r  wmi_sFlagReg_reg[26]/Q
                         net (fo=1, unplaced)         0.095     0.739    wmi_sFlagReg_reg[26]_n_0
                                                                      r  thisMesg[18]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.064     0.803 r  thisMesg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    thisMesg__D_IN[18]
                         FDSE                                         r  thisMesg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.461    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.491 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.243     0.734    wciS0_Clk_IBUF_BUFG
                                                                      r  thisMesg_reg[18]/C
                         clock pessimism             -0.182     0.553    
                         FDSE (Hold_fdse_C_D)         0.069     0.622    thisMesg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_sFlagReg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            thisMesg_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.283    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.309 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.231     0.540    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_sFlagReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.644 r  wmi_sFlagReg_reg[27]/Q
                         net (fo=1, unplaced)         0.095     0.739    wmi_sFlagReg_reg[27]_n_0
                                                                      r  thisMesg[19]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.064     0.803 r  thisMesg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    thisMesg__D_IN[19]
                         FDSE                                         r  thisMesg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.461    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.491 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.243     0.734    wciS0_Clk_IBUF_BUFG
                                                                      r  thisMesg_reg[19]/C
                         clock pessimism             -0.182     0.553    
                         FDSE (Hold_fdse_C_D)         0.069     0.622    thisMesg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_sFlagReg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            thisMesg_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.283    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.309 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.231     0.540    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_sFlagReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.644 r  wmi_sFlagReg_reg[28]/Q
                         net (fo=1, unplaced)         0.095     0.739    wmi_sFlagReg_reg[28]_n_0
                                                                      r  thisMesg[20]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.064     0.803 r  thisMesg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    thisMesg__D_IN[20]
                         FDSE                                         r  thisMesg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.461    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.491 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.243     0.734    wciS0_Clk_IBUF_BUFG
                                                                      r  thisMesg_reg[20]/C
                         clock pessimism             -0.182     0.553    
                         FDSE (Hold_fdse_C_D)         0.069     0.622    thisMesg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_sFlagReg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            thisMesg_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.283    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.309 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.231     0.540    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_sFlagReg_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.644 r  wmi_sFlagReg_reg[29]/Q
                         net (fo=1, unplaced)         0.095     0.739    wmi_sFlagReg_reg[29]_n_0
                                                                      r  thisMesg[21]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.064     0.803 r  thisMesg[21]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    thisMesg__D_IN[21]
                         FDSE                                         r  thisMesg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.461    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.491 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.243     0.734    wciS0_Clk_IBUF_BUFG
                                                                      r  thisMesg_reg[21]/C
                         clock pessimism             -0.182     0.553    
                         FDSE (Hold_fdse_C_D)         0.069     0.622    thisMesg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_sFlagReg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            thisMesg_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.283    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.309 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.231     0.540    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_sFlagReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.644 r  wmi_sFlagReg_reg[30]/Q
                         net (fo=1, unplaced)         0.095     0.739    wmi_sFlagReg_reg[30]_n_0
                                                                      r  thisMesg[22]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.064     0.803 r  thisMesg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    thisMesg__D_IN[22]
                         FDSE                                         r  thisMesg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.461    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.491 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.243     0.734    wciS0_Clk_IBUF_BUFG
                                                                      r  thisMesg_reg[22]/C
                         clock pessimism             -0.182     0.553    
                         FDSE (Hold_fdse_C_D)         0.069     0.622    thisMesg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_sFlagReg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            thisMesg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.283    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.309 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.231     0.540    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_sFlagReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.644 r  wmi_sFlagReg_reg[31]/Q
                         net (fo=1, unplaced)         0.095     0.739    wmi_sFlagReg_reg[31]_n_0
                                                                      r  thisMesg[23]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.064     0.803 r  thisMesg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    thisMesg__D_IN[23]
                         FDSE                                         r  thisMesg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.461    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.491 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.243     0.734    wciS0_Clk_IBUF_BUFG
                                                                      r  thisMesg_reg[23]/C
                         clock pessimism             -0.182     0.553    
                         FDSE (Hold_fdse_C_D)         0.069     0.622    thisMesg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_dhF_q_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_dhF_q_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.283    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.309 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.231     0.540    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_dhF_q_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.644 r  wmi_dhF_q_1_reg[0]/Q
                         net (fo=1, unplaced)         0.095     0.739    wmi_dhF_q_1[0]
                                                                      r  wmi_dhF_q_0[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.064     0.803 r  wmi_dhF_q_0[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    wmi_dhF_q_0__D_IN[0]
                         FDRE                                         r  wmi_dhF_q_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.461    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.491 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.243     0.734    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_dhF_q_0_reg[0]/C
                         clock pessimism             -0.182     0.553    
                         FDRE (Hold_fdre_C_D)         0.069     0.622    wmi_dhF_q_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 wmi_dhF_q_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_dhF_q_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.168ns (63.947%)  route 0.095ns (36.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.283    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.309 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.231     0.540    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_dhF_q_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.644 r  wmi_dhF_q_1_reg[10]/Q
                         net (fo=1, unplaced)         0.095     0.739    wmi_dhF_q_1[10]
                                                                      r  wmi_dhF_q_0[10]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.064     0.803 r  wmi_dhF_q_0[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    wmi_dhF_q_0__D_IN[10]
                         FDRE                                         r  wmi_dhF_q_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.461    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.491 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.243     0.734    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_dhF_q_0_reg[10]/C
                         clock pessimism             -0.182     0.553    
                         FDRE (Hold_fdre_C_D)         0.069     0.622    wmi_dhF_q_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.182    




