Scheduling and optimal register placement for synchronous circuits derived using software pipelining techniques