{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_rx.v@65:75@HdlIdDef", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_rxd = 0;\nreg [3:0] swap_rxc = 0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_rx.v@65:75", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_rxd = 0;\nreg [3:0] swap_rxc = 0;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@62:72", "    STATE_LAST = 3'd2;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg lanes_swapped = 0;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@63:73", "\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_rxd = 0;\n"]], "Diff Content": {"Delete": [[70, "reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;\n"]], "Add": [[70, "reg [7:0] last_cycle_tkeep_reg = 8'd0, last_cycle_tkeep_next;\n"]]}}