[11/08 16:15:37      0s] 
[11/08 16:15:37      0s] Cadence Innovus(TM) Implementation System.
[11/08 16:15:37      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/08 16:15:37      0s] 
[11/08 16:15:37      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[11/08 16:15:37      0s] Options:	
[11/08 16:15:37      0s] Date:		Wed Nov  8 16:15:37 2023
[11/08 16:15:37      0s] Host:		cad4 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (6cores*6cpus*Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz 9216KB)
[11/08 16:15:37      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[11/08 16:15:37      0s] 
[11/08 16:15:37      0s] License:
[11/08 16:15:37      0s] 		[16:15:37.108985] Configured Lic search path (21.01-s002): 5280@192.168.6.130

[11/08 16:15:37      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/08 16:15:37      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/08 16:15:51     10s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[11/08 16:15:55     13s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[11/08 16:15:55     13s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[11/08 16:15:55     13s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/08 16:15:55     13s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/08 16:15:55     13s] @(#)CDS: CPE v21.15-s076
[11/08 16:15:55     13s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/08 16:15:55     13s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/08 16:15:55     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/08 16:15:55     13s] @(#)CDS: RCDB 11.15.0
[11/08 16:15:55     13s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/08 16:15:55     13s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/08 16:15:55     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6628_cad4_licet_iBkMW3.

[11/08 16:15:55     13s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[11/08 16:15:57     15s] 
[11/08 16:15:57     15s] **INFO:  MMMC transition support version v31-84 
[11/08 16:15:57     15s] 
[11/08 16:15:57     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/08 16:15:57     15s] <CMD> suppressMessage ENCEXT-2799
[11/08 16:15:58     15s] <CMD> getVersion
[11/08 16:15:59     15s] [INFO] Loading PVS 22.20 fill procedures
[11/08 16:15:59     15s] <CMD> win
[11/08 16:19:39     53s] <CMD> save_global Default.globals
[11/08 16:19:40     53s] <CMD> set init_gnd_net VSS
[11/08 16:19:40     53s] <CMD> set init_lef_file {../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef}
[11/08 16:19:40     53s] <CMD> set init_design_settop 0
[11/08 16:19:40     53s] <CMD> set init_verilog top_netlist.v
[11/08 16:19:40     53s] <CMD> set init_mmmc_file Default.view
[11/08 16:19:40     53s] <CMD> set init_pwr_net VDD
[11/08 16:19:40     53s] <CMD> init_design
[11/08 16:19:40     53s] #% Begin Load MMMC data ... (date=11/08 16:19:40, mem=1025.3M)
[11/08 16:19:40     53s] #% End Load MMMC data ... (date=11/08 16:19:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.1M, current mem=1026.1M)
[11/08 16:19:40     53s] 
[11/08 16:19:40     53s] Loading LEF file ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[11/08 16:19:40     53s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[11/08 16:19:40     53s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/08 16:19:40     53s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[11/08 16:19:40     53s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/08 16:19:40     53s] Set DBUPerIGU to M2 pitch 580.
[11/08 16:19:41     53s] 
[11/08 16:19:41     53s] Loading LEF file ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-119' for more detail.
[11/08 16:19:41     53s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[11/08 16:19:41     53s] To increase the message display limit, refer to the product command reference manual.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA1V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA1H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA2X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA2H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA2V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[11/08 16:19:41     53s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[11/08 16:19:41     53s] To increase the message display limit, refer to the product command reference manual.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
[11/08 16:19:41     53s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[11/08 16:19:41     53s] To increase the message display limit, refer to the product command reference manual.
[11/08 16:19:41     53s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[11/08 16:19:41     53s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/08 16:19:41     53s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[11/08 16:19:41     53s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-58' for more detail.
[11/08 16:19:41     53s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[11/08 16:19:41     53s] To increase the message display limit, refer to the product command reference manual.
[11/08 16:19:41     53s] **WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/08 16:19:41     53s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/08 16:19:41     53s] Type 'man IMPLF-61' for more detail.
[11/08 16:19:41     53s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 16:19:41     53s] Type 'man IMPLF-200' for more detail.
[11/08 16:19:41     53s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/08 16:19:41     53s] Loading view definition file from Default.view
[11/08 16:19:41     53s] Reading FAST timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[11/08 16:19:41     54s] Read 479 cells in library 'fast' 
[11/08 16:19:41     54s] Reading SLOW timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[11/08 16:19:41     54s] Read 479 cells in library 'slow' 
[11/08 16:19:41     54s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:00.0, peak res=1103.3M, current mem=1047.7M)
[11/08 16:19:42     54s] *** End library_loading (cpu=0.01min, real=0.00min, mem=31.0M, fe_cpu=0.91min, fe_real=4.07min, fe_mem=1062.0M) ***
[11/08 16:19:42     54s] #% Begin Load netlist data ... (date=11/08 16:19:42, mem=1047.6M)
[11/08 16:19:42     54s] *** Begin netlist parsing (mem=1062.0M) ***
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/08 16:19:42     54s] Type 'man IMPVL-159' for more detail.
[11/08 16:19:42     54s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/08 16:19:42     54s] To increase the message display limit, refer to the product command reference manual.
[11/08 16:19:42     54s] Created 479 new cells from 2 timing libraries.
[11/08 16:19:42     54s] Reading netlist ...
[11/08 16:19:42     54s] Backslashed names will retain backslash and a trailing blank character.
[11/08 16:19:42     54s] Reading verilog netlist 'top_netlist.v'
[11/08 16:19:42     54s] 
[11/08 16:19:42     54s] *** Memory Usage v#1 (Current mem = 1062.023M, initial mem = 483.863M) ***
[11/08 16:19:42     54s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1062.0M) ***
[11/08 16:19:42     54s] #% End Load netlist data ... (date=11/08 16:19:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.6M, current mem=1061.6M)
[11/08 16:19:42     54s] Top level cell is top.
[11/08 16:19:42     54s] Hooked 958 DB cells to tlib cells.
[11/08 16:19:42     54s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1072.6M, current mem=1072.6M)
[11/08 16:19:42     54s] Starting recursive module instantiation check.
[11/08 16:19:42     54s] No recursion found.
[11/08 16:19:42     54s] Building hierarchical netlist for Cell top ...
[11/08 16:19:42     54s] *** Netlist is unique.
[11/08 16:19:42     54s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[11/08 16:19:42     54s] ** info: there are 967 modules.
[11/08 16:19:42     54s] ** info: there are 175 stdCell insts.
[11/08 16:19:42     54s] 
[11/08 16:19:42     54s] *** Memory Usage v#1 (Current mem = 1117.438M, initial mem = 483.863M) ***
[11/08 16:19:42     54s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/08 16:19:42     54s] Type 'man IMPFP-3961' for more detail.
[11/08 16:19:42     54s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/08 16:19:42     54s] Type 'man IMPFP-3961' for more detail.
[11/08 16:19:42     54s] Horizontal Layer M1 offset = 290 (derived)
[11/08 16:19:42     54s] Vertical Layer M2 offset = 290 (derived)
[11/08 16:19:42     54s] Start create_tracks
[11/08 16:19:42     54s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[11/08 16:19:42     54s] Extraction setup Started 
[11/08 16:19:42     54s] 
[11/08 16:19:42     54s] Trim Metal Layers:
[11/08 16:19:42     54s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/08 16:19:42     54s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/08 16:19:42     54s] Type 'man IMPEXT-6202' for more detail.
[11/08 16:19:42     54s] Reading Capacitance Table File ../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl ...
[11/08 16:19:42     54s] Cap table was created using Encounter 05.20-s112_1.
[11/08 16:19:42     54s] Process name: gpdk090_9l.
[11/08 16:19:42     54s] Importing multi-corner RC tables ... 
[11/08 16:19:42     54s] Summary of Active RC-Corners : 
[11/08 16:19:42     54s]  
[11/08 16:19:42     54s]  Analysis View: BC
[11/08 16:19:42     54s]     RC-Corner Name        : Rc
[11/08 16:19:42     54s]     RC-Corner Index       : 0
[11/08 16:19:42     54s]     RC-Corner Temperature : 25 Celsius
[11/08 16:19:42     54s]     RC-Corner Cap Table   : '../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[11/08 16:19:42     54s]     RC-Corner PreRoute Res Factor         : 1
[11/08 16:19:42     54s]     RC-Corner PreRoute Cap Factor         : 1
[11/08 16:19:42     54s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/08 16:19:42     54s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/08 16:19:42     54s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/08 16:19:42     54s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/08 16:19:42     54s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/08 16:19:42     54s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/08 16:19:42     54s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/08 16:19:42     54s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/08 16:19:42     54s]     RC-Corner Technology file: '../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[11/08 16:19:42     54s]  
[11/08 16:19:42     54s]  Analysis View: WC
[11/08 16:19:42     54s]     RC-Corner Name        : Rc
[11/08 16:19:42     54s]     RC-Corner Index       : 0
[11/08 16:19:42     54s]     RC-Corner Temperature : 25 Celsius
[11/08 16:19:42     54s]     RC-Corner Cap Table   : '../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[11/08 16:19:42     54s]     RC-Corner PreRoute Res Factor         : 1
[11/08 16:19:42     54s]     RC-Corner PreRoute Cap Factor         : 1
[11/08 16:19:42     54s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/08 16:19:42     54s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/08 16:19:42     54s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/08 16:19:42     54s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/08 16:19:42     54s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/08 16:19:42     54s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/08 16:19:42     54s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/08 16:19:42     54s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/08 16:19:42     54s]     RC-Corner Technology file: '../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[11/08 16:19:42     54s] 
[11/08 16:19:42     54s] Trim Metal Layers:
[11/08 16:19:42     54s] LayerId::1 widthSet size::4
[11/08 16:19:42     54s] LayerId::2 widthSet size::4
[11/08 16:19:42     54s] LayerId::3 widthSet size::4
[11/08 16:19:42     54s] LayerId::4 widthSet size::4
[11/08 16:19:42     54s] LayerId::5 widthSet size::4
[11/08 16:19:42     54s] LayerId::6 widthSet size::4
[11/08 16:19:42     54s] LayerId::7 widthSet size::4
[11/08 16:19:42     54s] LayerId::8 widthSet size::4
[11/08 16:19:42     54s] LayerId::9 widthSet size::3
[11/08 16:19:42     54s] Updating RC grid for preRoute extraction ...
[11/08 16:19:42     54s] eee: pegSigSF::1.070000
[11/08 16:19:42     54s] Initializing multi-corner capacitance tables ... 
[11/08 16:19:42     54s] Initializing multi-corner resistance tables ...
[11/08 16:19:42     54s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:19:42     54s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:19:42     54s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:19:42     54s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:19:42     54s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:19:42     54s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:19:42     54s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:19:42     54s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:19:42     54s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:19:42     54s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:19:42     54s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:19:42     54s] *Info: initialize multi-corner CTS.
[11/08 16:19:42     54s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1338.3M, current mem=1102.7M)
[11/08 16:19:42     54s] Reading timing constraints file 'top_block.sdc' ...
[11/08 16:19:42     54s] Current (total cpu=0:00:55.0, real=0:04:05, peak res=1359.4M, current mem=1359.4M)
[11/08 16:19:42     54s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File top_block.sdc, Line 9).
[11/08 16:19:42     54s] 
[11/08 16:19:42     54s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File top_block.sdc, Line 10).
[11/08 16:19:42     54s] 
[11/08 16:19:42     54s] INFO (CTE): Reading of timing constraints file top_block.sdc completed, with 2 WARNING
[11/08 16:19:42     55s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1381.3M, current mem=1381.3M)
[11/08 16:19:42     55s] Current (total cpu=0:00:55.0, real=0:04:05, peak res=1381.3M, current mem=1381.3M)
[11/08 16:19:42     55s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/08 16:19:42     55s] 
[11/08 16:19:42     55s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/08 16:19:42     55s] Summary for sequential cells identification: 
[11/08 16:19:42     55s]   Identified SBFF number: 112
[11/08 16:19:42     55s]   Identified MBFF number: 0
[11/08 16:19:42     55s]   Identified SB Latch number: 0
[11/08 16:19:42     55s]   Identified MB Latch number: 0
[11/08 16:19:42     55s]   Not identified SBFF number: 8
[11/08 16:19:42     55s]   Not identified MBFF number: 0
[11/08 16:19:42     55s]   Not identified SB Latch number: 0
[11/08 16:19:42     55s]   Not identified MB Latch number: 0
[11/08 16:19:42     55s]   Number of sequential cells which are not FFs: 32
[11/08 16:19:42     55s] Total number of combinational cells: 317
[11/08 16:19:42     55s] Total number of sequential cells: 152
[11/08 16:19:42     55s] Total number of tristate cells: 10
[11/08 16:19:42     55s] Total number of level shifter cells: 0
[11/08 16:19:42     55s] Total number of power gating cells: 0
[11/08 16:19:42     55s] Total number of isolation cells: 0
[11/08 16:19:42     55s] Total number of power switch cells: 0
[11/08 16:19:42     55s] Total number of pulse generator cells: 0
[11/08 16:19:42     55s] Total number of always on buffers: 0
[11/08 16:19:42     55s] Total number of retention cells: 0
[11/08 16:19:42     55s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/08 16:19:42     55s] Total number of usable buffers: 16
[11/08 16:19:42     55s] List of unusable buffers:
[11/08 16:19:42     55s] Total number of unusable buffers: 0
[11/08 16:19:42     55s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/08 16:19:42     55s] Total number of usable inverters: 19
[11/08 16:19:42     55s] List of unusable inverters:
[11/08 16:19:42     55s] Total number of unusable inverters: 0
[11/08 16:19:42     55s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/08 16:19:42     55s] Total number of identified usable delay cells: 8
[11/08 16:19:42     55s] List of identified unusable delay cells:
[11/08 16:19:42     55s] Total number of identified unusable delay cells: 0
[11/08 16:19:42     55s] 
[11/08 16:19:42     55s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/08 16:19:42     55s] 
[11/08 16:19:42     55s] TimeStamp Deleting Cell Server Begin ...
[11/08 16:19:42     55s] 
[11/08 16:19:42     55s] TimeStamp Deleting Cell Server End ...
[11/08 16:19:42     55s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.6M, current mem=1403.5M)
[11/08 16:19:42     55s] 
[11/08 16:19:42     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/08 16:19:42     55s] Summary for sequential cells identification: 
[11/08 16:19:42     55s]   Identified SBFF number: 112
[11/08 16:19:42     55s]   Identified MBFF number: 0
[11/08 16:19:42     55s]   Identified SB Latch number: 0
[11/08 16:19:42     55s]   Identified MB Latch number: 0
[11/08 16:19:42     55s]   Not identified SBFF number: 8
[11/08 16:19:42     55s]   Not identified MBFF number: 0
[11/08 16:19:42     55s]   Not identified SB Latch number: 0
[11/08 16:19:42     55s]   Not identified MB Latch number: 0
[11/08 16:19:42     55s]   Number of sequential cells which are not FFs: 32
[11/08 16:19:42     55s]  Visiting view : BC
[11/08 16:19:42     55s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/08 16:19:42     55s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/08 16:19:42     55s]  Visiting view : WC
[11/08 16:19:42     55s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/08 16:19:42     55s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/08 16:19:42     55s] TLC MultiMap info (StdDelay):
[11/08 16:19:42     55s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[11/08 16:19:42     55s]   : MAX + SLOW + 1 + Rc := 36ps
[11/08 16:19:42     55s]   : MIN + FAST + 1 + no RcCorner := 11ps
[11/08 16:19:42     55s]   : MIN + FAST + 1 + Rc := 12.1ps
[11/08 16:19:42     55s]  Setting StdDelay to: 12.1ps
[11/08 16:19:42     55s] 
[11/08 16:19:42     55s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/08 16:19:42     55s] 
[11/08 16:19:42     55s] TimeStamp Deleting Cell Server Begin ...
[11/08 16:19:42     55s] 
[11/08 16:19:42     55s] TimeStamp Deleting Cell Server End ...
[11/08 16:19:42     55s] 
[11/08 16:19:42     55s] *** Summary of all messages that are not suppressed in this session:
[11/08 16:19:42     55s] Severity  ID               Count  Summary                                  
[11/08 16:19:42     55s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[11/08 16:19:42     55s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[11/08 16:19:42     55s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/08 16:19:42     55s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/08 16:19:42     55s] ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
[11/08 16:19:42     55s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[11/08 16:19:42     55s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[11/08 16:19:42     55s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/08 16:19:42     55s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/08 16:19:42     55s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[11/08 16:19:42     55s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/08 16:19:42     55s] *** Message Summary: 1524 warning(s), 103 error(s)
[11/08 16:19:42     55s] 
[11/08 16:20:23     59s] <CMD> getIoFlowFlag
[11/08 16:20:56     63s] <CMD> setIoFlowFlag 0
[11/08 16:20:56     63s] <CMD> floorPlan -site gsclib090site -r 1 0.6 6 6 6 6
[11/08 16:20:56     63s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/08 16:20:56     63s] Type 'man IMPFP-3961' for more detail.
[11/08 16:20:56     63s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/08 16:20:56     63s] Type 'man IMPFP-3961' for more detail.
[11/08 16:20:56     63s] Horizontal Layer M1 offset = 290 (derived)
[11/08 16:20:56     63s] Vertical Layer M2 offset = 290 (derived)
[11/08 16:20:56     63s] Start create_tracks
[11/08 16:20:56     63s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[11/08 16:20:56     63s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/08 16:20:56     63s] <CMD> uiSetTool select
[11/08 16:20:56     63s] <CMD> getIoFlowFlag
[11/08 16:20:56     63s] <CMD> fit
[11/08 16:20:57     63s] <CMD> setIoFlowFlag 0
[11/08 16:20:57     63s] <CMD> floorPlan -site gsclib090site -r 0.96835443038 0.599404 6.09 6.09 6.09 6.09
[11/08 16:20:57     63s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/08 16:20:57     63s] Type 'man IMPFP-3961' for more detail.
[11/08 16:20:57     63s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/08 16:20:57     63s] Type 'man IMPFP-3961' for more detail.
[11/08 16:20:57     63s] Horizontal Layer M1 offset = 290 (derived)
[11/08 16:20:57     63s] Vertical Layer M2 offset = 290 (derived)
[11/08 16:20:57     63s] Start create_tracks
[11/08 16:20:57     63s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[11/08 16:20:57     63s] <CMD> uiSetTool select
[11/08 16:20:57     63s] <CMD> getIoFlowFlag
[11/08 16:20:57     63s] <CMD> fit
[11/08 16:21:13     65s] **ERROR: (IMPSYT-16175):	<To Global Net> field must be specified.
[11/08 16:21:37     69s] <CMD> clearGlobalNets
[11/08 16:21:37     69s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[11/08 16:21:37     69s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[11/08 16:21:41     69s] <CMD> clearGlobalNets
[11/08 16:21:41     69s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[11/08 16:21:41     69s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingLayers {}
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingLayers {}
[11/08 16:21:55     71s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeRingLayers {}
[11/08 16:21:55     71s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 16:21:55     71s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 16:22:49     77s] 
[11/08 16:22:49     77s] viaInitial starts at Wed Nov  8 16:22:49 2023
viaInitial ends at Wed Nov  8 16:22:49 2023
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/08 16:22:53     78s] The ring targets are set to core/block ring wires.
[11/08 16:22:53     78s] addRing command will consider rows while creating rings.
[11/08 16:22:53     78s] addRing command will disallow rings to go over rows.
[11/08 16:22:53     78s] addRing command will ignore shorts while creating rings.
[11/08 16:22:53     78s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal9} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/08 16:22:53     78s] 
[11/08 16:22:53     78s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.6M)
[11/08 16:22:53     78s] Ring generation is complete.
[11/08 16:22:53     78s] vias are now being generated.
[11/08 16:22:53     78s] addRing created 8 wires.
[11/08 16:22:53     78s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[11/08 16:22:53     78s] +--------+----------------+----------------+
[11/08 16:22:53     78s] |  Layer |     Created    |     Deleted    |
[11/08 16:22:53     78s] +--------+----------------+----------------+
[11/08 16:22:53     78s] | Metal8 |        2       |       NA       |
[11/08 16:22:53     78s] |  Via8  |        4       |        0       |
[11/08 16:22:53     78s] | Metal9 |        6       |       NA       |
[11/08 16:22:53     78s] +--------+----------------+----------------+
[11/08 16:22:54     78s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/08 16:22:54     78s] The ring targets are set to core/block ring wires.
[11/08 16:22:54     78s] addRing command will consider rows while creating rings.
[11/08 16:22:54     78s] addRing command will disallow rings to go over rows.
[11/08 16:22:54     78s] addRing command will ignore shorts while creating rings.
[11/08 16:22:54     78s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal9} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/08 16:22:54     78s] 
[11/08 16:22:54     78s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.6M)
[11/08 16:22:54     78s] Ring generation is complete.
[11/08 16:23:06     79s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 16:23:06     79s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 16:23:06     79s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 16:23:06     79s] <CMD> set sprCreateIeRingLayers {}
[11/08 16:23:06     79s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 16:23:06     79s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 16:23:06     79s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 16:23:06     79s] <CMD> set sprCreateIeRingLayers {}
[11/08 16:23:07     79s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 16:23:07     79s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 16:23:07     79s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 16:23:07     79s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 16:23:07     79s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 16:23:07     79s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 16:23:07     79s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 16:23:07     79s] <CMD> set sprCreateIeRingLayers {}
[11/08 16:23:07     79s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 16:23:07     79s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 16:24:05     86s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/08 16:24:05     86s] addStripe will allow jog to connect padcore ring and block ring.
[11/08 16:24:05     86s] 
[11/08 16:24:05     86s] Stripes will stop at the boundary of the specified area.
[11/08 16:24:05     86s] When breaking rings, the power planner will consider the existence of blocks.
[11/08 16:24:05     86s] Stripes will not extend to closest target.
[11/08 16:24:05     86s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/08 16:24:05     86s] Stripes will not be created over regions without power planning wires.
[11/08 16:24:05     86s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/08 16:24:05     86s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/08 16:24:05     86s] Offset for stripe breaking is set to 0.
[11/08 16:24:05     86s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 0.6 -spacing 0.4 -number_of_sets 2 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/08 16:24:05     86s] 
[11/08 16:24:05     86s] Initialize fgc environment(mem: 1491.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:05     86s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:05     86s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:05     86s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:05     86s] Starting stripe generation ...
[11/08 16:24:05     86s] Non-Default Mode Option Settings :
[11/08 16:24:05     86s]   NONE
[11/08 16:24:05     86s] Stripe generation is complete.
[11/08 16:24:05     86s] vias are now being generated.
[11/08 16:24:05     86s] addStripe created 6 wires.
[11/08 16:24:05     86s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/08 16:24:05     86s] +--------+----------------+----------------+
[11/08 16:24:05     86s] |  Layer |     Created    |     Deleted    |
[11/08 16:24:05     86s] +--------+----------------+----------------+
[11/08 16:24:05     86s] | Metal8 |        2       |       NA       |
[11/08 16:24:05     86s] |  Via8  |        8       |        0       |
[11/08 16:24:05     86s] | Metal9 |        4       |       NA       |
[11/08 16:24:05     86s] +--------+----------------+----------------+
[11/08 16:24:15     87s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/08 16:24:15     87s] addStripe will allow jog to connect padcore ring and block ring.
[11/08 16:24:15     87s] 
[11/08 16:24:15     87s] Stripes will stop at the boundary of the specified area.
[11/08 16:24:15     87s] When breaking rings, the power planner will consider the existence of blocks.
[11/08 16:24:15     87s] Stripes will not extend to closest target.
[11/08 16:24:15     87s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/08 16:24:15     87s] Stripes will not be created over regions without power planning wires.
[11/08 16:24:15     87s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/08 16:24:15     87s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/08 16:24:15     87s] Offset for stripe breaking is set to 0.
[11/08 16:24:15     87s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 0.6 -spacing 0.4 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/08 16:24:15     87s] 
[11/08 16:24:15     87s] Initialize fgc environment(mem: 1491.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:15     87s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:15     87s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:15     87s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:15     87s] Starting stripe generation ...
[11/08 16:24:15     87s] Non-Default Mode Option Settings :
[11/08 16:24:15     87s]   NONE
[11/08 16:24:15     87s] Stripe generation is complete.
[11/08 16:24:15     87s] vias are now being generated.
[11/08 16:24:15     87s] addStripe created 4 wires.
[11/08 16:24:15     87s] ViaGen created 10 vias, deleted 0 via to avoid violation.
[11/08 16:24:15     87s] +--------+----------------+----------------+
[11/08 16:24:15     87s] |  Layer |     Created    |     Deleted    |
[11/08 16:24:15     87s] +--------+----------------+----------------+
[11/08 16:24:15     87s] | Metal8 |        4       |       NA       |
[11/08 16:24:15     87s] |  Via8  |       10       |        0       |
[11/08 16:24:15     87s] +--------+----------------+----------------+
[11/08 16:24:16     88s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/08 16:24:16     88s] addStripe will allow jog to connect padcore ring and block ring.
[11/08 16:24:16     88s] 
[11/08 16:24:16     88s] Stripes will stop at the boundary of the specified area.
[11/08 16:24:16     88s] When breaking rings, the power planner will consider the existence of blocks.
[11/08 16:24:16     88s] Stripes will not extend to closest target.
[11/08 16:24:16     88s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/08 16:24:16     88s] Stripes will not be created over regions without power planning wires.
[11/08 16:24:16     88s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/08 16:24:16     88s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/08 16:24:16     88s] Offset for stripe breaking is set to 0.
[11/08 16:24:16     88s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 0.6 -spacing 0.4 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/08 16:24:16     88s] 
[11/08 16:24:16     88s] Initialize fgc environment(mem: 1491.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:16     88s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:16     88s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:16     88s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
[11/08 16:24:16     88s] Starting stripe generation ...
[11/08 16:24:16     88s] Non-Default Mode Option Settings :
[11/08 16:24:16     88s]   NONE
[11/08 16:24:16     88s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (6.390000, 3.690000) (6.390000, 52.860001) because same wire already exists.
[11/08 16:24:16     88s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (50.610001, 11.440000) (50.610001, 46.110001) because same wire already exists.
[11/08 16:24:16     88s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (7.390000, 2.690000) (7.390000, 53.860001) because same wire already exists.
[11/08 16:24:16     88s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (51.610001, 2.690000) (51.610001, 53.860001) because same wire already exists.
[11/08 16:24:16     88s] Stripe generation is complete.
[11/08 16:24:24     89s] <CMD> zoomBox 22.24450 27.05750 71.49350 54.65850
[11/08 16:24:24     89s] <CMD> zoomBox 40.14400 39.09950 61.99750 51.34700
[11/08 16:24:26     89s] <CMD> zoomBox 27.96400 29.52950 69.82950 52.99250
[11/08 16:24:26     89s] <CMD> zoomBox 23.49250 25.76350 72.74600 53.36700
[11/08 16:24:26     89s] <CMD> zoomBox 35.23350 37.68450 60.94450 52.09400
[11/08 16:24:27     89s] <CMD> zoomBox 41.79200 43.90750 55.21350 51.42950
[11/08 16:24:27     89s] <CMD> zoomBox 44.95250 46.46000 53.19500 51.07950
[11/08 16:24:30     89s] <CMD> zoomBox 41.41000 44.25400 54.83250 51.77650
[11/08 16:24:30     89s] <CMD> zoomBox 39.79000 43.25300 55.58150 52.10300
[11/08 16:24:30     90s] <CMD> zoomBox 26.25100 34.90150 61.84100 54.84750
[11/08 16:24:31     90s] <CMD> zoomBox 3.96500 21.25600 72.14350 59.46600
[11/08 16:24:31     90s] <CMD> zoomBox -38.72900 -4.45450 91.88000 68.74400
[11/08 16:24:32     90s] <CMD> zoomBox -67.30600 -7.66700 113.46750 93.64550
[11/08 16:24:33     90s] <CMD> zoomBox -53.04900 -7.25450 100.60850 78.86100
[11/08 16:24:33     90s] <CMD> zoomBox -40.93050 -6.90400 89.67850 66.29450
[11/08 16:24:57     93s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/08 16:24:57     93s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[11/08 16:24:58     93s] *** Begin SPECIAL ROUTE on Wed Nov  8 16:24:58 2023 ***
[11/08 16:24:58     93s] SPECIAL ROUTE ran on directory: /home/licet/macpro
[11/08 16:24:58     93s] SPECIAL ROUTE ran on machine: cad4 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.80Ghz)
[11/08 16:24:58     93s] 
[11/08 16:24:58     93s] Begin option processing ...
[11/08 16:24:58     93s] srouteConnectPowerBump set to false
[11/08 16:24:58     93s] routeSelectNet set to "VDD VSS"
[11/08 16:24:58     93s] routeSpecial set to true
[11/08 16:24:58     93s] srouteBlockPin set to "useLef"
[11/08 16:24:58     93s] srouteBottomLayerLimit set to 1
[11/08 16:24:58     93s] srouteBottomTargetLayerLimit set to 1
[11/08 16:24:58     93s] srouteConnectConverterPin set to false
[11/08 16:24:58     93s] srouteCrossoverViaBottomLayer set to 1
[11/08 16:24:58     93s] srouteCrossoverViaTopLayer set to 9
[11/08 16:24:58     93s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/08 16:24:58     93s] srouteFollowCorePinEnd set to 3
[11/08 16:24:58     93s] srouteJogControl set to "preferWithChanges differentLayer"
[11/08 16:24:58     93s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/08 16:24:58     93s] sroutePadPinAllPorts set to true
[11/08 16:24:58     93s] sroutePreserveExistingRoutes set to true
[11/08 16:24:58     93s] srouteRoutePowerBarPortOnBothDir set to true
[11/08 16:24:58     93s] srouteStopBlockPin set to "nearestTarget"
[11/08 16:24:58     93s] srouteTopLayerLimit set to 9
[11/08 16:24:58     93s] srouteTopTargetLayerLimit set to 9
[11/08 16:24:58     93s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2998.00 megs.
[11/08 16:24:58     93s] 
[11/08 16:24:58     93s] Reading DB technology information...
[11/08 16:24:58     93s] Finished reading DB technology information.
[11/08 16:24:58     93s] Reading floorplan and netlist information...
[11/08 16:24:58     93s] Finished reading floorplan and netlist information.
[11/08 16:24:58     93s] Read in 19 layers, 9 routing layers, 1 overlap layer
[11/08 16:24:58     93s] Read in 2 nondefault rules, 0 used
[11/08 16:24:58     93s] Read in 487 macros, 48 used
[11/08 16:24:58     93s] Read in 47 components
[11/08 16:24:58     93s]   47 core components: 47 unplaced, 0 placed, 0 fixed
[11/08 16:24:58     93s] Read in 18 logical pins
[11/08 16:24:58     93s] Read in 18 nets
[11/08 16:24:58     93s] Read in 2 special nets, 2 routed
[11/08 16:24:58     93s] Read in 94 terminals
[11/08 16:24:58     93s] 2 nets selected.
[11/08 16:24:58     93s] 
[11/08 16:24:58     93s] Begin power routing ...
[11/08 16:24:58     93s] #create default rule from bind_ndr_rule rule=0x7f64aafad3a0 0x7f648bda2ff0
[11/08 16:24:58     93s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/08 16:24:58     93s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/08 16:24:58     93s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/08 16:24:58     93s] Type 'man IMPSR-1256' for more detail.
[11/08 16:24:58     93s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/08 16:24:58     93s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/08 16:24:58     93s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/08 16:24:58     93s] Type 'man IMPSR-1256' for more detail.
[11/08 16:24:58     93s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/08 16:24:58     93s] CPU time for VDD FollowPin 0 seconds
[11/08 16:24:58     93s] CPU time for VSS FollowPin 0 seconds
[11/08 16:24:58     93s]   Number of IO ports routed: 0
[11/08 16:24:58     93s]   Number of Block ports routed: 0
[11/08 16:24:58     93s]   Number of Stripe ports routed: 2
[11/08 16:24:58     93s]   Number of Core ports routed: 36
[11/08 16:24:58     93s]   Number of Pad ports routed: 0
[11/08 16:24:58     93s]   Number of Power Bump ports routed: 0
[11/08 16:24:58     93s]   Number of Followpin connections: 18
[11/08 16:24:58     93s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3028.00 megs.
[11/08 16:24:58     93s] 
[11/08 16:24:58     93s] 
[11/08 16:24:58     93s] 
[11/08 16:24:58     93s]  Begin updating DB with routing results ...
[11/08 16:24:58     93s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/08 16:24:58     93s] Pin and blockage extraction finished
[11/08 16:24:58     93s] 
[11/08 16:24:58     93s] sroute created 56 wires.
[11/08 16:24:58     93s] ViaGen created 280 vias, deleted 1 via to avoid violation.
[11/08 16:24:58     93s] +--------+----------------+----------------+
[11/08 16:24:58     93s] |  Layer |     Created    |     Deleted    |
[11/08 16:24:58     93s] +--------+----------------+----------------+
[11/08 16:24:58     93s] | Metal1 |       54       |       NA       |
[11/08 16:24:58     93s] |  Via1  |       36       |        0       |
[11/08 16:24:58     93s] |  Via2  |       36       |        0       |
[11/08 16:24:58     93s] |  Via3  |       36       |        0       |
[11/08 16:24:58     93s] |  Via4  |       36       |        0       |
[11/08 16:24:58     93s] |  Via5  |       36       |        0       |
[11/08 16:24:58     93s] | Metal6 |        2       |       NA       |
[11/08 16:24:58     93s] |  Via6  |       40       |        0       |
[11/08 16:24:58     93s] |  Via7  |       40       |        0       |
[11/08 16:24:58     93s] |  Via8  |       20       |        1       |
[11/08 16:24:58     93s] +--------+----------------+----------------+
[11/08 16:24:58     93s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/08 16:24:58     93s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[11/08 16:24:58     93s] *** Begin SPECIAL ROUTE on Wed Nov  8 16:24:58 2023 ***
[11/08 16:24:58     93s] SPECIAL ROUTE ran on directory: /home/licet/macpro
[11/08 16:24:58     93s] SPECIAL ROUTE ran on machine: cad4 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.80Ghz)
[11/08 16:24:58     93s] 
[11/08 16:24:58     93s] Begin option processing ...
[11/08 16:24:58     93s] srouteConnectPowerBump set to false
[11/08 16:24:58     93s] routeSelectNet set to "VDD VSS"
[11/08 16:24:58     93s] routeSpecial set to true
[11/08 16:24:58     93s] srouteBlockPin set to "useLef"
[11/08 16:24:58     93s] srouteBottomLayerLimit set to 1
[11/08 16:24:58     93s] srouteBottomTargetLayerLimit set to 1
[11/08 16:24:58     93s] srouteConnectConverterPin set to false
[11/08 16:24:58     93s] srouteCrossoverViaBottomLayer set to 1
[11/08 16:24:58     93s] srouteCrossoverViaTopLayer set to 9
[11/08 16:24:58     93s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/08 16:24:58     93s] srouteFollowCorePinEnd set to 3
[11/08 16:24:58     93s] srouteJogControl set to "preferWithChanges differentLayer"
[11/08 16:24:58     93s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/08 16:24:58     93s] sroutePadPinAllPorts set to true
[11/08 16:24:58     93s] sroutePreserveExistingRoutes set to true
[11/08 16:24:58     93s] srouteRoutePowerBarPortOnBothDir set to true
[11/08 16:24:58     93s] srouteStopBlockPin set to "nearestTarget"
[11/08 16:24:58     93s] srouteTopLayerLimit set to 9
[11/08 16:24:58     93s] srouteTopTargetLayerLimit set to 9
[11/08 16:24:58     93s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3028.00 megs.
[11/08 16:24:58     93s] 
[11/08 16:24:58     93s] Reading DB technology information...
[11/08 16:24:58     93s] Finished reading DB technology information.
[11/08 16:24:58     93s] Reading floorplan and netlist information...
[11/08 16:24:58     93s] Finished reading floorplan and netlist information.
[11/08 16:24:59     93s] Read in 19 layers, 9 routing layers, 1 overlap layer
[11/08 16:24:59     93s] Read in 2 nondefault rules, 0 used
[11/08 16:24:59     93s] Read in 487 macros, 48 used
[11/08 16:24:59     93s] Read in 47 components
[11/08 16:24:59     93s]   47 core components: 47 unplaced, 0 placed, 0 fixed
[11/08 16:24:59     93s] Read in 18 logical pins
[11/08 16:24:59     93s] Read in 18 nets
[11/08 16:24:59     93s] Read in 2 special nets, 2 routed
[11/08 16:24:59     93s] Read in 94 terminals
[11/08 16:24:59     93s] 2 nets selected.
[11/08 16:24:59     93s] 
[11/08 16:24:59     93s] Begin power routing ...
[11/08 16:24:59     93s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/08 16:24:59     93s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/08 16:24:59     93s] Type 'man IMPSR-1256' for more detail.
[11/08 16:24:59     93s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/08 16:24:59     93s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/08 16:24:59     93s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/08 16:24:59     93s] Type 'man IMPSR-1256' for more detail.
[11/08 16:24:59     93s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/08 16:24:59     93s] CPU time for VDD FollowPin 0 seconds
[11/08 16:24:59     93s] CPU time for VSS FollowPin 0 seconds
[11/08 16:24:59     93s]   Number of IO ports routed: 0
[11/08 16:24:59     93s]   Number of Block ports routed: 0
[11/08 16:24:59     93s]   Number of Stripe ports routed: 0
[11/08 16:24:59     93s]   Number of Core ports routed: 0
[11/08 16:24:59     93s]   Number of Pad ports routed: 0
[11/08 16:24:59     93s]   Number of Power Bump ports routed: 0
[11/08 16:24:59     93s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3030.00 megs.
[11/08 16:24:59     93s] 
[11/08 16:24:59     93s] 
[11/08 16:24:59     93s] 
[11/08 16:24:59     93s]  Begin updating DB with routing results ...
[11/08 16:24:59     93s]  Updating DB with 0 via definition ...
[11/08 16:24:59     93s] sroute created 0 wire.
[11/08 16:24:59     93s] ViaGen created 0 via, deleted 0 via to avoid violation.
[11/08 16:25:39     98s] <CMD> addWellTap -cell FILL1 -cellInterval 35 -prefix WELLTAP
[11/08 16:25:39     98s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1526.2M, EPOCH TIME: 1699440939.979253
[11/08 16:25:39     98s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1526.2M, EPOCH TIME: 1699440939.979404
[11/08 16:25:39     98s] Processing tracks to init pin-track alignment.
[11/08 16:25:39     98s] z: 2, totalTracks: 1
[11/08 16:25:39     98s] z: 4, totalTracks: 1
[11/08 16:25:39     98s] z: 6, totalTracks: 1
[11/08 16:25:39     98s] z: 8, totalTracks: 1
[11/08 16:25:40     98s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:25:40     98s] All LLGs are deleted
[11/08 16:25:40     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     98s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1526.2M, EPOCH TIME: 1699440940.030411
[11/08 16:25:40     98s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1526.2M, EPOCH TIME: 1699440940.030679
[11/08 16:25:40     98s] # Building top llgBox search-tree.
[11/08 16:25:40     98s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1526.2M, EPOCH TIME: 1699440940.030753
[11/08 16:25:40     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     98s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1526.2M, EPOCH TIME: 1699440940.031012
[11/08 16:25:40     98s] Max number of tech site patterns supported in site array is 256.
[11/08 16:25:40     98s] Core basic site is gsclib090site
[11/08 16:25:40     98s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1526.2M, EPOCH TIME: 1699440940.039770
[11/08 16:25:40     98s] After signature check, allow fast init is false, keep pre-filter is false.
[11/08 16:25:40     98s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:25:40     98s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1526.2M, EPOCH TIME: 1699440940.039899
[11/08 16:25:40     98s] Use non-trimmed site array because memory saving is not enough.
[11/08 16:25:40     98s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:25:40     98s] SiteArray: use 24,576 bytes
[11/08 16:25:40     98s] SiteArray: current memory after site array memory allocation 1526.2M
[11/08 16:25:40     98s] SiteArray: FP blocked sites are writable
[11/08 16:25:40     98s] Estimated cell power/ground rail width = 0.408 um
[11/08 16:25:40     98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:25:40     98s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1526.2M, EPOCH TIME: 1699440940.040292
[11/08 16:25:40     98s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1526.2M, EPOCH TIME: 1699440940.040379
[11/08 16:25:40     98s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:25:40     98s] Atter site array init, number of instance map data is 0.
[11/08 16:25:40     98s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1526.2M, EPOCH TIME: 1699440940.041075
[11/08 16:25:40     98s] 
[11/08 16:25:40     98s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:25:40     98s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1526.2M, EPOCH TIME: 1699440940.041235
[11/08 16:25:40     98s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1526.2M, EPOCH TIME: 1699440940.041273
[11/08 16:25:40     98s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1526.2M, EPOCH TIME: 1699440940.041307
[11/08 16:25:40     98s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1526.2MB).
[11/08 16:25:40     98s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.062, REAL:0.062, MEM:1526.2M, EPOCH TIME: 1699440940.041412
[11/08 16:25:40     98s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.062, REAL:0.062, MEM:1526.2M, EPOCH TIME: 1699440940.041442
[11/08 16:25:40     98s] **WARN: (IMPSP-5134):	Setting cellInterval to 34.800 (microns) as a multiple of cell FILL1's techSite 'gsclib090site' width of 0.290 microns
[11/08 16:25:40     98s] Type 'man IMPSP-5134' for more detail.
[11/08 16:25:40     98s] For 34 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1526.2M, EPOCH TIME: 1699440940.042211
[11/08 16:25:40     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34).
[11/08 16:25:40     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     98s] All LLGs are deleted
[11/08 16:25:40     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1526.2M, EPOCH TIME: 1699440940.042827
[11/08 16:25:40     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1526.2M, EPOCH TIME: 1699440940.043030
[11/08 16:25:40     98s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:1519.2M, EPOCH TIME: 1699440940.044775
[11/08 16:25:40     98s] Inserted 34 well-taps <FILL1> cells (prefix WELLTAP).
[11/08 16:25:40     98s] <CMD> addWellTap -cell FILL1 -cellInterval 35 -prefix WELLTAP
[11/08 16:25:40     98s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1525.2M, EPOCH TIME: 1699440940.912520
[11/08 16:25:40     98s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1525.2M, EPOCH TIME: 1699440940.912612
[11/08 16:25:40     98s] Processing tracks to init pin-track alignment.
[11/08 16:25:40     98s] z: 2, totalTracks: 1
[11/08 16:25:40     98s] z: 4, totalTracks: 1
[11/08 16:25:40     98s] z: 6, totalTracks: 1
[11/08 16:25:40     98s] z: 8, totalTracks: 1
[11/08 16:25:40     98s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:25:40     98s] All LLGs are deleted
[11/08 16:25:40     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     98s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1525.2M, EPOCH TIME: 1699440940.914659
[11/08 16:25:40     98s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1525.2M, EPOCH TIME: 1699440940.914888
[11/08 16:25:40     98s] # Building top llgBox search-tree.
[11/08 16:25:40     98s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1525.2M, EPOCH TIME: 1699440940.914947
[11/08 16:25:40     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     98s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1525.2M, EPOCH TIME: 1699440940.915097
[11/08 16:25:40     98s] Max number of tech site patterns supported in site array is 256.
[11/08 16:25:40     98s] Core basic site is gsclib090site
[11/08 16:25:40     99s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1525.2M, EPOCH TIME: 1699440940.923634
[11/08 16:25:40     99s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:25:40     99s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:25:40     99s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1525.2M, EPOCH TIME: 1699440940.923754
[11/08 16:25:40     99s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:25:40     99s] SiteArray: use 24,576 bytes
[11/08 16:25:40     99s] SiteArray: current memory after site array memory allocation 1525.2M
[11/08 16:25:40     99s] SiteArray: FP blocked sites are writable
[11/08 16:25:40     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:25:40     99s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1525.2M, EPOCH TIME: 1699440940.924180
[11/08 16:25:40     99s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1525.2M, EPOCH TIME: 1699440940.924254
[11/08 16:25:40     99s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:25:40     99s] Atter site array init, number of instance map data is 0.
[11/08 16:25:40     99s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1525.2M, EPOCH TIME: 1699440940.924962
[11/08 16:25:40     99s] 
[11/08 16:25:40     99s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:25:40     99s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1525.2M, EPOCH TIME: 1699440940.925256
[11/08 16:25:40     99s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1525.2M, EPOCH TIME: 1699440940.925296
[11/08 16:25:40     99s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1525.2M, EPOCH TIME: 1699440940.925371
[11/08 16:25:40     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1525.2MB).
[11/08 16:25:40     99s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:1525.2M, EPOCH TIME: 1699440940.925481
[11/08 16:25:40     99s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.013, REAL:0.013, MEM:1525.2M, EPOCH TIME: 1699440940.925512
[11/08 16:25:40     99s] **WARN: (IMPSP-5134):	Setting cellInterval to 34.800 (microns) as a multiple of cell FILL1's techSite 'gsclib090site' width of 0.290 microns
[11/08 16:25:40     99s] Type 'man IMPSP-5134' for more detail.
[11/08 16:25:40     99s] For 34 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1525.2M, EPOCH TIME: 1699440940.926234
[11/08 16:25:40     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:68).
[11/08 16:25:40     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     99s] All LLGs are deleted
[11/08 16:25:40     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:25:40     99s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1525.2M, EPOCH TIME: 1699440940.926819
[11/08 16:25:40     99s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1525.2M, EPOCH TIME: 1699440940.927023
[11/08 16:25:40     99s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:1520.2M, EPOCH TIME: 1699440940.927957
[11/08 16:25:40     99s] Inserted 34 well-taps <FILL1> cells (prefix WELLTAP).
[11/08 16:26:10    102s] <CMD> addWellTap -cell FILL2 -cellInterval 35 -prefix WELLTAP
[11/08 16:26:10    102s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1527.1M, EPOCH TIME: 1699440970.268255
[11/08 16:26:10    102s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1527.1M, EPOCH TIME: 1699440970.268374
[11/08 16:26:10    102s] Processing tracks to init pin-track alignment.
[11/08 16:26:10    102s] z: 2, totalTracks: 1
[11/08 16:26:10    102s] z: 4, totalTracks: 1
[11/08 16:26:10    102s] z: 6, totalTracks: 1
[11/08 16:26:10    102s] z: 8, totalTracks: 1
[11/08 16:26:10    102s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:26:10    102s] All LLGs are deleted
[11/08 16:26:10    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:10    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:10    102s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1527.1M, EPOCH TIME: 1699440970.270424
[11/08 16:26:10    102s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699440970.270654
[11/08 16:26:10    102s] # Building top llgBox search-tree.
[11/08 16:26:10    102s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1527.1M, EPOCH TIME: 1699440970.270714
[11/08 16:26:10    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:10    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:10    102s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1527.1M, EPOCH TIME: 1699440970.270876
[11/08 16:26:10    102s] Max number of tech site patterns supported in site array is 256.
[11/08 16:26:10    102s] Core basic site is gsclib090site
[11/08 16:26:10    102s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1527.1M, EPOCH TIME: 1699440970.279868
[11/08 16:26:10    102s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:26:10    102s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:26:10    102s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699440970.279997
[11/08 16:26:10    102s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:26:10    102s] SiteArray: use 24,576 bytes
[11/08 16:26:10    102s] SiteArray: current memory after site array memory allocation 1527.2M
[11/08 16:26:10    102s] SiteArray: FP blocked sites are writable
[11/08 16:26:10    102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:26:10    102s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1527.2M, EPOCH TIME: 1699440970.280392
[11/08 16:26:10    102s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1527.2M, EPOCH TIME: 1699440970.280481
[11/08 16:26:10    102s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:26:10    102s] Atter site array init, number of instance map data is 0.
[11/08 16:26:10    102s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1527.2M, EPOCH TIME: 1699440970.281122
[11/08 16:26:10    102s] 
[11/08 16:26:10    102s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:26:10    102s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:1527.2M, EPOCH TIME: 1699440970.281376
[11/08 16:26:10    102s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1527.2M, EPOCH TIME: 1699440970.281431
[11/08 16:26:10    102s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1527.2M, EPOCH TIME: 1699440970.281465
[11/08 16:26:10    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1527.2MB).
[11/08 16:26:10    102s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:1527.2M, EPOCH TIME: 1699440970.281545
[11/08 16:26:10    102s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.013, REAL:0.013, MEM:1527.2M, EPOCH TIME: 1699440970.281575
[11/08 16:26:10    102s] **WARN: (IMPSP-5134):	Setting cellInterval to 34.800 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[11/08 16:26:10    102s] Type 'man IMPSP-5134' for more detail.
[11/08 16:26:10    102s] For 34 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1527.2M, EPOCH TIME: 1699440970.282304
[11/08 16:26:10    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:102).
[11/08 16:26:10    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:10    102s] All LLGs are deleted
[11/08 16:26:10    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:10    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:10    102s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1527.2M, EPOCH TIME: 1699440970.282955
[11/08 16:26:10    102s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699440970.283164
[11/08 16:26:10    102s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:1522.1M, EPOCH TIME: 1699440970.284283
[11/08 16:26:10    102s] Inserted 34 well-taps <FILL2> cells (prefix WELLTAP).
[11/08 16:26:11    102s] <CMD> addWellTap -cell FILL2 -cellInterval 35 -prefix WELLTAP
[11/08 16:26:11    102s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1528.1M, EPOCH TIME: 1699440971.120563
[11/08 16:26:11    102s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1528.1M, EPOCH TIME: 1699440971.120651
[11/08 16:26:11    102s] Processing tracks to init pin-track alignment.
[11/08 16:26:11    102s] z: 2, totalTracks: 1
[11/08 16:26:11    102s] z: 4, totalTracks: 1
[11/08 16:26:11    102s] z: 6, totalTracks: 1
[11/08 16:26:11    102s] z: 8, totalTracks: 1
[11/08 16:26:11    102s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:26:11    102s] All LLGs are deleted
[11/08 16:26:11    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:11    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:11    102s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1528.1M, EPOCH TIME: 1699440971.122611
[11/08 16:26:11    102s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1528.1M, EPOCH TIME: 1699440971.122839
[11/08 16:26:11    102s] # Building top llgBox search-tree.
[11/08 16:26:11    102s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1528.1M, EPOCH TIME: 1699440971.122901
[11/08 16:26:11    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:11    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:11    102s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1528.1M, EPOCH TIME: 1699440971.123064
[11/08 16:26:11    102s] Max number of tech site patterns supported in site array is 256.
[11/08 16:26:11    102s] Core basic site is gsclib090site
[11/08 16:26:11    102s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1528.1M, EPOCH TIME: 1699440971.131633
[11/08 16:26:11    102s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:26:11    102s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:26:11    102s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1528.1M, EPOCH TIME: 1699440971.131760
[11/08 16:26:11    102s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:26:11    102s] SiteArray: use 24,576 bytes
[11/08 16:26:11    102s] SiteArray: current memory after site array memory allocation 1528.1M
[11/08 16:26:11    102s] SiteArray: FP blocked sites are writable
[11/08 16:26:11    102s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:26:11    102s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1528.1M, EPOCH TIME: 1699440971.132126
[11/08 16:26:11    102s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1528.1M, EPOCH TIME: 1699440971.132200
[11/08 16:26:11    102s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:26:11    102s] Atter site array init, number of instance map data is 0.
[11/08 16:26:11    102s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1528.1M, EPOCH TIME: 1699440971.132850
[11/08 16:26:11    102s] 
[11/08 16:26:11    102s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:26:11    102s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1528.1M, EPOCH TIME: 1699440971.133113
[11/08 16:26:11    102s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1528.1M, EPOCH TIME: 1699440971.133153
[11/08 16:26:11    102s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1528.1M, EPOCH TIME: 1699440971.133186
[11/08 16:26:11    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1528.1MB).
[11/08 16:26:11    102s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:1528.1M, EPOCH TIME: 1699440971.133269
[11/08 16:26:11    102s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.013, REAL:0.013, MEM:1528.1M, EPOCH TIME: 1699440971.133299
[11/08 16:26:11    102s] **WARN: (IMPSP-5134):	Setting cellInterval to 34.800 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[11/08 16:26:11    102s] Type 'man IMPSP-5134' for more detail.
[11/08 16:26:11    102s] For 34 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1528.2M, EPOCH TIME: 1699440971.134056
[11/08 16:26:11    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:136).
[11/08 16:26:11    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:11    102s] All LLGs are deleted
[11/08 16:26:11    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:11    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:26:11    102s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1528.2M, EPOCH TIME: 1699440971.134683
[11/08 16:26:11    102s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1528.1M, EPOCH TIME: 1699440971.134883
[11/08 16:26:11    102s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:1521.1M, EPOCH TIME: 1699440971.135779
[11/08 16:26:11    102s] Inserted 34 well-taps <FILL2> cells (prefix WELLTAP).
[11/08 16:26:37    106s] **ERROR: (IMPSYT-16282):	Enter a pre cap cell name.
[11/08 16:27:07    109s] **ERROR: (IMPSYT-16282):	Enter a pre cap cell name.
[11/08 16:27:15    111s] <CMD> addEndCap -preCap FILL1 -postCap FILL2 -prefix ENDCAP
[11/08 16:27:15    111s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[11/08 16:27:15    111s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/08 16:27:15    111s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/08 16:27:15    111s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[11/08 16:27:15    111s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/08 16:27:15    111s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/08 16:27:15    111s] # Resetting pin-track-align track data.
[11/08 16:27:15    111s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1527.1M, EPOCH TIME: 1699441035.407180
[11/08 16:27:15    111s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1527.1M, EPOCH TIME: 1699441035.407262
[11/08 16:27:15    111s] Processing tracks to init pin-track alignment.
[11/08 16:27:15    111s] z: 2, totalTracks: 1
[11/08 16:27:15    111s] z: 4, totalTracks: 1
[11/08 16:27:15    111s] z: 6, totalTracks: 1
[11/08 16:27:15    111s] z: 8, totalTracks: 1
[11/08 16:27:15    111s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:27:15    111s] All LLGs are deleted
[11/08 16:27:15    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:15    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:15    111s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1527.1M, EPOCH TIME: 1699441035.409220
[11/08 16:27:15    111s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441035.409453
[11/08 16:27:15    111s] # Building top llgBox search-tree.
[11/08 16:27:15    111s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1527.1M, EPOCH TIME: 1699441035.409518
[11/08 16:27:15    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:15    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:15    111s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1527.1M, EPOCH TIME: 1699441035.409776
[11/08 16:27:15    111s] Max number of tech site patterns supported in site array is 256.
[11/08 16:27:15    111s] Core basic site is gsclib090site
[11/08 16:27:15    111s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1527.1M, EPOCH TIME: 1699441035.418435
[11/08 16:27:15    111s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:27:15    111s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:27:15    111s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441035.418601
[11/08 16:27:15    111s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:27:15    111s] SiteArray: use 24,576 bytes
[11/08 16:27:15    111s] SiteArray: current memory after site array memory allocation 1527.1M
[11/08 16:27:15    111s] SiteArray: FP blocked sites are writable
[11/08 16:27:15    111s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:27:15    111s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1527.1M, EPOCH TIME: 1699441035.418977
[11/08 16:27:15    111s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441035.419047
[11/08 16:27:15    111s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:27:15    111s] Atter site array init, number of instance map data is 0.
[11/08 16:27:15    111s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1527.1M, EPOCH TIME: 1699441035.419747
[11/08 16:27:15    111s] 
[11/08 16:27:15    111s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:15    111s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1527.1M, EPOCH TIME: 1699441035.420045
[11/08 16:27:15    111s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1527.1M, EPOCH TIME: 1699441035.420084
[11/08 16:27:15    111s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441035.420118
[11/08 16:27:15    111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1527.1MB).
[11/08 16:27:15    111s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:1527.1M, EPOCH TIME: 1699441035.420202
[11/08 16:27:15    111s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.013, REAL:0.013, MEM:1527.1M, EPOCH TIME: 1699441035.420232
[11/08 16:27:15    111s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1527.1M, EPOCH TIME: 1699441035.420311
[11/08 16:27:15    111s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441035.420402
[11/08 16:27:15    111s] Minimum row-size in sites for endcap insertion = 4.
[11/08 16:27:15    111s] Minimum number of sites for row blockage       = 1.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 6.090).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 8.700).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 11.310).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 13.920).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 16.530).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 19.140).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 21.750).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 24.360).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 26.970).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 29.580).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 32.190).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 34.800).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 37.410).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 40.020).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 42.630).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 45.240).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 47.850).
[11/08 16:27:15    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:15    111s] Inserted 0 pre-endcap <FILL1> cells (prefix ENDCAP).
[11/08 16:27:15    111s] Inserted 17 post-endcap <FILL2> cells (prefix ENDCAP).
[11/08 16:27:15    111s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[11/08 16:27:15    111s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1527.1M, EPOCH TIME: 1699441035.421881
[11/08 16:27:15    111s] For 17 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441035.421988
[11/08 16:27:15    111s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1527.1M, EPOCH TIME: 1699441035.422028
[11/08 16:27:15    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:27:15    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:15    111s] All LLGs are deleted
[11/08 16:27:15    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:15    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:15    111s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1527.1M, EPOCH TIME: 1699441035.422639
[11/08 16:27:15    111s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441035.422850
[11/08 16:27:15    111s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:1521.1M, EPOCH TIME: 1699441035.423788
[11/08 16:27:16    111s] <CMD> addEndCap -preCap FILL1 -postCap FILL2 -prefix ENDCAP
[11/08 16:27:16    111s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[11/08 16:27:16    111s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/08 16:27:16    111s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/08 16:27:16    111s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[11/08 16:27:16    111s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/08 16:27:16    111s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/08 16:27:16    111s] # Resetting pin-track-align track data.
[11/08 16:27:16    111s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1527.1M, EPOCH TIME: 1699441036.041810
[11/08 16:27:16    111s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1527.1M, EPOCH TIME: 1699441036.041892
[11/08 16:27:16    111s] Processing tracks to init pin-track alignment.
[11/08 16:27:16    111s] z: 2, totalTracks: 1
[11/08 16:27:16    111s] z: 4, totalTracks: 1
[11/08 16:27:16    111s] z: 6, totalTracks: 1
[11/08 16:27:16    111s] z: 8, totalTracks: 1
[11/08 16:27:16    111s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:27:16    111s] All LLGs are deleted
[11/08 16:27:16    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:16    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:16    111s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1527.1M, EPOCH TIME: 1699441036.043917
[11/08 16:27:16    111s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441036.044147
[11/08 16:27:16    111s] # Building top llgBox search-tree.
[11/08 16:27:16    111s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1527.1M, EPOCH TIME: 1699441036.044208
[11/08 16:27:16    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:16    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:16    111s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1527.1M, EPOCH TIME: 1699441036.044376
[11/08 16:27:16    111s] Max number of tech site patterns supported in site array is 256.
[11/08 16:27:16    111s] Core basic site is gsclib090site
[11/08 16:27:16    111s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1527.1M, EPOCH TIME: 1699441036.053337
[11/08 16:27:16    111s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:27:16    111s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:27:16    111s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441036.053538
[11/08 16:27:16    111s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:27:16    111s] SiteArray: use 24,576 bytes
[11/08 16:27:16    111s] SiteArray: current memory after site array memory allocation 1527.1M
[11/08 16:27:16    111s] SiteArray: FP blocked sites are writable
[11/08 16:27:16    111s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:27:16    111s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1527.1M, EPOCH TIME: 1699441036.053937
[11/08 16:27:16    111s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441036.054006
[11/08 16:27:16    111s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:27:16    111s] Atter site array init, number of instance map data is 0.
[11/08 16:27:16    111s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1527.1M, EPOCH TIME: 1699441036.054702
[11/08 16:27:16    111s] 
[11/08 16:27:16    111s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:16    111s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:1527.1M, EPOCH TIME: 1699441036.055016
[11/08 16:27:16    111s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1527.1M, EPOCH TIME: 1699441036.055055
[11/08 16:27:16    111s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441036.055088
[11/08 16:27:16    111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1527.1MB).
[11/08 16:27:16    111s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:1527.1M, EPOCH TIME: 1699441036.055173
[11/08 16:27:16    111s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.013, REAL:0.013, MEM:1527.1M, EPOCH TIME: 1699441036.055203
[11/08 16:27:16    111s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1527.1M, EPOCH TIME: 1699441036.055283
[11/08 16:27:16    111s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441036.055332
[11/08 16:27:16    111s] Minimum row-size in sites for endcap insertion = 4.
[11/08 16:27:16    111s] Minimum number of sites for row blockage       = 1.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 6.090).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 6.090).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 8.700).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 8.700).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 11.310).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 11.310).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 13.920).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 13.920).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 16.530).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 16.530).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 19.140).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 19.140).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 21.750).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 21.750).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 24.360).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 24.360).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 26.970).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 26.970).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 29.580).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 29.580).
[11/08 16:27:16    111s] Type 'man IMPSP-5119' for more detail.
[11/08 16:27:16    111s] **WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
[11/08 16:27:16    111s] To increase the message display limit, refer to the product command reference manual.
[11/08 16:27:16    111s] Inserted 0 pre-endcap <FILL1> cells (prefix ENDCAP).
[11/08 16:27:16    111s] Inserted 0 post-endcap <FILL2> cells (prefix ENDCAP).
[11/08 16:27:16    111s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[11/08 16:27:16    111s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[11/08 16:27:16    111s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1527.1M, EPOCH TIME: 1699441036.056616
[11/08 16:27:16    111s] For 0 new insts, *** Applied 0 GNC rules.
[11/08 16:27:16    111s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441036.056696
[11/08 16:27:16    111s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1527.1M, EPOCH TIME: 1699441036.056732
[11/08 16:27:16    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:27:16    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:16    111s] All LLGs are deleted
[11/08 16:27:16    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:16    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:16    111s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1527.1M, EPOCH TIME: 1699441036.057310
[11/08 16:27:16    111s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1527.1M, EPOCH TIME: 1699441036.057523
[11/08 16:27:16    111s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:1521.1M, EPOCH TIME: 1699441036.058328
[11/08 16:27:44    114s] <CMD> setPlaceMode -fp false
[11/08 16:27:45    114s] <CMD> place_design
[11/08 16:27:45    114s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:54.8/0:12:05.3 (0.2), mem = 1527.1M
[11/08 16:27:45    114s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 2, number of sequential = 16, percentage of missing scan cell = 12.50% (2 / 16)
[11/08 16:27:45    114s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:27:45    114s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:27:45    114s] #Start colorize_geometry on Wed Nov  8 16:27:45 2023
[11/08 16:27:45    114s] #
[11/08 16:27:45    114s] ### Time Record (colorize_geometry) is installed.
[11/08 16:27:45    114s] ### Time Record (Pre Callback) is installed.
[11/08 16:27:45    114s] ### Time Record (Pre Callback) is uninstalled.
[11/08 16:27:45    114s] ### Time Record (DB Import) is installed.
[11/08 16:27:45    114s] ### info: trigger incremental cell import ( 487 new cells ).
[11/08 16:27:45    114s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[11/08 16:27:45    114s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=1965186584 pin_access=1 inst_pattern=1
[11/08 16:27:45    114s] ### Time Record (DB Import) is uninstalled.
[11/08 16:27:45    114s] ### Time Record (DB Export) is installed.
[11/08 16:27:45    114s] Extracting standard cell pins and blockage ...... 
[11/08 16:27:45    114s] Pin and blockage extraction finished
[11/08 16:27:45    114s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=1965186584 pin_access=1 inst_pattern=1
[11/08 16:27:45    114s] ### Time Record (DB Export) is uninstalled.
[11/08 16:27:45    114s] ### Time Record (Post Callback) is installed.
[11/08 16:27:45    114s] ### Time Record (Post Callback) is uninstalled.
[11/08 16:27:45    114s] #
[11/08 16:27:45    114s] #colorize_geometry statistics:
[11/08 16:27:45    114s] #Cpu time = 00:00:00
[11/08 16:27:45    114s] #Elapsed time = 00:00:00
[11/08 16:27:45    114s] #Increased memory = 17.10 (MB)
[11/08 16:27:45    114s] #Total memory = 1528.27 (MB)
[11/08 16:27:45    114s] #Peak memory = 1528.93 (MB)
[11/08 16:27:45    114s] #Number of warnings = 0
[11/08 16:27:45    114s] #Total number of warnings = 0
[11/08 16:27:45    114s] #Number of fails = 0
[11/08 16:27:45    114s] #Total number of fails = 0
[11/08 16:27:45    114s] #Complete colorize_geometry on Wed Nov  8 16:27:45 2023
[11/08 16:27:45    114s] #
[11/08 16:27:45    115s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/08 16:27:45    115s] ### Time Record (colorize_geometry) is uninstalled.
[11/08 16:27:45    115s] ### 
[11/08 16:27:45    115s] ###   Scalability Statistics
[11/08 16:27:45    115s] ### 
[11/08 16:27:45    115s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:27:45    115s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/08 16:27:45    115s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:27:45    115s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/08 16:27:45    115s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/08 16:27:45    115s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/08 16:27:45    115s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/08 16:27:45    115s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/08 16:27:45    115s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:27:45    115s] ### 
[11/08 16:27:45    115s] *** Starting placeDesign default flow ***
[11/08 16:27:45    115s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=1550.1M
[11/08 16:27:45    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=1550.1M
[11/08 16:27:45    115s] *** Start deleteBufferTree ***
[11/08 16:27:45    115s] Info: Detect buffers to remove automatically.
[11/08 16:27:45    115s] Analyzing netlist ...
[11/08 16:27:45    115s] Updating netlist
[11/08 16:27:45    115s] 
[11/08 16:27:45    115s] *summary: 27 instances (buffers/inverters) removed
[11/08 16:27:45    115s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/08 16:27:45    115s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:27:45    115s] Set Using Default Delay Limit as 101.
[11/08 16:27:45    115s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:27:45    115s] Set Default Net Delay as 0 ps.
[11/08 16:27:45    115s] Set Default Net Load as 0 pF. 
[11/08 16:27:45    115s] Set Default Input Pin Transition as 1 ps.
[11/08 16:27:45    115s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:27:45    115s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:27:45    115s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:27:45    115s] AAE DB initialization (MEM=1644.61 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/08 16:27:45    115s] #################################################################################
[11/08 16:27:45    115s] # Design Stage: PreRoute
[11/08 16:27:45    115s] # Design Name: top
[11/08 16:27:45    115s] # Design Mode: 90nm
[11/08 16:27:45    115s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:27:45    115s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:27:45    115s] # Signoff Settings: SI Off 
[11/08 16:27:45    115s] #################################################################################
[11/08 16:27:45    115s] Calculate delays in BcWc mode...
[11/08 16:27:45    115s] Topological Sorting (REAL = 0:00:00.0, MEM = 1659.1M, InitMEM = 1658.1M)
[11/08 16:27:45    115s] Start delay calculation (fullDC) (1 T). (MEM=1659.13)
[11/08 16:27:46    115s] Start AAE Lib Loading. (MEM=1659.13)
[11/08 16:27:46    115s] End AAE Lib Loading. (MEM=1697.29 CPU=0:00:00.0 Real=0:00:00.0)
[11/08 16:27:46    115s] End AAE Lib Interpolated Model. (MEM=1697.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:27:46    115s] Total number of fetched objects 164
[11/08 16:27:46    115s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:27:46    115s] End delay calculation. (MEM=1805.23 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:27:46    115s] End delay calculation (fullDC). (MEM=1805.23 CPU=0:00:00.1 REAL=0:00:01.0)
[11/08 16:27:46    115s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1805.2M) ***
[11/08 16:27:46    115s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:27:46    115s] Set Using Default Delay Limit as 1000.
[11/08 16:27:46    115s] Set Default Net Delay as 1000 ps.
[11/08 16:27:46    115s] Set Default Input Pin Transition as 0.1 ps.
[11/08 16:27:46    115s] Set Default Net Load as 0.5 pF. 
[11/08 16:27:46    115s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/08 16:27:46    115s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1787.7M, EPOCH TIME: 1699441066.180650
[11/08 16:27:46    115s] Deleted 0 physical inst  (cell - / prefix -).
[11/08 16:27:46    115s] Did not delete 153 physical insts as they were marked preplaced.
[11/08 16:27:46    115s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1787.7M, EPOCH TIME: 1699441066.180828
[11/08 16:27:46    115s] INFO: #ExclusiveGroups=0
[11/08 16:27:46    115s] INFO: There are no Exclusive Groups.
[11/08 16:27:46    115s] *** Starting "NanoPlace(TM) placement v#6 (mem=1787.7M)" ...
[11/08 16:27:46    115s] Wait...
[11/08 16:27:47    117s] *** Build Buffered Sizing Timing Model
[11/08 16:27:47    117s] (cpu=0:00:01.8 mem=1795.7M) ***
[11/08 16:27:48    117s] *** Build Virtual Sizing Timing Model
[11/08 16:27:48    117s] (cpu=0:00:01.9 mem=1795.7M) ***
[11/08 16:27:48    117s] No user-set net weight.
[11/08 16:27:48    117s] Net fanout histogram:
[11/08 16:27:48    117s] 2		: 76 (46.9%) nets
[11/08 16:27:48    117s] 3		: 36 (22.2%) nets
[11/08 16:27:48    117s] 4     -	14	: 48 (29.6%) nets
[11/08 16:27:48    117s] 15    -	39	: 2 (1.2%) nets
[11/08 16:27:48    117s] 40    -	79	: 0 (0.0%) nets
[11/08 16:27:48    117s] 80    -	159	: 0 (0.0%) nets
[11/08 16:27:48    117s] 160   -	319	: 0 (0.0%) nets
[11/08 16:27:48    117s] 320   -	639	: 0 (0.0%) nets
[11/08 16:27:48    117s] 640   -	1279	: 0 (0.0%) nets
[11/08 16:27:48    117s] 1280  -	2559	: 0 (0.0%) nets
[11/08 16:27:48    117s] 2560  -	5119	: 0 (0.0%) nets
[11/08 16:27:48    117s] 5120+		: 0 (0.0%) nets
[11/08 16:27:48    117s] no activity file in design. spp won't run.
[11/08 16:27:48    117s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/08 16:27:48    117s] Scan chains were not defined.
[11/08 16:27:48    117s] Processing tracks to init pin-track alignment.
[11/08 16:27:48    117s] z: 2, totalTracks: 1
[11/08 16:27:48    117s] z: 4, totalTracks: 1
[11/08 16:27:48    117s] z: 6, totalTracks: 1
[11/08 16:27:48    117s] z: 8, totalTracks: 1
[11/08 16:27:48    117s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:27:48    117s] All LLGs are deleted
[11/08 16:27:48    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:48    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:48    117s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1795.7M, EPOCH TIME: 1699441068.074808
[11/08 16:27:48    117s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1795.7M, EPOCH TIME: 1699441068.075046
[11/08 16:27:48    117s] # Building top llgBox search-tree.
[11/08 16:27:48    117s] #std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
[11/08 16:27:48    117s] #ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
[11/08 16:27:48    117s] stdCell: 303 single + 0 double + 0 multi
[11/08 16:27:48    117s] Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
[11/08 16:27:48    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1795.7M, EPOCH TIME: 1699441068.075446
[11/08 16:27:48    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:48    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:48    117s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1795.7M, EPOCH TIME: 1699441068.075615
[11/08 16:27:48    117s] Max number of tech site patterns supported in site array is 256.
[11/08 16:27:48    117s] Core basic site is gsclib090site
[11/08 16:27:48    117s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1795.7M, EPOCH TIME: 1699441068.084225
[11/08 16:27:48    117s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:27:48    117s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:27:48    117s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1795.7M, EPOCH TIME: 1699441068.084369
[11/08 16:27:48    117s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:27:48    117s] SiteArray: use 24,576 bytes
[11/08 16:27:48    117s] SiteArray: current memory after site array memory allocation 1795.7M
[11/08 16:27:48    117s] SiteArray: FP blocked sites are writable
[11/08 16:27:48    117s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:27:48    117s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1795.7M, EPOCH TIME: 1699441068.084738
[11/08 16:27:48    117s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1795.7M, EPOCH TIME: 1699441068.084809
[11/08 16:27:48    117s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:27:48    117s] Atter site array init, number of instance map data is 0.
[11/08 16:27:48    117s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1795.7M, EPOCH TIME: 1699441068.085448
[11/08 16:27:48    117s] 
[11/08 16:27:48    117s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:48    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1795.7M, EPOCH TIME: 1699441068.085744
[11/08 16:27:48    117s] 
[11/08 16:27:48    117s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:48    117s] Average module density = 0.609.
[11/08 16:27:48    117s] Density for the design = 0.609.
[11/08 16:27:48    117s]        = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
[11/08 16:27:48    117s] Pin Density = 0.1895.
[11/08 16:27:48    117s]             = total # of pins 509 / total area 2686.
[11/08 16:27:48    117s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1795.7M, EPOCH TIME: 1699441068.085997
[11/08 16:27:48    117s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1795.7M, EPOCH TIME: 1699441068.086069
[11/08 16:27:48    117s] OPERPROF: Starting pre-place ADS at level 1, MEM:1795.7M, EPOCH TIME: 1699441068.086116
[11/08 16:27:48    117s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1795.7M, EPOCH TIME: 1699441068.086239
[11/08 16:27:48    117s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1795.7M, EPOCH TIME: 1699441068.086272
[11/08 16:27:48    117s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1795.7M, EPOCH TIME: 1699441068.086309
[11/08 16:27:48    117s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1795.7M, EPOCH TIME: 1699441068.086349
[11/08 16:27:48    117s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1795.7M, EPOCH TIME: 1699441068.086381
[11/08 16:27:48    117s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1795.7M, EPOCH TIME: 1699441068.086433
[11/08 16:27:48    117s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1795.7M, EPOCH TIME: 1699441068.086466
[11/08 16:27:48    117s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1795.7M, EPOCH TIME: 1699441068.086501
[11/08 16:27:48    117s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1795.7M, EPOCH TIME: 1699441068.086531
[11/08 16:27:48    117s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1795.7M, EPOCH TIME: 1699441068.086563
[11/08 16:27:48    117s] Skip auto density screen due to aggressive settings.
[11/08 16:27:48    117s] res site 1.
[11/08 16:27:48    117s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1795.7M, EPOCH TIME: 1699441068.086730
[11/08 16:27:48    117s] OPERPROF: Starting spMPad at level 1, MEM:1775.7M, EPOCH TIME: 1699441068.087050
[11/08 16:27:48    117s] OPERPROF:   Starting spContextMPad at level 2, MEM:1775.7M, EPOCH TIME: 1699441068.087102
[11/08 16:27:48    117s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1775.7M, EPOCH TIME: 1699441068.087134
[11/08 16:27:48    117s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1775.7M, EPOCH TIME: 1699441068.087164
[11/08 16:27:48    117s] Initial padding reaches pin density 0.364 for top
[11/08 16:27:48    117s] InitPadU 0.609 -> 0.779 for top
[11/08 16:27:48    117s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1775.7M, EPOCH TIME: 1699441068.087591
[11/08 16:27:48    117s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1775.7M, EPOCH TIME: 1699441068.087656
[11/08 16:27:48    117s] === lastAutoLevel = 5 
[11/08 16:27:48    117s] OPERPROF: Starting spInitNetWt at level 1, MEM:1775.7M, EPOCH TIME: 1699441068.087790
[11/08 16:27:48    117s] no activity file in design. spp won't run.
[11/08 16:27:48    117s] [spp] 0
[11/08 16:27:48    117s] [adp] 0:1:1:3
[11/08 16:27:48    117s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.102, REAL:0.102, MEM:1807.1M, EPOCH TIME: 1699441068.190021
[11/08 16:27:48    117s] Clock gating cells determined by native netlist tracing.
[11/08 16:27:48    117s] no activity file in design. spp won't run.
[11/08 16:27:48    117s] no activity file in design. spp won't run.
[11/08 16:27:48    117s] Effort level <high> specified for reg2reg path_group
[11/08 16:27:48    117s] OPERPROF: Starting npMain at level 1, MEM:1810.1M, EPOCH TIME: 1699441068.248401
[11/08 16:27:49    117s] OPERPROF:   Starting npPlace at level 2, MEM:1819.1M, EPOCH TIME: 1699441069.249915
[11/08 16:27:49    117s] Iteration  1: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
[11/08 16:27:49    117s]               Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
[11/08 16:27:49    117s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1819.1M
[11/08 16:27:49    117s] Iteration  2: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
[11/08 16:27:49    117s]               Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
[11/08 16:27:49    117s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1819.1M
[11/08 16:27:49    117s] exp_mt_sequential is set from setPlaceMode option to 1
[11/08 16:27:49    117s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/08 16:27:49    117s] place_exp_mt_interval set to default 32
[11/08 16:27:49    117s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/08 16:27:49    117s] Iteration  3: Total net bbox = 1.784e+00 (1.05e+00 7.39e-01)
[11/08 16:27:49    117s]               Est.  stn bbox = 1.951e+00 (1.15e+00 8.05e-01)
[11/08 16:27:49    117s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1820.5M
[11/08 16:27:49    117s] Total number of setup views is 1.
[11/08 16:27:49    117s] Total number of active setup views is 1.
[11/08 16:27:49    117s] Active setup views:
[11/08 16:27:49    117s]     BC
[11/08 16:27:49    118s] Iteration  4: Total net bbox = 1.013e+03 (5.46e+02 4.67e+02)
[11/08 16:27:49    118s]               Est.  stn bbox = 1.136e+03 (6.13e+02 5.23e+02)
[11/08 16:27:49    118s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1820.5M
[11/08 16:27:49    118s] Iteration  5: Total net bbox = 1.206e+03 (6.67e+02 5.39e+02)
[11/08 16:27:49    118s]               Est.  stn bbox = 1.340e+03 (7.42e+02 5.98e+02)
[11/08 16:27:49    118s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1820.5M
[11/08 16:27:49    118s] OPERPROF:   Finished npPlace at level 2, CPU:0.138, REAL:0.125, MEM:1820.5M, EPOCH TIME: 1699441069.374613
[11/08 16:27:49    118s] OPERPROF: Finished npMain at level 1, CPU:0.139, REAL:1.127, MEM:1820.5M, EPOCH TIME: 1699441069.374986
[11/08 16:27:49    118s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1820.5M, EPOCH TIME: 1699441069.375128
[11/08 16:27:49    118s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:27:49    118s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1820.5M, EPOCH TIME: 1699441069.375230
[11/08 16:27:49    118s] Legalizing MH Cells... 0 / 0 (level 5)
[11/08 16:27:49    118s] No instances found in the vector
[11/08 16:27:49    118s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1820.5M, DRC: 0)
[11/08 16:27:49    118s] 0 (out of 0) MH cells were successfully legalized.
[11/08 16:27:49    118s] OPERPROF: Starting npMain at level 1, MEM:1820.5M, EPOCH TIME: 1699441069.375345
[11/08 16:27:49    118s] OPERPROF:   Starting npPlace at level 2, MEM:1820.5M, EPOCH TIME: 1699441069.376202
[11/08 16:27:49    118s] Iteration  6: Total net bbox = 1.486e+03 (7.82e+02 7.04e+02)
[11/08 16:27:49    118s]               Est.  stn bbox = 1.623e+03 (8.58e+02 7.65e+02)
[11/08 16:27:49    118s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1821.5M
[11/08 16:27:49    118s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:27:49    118s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1821.5M, EPOCH TIME: 1699441069.552738
[11/08 16:27:49    118s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.552824
[11/08 16:27:49    118s] Iteration  7: Total net bbox = 1.257e+03 (6.22e+02 6.35e+02)
[11/08 16:27:49    118s]               Est.  stn bbox = 1.370e+03 (6.85e+02 6.85e+02)
[11/08 16:27:49    118s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1821.5M
[11/08 16:27:49    118s] OPERPROF:   Finished npPlace at level 2, CPU:0.180, REAL:0.177, MEM:1821.5M, EPOCH TIME: 1699441069.553122
[11/08 16:27:49    118s] OPERPROF: Finished npMain at level 1, CPU:0.182, REAL:0.179, MEM:1821.5M, EPOCH TIME: 1699441069.554049
[11/08 16:27:49    118s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1821.5M, EPOCH TIME: 1699441069.554156
[11/08 16:27:49    118s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:27:49    118s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.554224
[11/08 16:27:49    118s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1821.5M, EPOCH TIME: 1699441069.554261
[11/08 16:27:49    118s] Starting Early Global Route rough congestion estimation: mem = 1821.5M
[11/08 16:27:49    118s] (I)      ==================== Layers =====================
[11/08 16:27:49    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:49    118s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:27:49    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:49    118s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:27:49    118s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:27:49    118s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:27:49    118s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:27:49    118s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:27:49    118s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:27:49    118s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:27:49    118s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:27:49    118s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:27:49    118s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:27:49    118s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:27:49    118s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:27:49    118s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:27:49    118s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:27:49    118s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:27:49    118s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:27:49    118s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:27:49    118s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:27:49    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:49    118s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:27:49    118s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:27:49    118s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:27:49    118s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:27:49    118s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:27:49    118s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:27:49    118s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:27:49    118s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:27:49    118s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:27:49    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:49    118s] (I)      Started Import and model ( Curr Mem: 1821.50 MB )
[11/08 16:27:49    118s] (I)      Default pattern map key = top_default.
[11/08 16:27:49    118s] (I)      == Non-default Options ==
[11/08 16:27:49    118s] (I)      Print mode                                         : 2
[11/08 16:27:49    118s] (I)      Stop if highly congested                           : false
[11/08 16:27:49    118s] (I)      Maximum routing layer                              : 9
[11/08 16:27:49    118s] (I)      Assign partition pins                              : false
[11/08 16:27:49    118s] (I)      Support large GCell                                : true
[11/08 16:27:49    118s] (I)      Number of threads                                  : 1
[11/08 16:27:49    118s] (I)      Number of rows per GCell                           : 2
[11/08 16:27:49    118s] (I)      Max num rows per GCell                             : 32
[11/08 16:27:49    118s] (I)      Method to set GCell size                           : row
[11/08 16:27:49    118s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:27:49    118s] (I)      Use row-based GCell size
[11/08 16:27:49    118s] (I)      Use row-based GCell align
[11/08 16:27:49    118s] (I)      layer 0 area = 280000
[11/08 16:27:49    118s] (I)      layer 1 area = 320000
[11/08 16:27:49    118s] (I)      layer 2 area = 320000
[11/08 16:27:49    118s] (I)      layer 3 area = 320000
[11/08 16:27:49    118s] (I)      layer 4 area = 320000
[11/08 16:27:49    118s] (I)      layer 5 area = 320000
[11/08 16:27:49    118s] (I)      layer 6 area = 320000
[11/08 16:27:49    118s] (I)      layer 7 area = 800000
[11/08 16:27:49    118s] (I)      layer 8 area = 800000
[11/08 16:27:49    118s] (I)      GCell unit size   : 5220
[11/08 16:27:49    118s] (I)      GCell multiplier  : 2
[11/08 16:27:49    118s] (I)      GCell row height  : 5220
[11/08 16:27:49    118s] (I)      Actual row height : 5220
[11/08 16:27:49    118s] (I)      GCell align ref   : 12180 12180
[11/08 16:27:49    118s] [NR-eGR] Track table information for default rule: 
[11/08 16:27:49    118s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:27:49    118s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:27:49    118s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:27:49    118s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:27:49    118s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:27:49    118s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:27:49    118s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:27:49    118s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:27:49    118s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:27:49    118s] (I)      =============== Default via ================
[11/08 16:27:49    118s] (I)      +---+------------------+-------------------+
[11/08 16:27:49    118s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:27:49    118s] (I)      +---+------------------+-------------------+
[11/08 16:27:49    118s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:27:49    118s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:27:49    118s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:27:49    118s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:27:49    118s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:27:49    118s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:27:49    118s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:27:49    118s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:27:49    118s] (I)      +---+------------------+-------------------+
[11/08 16:27:49    118s] [NR-eGR] Read 586 PG shapes
[11/08 16:27:49    118s] [NR-eGR] Read 0 clock shapes
[11/08 16:27:49    118s] [NR-eGR] Read 0 other shapes
[11/08 16:27:49    118s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:27:49    118s] [NR-eGR] #Instance Blockages : 0
[11/08 16:27:49    118s] [NR-eGR] #PG Blockages       : 586
[11/08 16:27:49    118s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:27:49    118s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:27:49    118s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:27:49    118s] [NR-eGR] #Other Blockages    : 0
[11/08 16:27:49    118s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:27:49    118s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:27:49    118s] [NR-eGR] Read 151 nets ( ignored 0 )
[11/08 16:27:49    118s] (I)      early_global_route_priority property id does not exist.
[11/08 16:27:49    118s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:27:49    118s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:27:49    118s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:27:49    118s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:27:49    118s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:27:49    118s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:27:49    118s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:27:49    118s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:27:49    118s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:27:49    118s] (I)      Number of ignored nets                =      0
[11/08 16:27:49    118s] (I)      Number of connected nets              =      0
[11/08 16:27:49    118s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:27:49    118s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:27:49    118s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:27:49    118s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:27:49    118s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:27:49    118s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:27:49    118s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:27:49    118s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:27:49    118s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:27:49    118s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:27:49    118s] (I)      Ndr track 0 does not exist
[11/08 16:27:49    118s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:27:49    118s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:27:49    118s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:27:49    118s] (I)      Site width          :   580  (dbu)
[11/08 16:27:49    118s] (I)      Row height          :  5220  (dbu)
[11/08 16:27:49    118s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:27:49    118s] (I)      GCell width         : 10440  (dbu)
[11/08 16:27:49    118s] (I)      GCell height        : 10440  (dbu)
[11/08 16:27:49    118s] (I)      Grid                :    11    11     9
[11/08 16:27:49    118s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:27:49    118s] (I)      Vertical capacity   :     0 10440     0 10440     0 10440     0 10440     0
[11/08 16:27:49    118s] (I)      Horizontal capacity :     0     0 10440     0 10440     0 10440     0 10440
[11/08 16:27:49    118s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:27:49    118s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:27:49    118s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:27:49    118s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:27:49    118s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:27:49    118s] (I)      Num tracks per GCell: 21.75 18.00 18.00 18.00 18.00 18.00 18.00  6.00  6.00
[11/08 16:27:49    118s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:27:49    118s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:27:49    118s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:27:49    118s] (I)      --------------------------------------------------------
[11/08 16:27:49    118s] 
[11/08 16:27:49    118s] [NR-eGR] ============ Routing rule table ============
[11/08 16:27:49    118s] [NR-eGR] Rule id: 0  Nets: 151
[11/08 16:27:49    118s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:27:49    118s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:27:49    118s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:27:49    118s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:27:49    118s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:27:49    118s] [NR-eGR] ========================================
[11/08 16:27:49    118s] [NR-eGR] 
[11/08 16:27:49    118s] (I)      =============== Blocked Tracks ===============
[11/08 16:27:49    118s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:49    118s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:27:49    118s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:49    118s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:27:49    118s] (I)      |     2 |    2200 |      152 |         6.91% |
[11/08 16:27:49    118s] (I)      |     3 |    2145 |      144 |         6.71% |
[11/08 16:27:49    118s] (I)      |     4 |    2200 |      152 |         6.91% |
[11/08 16:27:49    118s] (I)      |     5 |    2145 |      144 |         6.71% |
[11/08 16:27:49    118s] (I)      |     6 |    2200 |      167 |         7.59% |
[11/08 16:27:49    118s] (I)      |     7 |    2145 |      159 |         7.41% |
[11/08 16:27:49    118s] (I)      |     8 |     726 |      150 |        20.66% |
[11/08 16:27:49    118s] (I)      |     9 |     704 |      180 |        25.57% |
[11/08 16:27:49    118s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:49    118s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1821.50 MB )
[11/08 16:27:49    118s] (I)      Reset routing kernel
[11/08 16:27:49    118s] (I)      numLocalWires=221  numGlobalNetBranches=74  numLocalNetBranches=39
[11/08 16:27:49    118s] (I)      totalPins=480  totalGlobalPin=336 (70.00%)
[11/08 16:27:49    118s] (I)      total 2D Cap : 13881 = (6807 H, 7074 V)
[11/08 16:27:49    118s] (I)      
[11/08 16:27:49    118s] (I)      ============  Phase 1a Route ============
[11/08 16:27:49    118s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/08 16:27:49    118s] (I)      Usage: 293 = (150 H, 143 V) = (2.20% H, 2.02% V) = (7.830e+02um H, 7.465e+02um V)
[11/08 16:27:49    118s] (I)      
[11/08 16:27:49    118s] (I)      ============  Phase 1b Route ============
[11/08 16:27:49    118s] (I)      Usage: 293 = (150 H, 143 V) = (2.20% H, 2.02% V) = (7.830e+02um H, 7.465e+02um V)
[11/08 16:27:49    118s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/08 16:27:49    118s] 
[11/08 16:27:49    118s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:27:49    118s] Finished Early Global Route rough congestion estimation: mem = 1821.5M
[11/08 16:27:49    118s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.013, REAL:0.013, MEM:1821.5M, EPOCH TIME: 1699441069.567537
[11/08 16:27:49    118s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/08 16:27:49    118s] OPERPROF: Starting CDPad at level 1, MEM:1821.5M, EPOCH TIME: 1699441069.567592
[11/08 16:27:49    118s] CDPadU 0.777 -> 0.777. R=0.607, N=150, GS=5.220
[11/08 16:27:49    118s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:1821.5M, EPOCH TIME: 1699441069.568500
[11/08 16:27:49    118s] OPERPROF: Starting npMain at level 1, MEM:1821.5M, EPOCH TIME: 1699441069.568645
[11/08 16:27:49    118s] OPERPROF:   Starting npPlace at level 2, MEM:1821.5M, EPOCH TIME: 1699441069.569549
[11/08 16:27:49    118s] AB param 100.0% (150/150).
[11/08 16:27:49    118s] OPERPROF:   Finished npPlace at level 2, CPU:0.001, REAL:0.001, MEM:1821.5M, EPOCH TIME: 1699441069.571044
[11/08 16:27:49    118s] OPERPROF: Finished npMain at level 1, CPU:0.003, REAL:0.003, MEM:1821.5M, EPOCH TIME: 1699441069.571868
[11/08 16:27:49    118s] Global placement CDP is working on the selected area.
[11/08 16:27:49    118s] OPERPROF: Starting npMain at level 1, MEM:1821.5M, EPOCH TIME: 1699441069.571939
[11/08 16:27:49    118s] OPERPROF:   Starting npPlace at level 2, MEM:1821.5M, EPOCH TIME: 1699441069.572691
[11/08 16:27:49    118s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:27:49    118s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1821.5M, EPOCH TIME: 1699441069.743495
[11/08 16:27:49    118s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.743567
[11/08 16:27:49    118s] OPERPROF:   Finished npPlace at level 2, CPU:0.174, REAL:0.171, MEM:1821.5M, EPOCH TIME: 1699441069.743669
[11/08 16:27:49    118s] OPERPROF: Finished npMain at level 1, CPU:0.176, REAL:0.173, MEM:1821.5M, EPOCH TIME: 1699441069.744578
[11/08 16:27:49    118s] Iteration  8: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
[11/08 16:27:49    118s]               Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
[11/08 16:27:49    118s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1821.5M
[11/08 16:27:49    118s] [adp] clock
[11/08 16:27:49    118s] [adp] weight, nr nets, wire length
[11/08 16:27:49    118s] [adp]      0        1  91.637000
[11/08 16:27:49    118s] [adp] data
[11/08 16:27:49    118s] [adp] weight, nr nets, wire length
[11/08 16:27:49    118s] [adp]      0      161  2485.166000
[11/08 16:27:49    118s] [adp] 0.000000|0.000000|0.000000
[11/08 16:27:49    118s] Iteration  9: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
[11/08 16:27:49    118s]               Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
[11/08 16:27:49    118s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.5M
[11/08 16:27:49    118s] *** cost = 2.577e+03 (1.35e+03 1.23e+03) (cpu for global=0:00:00.6) real=0:00:01.0***
[11/08 16:27:49    118s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[11/08 16:27:49    118s] Saved padding area to DB
[11/08 16:27:49    118s] All LLGs are deleted
[11/08 16:27:49    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:27:49    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1821.5M, EPOCH TIME: 1699441069.769763
[11/08 16:27:49    118s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.769990
[11/08 16:27:49    118s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[11/08 16:27:49    118s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
[11/08 16:27:49    118s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/08 16:27:49    118s] Type 'man IMPSP-9025' for more detail.
[11/08 16:27:49    118s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1821.5M, EPOCH TIME: 1699441069.771222
[11/08 16:27:49    118s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1821.5M, EPOCH TIME: 1699441069.771292
[11/08 16:27:49    118s] Processing tracks to init pin-track alignment.
[11/08 16:27:49    118s] z: 2, totalTracks: 1
[11/08 16:27:49    118s] z: 4, totalTracks: 1
[11/08 16:27:49    118s] z: 6, totalTracks: 1
[11/08 16:27:49    118s] z: 8, totalTracks: 1
[11/08 16:27:49    118s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:27:49    118s] All LLGs are deleted
[11/08 16:27:49    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1821.5M, EPOCH TIME: 1699441069.773611
[11/08 16:27:49    118s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.773836
[11/08 16:27:49    118s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1821.5M, EPOCH TIME: 1699441069.773925
[11/08 16:27:49    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1821.5M, EPOCH TIME: 1699441069.774121
[11/08 16:27:49    118s] Max number of tech site patterns supported in site array is 256.
[11/08 16:27:49    118s] Core basic site is gsclib090site
[11/08 16:27:49    118s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1821.5M, EPOCH TIME: 1699441069.782659
[11/08 16:27:49    118s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:27:49    118s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:27:49    118s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.782820
[11/08 16:27:49    118s] Fast DP-INIT is on for default
[11/08 16:27:49    118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:27:49    118s] Atter site array init, number of instance map data is 0.
[11/08 16:27:49    118s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1821.5M, EPOCH TIME: 1699441069.783783
[11/08 16:27:49    118s] 
[11/08 16:27:49    118s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:49    118s] OPERPROF:       Starting CMU at level 4, MEM:1821.5M, EPOCH TIME: 1699441069.784235
[11/08 16:27:49    118s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.784627
[11/08 16:27:49    118s] 
[11/08 16:27:49    118s] Bad Lib Cell Checking (CMU) is done! (0)
[11/08 16:27:49    118s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:1821.5M, EPOCH TIME: 1699441069.784728
[11/08 16:27:49    118s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1821.5M, EPOCH TIME: 1699441069.784765
[11/08 16:27:49    118s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.784798
[11/08 16:27:49    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1821.5MB).
[11/08 16:27:49    118s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:1821.5M, EPOCH TIME: 1699441069.784944
[11/08 16:27:49    118s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:1821.5M, EPOCH TIME: 1699441069.784981
[11/08 16:27:49    118s] TDRefine: refinePlace mode is spiral
[11/08 16:27:49    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.1
[11/08 16:27:49    118s] OPERPROF: Starting RefinePlace at level 1, MEM:1821.5M, EPOCH TIME: 1699441069.785039
[11/08 16:27:49    118s] *** Starting refinePlace (0:01:59 mem=1821.5M) ***
[11/08 16:27:49    118s] Total net bbox length = 2.577e+03 (1.348e+03 1.229e+03) (ext = 1.150e+03)
[11/08 16:27:49    118s] 
[11/08 16:27:49    118s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:49    118s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:27:49    118s] (I)      Default pattern map key = top_default.
[11/08 16:27:49    118s] (I)      Default pattern map key = top_default.
[11/08 16:27:49    118s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1821.5M, EPOCH TIME: 1699441069.787158
[11/08 16:27:49    118s] Starting refinePlace ...
[11/08 16:27:49    118s] (I)      Default pattern map key = top_default.
[11/08 16:27:49    118s] (I)      Default pattern map key = top_default.
[11/08 16:27:49    118s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1821.5M, EPOCH TIME: 1699441069.788922
[11/08 16:27:49    118s] DDP initSite1 nrRow 17 nrJob 17
[11/08 16:27:49    118s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1821.5M, EPOCH TIME: 1699441069.788971
[11/08 16:27:49    118s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.789007
[11/08 16:27:49    118s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1821.5M, EPOCH TIME: 1699441069.789039
[11/08 16:27:49    118s] DDP markSite nrRow 17 nrJob 17
[11/08 16:27:49    118s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.789080
[11/08 16:27:49    118s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.789110
[11/08 16:27:49    118s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1821.5M, EPOCH TIME: 1699441069.789249
[11/08 16:27:49    118s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1821.5M, EPOCH TIME: 1699441069.789281
[11/08 16:27:49    118s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.789347
[11/08 16:27:49    118s] ** Cut row section cpu time 0:00:00.0.
[11/08 16:27:49    118s]  ** Cut row section real time 0:00:00.0.
[11/08 16:27:49    118s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1821.5M, EPOCH TIME: 1699441069.789402
[11/08 16:27:49    118s]   Spread Effort: high, standalone mode, useDDP on.
[11/08 16:27:49    118s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1821.5MB) @(0:01:59 - 0:01:59).
[11/08 16:27:49    118s] Move report: preRPlace moves 150 insts, mean move: 0.42 um, max move: 3.20 um 
[11/08 16:27:49    118s] 	Max move on inst (p03_ain_reg[6]): (26.12, 42.61) --> (25.52, 40.02)
[11/08 16:27:49    118s] 	Length: 28 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX2
[11/08 16:27:49    118s] wireLenOptFixPriorityInst 0 inst fixed
[11/08 16:27:49    118s] Placement tweakage begins.
[11/08 16:27:49    118s] wire length = 1.714e+03
[11/08 16:27:49    118s] wire length = 1.614e+03
[11/08 16:27:49    118s] Placement tweakage ends.
[11/08 16:27:49    118s] Move report: tweak moves 43 insts, mean move: 3.15 um, max move: 12.47 um 
[11/08 16:27:49    118s] 	Max move on inst (p01_ain_reg[0]): (29.58, 21.75) --> (19.72, 24.36)
[11/08 16:27:49    118s] 
[11/08 16:27:49    118s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:27:49    118s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:27:49    118s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:27:49    118s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:27:49    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1846.5MB) @(0:01:59 - 0:01:59).
[11/08 16:27:49    118s] Move report: Detail placement moves 150 insts, mean move: 1.07 um, max move: 13.30 um 
[11/08 16:27:49    118s] 	Max move on inst (p01_ain_reg[0]): (30.42, 21.76) --> (19.72, 24.36)
[11/08 16:27:49    118s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1846.5MB
[11/08 16:27:49    118s] Statistics of distance of Instance movement in refine placement:
[11/08 16:27:49    118s]   maximum (X+Y) =        13.30 um
[11/08 16:27:49    118s]   inst (p01_ain_reg[0]) with max move: (30.42, 21.7635) -> (19.72, 24.36)
[11/08 16:27:49    118s]   mean    (X+Y) =         1.07 um
[11/08 16:27:49    118s] Summary Report:
[11/08 16:27:49    118s] Instances move: 150 (out of 150 movable)
[11/08 16:27:49    118s] Instances flipped: 0
[11/08 16:27:49    118s] Mean displacement: 1.07 um
[11/08 16:27:49    118s] Max displacement: 13.30 um (Instance: p01_ain_reg[0]) (30.42, 21.7635) -> (19.72, 24.36)
[11/08 16:27:49    118s] 	Length: 34 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX4
[11/08 16:27:49    118s] 	Violation at original loc: Placement Blockage Violation
[11/08 16:27:49    118s] Total instances moved : 150
[11/08 16:27:49    118s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.018, REAL:0.098, MEM:1846.5M, EPOCH TIME: 1699441069.885414
[11/08 16:27:49    118s] Total net bbox length = 2.485e+03 (1.235e+03 1.250e+03) (ext = 1.094e+03)
[11/08 16:27:49    118s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1846.5MB
[11/08 16:27:49    118s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1846.5MB) @(0:01:59 - 0:01:59).
[11/08 16:27:49    118s] *** Finished refinePlace (0:01:59 mem=1846.5M) ***
[11/08 16:27:49    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.1
[11/08 16:27:49    118s] OPERPROF: Finished RefinePlace at level 1, CPU:0.021, REAL:0.101, MEM:1846.5M, EPOCH TIME: 1699441069.885656
[11/08 16:27:49    118s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1846.5M, EPOCH TIME: 1699441069.885694
[11/08 16:27:49    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:303).
[11/08 16:27:49    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] All LLGs are deleted
[11/08 16:27:49    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1846.5M, EPOCH TIME: 1699441069.886303
[11/08 16:27:49    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1846.5M, EPOCH TIME: 1699441069.886532
[11/08 16:27:49    118s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1846.5M, EPOCH TIME: 1699441069.887475
[11/08 16:27:49    118s] *** End of Placement (cpu=0:00:02.6, real=0:00:03.0, mem=1846.5M) ***
[11/08 16:27:49    118s] Processing tracks to init pin-track alignment.
[11/08 16:27:49    118s] z: 2, totalTracks: 1
[11/08 16:27:49    118s] z: 4, totalTracks: 1
[11/08 16:27:49    118s] z: 6, totalTracks: 1
[11/08 16:27:49    118s] z: 8, totalTracks: 1
[11/08 16:27:49    118s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:27:49    118s] All LLGs are deleted
[11/08 16:27:49    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1846.5M, EPOCH TIME: 1699441069.889604
[11/08 16:27:49    118s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1846.5M, EPOCH TIME: 1699441069.889811
[11/08 16:27:49    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1846.5M, EPOCH TIME: 1699441069.889886
[11/08 16:27:49    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1846.5M, EPOCH TIME: 1699441069.890033
[11/08 16:27:49    118s] Max number of tech site patterns supported in site array is 256.
[11/08 16:27:49    118s] Core basic site is gsclib090site
[11/08 16:27:49    118s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1846.5M, EPOCH TIME: 1699441069.898594
[11/08 16:27:49    118s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:27:49    118s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:27:49    118s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1846.5M, EPOCH TIME: 1699441069.898738
[11/08 16:27:49    118s] Fast DP-INIT is on for default
[11/08 16:27:49    118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:27:49    118s] Atter site array init, number of instance map data is 0.
[11/08 16:27:49    118s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1846.5M, EPOCH TIME: 1699441069.899665
[11/08 16:27:49    118s] 
[11/08 16:27:49    118s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:49    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1846.5M, EPOCH TIME: 1699441069.899985
[11/08 16:27:49    118s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1846.5M, EPOCH TIME: 1699441069.900067
[11/08 16:27:49    118s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1846.5M, EPOCH TIME: 1699441069.900152
[11/08 16:27:49    118s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1846.5M, EPOCH TIME: 1699441069.900266
[11/08 16:27:49    118s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[11/08 16:27:49    118s] Density distribution unevenness ratio = 2.199%
[11/08 16:27:49    118s] Density distribution unevenness ratio (U70) = 0.000%
[11/08 16:27:49    118s] Density distribution unevenness ratio (U80) = 0.000%
[11/08 16:27:49    118s] Density distribution unevenness ratio (U90) = 0.000%
[11/08 16:27:49    118s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1846.5M, EPOCH TIME: 1699441069.900377
[11/08 16:27:49    118s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1846.5M, EPOCH TIME: 1699441069.900426
[11/08 16:27:49    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:27:49    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] All LLGs are deleted
[11/08 16:27:49    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:49    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1846.5M, EPOCH TIME: 1699441069.901004
[11/08 16:27:49    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1846.5M, EPOCH TIME: 1699441069.901199
[11/08 16:27:49    118s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1846.5M, EPOCH TIME: 1699441069.901888
[11/08 16:27:49    118s] *** Free Virtual Timing Model ...(mem=1846.5M)
[11/08 16:27:49    118s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:27:49    118s] Set Using Default Delay Limit as 101.
[11/08 16:27:49    118s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:27:49    118s] Set Default Net Delay as 0 ps.
[11/08 16:27:49    118s] Set Default Net Load as 0 pF. 
[11/08 16:27:49    118s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:27:49    118s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:27:50    118s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:27:50    118s] #################################################################################
[11/08 16:27:50    118s] # Design Stage: PreRoute
[11/08 16:27:50    118s] # Design Name: top
[11/08 16:27:50    118s] # Design Mode: 90nm
[11/08 16:27:50    118s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:27:50    118s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:27:50    118s] # Signoff Settings: SI Off 
[11/08 16:27:50    118s] #################################################################################
[11/08 16:27:50    118s] Calculate delays in BcWc mode...
[11/08 16:27:50    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 1847.5M, InitMEM = 1847.5M)
[11/08 16:27:50    118s] Start delay calculation (fullDC) (1 T). (MEM=1847.51)
[11/08 16:27:50    118s] End AAE Lib Interpolated Model. (MEM=1847.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:27:50    118s] Total number of fetched objects 164
[11/08 16:27:50    118s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:27:50    118s] End delay calculation. (MEM=1871.2 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:27:50    118s] End delay calculation (fullDC). (MEM=1871.2 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:27:50    118s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1871.2M) ***
[11/08 16:27:50    118s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:27:50    118s] Set Using Default Delay Limit as 1000.
[11/08 16:27:50    118s] Set Default Net Delay as 1000 ps.
[11/08 16:27:50    118s] Set Default Net Load as 0.5 pF. 
[11/08 16:27:50    118s] Info: Disable timing driven in postCTS congRepair.
[11/08 16:27:50    118s] 
[11/08 16:27:50    118s] Starting congRepair ...
[11/08 16:27:50    118s] User Input Parameters:
[11/08 16:27:50    118s] - Congestion Driven    : On
[11/08 16:27:50    118s] - Timing Driven        : Off
[11/08 16:27:50    118s] - Area-Violation Based : On
[11/08 16:27:50    118s] - Start Rollback Level : -5
[11/08 16:27:50    118s] - Legalized            : On
[11/08 16:27:50    118s] - Window Based         : Off
[11/08 16:27:50    118s] - eDen incr mode       : Off
[11/08 16:27:50    118s] - Small incr mode      : Off
[11/08 16:27:50    118s] 
[11/08 16:27:50    118s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1861.7M, EPOCH TIME: 1699441070.115621
[11/08 16:27:50    118s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:1861.7M, EPOCH TIME: 1699441070.119682
[11/08 16:27:50    118s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1861.7M, EPOCH TIME: 1699441070.119760
[11/08 16:27:50    118s] Starting Early Global Route congestion estimation: mem = 1861.7M
[11/08 16:27:50    118s] (I)      ==================== Layers =====================
[11/08 16:27:50    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:50    118s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:27:50    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:50    118s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:27:50    118s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:27:50    118s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:27:50    118s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:27:50    118s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:27:50    118s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:27:50    118s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:27:50    118s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:27:50    118s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:27:50    118s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:27:50    118s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:27:50    118s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:27:50    118s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:27:50    118s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:27:50    118s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:27:50    118s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:27:50    118s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:27:50    118s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:27:50    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:50    118s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:27:50    118s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:27:50    118s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:27:50    118s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:27:50    118s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:27:50    118s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:27:50    118s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:27:50    118s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:27:50    118s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:27:50    118s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:50    118s] (I)      Started Import and model ( Curr Mem: 1861.69 MB )
[11/08 16:27:50    118s] (I)      Default pattern map key = top_default.
[11/08 16:27:50    118s] (I)      == Non-default Options ==
[11/08 16:27:50    118s] (I)      Maximum routing layer                              : 9
[11/08 16:27:50    118s] (I)      Number of threads                                  : 1
[11/08 16:27:50    118s] (I)      Use non-blocking free Dbs wires                    : false
[11/08 16:27:50    118s] (I)      Method to set GCell size                           : row
[11/08 16:27:50    118s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:27:50    118s] (I)      Use row-based GCell size
[11/08 16:27:50    118s] (I)      Use row-based GCell align
[11/08 16:27:50    118s] (I)      layer 0 area = 280000
[11/08 16:27:50    118s] (I)      layer 1 area = 320000
[11/08 16:27:50    118s] (I)      layer 2 area = 320000
[11/08 16:27:50    118s] (I)      layer 3 area = 320000
[11/08 16:27:50    118s] (I)      layer 4 area = 320000
[11/08 16:27:50    118s] (I)      layer 5 area = 320000
[11/08 16:27:50    118s] (I)      layer 6 area = 320000
[11/08 16:27:50    118s] (I)      layer 7 area = 800000
[11/08 16:27:50    118s] (I)      layer 8 area = 800000
[11/08 16:27:50    118s] (I)      GCell unit size   : 5220
[11/08 16:27:50    118s] (I)      GCell multiplier  : 1
[11/08 16:27:50    118s] (I)      GCell row height  : 5220
[11/08 16:27:50    118s] (I)      Actual row height : 5220
[11/08 16:27:50    118s] (I)      GCell align ref   : 12180 12180
[11/08 16:27:50    118s] [NR-eGR] Track table information for default rule: 
[11/08 16:27:50    118s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:27:50    118s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:27:50    118s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:27:50    118s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:27:50    118s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:27:50    118s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:27:50    118s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:27:50    118s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:27:50    118s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:27:50    118s] (I)      =============== Default via ================
[11/08 16:27:50    118s] (I)      +---+------------------+-------------------+
[11/08 16:27:50    118s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:27:50    118s] (I)      +---+------------------+-------------------+
[11/08 16:27:50    118s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:27:50    118s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:27:50    118s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:27:50    118s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:27:50    118s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:27:50    118s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:27:50    118s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:27:50    118s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:27:50    118s] (I)      +---+------------------+-------------------+
[11/08 16:27:50    118s] [NR-eGR] Read 586 PG shapes
[11/08 16:27:50    118s] [NR-eGR] Read 0 clock shapes
[11/08 16:27:50    118s] [NR-eGR] Read 0 other shapes
[11/08 16:27:50    118s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:27:50    118s] [NR-eGR] #Instance Blockages : 0
[11/08 16:27:50    118s] [NR-eGR] #PG Blockages       : 586
[11/08 16:27:50    118s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:27:50    118s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:27:50    118s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:27:50    118s] [NR-eGR] #Other Blockages    : 0
[11/08 16:27:50    118s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:27:50    118s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:27:50    118s] [NR-eGR] Read 151 nets ( ignored 0 )
[11/08 16:27:50    118s] (I)      early_global_route_priority property id does not exist.
[11/08 16:27:50    118s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:27:50    118s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:27:50    118s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:27:50    118s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:27:50    118s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:27:50    118s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:27:50    118s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:27:50    118s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:27:50    118s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:27:50    118s] (I)      Number of ignored nets                =      0
[11/08 16:27:50    118s] (I)      Number of connected nets              =      0
[11/08 16:27:50    118s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:27:50    118s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:27:50    118s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:27:50    118s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:27:50    118s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:27:50    118s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:27:50    118s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:27:50    118s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:27:50    118s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:27:50    118s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:27:50    118s] (I)      Ndr track 0 does not exist
[11/08 16:27:50    118s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:27:50    118s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:27:50    118s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:27:50    118s] (I)      Site width          :   580  (dbu)
[11/08 16:27:50    118s] (I)      Row height          :  5220  (dbu)
[11/08 16:27:50    118s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:27:50    118s] (I)      GCell width         :  5220  (dbu)
[11/08 16:27:50    118s] (I)      GCell height        :  5220  (dbu)
[11/08 16:27:50    118s] (I)      Grid                :    22    22     9
[11/08 16:27:50    118s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:27:50    118s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/08 16:27:50    118s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/08 16:27:50    118s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:27:50    118s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:27:50    118s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:27:50    118s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:27:50    118s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:27:50    118s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/08 16:27:50    118s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:27:50    118s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:27:50    118s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:27:50    118s] (I)      --------------------------------------------------------
[11/08 16:27:50    118s] 
[11/08 16:27:50    118s] [NR-eGR] ============ Routing rule table ============
[11/08 16:27:50    118s] [NR-eGR] Rule id: 0  Nets: 151
[11/08 16:27:50    118s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:27:50    118s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:27:50    118s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:27:50    118s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:27:50    118s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:27:50    118s] [NR-eGR] ========================================
[11/08 16:27:50    118s] [NR-eGR] 
[11/08 16:27:50    118s] (I)      =============== Blocked Tracks ===============
[11/08 16:27:50    118s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:50    118s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:27:50    118s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:50    118s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:27:50    118s] (I)      |     2 |    4400 |      288 |         6.55% |
[11/08 16:27:50    118s] (I)      |     3 |    4290 |      144 |         3.36% |
[11/08 16:27:50    118s] (I)      |     4 |    4400 |      288 |         6.55% |
[11/08 16:27:50    118s] (I)      |     5 |    4290 |      144 |         3.36% |
[11/08 16:27:50    118s] (I)      |     6 |    4400 |      309 |         7.02% |
[11/08 16:27:50    118s] (I)      |     7 |    4290 |      174 |         4.06% |
[11/08 16:27:50    118s] (I)      |     8 |    1452 |      287 |        19.77% |
[11/08 16:27:50    118s] (I)      |     9 |    1408 |      358 |        25.43% |
[11/08 16:27:50    118s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:50    118s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1861.69 MB )
[11/08 16:27:50    118s] (I)      Reset routing kernel
[11/08 16:27:50    118s] (I)      Started Global Routing ( Curr Mem: 1861.69 MB )
[11/08 16:27:50    118s] (I)      totalPins=480  totalGlobalPin=448 (93.33%)
[11/08 16:27:50    118s] (I)      total 2D Cap : 27677 = (13604 H, 14073 V)
[11/08 16:27:50    118s] [NR-eGR] Layer group 1: route 151 net(s) in layer range [2, 9]
[11/08 16:27:50    118s] (I)      
[11/08 16:27:50    118s] (I)      ============  Phase 1a Route ============
[11/08 16:27:50    118s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:27:50    118s] (I)      
[11/08 16:27:50    118s] (I)      ============  Phase 1b Route ============
[11/08 16:27:50    118s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:27:50    118s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[11/08 16:27:50    118s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/08 16:27:50    118s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/08 16:27:50    118s] (I)      
[11/08 16:27:50    118s] (I)      ============  Phase 1c Route ============
[11/08 16:27:50    118s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:27:50    118s] (I)      
[11/08 16:27:50    118s] (I)      ============  Phase 1d Route ============
[11/08 16:27:50    118s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:27:50    118s] (I)      
[11/08 16:27:50    118s] (I)      ============  Phase 1e Route ============
[11/08 16:27:50    118s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:27:50    118s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[11/08 16:27:50    118s] (I)      
[11/08 16:27:50    118s] (I)      ============  Phase 1l Route ============
[11/08 16:27:50    118s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/08 16:27:50    118s] (I)      Layer  2:       4105       490         0           0        4158    ( 0.00%) 
[11/08 16:27:50    118s] (I)      Layer  3:       3997       292         0           0        4158    ( 0.00%) 
[11/08 16:27:50    118s] (I)      Layer  4:       4105         1         0           0        4158    ( 0.00%) 
[11/08 16:27:50    118s] (I)      Layer  5:       3997         0         0           0        4158    ( 0.00%) 
[11/08 16:27:50    118s] (I)      Layer  6:       4085         0         0           0        4158    ( 0.00%) 
[11/08 16:27:50    118s] (I)      Layer  7:       3985         0         0           0        4158    ( 0.00%) 
[11/08 16:27:50    118s] (I)      Layer  8:       1142         0         0         102        1284    ( 7.36%) 
[11/08 16:27:50    118s] (I)      Layer  9:       1049         0         0         111        1275    ( 8.01%) 
[11/08 16:27:50    118s] (I)      Total:         26465       783         0         213       27507    ( 0.77%) 
[11/08 16:27:50    118s] (I)      
[11/08 16:27:50    118s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 16:27:50    118s] [NR-eGR]                        OverCon            
[11/08 16:27:50    118s] [NR-eGR]                         #Gcell     %Gcell
[11/08 16:27:50    118s] [NR-eGR]        Layer             (1-0)    OverCon
[11/08 16:27:50    118s] [NR-eGR] ----------------------------------------------
[11/08 16:27:50    118s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:50    118s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:50    118s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:50    118s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:50    118s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:50    118s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:50    118s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:50    118s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:50    118s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:50    118s] [NR-eGR] ----------------------------------------------
[11/08 16:27:50    118s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/08 16:27:50    118s] [NR-eGR] 
[11/08 16:27:50    118s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1869.69 MB )
[11/08 16:27:50    118s] (I)      total 2D Cap : 27782 = (13665 H, 14117 V)
[11/08 16:27:50    118s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:27:50    118s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1869.7M
[11/08 16:27:50    118s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.016, REAL:0.016, MEM:1869.7M, EPOCH TIME: 1699441070.135625
[11/08 16:27:50    118s] OPERPROF: Starting HotSpotCal at level 1, MEM:1869.7M, EPOCH TIME: 1699441070.135660
[11/08 16:27:50    118s] [hotspot] +------------+---------------+---------------+
[11/08 16:27:50    118s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 16:27:50    118s] [hotspot] +------------+---------------+---------------+
[11/08 16:27:50    118s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 16:27:50    118s] [hotspot] +------------+---------------+---------------+
[11/08 16:27:50    118s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 16:27:50    118s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 16:27:50    118s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1869.7M, EPOCH TIME: 1699441070.135869
[11/08 16:27:50    118s] Skipped repairing congestion.
[11/08 16:27:50    118s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1869.7M, EPOCH TIME: 1699441070.135927
[11/08 16:27:50    118s] Starting Early Global Route wiring: mem = 1869.7M
[11/08 16:27:50    118s] (I)      ============= Track Assignment ============
[11/08 16:27:50    118s] (I)      Started Track Assignment (1T) ( Curr Mem: 1869.69 MB )
[11/08 16:27:50    118s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/08 16:27:50    118s] (I)      Run Multi-thread track assignment
[11/08 16:27:50    118s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.69 MB )
[11/08 16:27:50    118s] (I)      Started Export ( Curr Mem: 1869.69 MB )
[11/08 16:27:50    118s] [NR-eGR]                 Length (um)  Vias 
[11/08 16:27:50    118s] [NR-eGR] ----------------------------------
[11/08 16:27:50    118s] [NR-eGR]  Metal1  (1H)             0   480 
[11/08 16:27:50    118s] [NR-eGR]  Metal2  (2V)           839   604 
[11/08 16:27:50    118s] [NR-eGR]  Metal3  (3H)           771     2 
[11/08 16:27:50    118s] [NR-eGR]  Metal4  (4V)             2     0 
[11/08 16:27:50    118s] [NR-eGR]  Metal5  (5H)             0     0 
[11/08 16:27:50    118s] [NR-eGR]  Metal6  (6V)             0     0 
[11/08 16:27:50    118s] [NR-eGR]  Metal7  (7H)             0     0 
[11/08 16:27:50    118s] [NR-eGR]  Metal8  (8V)             0     0 
[11/08 16:27:50    118s] [NR-eGR]  Metal9  (9H)             0     0 
[11/08 16:27:50    118s] [NR-eGR] ----------------------------------
[11/08 16:27:50    118s] [NR-eGR]          Total         1612  1086 
[11/08 16:27:50    118s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:27:50    118s] [NR-eGR] Total half perimeter of net bounding box: 2485um
[11/08 16:27:50    118s] [NR-eGR] Total length: 1612um, number of vias: 1086
[11/08 16:27:50    118s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:27:50    118s] [NR-eGR] Total eGR-routed clock nets wire length: 103um, number of vias: 42
[11/08 16:27:50    118s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:27:50    118s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.69 MB )
[11/08 16:27:50    118s] Early Global Route wiring runtime: 0.01 seconds, mem = 1803.7M
[11/08 16:27:50    118s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.006, REAL:0.006, MEM:1803.7M, EPOCH TIME: 1699441070.142172
[11/08 16:27:50    118s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:27:50    118s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:27:50    118s] *** Finishing placeDesign default flow ***
[11/08 16:27:50    118s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:27:50    118s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:27:50    118s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 1803.7M **
[11/08 16:27:50    118s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:27:50    118s] 
[11/08 16:27:50    118s] *** Summary of all messages that are not suppressed in this session:
[11/08 16:27:50    118s] Severity  ID               Count  Summary                                  
[11/08 16:27:50    118s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/08 16:27:50    118s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/08 16:27:50    118s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/08 16:27:50    118s] *** Message Summary: 3 warning(s), 2 error(s)
[11/08 16:27:50    118s] 
[11/08 16:27:50    118s] *** placeDesign #1 [finish] : cpu/real = 0:00:04.1/0:00:05.2 (0.8), totSession cpu/real = 0:01:58.8/0:12:10.5 (0.2), mem = 1803.7M
[11/08 16:27:50    118s] 
[11/08 16:27:50    118s] =============================================================================================
[11/08 16:27:50    118s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[11/08 16:27:50    118s] =============================================================================================
[11/08 16:27:50    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:27:50    118s] ---------------------------------------------------------------------------------------------
[11/08 16:27:50    118s] [ TimingUpdate           ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[11/08 16:27:50    118s] [ FullDelayCalc          ]      3   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    0.7
[11/08 16:27:50    118s] [ MISC                   ]          0:00:04.9  (  95.6 % )     0:00:04.9 /  0:00:03.9    0.8
[11/08 16:27:50    118s] ---------------------------------------------------------------------------------------------
[11/08 16:27:50    118s]  placeDesign #1 TOTAL               0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:04.1    0.8
[11/08 16:27:50    118s] ---------------------------------------------------------------------------------------------
[11/08 16:27:50    118s] 
[11/08 16:27:55    119s] <CMD> setPlaceMode -fp false
[11/08 16:27:55    119s] <CMD> place_design
[11/08 16:27:55    119s] *** placeDesign #2 [begin] : totSession cpu/real = 0:01:59.5/0:12:15.7 (0.2), mem = 1811.7M
[11/08 16:27:55    119s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 2, number of sequential = 16, percentage of missing scan cell = 12.50% (2 / 16)
[11/08 16:27:55    119s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:27:55    119s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:27:55    119s] #Start colorize_geometry on Wed Nov  8 16:27:55 2023
[11/08 16:27:55    119s] #
[11/08 16:27:55    119s] ### Time Record (colorize_geometry) is installed.
[11/08 16:27:55    119s] ### Time Record (Pre Callback) is installed.
[11/08 16:27:55    119s] ### Time Record (Pre Callback) is uninstalled.
[11/08 16:27:55    119s] ### Time Record (DB Import) is installed.
[11/08 16:27:55    119s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=1662832204 pin_access=1 inst_pattern=1
[11/08 16:27:55    119s] ### Time Record (DB Import) is uninstalled.
[11/08 16:27:55    119s] ### Time Record (DB Export) is installed.
[11/08 16:27:55    119s] ### export design design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=1662832204 pin_access=1 inst_pattern=1
[11/08 16:27:55    119s] ### Time Record (DB Export) is uninstalled.
[11/08 16:27:55    119s] ### Time Record (Post Callback) is installed.
[11/08 16:27:55    119s] ### Time Record (Post Callback) is uninstalled.
[11/08 16:27:55    119s] #
[11/08 16:27:55    119s] #colorize_geometry statistics:
[11/08 16:27:55    119s] #Cpu time = 00:00:00
[11/08 16:27:55    119s] #Elapsed time = 00:00:00
[11/08 16:27:55    119s] #Increased memory = -6.39 (MB)
[11/08 16:27:55    119s] #Total memory = 1672.59 (MB)
[11/08 16:27:55    119s] #Peak memory = 1702.63 (MB)
[11/08 16:27:55    119s] #Number of warnings = 0
[11/08 16:27:55    119s] #Total number of warnings = 0
[11/08 16:27:55    119s] #Number of fails = 0
[11/08 16:27:55    119s] #Total number of fails = 0
[11/08 16:27:55    119s] #Complete colorize_geometry on Wed Nov  8 16:27:55 2023
[11/08 16:27:55    119s] #
[11/08 16:27:55    119s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/08 16:27:55    119s] ### Time Record (colorize_geometry) is uninstalled.
[11/08 16:27:55    119s] ### 
[11/08 16:27:55    119s] ###   Scalability Statistics
[11/08 16:27:55    119s] ### 
[11/08 16:27:55    119s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:27:55    119s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/08 16:27:55    119s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:27:55    119s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/08 16:27:55    119s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/08 16:27:55    119s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/08 16:27:55    119s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/08 16:27:55    119s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/08 16:27:55    119s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:27:55    119s] ### 
[11/08 16:27:55    119s] *** Starting placeDesign default flow ***
[11/08 16:27:55    119s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=1807.7M
[11/08 16:27:55    119s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=1807.7M
[11/08 16:27:55    119s] *** Start deleteBufferTree ***
[11/08 16:27:55    119s] Info: Detect buffers to remove automatically.
[11/08 16:27:55    119s] Analyzing netlist ...
[11/08 16:27:55    119s] Updating netlist
[11/08 16:27:55    119s] 
[11/08 16:27:55    119s] *summary: 0 instances (buffers/inverters) removed
[11/08 16:27:55    119s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/08 16:27:55    119s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:27:55    119s] Set Using Default Delay Limit as 101.
[11/08 16:27:55    119s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:27:55    119s] Set Default Net Delay as 0 ps.
[11/08 16:27:55    119s] Set Default Net Load as 0 pF. 
[11/08 16:27:55    119s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:27:55    119s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:27:55    119s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:27:55    119s] #################################################################################
[11/08 16:27:55    119s] # Design Stage: PreRoute
[11/08 16:27:55    119s] # Design Name: top
[11/08 16:27:55    119s] # Design Mode: 90nm
[11/08 16:27:55    119s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:27:55    119s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:27:55    119s] # Signoff Settings: SI Off 
[11/08 16:27:55    119s] #################################################################################
[11/08 16:27:55    119s] Calculate delays in BcWc mode...
[11/08 16:27:55    119s] Topological Sorting (REAL = 0:00:00.0, MEM = 1833.3M, InitMEM = 1833.3M)
[11/08 16:27:55    119s] Start delay calculation (fullDC) (1 T). (MEM=1833.27)
[11/08 16:27:55    119s] 
[11/08 16:27:55    119s] Trim Metal Layers:
[11/08 16:27:55    119s] LayerId::1 widthSet size::4
[11/08 16:27:55    119s] LayerId::2 widthSet size::4
[11/08 16:27:55    119s] LayerId::3 widthSet size::4
[11/08 16:27:55    119s] LayerId::4 widthSet size::4
[11/08 16:27:55    119s] LayerId::5 widthSet size::4
[11/08 16:27:55    119s] LayerId::6 widthSet size::4
[11/08 16:27:55    119s] LayerId::7 widthSet size::4
[11/08 16:27:55    119s] LayerId::8 widthSet size::4
[11/08 16:27:55    119s] LayerId::9 widthSet size::3
[11/08 16:27:55    119s] Updating RC grid for preRoute extraction ...
[11/08 16:27:55    119s] eee: pegSigSF::1.070000
[11/08 16:27:55    119s] Initializing multi-corner capacitance tables ... 
[11/08 16:27:55    119s] Initializing multi-corner resistance tables ...
[11/08 16:27:55    119s] eee: l::1 avDens::0.072407 usedTrk::39.100000 availTrk::540.000000 sigTrk::39.100000
[11/08 16:27:55    119s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:27:55    119s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:27:55    119s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:27:55    119s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:27:55    119s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:27:55    119s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:27:55    119s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:27:55    119s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:27:55    119s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:27:55    119s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:27:55    119s] End AAE Lib Interpolated Model. (MEM=1833.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:27:55    119s] Total number of fetched objects 164
[11/08 16:27:55    119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:27:55    119s] End delay calculation. (MEM=1872.97 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:27:55    119s] End delay calculation (fullDC). (MEM=1872.97 CPU=0:00:00.1 REAL=0:00:00.0)
[11/08 16:27:55    119s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1873.0M) ***
[11/08 16:27:55    119s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:27:55    119s] Set Using Default Delay Limit as 1000.
[11/08 16:27:55    119s] Set Default Net Delay as 1000 ps.
[11/08 16:27:55    119s] Set Default Net Load as 0.5 pF. 
[11/08 16:27:55    119s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/08 16:27:55    119s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1863.5M, EPOCH TIME: 1699441075.809302
[11/08 16:27:55    119s] Deleted 0 physical inst  (cell - / prefix -).
[11/08 16:27:55    119s] Did not delete 153 physical insts as they were marked preplaced.
[11/08 16:27:55    119s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1699441075.809453
[11/08 16:27:55    119s] INFO: #ExclusiveGroups=0
[11/08 16:27:55    119s] INFO: There are no Exclusive Groups.
[11/08 16:27:55    119s] *** Starting "NanoPlace(TM) placement v#6 (mem=1863.5M)" ...
[11/08 16:27:57    121s] *** Build Buffered Sizing Timing Model
[11/08 16:27:57    121s] (cpu=0:00:01.7 mem=1863.5M) ***
[11/08 16:27:57    121s] *** Build Virtual Sizing Timing Model
[11/08 16:27:57    121s] (cpu=0:00:01.9 mem=1863.5M) ***
[11/08 16:27:57    121s] No user-set net weight.
[11/08 16:27:57    121s] Net fanout histogram:
[11/08 16:27:57    121s] 2		: 76 (46.9%) nets
[11/08 16:27:57    121s] 3		: 36 (22.2%) nets
[11/08 16:27:57    121s] 4     -	14	: 48 (29.6%) nets
[11/08 16:27:57    121s] 15    -	39	: 2 (1.2%) nets
[11/08 16:27:57    121s] 40    -	79	: 0 (0.0%) nets
[11/08 16:27:57    121s] 80    -	159	: 0 (0.0%) nets
[11/08 16:27:57    121s] 160   -	319	: 0 (0.0%) nets
[11/08 16:27:57    121s] 320   -	639	: 0 (0.0%) nets
[11/08 16:27:57    121s] 640   -	1279	: 0 (0.0%) nets
[11/08 16:27:57    121s] 1280  -	2559	: 0 (0.0%) nets
[11/08 16:27:57    121s] 2560  -	5119	: 0 (0.0%) nets
[11/08 16:27:57    121s] 5120+		: 0 (0.0%) nets
[11/08 16:27:57    121s] no activity file in design. spp won't run.
[11/08 16:27:57    121s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/08 16:27:57    121s] Scan chains were not defined.
[11/08 16:27:57    121s] Processing tracks to init pin-track alignment.
[11/08 16:27:57    121s] z: 2, totalTracks: 1
[11/08 16:27:57    121s] z: 4, totalTracks: 1
[11/08 16:27:57    121s] z: 6, totalTracks: 1
[11/08 16:27:57    121s] z: 8, totalTracks: 1
[11/08 16:27:57    121s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:27:57    121s] All LLGs are deleted
[11/08 16:27:57    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:57    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:57    121s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1863.5M, EPOCH TIME: 1699441077.698304
[11/08 16:27:57    121s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1699441077.698548
[11/08 16:27:57    121s] #std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
[11/08 16:27:57    121s] #ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
[11/08 16:27:57    121s] stdCell: 303 single + 0 double + 0 multi
[11/08 16:27:57    121s] Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
[11/08 16:27:57    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1863.5M, EPOCH TIME: 1699441077.698913
[11/08 16:27:57    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:57    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:57    121s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1863.5M, EPOCH TIME: 1699441077.699109
[11/08 16:27:57    121s] Max number of tech site patterns supported in site array is 256.
[11/08 16:27:57    121s] Core basic site is gsclib090site
[11/08 16:27:57    121s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1863.5M, EPOCH TIME: 1699441077.707981
[11/08 16:27:57    121s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:27:57    121s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:27:57    121s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1699441077.708123
[11/08 16:27:57    121s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:27:57    121s] SiteArray: use 24,576 bytes
[11/08 16:27:57    121s] SiteArray: current memory after site array memory allocation 1863.5M
[11/08 16:27:57    121s] SiteArray: FP blocked sites are writable
[11/08 16:27:57    121s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:27:57    121s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1863.5M, EPOCH TIME: 1699441077.708538
[11/08 16:27:57    121s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1699441077.708608
[11/08 16:27:57    121s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:27:57    121s] Atter site array init, number of instance map data is 0.
[11/08 16:27:57    121s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1863.5M, EPOCH TIME: 1699441077.709255
[11/08 16:27:57    121s] 
[11/08 16:27:57    121s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:57    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:1863.5M, EPOCH TIME: 1699441077.709632
[11/08 16:27:57    121s] 
[11/08 16:27:57    121s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:57    121s] Average module density = 0.609.
[11/08 16:27:57    121s] Density for the design = 0.609.
[11/08 16:27:57    121s]        = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
[11/08 16:27:57    121s] Pin Density = 0.1895.
[11/08 16:27:57    121s]             = total # of pins 509 / total area 2686.
[11/08 16:27:57    121s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1863.5M, EPOCH TIME: 1699441077.709855
[11/08 16:27:57    121s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1699441077.709922
[11/08 16:27:57    121s] OPERPROF: Starting pre-place ADS at level 1, MEM:1863.5M, EPOCH TIME: 1699441077.709967
[11/08 16:27:57    121s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1863.5M, EPOCH TIME: 1699441077.710077
[11/08 16:27:57    121s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1863.5M, EPOCH TIME: 1699441077.710110
[11/08 16:27:57    121s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1699441077.710150
[11/08 16:27:57    121s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1863.5M, EPOCH TIME: 1699441077.710182
[11/08 16:27:57    121s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1863.5M, EPOCH TIME: 1699441077.710212
[11/08 16:27:57    121s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1699441077.710270
[11/08 16:27:57    121s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1863.5M, EPOCH TIME: 1699441077.710303
[11/08 16:27:57    121s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1699441077.710349
[11/08 16:27:57    121s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1699441077.710422
[11/08 16:27:57    121s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1863.5M, EPOCH TIME: 1699441077.710454
[11/08 16:27:57    121s] Skip auto density screen due to aggressive settings.
[11/08 16:27:57    121s] res site 1.
[11/08 16:27:57    121s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1863.5M, EPOCH TIME: 1699441077.710615
[11/08 16:27:57    121s] OPERPROF: Starting spMPad at level 1, MEM:1804.5M, EPOCH TIME: 1699441077.711779
[11/08 16:27:57    121s] OPERPROF:   Starting spContextMPad at level 2, MEM:1804.5M, EPOCH TIME: 1699441077.711834
[11/08 16:27:57    121s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1804.5M, EPOCH TIME: 1699441077.711867
[11/08 16:27:57    121s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1804.5M, EPOCH TIME: 1699441077.711898
[11/08 16:27:57    121s] Initial padding reaches pin density 0.364 for top
[11/08 16:27:57    121s] InitPadU 0.609 -> 0.779 for top
[11/08 16:27:57    121s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1804.5M, EPOCH TIME: 1699441077.712278
[11/08 16:27:57    121s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1804.5M, EPOCH TIME: 1699441077.712349
[11/08 16:27:57    121s] === lastAutoLevel = 5 
[11/08 16:27:57    121s] OPERPROF: Starting spInitNetWt at level 1, MEM:1804.5M, EPOCH TIME: 1699441077.712469
[11/08 16:27:57    121s] no activity file in design. spp won't run.
[11/08 16:27:57    121s] [spp] 0
[11/08 16:27:57    121s] [adp] 0:1:1:3
[11/08 16:27:57    121s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.062, REAL:0.062, MEM:1828.0M, EPOCH TIME: 1699441077.774591
[11/08 16:27:57    121s] Clock gating cells determined by native netlist tracing.
[11/08 16:27:57    121s] no activity file in design. spp won't run.
[11/08 16:27:57    121s] no activity file in design. spp won't run.
[11/08 16:27:57    121s] Effort level <high> specified for reg2reg path_group
[11/08 16:27:57    121s] OPERPROF: Starting npMain at level 1, MEM:1831.0M, EPOCH TIME: 1699441077.831795
[11/08 16:27:57    121s] OPERPROF:   Starting npPlace at level 2, MEM:1831.0M, EPOCH TIME: 1699441077.832928
[11/08 16:27:57    121s] Iteration  1: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
[11/08 16:27:57    121s]               Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
[11/08 16:27:57    121s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1831.0M
[11/08 16:27:57    121s] Iteration  2: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
[11/08 16:27:57    121s]               Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
[11/08 16:27:57    121s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1832.0M
[11/08 16:27:57    121s] Iteration  3: Total net bbox = 1.784e+00 (1.05e+00 7.39e-01)
[11/08 16:27:57    121s]               Est.  stn bbox = 1.951e+00 (1.15e+00 8.05e-01)
[11/08 16:27:57    121s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1833.4M
[11/08 16:27:57    121s] Total number of setup views is 1.
[11/08 16:27:57    121s] Total number of active setup views is 1.
[11/08 16:27:57    121s] Active setup views:
[11/08 16:27:57    121s]     BC
[11/08 16:27:57    121s] Iteration  4: Total net bbox = 1.013e+03 (5.46e+02 4.67e+02)
[11/08 16:27:57    121s]               Est.  stn bbox = 1.136e+03 (6.13e+02 5.23e+02)
[11/08 16:27:57    121s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1833.4M
[11/08 16:27:57    121s] Iteration  5: Total net bbox = 1.206e+03 (6.67e+02 5.39e+02)
[11/08 16:27:57    121s]               Est.  stn bbox = 1.340e+03 (7.42e+02 5.98e+02)
[11/08 16:27:57    121s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1833.4M
[11/08 16:27:57    121s] OPERPROF:   Finished npPlace at level 2, CPU:0.137, REAL:0.125, MEM:1833.4M, EPOCH TIME: 1699441077.958177
[11/08 16:27:57    121s] OPERPROF: Finished npMain at level 1, CPU:0.139, REAL:0.127, MEM:1833.4M, EPOCH TIME: 1699441077.959118
[11/08 16:27:57    121s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1833.4M, EPOCH TIME: 1699441077.959262
[11/08 16:27:57    121s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:27:57    121s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441077.959373
[11/08 16:27:57    121s] Legalizing MH Cells... 0 / 0 (level 5)
[11/08 16:27:57    121s] No instances found in the vector
[11/08 16:27:57    121s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1833.4M, DRC: 0)
[11/08 16:27:57    121s] 0 (out of 0) MH cells were successfully legalized.
[11/08 16:27:57    121s] OPERPROF: Starting npMain at level 1, MEM:1833.4M, EPOCH TIME: 1699441077.959477
[11/08 16:27:57    121s] OPERPROF:   Starting npPlace at level 2, MEM:1833.4M, EPOCH TIME: 1699441077.960281
[11/08 16:27:58    122s] Iteration  6: Total net bbox = 1.486e+03 (7.82e+02 7.04e+02)
[11/08 16:27:58    122s]               Est.  stn bbox = 1.623e+03 (8.58e+02 7.65e+02)
[11/08 16:27:58    122s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1833.4M
[11/08 16:27:58    122s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:27:58    122s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1833.4M, EPOCH TIME: 1699441078.140884
[11/08 16:27:58    122s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441078.141001
[11/08 16:27:58    122s] Iteration  7: Total net bbox = 1.257e+03 (6.22e+02 6.35e+02)
[11/08 16:27:58    122s]               Est.  stn bbox = 1.370e+03 (6.85e+02 6.85e+02)
[11/08 16:27:58    122s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1833.4M
[11/08 16:27:58    122s] OPERPROF:   Finished npPlace at level 2, CPU:0.184, REAL:0.181, MEM:1833.4M, EPOCH TIME: 1699441078.141264
[11/08 16:27:58    122s] OPERPROF: Finished npMain at level 1, CPU:0.186, REAL:0.183, MEM:1833.4M, EPOCH TIME: 1699441078.142199
[11/08 16:27:58    122s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1833.4M, EPOCH TIME: 1699441078.142300
[11/08 16:27:58    122s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:27:58    122s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441078.142379
[11/08 16:27:58    122s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1833.4M, EPOCH TIME: 1699441078.142418
[11/08 16:27:58    122s] Starting Early Global Route rough congestion estimation: mem = 1833.4M
[11/08 16:27:58    122s] (I)      ==================== Layers =====================
[11/08 16:27:58    122s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:58    122s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:27:58    122s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:58    122s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:58    122s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:27:58    122s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:27:58    122s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:27:58    122s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:27:58    122s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:27:58    122s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:27:58    122s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:27:58    122s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:27:58    122s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:27:58    122s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:58    122s] (I)      Started Import and model ( Curr Mem: 1833.44 MB )
[11/08 16:27:58    122s] (I)      Default pattern map key = top_default.
[11/08 16:27:58    122s] (I)      == Non-default Options ==
[11/08 16:27:58    122s] (I)      Print mode                                         : 2
[11/08 16:27:58    122s] (I)      Stop if highly congested                           : false
[11/08 16:27:58    122s] (I)      Maximum routing layer                              : 9
[11/08 16:27:58    122s] (I)      Assign partition pins                              : false
[11/08 16:27:58    122s] (I)      Support large GCell                                : true
[11/08 16:27:58    122s] (I)      Number of threads                                  : 1
[11/08 16:27:58    122s] (I)      Number of rows per GCell                           : 2
[11/08 16:27:58    122s] (I)      Max num rows per GCell                             : 32
[11/08 16:27:58    122s] (I)      Method to set GCell size                           : row
[11/08 16:27:58    122s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:27:58    122s] (I)      Use row-based GCell size
[11/08 16:27:58    122s] (I)      Use row-based GCell align
[11/08 16:27:58    122s] (I)      layer 0 area = 280000
[11/08 16:27:58    122s] (I)      layer 1 area = 320000
[11/08 16:27:58    122s] (I)      layer 2 area = 320000
[11/08 16:27:58    122s] (I)      layer 3 area = 320000
[11/08 16:27:58    122s] (I)      layer 4 area = 320000
[11/08 16:27:58    122s] (I)      layer 5 area = 320000
[11/08 16:27:58    122s] (I)      layer 6 area = 320000
[11/08 16:27:58    122s] (I)      layer 7 area = 800000
[11/08 16:27:58    122s] (I)      layer 8 area = 800000
[11/08 16:27:58    122s] (I)      GCell unit size   : 5220
[11/08 16:27:58    122s] (I)      GCell multiplier  : 2
[11/08 16:27:58    122s] (I)      GCell row height  : 5220
[11/08 16:27:58    122s] (I)      Actual row height : 5220
[11/08 16:27:58    122s] (I)      GCell align ref   : 12180 12180
[11/08 16:27:58    122s] [NR-eGR] Track table information for default rule: 
[11/08 16:27:58    122s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:27:58    122s] (I)      =============== Default via ================
[11/08 16:27:58    122s] (I)      +---+------------------+-------------------+
[11/08 16:27:58    122s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:27:58    122s] (I)      +---+------------------+-------------------+
[11/08 16:27:58    122s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:27:58    122s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:27:58    122s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:27:58    122s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:27:58    122s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:27:58    122s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:27:58    122s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:27:58    122s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:27:58    122s] (I)      +---+------------------+-------------------+
[11/08 16:27:58    122s] [NR-eGR] Read 586 PG shapes
[11/08 16:27:58    122s] [NR-eGR] Read 0 clock shapes
[11/08 16:27:58    122s] [NR-eGR] Read 0 other shapes
[11/08 16:27:58    122s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:27:58    122s] [NR-eGR] #Instance Blockages : 0
[11/08 16:27:58    122s] [NR-eGR] #PG Blockages       : 586
[11/08 16:27:58    122s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:27:58    122s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:27:58    122s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:27:58    122s] [NR-eGR] #Other Blockages    : 0
[11/08 16:27:58    122s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:27:58    122s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:27:58    122s] [NR-eGR] Read 151 nets ( ignored 0 )
[11/08 16:27:58    122s] (I)      early_global_route_priority property id does not exist.
[11/08 16:27:58    122s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:27:58    122s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:27:58    122s] (I)      Number of ignored nets                =      0
[11/08 16:27:58    122s] (I)      Number of connected nets              =      0
[11/08 16:27:58    122s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:27:58    122s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:27:58    122s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:27:58    122s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:27:58    122s] (I)      Ndr track 0 does not exist
[11/08 16:27:58    122s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:27:58    122s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:27:58    122s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:27:58    122s] (I)      Site width          :   580  (dbu)
[11/08 16:27:58    122s] (I)      Row height          :  5220  (dbu)
[11/08 16:27:58    122s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:27:58    122s] (I)      GCell width         : 10440  (dbu)
[11/08 16:27:58    122s] (I)      GCell height        : 10440  (dbu)
[11/08 16:27:58    122s] (I)      Grid                :    11    11     9
[11/08 16:27:58    122s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:27:58    122s] (I)      Vertical capacity   :     0 10440     0 10440     0 10440     0 10440     0
[11/08 16:27:58    122s] (I)      Horizontal capacity :     0     0 10440     0 10440     0 10440     0 10440
[11/08 16:27:58    122s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:27:58    122s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:27:58    122s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:27:58    122s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:27:58    122s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:27:58    122s] (I)      Num tracks per GCell: 21.75 18.00 18.00 18.00 18.00 18.00 18.00  6.00  6.00
[11/08 16:27:58    122s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:27:58    122s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:27:58    122s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:27:58    122s] (I)      --------------------------------------------------------
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s] [NR-eGR] ============ Routing rule table ============
[11/08 16:27:58    122s] [NR-eGR] Rule id: 0  Nets: 151
[11/08 16:27:58    122s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:27:58    122s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:27:58    122s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:27:58    122s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:27:58    122s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:27:58    122s] [NR-eGR] ========================================
[11/08 16:27:58    122s] [NR-eGR] 
[11/08 16:27:58    122s] (I)      =============== Blocked Tracks ===============
[11/08 16:27:58    122s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:58    122s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:27:58    122s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:58    122s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:27:58    122s] (I)      |     2 |    2200 |      152 |         6.91% |
[11/08 16:27:58    122s] (I)      |     3 |    2145 |      144 |         6.71% |
[11/08 16:27:58    122s] (I)      |     4 |    2200 |      152 |         6.91% |
[11/08 16:27:58    122s] (I)      |     5 |    2145 |      144 |         6.71% |
[11/08 16:27:58    122s] (I)      |     6 |    2200 |      167 |         7.59% |
[11/08 16:27:58    122s] (I)      |     7 |    2145 |      159 |         7.41% |
[11/08 16:27:58    122s] (I)      |     8 |     726 |      150 |        20.66% |
[11/08 16:27:58    122s] (I)      |     9 |     704 |      180 |        25.57% |
[11/08 16:27:58    122s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:58    122s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1833.44 MB )
[11/08 16:27:58    122s] (I)      Reset routing kernel
[11/08 16:27:58    122s] (I)      numLocalWires=221  numGlobalNetBranches=74  numLocalNetBranches=39
[11/08 16:27:58    122s] (I)      totalPins=480  totalGlobalPin=336 (70.00%)
[11/08 16:27:58    122s] (I)      total 2D Cap : 13881 = (6807 H, 7074 V)
[11/08 16:27:58    122s] (I)      
[11/08 16:27:58    122s] (I)      ============  Phase 1a Route ============
[11/08 16:27:58    122s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/08 16:27:58    122s] (I)      Usage: 293 = (150 H, 143 V) = (2.20% H, 2.02% V) = (7.830e+02um H, 7.465e+02um V)
[11/08 16:27:58    122s] (I)      
[11/08 16:27:58    122s] (I)      ============  Phase 1b Route ============
[11/08 16:27:58    122s] (I)      Usage: 293 = (150 H, 143 V) = (2.20% H, 2.02% V) = (7.830e+02um H, 7.465e+02um V)
[11/08 16:27:58    122s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:27:58    122s] Finished Early Global Route rough congestion estimation: mem = 1833.4M
[11/08 16:27:58    122s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:1833.4M, EPOCH TIME: 1699441078.153670
[11/08 16:27:58    122s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/08 16:27:58    122s] OPERPROF: Starting CDPad at level 1, MEM:1833.4M, EPOCH TIME: 1699441078.153722
[11/08 16:27:58    122s] CDPadU 0.777 -> 0.777. R=0.607, N=150, GS=5.220
[11/08 16:27:58    122s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:1833.4M, EPOCH TIME: 1699441078.154594
[11/08 16:27:58    122s] OPERPROF: Starting npMain at level 1, MEM:1833.4M, EPOCH TIME: 1699441078.154724
[11/08 16:27:58    122s] OPERPROF:   Starting npPlace at level 2, MEM:1833.4M, EPOCH TIME: 1699441078.155583
[11/08 16:27:58    122s] AB param 100.0% (150/150).
[11/08 16:27:58    122s] OPERPROF:   Finished npPlace at level 2, CPU:0.002, REAL:0.002, MEM:1834.4M, EPOCH TIME: 1699441078.157096
[11/08 16:27:58    122s] OPERPROF: Finished npMain at level 1, CPU:0.003, REAL:0.003, MEM:1834.4M, EPOCH TIME: 1699441078.157950
[11/08 16:27:58    122s] Global placement CDP is working on the selected area.
[11/08 16:27:58    122s] OPERPROF: Starting npMain at level 1, MEM:1834.4M, EPOCH TIME: 1699441078.158024
[11/08 16:27:58    122s] OPERPROF:   Starting npPlace at level 2, MEM:1834.4M, EPOCH TIME: 1699441078.158812
[11/08 16:27:58    122s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:27:58    122s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1835.4M, EPOCH TIME: 1699441078.339453
[11/08 16:27:58    122s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1835.4M, EPOCH TIME: 1699441078.339526
[11/08 16:27:58    122s] OPERPROF:   Finished npPlace at level 2, CPU:0.184, REAL:0.181, MEM:1835.4M, EPOCH TIME: 1699441078.339629
[11/08 16:27:58    122s] OPERPROF: Finished npMain at level 1, CPU:0.185, REAL:0.183, MEM:1835.4M, EPOCH TIME: 1699441078.340545
[11/08 16:27:58    122s] Iteration  8: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
[11/08 16:27:58    122s]               Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
[11/08 16:27:58    122s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1835.4M
[11/08 16:27:58    122s] [adp] clock
[11/08 16:27:58    122s] [adp] weight, nr nets, wire length
[11/08 16:27:58    122s] [adp]      0        1  91.637000
[11/08 16:27:58    122s] [adp] data
[11/08 16:27:58    122s] [adp] weight, nr nets, wire length
[11/08 16:27:58    122s] [adp]      0      161  2485.166000
[11/08 16:27:58    122s] [adp] 0.000000|0.000000|0.000000
[11/08 16:27:58    122s] Iteration  9: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
[11/08 16:27:58    122s]               Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
[11/08 16:27:58    122s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1835.4M
[11/08 16:27:58    122s] *** cost = 2.577e+03 (1.35e+03 1.23e+03) (cpu for global=0:00:00.6) real=0:00:01.0***
[11/08 16:27:58    122s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[11/08 16:27:58    122s] Saved padding area to DB
[11/08 16:27:58    122s] All LLGs are deleted
[11/08 16:27:58    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:27:58    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1835.4M, EPOCH TIME: 1699441078.365839
[11/08 16:27:58    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1835.4M, EPOCH TIME: 1699441078.366062
[11/08 16:27:58    122s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[11/08 16:27:58    122s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
[11/08 16:27:58    122s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/08 16:27:58    122s] Type 'man IMPSP-9025' for more detail.
[11/08 16:27:58    122s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1835.4M, EPOCH TIME: 1699441078.366829
[11/08 16:27:58    122s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1835.4M, EPOCH TIME: 1699441078.366896
[11/08 16:27:58    122s] Processing tracks to init pin-track alignment.
[11/08 16:27:58    122s] z: 2, totalTracks: 1
[11/08 16:27:58    122s] z: 4, totalTracks: 1
[11/08 16:27:58    122s] z: 6, totalTracks: 1
[11/08 16:27:58    122s] z: 8, totalTracks: 1
[11/08 16:27:58    122s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:27:58    122s] All LLGs are deleted
[11/08 16:27:58    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1835.4M, EPOCH TIME: 1699441078.369180
[11/08 16:27:58    122s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1835.4M, EPOCH TIME: 1699441078.369449
[11/08 16:27:58    122s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1835.4M, EPOCH TIME: 1699441078.369543
[11/08 16:27:58    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1835.4M, EPOCH TIME: 1699441078.369738
[11/08 16:27:58    122s] Max number of tech site patterns supported in site array is 256.
[11/08 16:27:58    122s] Core basic site is gsclib090site
[11/08 16:27:58    122s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1835.4M, EPOCH TIME: 1699441078.378326
[11/08 16:27:58    122s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:27:58    122s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:27:58    122s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1835.4M, EPOCH TIME: 1699441078.378450
[11/08 16:27:58    122s] Fast DP-INIT is on for default
[11/08 16:27:58    122s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:27:58    122s] Atter site array init, number of instance map data is 0.
[11/08 16:27:58    122s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1835.4M, EPOCH TIME: 1699441078.379315
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:58    122s] OPERPROF:       Starting CMU at level 4, MEM:1835.4M, EPOCH TIME: 1699441078.379765
[11/08 16:27:58    122s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1835.4M, EPOCH TIME: 1699441078.380077
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s] Bad Lib Cell Checking (CMU) is done! (0)
[11/08 16:27:58    122s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:1835.4M, EPOCH TIME: 1699441078.380173
[11/08 16:27:58    122s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1835.4M, EPOCH TIME: 1699441078.380210
[11/08 16:27:58    122s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1835.4M, EPOCH TIME: 1699441078.380244
[11/08 16:27:58    122s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1835.4MB).
[11/08 16:27:58    122s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:1835.4M, EPOCH TIME: 1699441078.380395
[11/08 16:27:58    122s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:1835.4M, EPOCH TIME: 1699441078.380427
[11/08 16:27:58    122s] TDRefine: refinePlace mode is spiral
[11/08 16:27:58    122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.2
[11/08 16:27:58    122s] OPERPROF: Starting RefinePlace at level 1, MEM:1835.4M, EPOCH TIME: 1699441078.380473
[11/08 16:27:58    122s] *** Starting refinePlace (0:02:02 mem=1835.4M) ***
[11/08 16:27:58    122s] Total net bbox length = 2.577e+03 (1.348e+03 1.229e+03) (ext = 1.150e+03)
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:58    122s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:27:58    122s] (I)      Default pattern map key = top_default.
[11/08 16:27:58    122s] (I)      Default pattern map key = top_default.
[11/08 16:27:58    122s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1835.4M, EPOCH TIME: 1699441078.382568
[11/08 16:27:58    122s] Starting refinePlace ...
[11/08 16:27:58    122s] (I)      Default pattern map key = top_default.
[11/08 16:27:58    122s] (I)      Default pattern map key = top_default.
[11/08 16:27:58    122s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1835.4M, EPOCH TIME: 1699441078.384429
[11/08 16:27:58    122s] DDP initSite1 nrRow 17 nrJob 17
[11/08 16:27:58    122s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1835.4M, EPOCH TIME: 1699441078.384479
[11/08 16:27:58    122s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1835.4M, EPOCH TIME: 1699441078.384515
[11/08 16:27:58    122s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1835.4M, EPOCH TIME: 1699441078.384547
[11/08 16:27:58    122s] DDP markSite nrRow 17 nrJob 17
[11/08 16:27:58    122s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1835.4M, EPOCH TIME: 1699441078.384589
[11/08 16:27:58    122s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1835.4M, EPOCH TIME: 1699441078.384620
[11/08 16:27:58    122s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1835.4M, EPOCH TIME: 1699441078.384751
[11/08 16:27:58    122s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1835.4M, EPOCH TIME: 1699441078.384782
[11/08 16:27:58    122s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1835.4M, EPOCH TIME: 1699441078.384844
[11/08 16:27:58    122s] ** Cut row section cpu time 0:00:00.0.
[11/08 16:27:58    122s]  ** Cut row section real time 0:00:00.0.
[11/08 16:27:58    122s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1835.4M, EPOCH TIME: 1699441078.384891
[11/08 16:27:58    122s]   Spread Effort: high, standalone mode, useDDP on.
[11/08 16:27:58    122s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1835.4MB) @(0:02:02 - 0:02:02).
[11/08 16:27:58    122s] Move report: preRPlace moves 150 insts, mean move: 0.42 um, max move: 3.20 um 
[11/08 16:27:58    122s] 	Max move on inst (p03_ain_reg[6]): (26.12, 42.61) --> (25.52, 40.02)
[11/08 16:27:58    122s] 	Length: 28 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX2
[11/08 16:27:58    122s] wireLenOptFixPriorityInst 0 inst fixed
[11/08 16:27:58    122s] Placement tweakage begins.
[11/08 16:27:58    122s] wire length = 1.714e+03
[11/08 16:27:58    122s] wire length = 1.614e+03
[11/08 16:27:58    122s] Placement tweakage ends.
[11/08 16:27:58    122s] Move report: tweak moves 43 insts, mean move: 3.15 um, max move: 12.47 um 
[11/08 16:27:58    122s] 	Max move on inst (p01_ain_reg[0]): (29.58, 21.75) --> (19.72, 24.36)
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:27:58    122s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:27:58    122s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:27:58    122s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:27:58    122s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1859.4MB) @(0:02:02 - 0:02:02).
[11/08 16:27:58    122s] Move report: Detail placement moves 150 insts, mean move: 1.07 um, max move: 13.30 um 
[11/08 16:27:58    122s] 	Max move on inst (p01_ain_reg[0]): (30.42, 21.76) --> (19.72, 24.36)
[11/08 16:27:58    122s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1859.4MB
[11/08 16:27:58    122s] Statistics of distance of Instance movement in refine placement:
[11/08 16:27:58    122s]   maximum (X+Y) =        13.30 um
[11/08 16:27:58    122s]   inst (p01_ain_reg[0]) with max move: (30.42, 21.7635) -> (19.72, 24.36)
[11/08 16:27:58    122s]   mean    (X+Y) =         1.07 um
[11/08 16:27:58    122s] Summary Report:
[11/08 16:27:58    122s] Instances move: 150 (out of 150 movable)
[11/08 16:27:58    122s] Instances flipped: 0
[11/08 16:27:58    122s] Mean displacement: 1.07 um
[11/08 16:27:58    122s] Max displacement: 13.30 um (Instance: p01_ain_reg[0]) (30.42, 21.7635) -> (19.72, 24.36)
[11/08 16:27:58    122s] 	Length: 34 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX4
[11/08 16:27:58    122s] 	Violation at original loc: Placement Blockage Violation
[11/08 16:27:58    122s] Total instances moved : 150
[11/08 16:27:58    122s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.017, REAL:0.017, MEM:1859.4M, EPOCH TIME: 1699441078.399700
[11/08 16:27:58    122s] Total net bbox length = 2.485e+03 (1.235e+03 1.250e+03) (ext = 1.094e+03)
[11/08 16:27:58    122s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1859.4MB
[11/08 16:27:58    122s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1859.4MB) @(0:02:02 - 0:02:02).
[11/08 16:27:58    122s] *** Finished refinePlace (0:02:02 mem=1859.4M) ***
[11/08 16:27:58    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.2
[11/08 16:27:58    122s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.020, MEM:1859.4M, EPOCH TIME: 1699441078.400041
[11/08 16:27:58    122s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1859.4M, EPOCH TIME: 1699441078.400078
[11/08 16:27:58    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:303).
[11/08 16:27:58    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] All LLGs are deleted
[11/08 16:27:58    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1859.4M, EPOCH TIME: 1699441078.400750
[11/08 16:27:58    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1859.4M, EPOCH TIME: 1699441078.400945
[11/08 16:27:58    122s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1859.4M, EPOCH TIME: 1699441078.401907
[11/08 16:27:58    122s] *** End of Placement (cpu=0:00:02.6, real=0:00:03.0, mem=1859.4M) ***
[11/08 16:27:58    122s] Processing tracks to init pin-track alignment.
[11/08 16:27:58    122s] z: 2, totalTracks: 1
[11/08 16:27:58    122s] z: 4, totalTracks: 1
[11/08 16:27:58    122s] z: 6, totalTracks: 1
[11/08 16:27:58    122s] z: 8, totalTracks: 1
[11/08 16:27:58    122s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:27:58    122s] All LLGs are deleted
[11/08 16:27:58    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1859.4M, EPOCH TIME: 1699441078.404065
[11/08 16:27:58    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1859.4M, EPOCH TIME: 1699441078.404272
[11/08 16:27:58    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1859.4M, EPOCH TIME: 1699441078.404376
[11/08 16:27:58    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1859.4M, EPOCH TIME: 1699441078.404541
[11/08 16:27:58    122s] Max number of tech site patterns supported in site array is 256.
[11/08 16:27:58    122s] Core basic site is gsclib090site
[11/08 16:27:58    122s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1859.4M, EPOCH TIME: 1699441078.413290
[11/08 16:27:58    122s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:27:58    122s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:27:58    122s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1859.4M, EPOCH TIME: 1699441078.413440
[11/08 16:27:58    122s] Fast DP-INIT is on for default
[11/08 16:27:58    122s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:27:58    122s] Atter site array init, number of instance map data is 0.
[11/08 16:27:58    122s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1859.4M, EPOCH TIME: 1699441078.414314
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:27:58    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1859.4M, EPOCH TIME: 1699441078.414647
[11/08 16:27:58    122s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1859.4M, EPOCH TIME: 1699441078.414729
[11/08 16:27:58    122s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1859.4M, EPOCH TIME: 1699441078.414812
[11/08 16:27:58    122s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1859.4M, EPOCH TIME: 1699441078.414926
[11/08 16:27:58    122s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[11/08 16:27:58    122s] Density distribution unevenness ratio = 2.199%
[11/08 16:27:58    122s] Density distribution unevenness ratio (U70) = 0.000%
[11/08 16:27:58    122s] Density distribution unevenness ratio (U80) = 0.000%
[11/08 16:27:58    122s] Density distribution unevenness ratio (U90) = 0.000%
[11/08 16:27:58    122s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1859.4M, EPOCH TIME: 1699441078.415010
[11/08 16:27:58    122s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1859.4M, EPOCH TIME: 1699441078.415044
[11/08 16:27:58    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:27:58    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] All LLGs are deleted
[11/08 16:27:58    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:27:58    122s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1859.4M, EPOCH TIME: 1699441078.415757
[11/08 16:27:58    122s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1859.4M, EPOCH TIME: 1699441078.415969
[11/08 16:27:58    122s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1859.4M, EPOCH TIME: 1699441078.416681
[11/08 16:27:58    122s] *** Free Virtual Timing Model ...(mem=1859.4M)
[11/08 16:27:58    122s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:27:58    122s] Set Using Default Delay Limit as 101.
[11/08 16:27:58    122s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:27:58    122s] Set Default Net Delay as 0 ps.
[11/08 16:27:58    122s] Set Default Net Load as 0 pF. 
[11/08 16:27:58    122s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:27:58    122s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:27:58    122s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:27:58    122s] #################################################################################
[11/08 16:27:58    122s] # Design Stage: PreRoute
[11/08 16:27:58    122s] # Design Name: top
[11/08 16:27:58    122s] # Design Mode: 90nm
[11/08 16:27:58    122s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:27:58    122s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:27:58    122s] # Signoff Settings: SI Off 
[11/08 16:27:58    122s] #################################################################################
[11/08 16:27:58    122s] Calculate delays in BcWc mode...
[11/08 16:27:58    122s] Topological Sorting (REAL = 0:00:00.0, MEM = 1859.4M, InitMEM = 1859.4M)
[11/08 16:27:58    122s] Start delay calculation (fullDC) (1 T). (MEM=1859.44)
[11/08 16:27:58    122s] End AAE Lib Interpolated Model. (MEM=1859.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:27:58    122s] Total number of fetched objects 164
[11/08 16:27:58    122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:27:58    122s] End delay calculation. (MEM=1883.13 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:27:58    122s] End delay calculation (fullDC). (MEM=1883.13 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:27:58    122s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1883.1M) ***
[11/08 16:27:58    122s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:27:58    122s] Set Using Default Delay Limit as 1000.
[11/08 16:27:58    122s] Set Default Net Delay as 1000 ps.
[11/08 16:27:58    122s] Set Default Net Load as 0.5 pF. 
[11/08 16:27:58    122s] Info: Disable timing driven in postCTS congRepair.
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s] Starting congRepair ...
[11/08 16:27:58    122s] User Input Parameters:
[11/08 16:27:58    122s] - Congestion Driven    : On
[11/08 16:27:58    122s] - Timing Driven        : Off
[11/08 16:27:58    122s] - Area-Violation Based : On
[11/08 16:27:58    122s] - Start Rollback Level : -5
[11/08 16:27:58    122s] - Legalized            : On
[11/08 16:27:58    122s] - Window Based         : Off
[11/08 16:27:58    122s] - eDen incr mode       : Off
[11/08 16:27:58    122s] - Small incr mode      : Off
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1873.6M, EPOCH TIME: 1699441078.589222
[11/08 16:27:58    122s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1873.6M, EPOCH TIME: 1699441078.591338
[11/08 16:27:58    122s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1873.6M, EPOCH TIME: 1699441078.591392
[11/08 16:27:58    122s] Starting Early Global Route congestion estimation: mem = 1873.6M
[11/08 16:27:58    122s] (I)      ==================== Layers =====================
[11/08 16:27:58    122s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:58    122s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:27:58    122s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:58    122s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:27:58    122s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:27:58    122s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:58    122s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:27:58    122s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:27:58    122s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:27:58    122s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:27:58    122s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:27:58    122s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:27:58    122s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:27:58    122s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:27:58    122s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:27:58    122s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:27:58    122s] (I)      Started Import and model ( Curr Mem: 1873.62 MB )
[11/08 16:27:58    122s] (I)      Default pattern map key = top_default.
[11/08 16:27:58    122s] (I)      == Non-default Options ==
[11/08 16:27:58    122s] (I)      Maximum routing layer                              : 9
[11/08 16:27:58    122s] (I)      Number of threads                                  : 1
[11/08 16:27:58    122s] (I)      Use non-blocking free Dbs wires                    : false
[11/08 16:27:58    122s] (I)      Method to set GCell size                           : row
[11/08 16:27:58    122s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:27:58    122s] (I)      Use row-based GCell size
[11/08 16:27:58    122s] (I)      Use row-based GCell align
[11/08 16:27:58    122s] (I)      layer 0 area = 280000
[11/08 16:27:58    122s] (I)      layer 1 area = 320000
[11/08 16:27:58    122s] (I)      layer 2 area = 320000
[11/08 16:27:58    122s] (I)      layer 3 area = 320000
[11/08 16:27:58    122s] (I)      layer 4 area = 320000
[11/08 16:27:58    122s] (I)      layer 5 area = 320000
[11/08 16:27:58    122s] (I)      layer 6 area = 320000
[11/08 16:27:58    122s] (I)      layer 7 area = 800000
[11/08 16:27:58    122s] (I)      layer 8 area = 800000
[11/08 16:27:58    122s] (I)      GCell unit size   : 5220
[11/08 16:27:58    122s] (I)      GCell multiplier  : 1
[11/08 16:27:58    122s] (I)      GCell row height  : 5220
[11/08 16:27:58    122s] (I)      Actual row height : 5220
[11/08 16:27:58    122s] (I)      GCell align ref   : 12180 12180
[11/08 16:27:58    122s] [NR-eGR] Track table information for default rule: 
[11/08 16:27:58    122s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:27:58    122s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:27:58    122s] (I)      =============== Default via ================
[11/08 16:27:58    122s] (I)      +---+------------------+-------------------+
[11/08 16:27:58    122s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:27:58    122s] (I)      +---+------------------+-------------------+
[11/08 16:27:58    122s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:27:58    122s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:27:58    122s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:27:58    122s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:27:58    122s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:27:58    122s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:27:58    122s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:27:58    122s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:27:58    122s] (I)      +---+------------------+-------------------+
[11/08 16:27:58    122s] [NR-eGR] Read 586 PG shapes
[11/08 16:27:58    122s] [NR-eGR] Read 0 clock shapes
[11/08 16:27:58    122s] [NR-eGR] Read 0 other shapes
[11/08 16:27:58    122s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:27:58    122s] [NR-eGR] #Instance Blockages : 0
[11/08 16:27:58    122s] [NR-eGR] #PG Blockages       : 586
[11/08 16:27:58    122s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:27:58    122s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:27:58    122s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:27:58    122s] [NR-eGR] #Other Blockages    : 0
[11/08 16:27:58    122s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:27:58    122s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:27:58    122s] [NR-eGR] Read 151 nets ( ignored 0 )
[11/08 16:27:58    122s] (I)      early_global_route_priority property id does not exist.
[11/08 16:27:58    122s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:27:58    122s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:27:58    122s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:27:58    122s] (I)      Number of ignored nets                =      0
[11/08 16:27:58    122s] (I)      Number of connected nets              =      0
[11/08 16:27:58    122s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:27:58    122s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:27:58    122s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:27:58    122s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:27:58    122s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:27:58    122s] (I)      Ndr track 0 does not exist
[11/08 16:27:58    122s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:27:58    122s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:27:58    122s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:27:58    122s] (I)      Site width          :   580  (dbu)
[11/08 16:27:58    122s] (I)      Row height          :  5220  (dbu)
[11/08 16:27:58    122s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:27:58    122s] (I)      GCell width         :  5220  (dbu)
[11/08 16:27:58    122s] (I)      GCell height        :  5220  (dbu)
[11/08 16:27:58    122s] (I)      Grid                :    22    22     9
[11/08 16:27:58    122s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:27:58    122s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/08 16:27:58    122s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/08 16:27:58    122s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:27:58    122s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:27:58    122s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:27:58    122s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:27:58    122s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:27:58    122s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/08 16:27:58    122s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:27:58    122s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:27:58    122s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:27:58    122s] (I)      --------------------------------------------------------
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s] [NR-eGR] ============ Routing rule table ============
[11/08 16:27:58    122s] [NR-eGR] Rule id: 0  Nets: 151
[11/08 16:27:58    122s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:27:58    122s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:27:58    122s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:27:58    122s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:27:58    122s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:27:58    122s] [NR-eGR] ========================================
[11/08 16:27:58    122s] [NR-eGR] 
[11/08 16:27:58    122s] (I)      =============== Blocked Tracks ===============
[11/08 16:27:58    122s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:58    122s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:27:58    122s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:58    122s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:27:58    122s] (I)      |     2 |    4400 |      288 |         6.55% |
[11/08 16:27:58    122s] (I)      |     3 |    4290 |      144 |         3.36% |
[11/08 16:27:58    122s] (I)      |     4 |    4400 |      288 |         6.55% |
[11/08 16:27:58    122s] (I)      |     5 |    4290 |      144 |         3.36% |
[11/08 16:27:58    122s] (I)      |     6 |    4400 |      309 |         7.02% |
[11/08 16:27:58    122s] (I)      |     7 |    4290 |      174 |         4.06% |
[11/08 16:27:58    122s] (I)      |     8 |    1452 |      287 |        19.77% |
[11/08 16:27:58    122s] (I)      |     9 |    1408 |      358 |        25.43% |
[11/08 16:27:58    122s] (I)      +-------+---------+----------+---------------+
[11/08 16:27:58    122s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1873.62 MB )
[11/08 16:27:58    122s] (I)      Reset routing kernel
[11/08 16:27:58    122s] (I)      Started Global Routing ( Curr Mem: 1873.62 MB )
[11/08 16:27:58    122s] (I)      totalPins=480  totalGlobalPin=448 (93.33%)
[11/08 16:27:58    122s] (I)      total 2D Cap : 27677 = (13604 H, 14073 V)
[11/08 16:27:58    122s] [NR-eGR] Layer group 1: route 151 net(s) in layer range [2, 9]
[11/08 16:27:58    122s] (I)      
[11/08 16:27:58    122s] (I)      ============  Phase 1a Route ============
[11/08 16:27:58    122s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:27:58    122s] (I)      
[11/08 16:27:58    122s] (I)      ============  Phase 1b Route ============
[11/08 16:27:58    122s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:27:58    122s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[11/08 16:27:58    122s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/08 16:27:58    122s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/08 16:27:58    122s] (I)      
[11/08 16:27:58    122s] (I)      ============  Phase 1c Route ============
[11/08 16:27:58    122s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:27:58    122s] (I)      
[11/08 16:27:58    122s] (I)      ============  Phase 1d Route ============
[11/08 16:27:58    122s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:27:58    122s] (I)      
[11/08 16:27:58    122s] (I)      ============  Phase 1e Route ============
[11/08 16:27:58    122s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:27:58    122s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[11/08 16:27:58    122s] (I)      
[11/08 16:27:58    122s] (I)      ============  Phase 1l Route ============
[11/08 16:27:58    122s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/08 16:27:58    122s] (I)      Layer  2:       4105       490         0           0        4158    ( 0.00%) 
[11/08 16:27:58    122s] (I)      Layer  3:       3997       292         0           0        4158    ( 0.00%) 
[11/08 16:27:58    122s] (I)      Layer  4:       4105         1         0           0        4158    ( 0.00%) 
[11/08 16:27:58    122s] (I)      Layer  5:       3997         0         0           0        4158    ( 0.00%) 
[11/08 16:27:58    122s] (I)      Layer  6:       4085         0         0           0        4158    ( 0.00%) 
[11/08 16:27:58    122s] (I)      Layer  7:       3985         0         0           0        4158    ( 0.00%) 
[11/08 16:27:58    122s] (I)      Layer  8:       1142         0         0         102        1284    ( 7.36%) 
[11/08 16:27:58    122s] (I)      Layer  9:       1049         0         0         111        1275    ( 8.01%) 
[11/08 16:27:58    122s] (I)      Total:         26465       783         0         213       27507    ( 0.77%) 
[11/08 16:27:58    122s] (I)      
[11/08 16:27:58    122s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 16:27:58    122s] [NR-eGR]                        OverCon            
[11/08 16:27:58    122s] [NR-eGR]                         #Gcell     %Gcell
[11/08 16:27:58    122s] [NR-eGR]        Layer             (1-0)    OverCon
[11/08 16:27:58    122s] [NR-eGR] ----------------------------------------------
[11/08 16:27:58    122s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:58    122s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:58    122s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:58    122s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:58    122s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:58    122s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:58    122s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:58    122s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:58    122s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/08 16:27:58    122s] [NR-eGR] ----------------------------------------------
[11/08 16:27:58    122s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/08 16:27:58    122s] [NR-eGR] 
[11/08 16:27:58    122s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1881.62 MB )
[11/08 16:27:58    122s] (I)      total 2D Cap : 27782 = (13665 H, 14117 V)
[11/08 16:27:58    122s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:27:58    122s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1881.6M
[11/08 16:27:58    122s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:1881.6M, EPOCH TIME: 1699441078.606882
[11/08 16:27:58    122s] OPERPROF: Starting HotSpotCal at level 1, MEM:1881.6M, EPOCH TIME: 1699441078.606918
[11/08 16:27:58    122s] [hotspot] +------------+---------------+---------------+
[11/08 16:27:58    122s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 16:27:58    122s] [hotspot] +------------+---------------+---------------+
[11/08 16:27:58    122s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 16:27:58    122s] [hotspot] +------------+---------------+---------------+
[11/08 16:27:58    122s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 16:27:58    122s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 16:27:58    122s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1881.6M, EPOCH TIME: 1699441078.607114
[11/08 16:27:58    122s] Skipped repairing congestion.
[11/08 16:27:58    122s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1881.6M, EPOCH TIME: 1699441078.607168
[11/08 16:27:58    122s] Starting Early Global Route wiring: mem = 1881.6M
[11/08 16:27:58    122s] (I)      ============= Track Assignment ============
[11/08 16:27:58    122s] (I)      Started Track Assignment (1T) ( Curr Mem: 1881.62 MB )
[11/08 16:27:58    122s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/08 16:27:58    122s] (I)      Run Multi-thread track assignment
[11/08 16:27:58    122s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.62 MB )
[11/08 16:27:58    122s] (I)      Started Export ( Curr Mem: 1881.62 MB )
[11/08 16:27:58    122s] [NR-eGR]                 Length (um)  Vias 
[11/08 16:27:58    122s] [NR-eGR] ----------------------------------
[11/08 16:27:58    122s] [NR-eGR]  Metal1  (1H)             0   480 
[11/08 16:27:58    122s] [NR-eGR]  Metal2  (2V)           839   604 
[11/08 16:27:58    122s] [NR-eGR]  Metal3  (3H)           771     2 
[11/08 16:27:58    122s] [NR-eGR]  Metal4  (4V)             2     0 
[11/08 16:27:58    122s] [NR-eGR]  Metal5  (5H)             0     0 
[11/08 16:27:58    122s] [NR-eGR]  Metal6  (6V)             0     0 
[11/08 16:27:58    122s] [NR-eGR]  Metal7  (7H)             0     0 
[11/08 16:27:58    122s] [NR-eGR]  Metal8  (8V)             0     0 
[11/08 16:27:58    122s] [NR-eGR]  Metal9  (9H)             0     0 
[11/08 16:27:58    122s] [NR-eGR] ----------------------------------
[11/08 16:27:58    122s] [NR-eGR]          Total         1612  1086 
[11/08 16:27:58    122s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:27:58    122s] [NR-eGR] Total half perimeter of net bounding box: 2485um
[11/08 16:27:58    122s] [NR-eGR] Total length: 1612um, number of vias: 1086
[11/08 16:27:58    122s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:27:58    122s] [NR-eGR] Total eGR-routed clock nets wire length: 103um, number of vias: 42
[11/08 16:27:58    122s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:27:58    122s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.62 MB )
[11/08 16:27:58    122s] Early Global Route wiring runtime: 0.01 seconds, mem = 1820.6M
[11/08 16:27:58    122s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.006, REAL:0.006, MEM:1820.6M, EPOCH TIME: 1699441078.613187
[11/08 16:27:58    122s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:27:58    122s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:27:58    122s] *** Finishing placeDesign default flow ***
[11/08 16:27:58    122s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:27:58    122s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:27:58    122s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1820.6M **
[11/08 16:27:58    122s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s] *** Summary of all messages that are not suppressed in this session:
[11/08 16:27:58    122s] Severity  ID               Count  Summary                                  
[11/08 16:27:58    122s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/08 16:27:58    122s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/08 16:27:58    122s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/08 16:27:58    122s] *** Message Summary: 3 warning(s), 2 error(s)
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s] *** placeDesign #2 [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:02:02.7/0:12:18.9 (0.2), mem = 1820.6M
[11/08 16:27:58    122s] 
[11/08 16:27:58    122s] =============================================================================================
[11/08 16:27:58    122s]  Final TAT Report : placeDesign #2                                              21.15-s110_1
[11/08 16:27:58    122s] =============================================================================================
[11/08 16:27:58    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:27:58    122s] ---------------------------------------------------------------------------------------------
[11/08 16:27:58    122s] [ TimingUpdate           ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/08 16:27:58    122s] [ FullDelayCalc          ]      3   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.2    1.0
[11/08 16:27:58    122s] [ MISC                   ]          0:00:03.0  (  94.4 % )     0:00:03.0 /  0:00:03.0    1.0
[11/08 16:27:58    122s] ---------------------------------------------------------------------------------------------
[11/08 16:27:58    122s]  placeDesign #2 TOTAL               0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[11/08 16:27:58    122s] ---------------------------------------------------------------------------------------------
[11/08 16:27:58    122s] 
[11/08 16:28:05    123s] <CMD> zoomBox -9.05600 5.28650 59.12350 43.49700
[11/08 16:28:05    123s] <CMD> zoomBox -3.83450 7.28350 54.11800 39.76250
[11/08 16:28:05    123s] <CMD> zoomBox 13.36950 11.30800 39.08400 25.71950
[11/08 16:28:06    123s] <CMD> zoomBox -15.74650 4.53600 64.46750 49.49100
[11/08 16:28:06    123s] <CMD> zoomBox -32.20650 0.70750 78.81700 62.92950
[11/08 16:28:18    125s] <CMD> setPlaceMode -fp true
[11/08 16:28:18    125s] <CMD> place_design
[11/08 16:28:18    125s] *** placeDesign #3 [begin] : totSession cpu/real = 0:02:05.2/0:12:38.9 (0.2), mem = 1826.6M
[11/08 16:28:18    125s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 2, number of sequential = 16, percentage of missing scan cell = 12.50% (2 / 16)
[11/08 16:28:18    125s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:18    125s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:18    125s] #Start colorize_geometry on Wed Nov  8 16:28:18 2023
[11/08 16:28:18    125s] #
[11/08 16:28:18    125s] ### Time Record (colorize_geometry) is installed.
[11/08 16:28:18    125s] ### Time Record (Pre Callback) is installed.
[11/08 16:28:18    125s] ### Time Record (Pre Callback) is uninstalled.
[11/08 16:28:18    125s] ### Time Record (DB Import) is installed.
[11/08 16:28:18    125s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=1662832204 pin_access=1 inst_pattern=1
[11/08 16:28:18    125s] ### Time Record (DB Import) is uninstalled.
[11/08 16:28:18    125s] ### Time Record (DB Export) is installed.
[11/08 16:28:18    125s] ### export design design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=1662832204 pin_access=1 inst_pattern=1
[11/08 16:28:18    125s] ### Time Record (DB Export) is uninstalled.
[11/08 16:28:18    125s] ### Time Record (Post Callback) is installed.
[11/08 16:28:18    125s] ### Time Record (Post Callback) is uninstalled.
[11/08 16:28:18    125s] #
[11/08 16:28:18    125s] #colorize_geometry statistics:
[11/08 16:28:18    125s] #Cpu time = 00:00:00
[11/08 16:28:18    125s] #Elapsed time = 00:00:00
[11/08 16:28:18    125s] #Increased memory = -5.70 (MB)
[11/08 16:28:18    125s] #Total memory = 1684.37 (MB)
[11/08 16:28:18    125s] #Peak memory = 1718.94 (MB)
[11/08 16:28:18    125s] #Number of warnings = 0
[11/08 16:28:18    125s] #Total number of warnings = 0
[11/08 16:28:18    125s] #Number of fails = 0
[11/08 16:28:18    125s] #Total number of fails = 0
[11/08 16:28:18    125s] #Complete colorize_geometry on Wed Nov  8 16:28:18 2023
[11/08 16:28:18    125s] #
[11/08 16:28:18    125s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/08 16:28:18    125s] ### Time Record (colorize_geometry) is uninstalled.
[11/08 16:28:18    125s] ### 
[11/08 16:28:18    125s] ###   Scalability Statistics
[11/08 16:28:18    125s] ### 
[11/08 16:28:18    125s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:18    125s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/08 16:28:18    125s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:18    125s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:18    125s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:18    125s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:18    125s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:18    125s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:18    125s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:18    125s] ### 
[11/08 16:28:18    125s] *** Starting placeDesign default flow ***
[11/08 16:28:18    125s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=1820.6M
[11/08 16:28:18    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=1820.6M
[11/08 16:28:18    125s] *** Start deleteBufferTree ***
[11/08 16:28:18    125s] Info: Detect buffers to remove automatically.
[11/08 16:28:18    125s] Analyzing netlist ...
[11/08 16:28:18    125s] Updating netlist
[11/08 16:28:18    125s] 
[11/08 16:28:18    125s] *summary: 0 instances (buffers/inverters) removed
[11/08 16:28:18    125s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/08 16:28:18    125s] Enhanced MH flow has been turned off for floorplan mode.
[11/08 16:28:18    125s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1833.4M, EPOCH TIME: 1699441098.705729
[11/08 16:28:18    125s] Deleted 0 physical inst  (cell - / prefix -).
[11/08 16:28:18    125s] Did not delete 153 physical insts as they were marked preplaced.
[11/08 16:28:18    125s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441098.705842
[11/08 16:28:18    125s] INFO: #ExclusiveGroups=0
[11/08 16:28:18    125s] INFO: There are no Exclusive Groups.
[11/08 16:28:18    125s] *** Starting "NanoPlace(TM) placement v#6 (mem=1833.4M)" ...
[11/08 16:28:18    125s] No user-set net weight.
[11/08 16:28:18    125s] Net fanout histogram:
[11/08 16:28:18    125s] 2		: 76 (46.9%) nets
[11/08 16:28:18    125s] 3		: 36 (22.2%) nets
[11/08 16:28:18    125s] 4     -	14	: 48 (29.6%) nets
[11/08 16:28:18    125s] 15    -	39	: 2 (1.2%) nets
[11/08 16:28:18    125s] 40    -	79	: 0 (0.0%) nets
[11/08 16:28:18    125s] 80    -	159	: 0 (0.0%) nets
[11/08 16:28:18    125s] 160   -	319	: 0 (0.0%) nets
[11/08 16:28:18    125s] 320   -	639	: 0 (0.0%) nets
[11/08 16:28:18    125s] 640   -	1279	: 0 (0.0%) nets
[11/08 16:28:18    125s] 1280  -	2559	: 0 (0.0%) nets
[11/08 16:28:18    125s] 2560  -	5119	: 0 (0.0%) nets
[11/08 16:28:18    125s] 5120+		: 0 (0.0%) nets
[11/08 16:28:18    125s] no activity file in design. spp won't run.
[11/08 16:28:18    125s] Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
[11/08 16:28:18    125s] Scan chains were not defined.
[11/08 16:28:18    125s] Processing tracks to init pin-track alignment.
[11/08 16:28:18    125s] z: 2, totalTracks: 1
[11/08 16:28:18    125s] z: 4, totalTracks: 1
[11/08 16:28:18    125s] z: 6, totalTracks: 1
[11/08 16:28:18    125s] z: 8, totalTracks: 1
[11/08 16:28:18    125s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:18    125s] All LLGs are deleted
[11/08 16:28:18    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:18    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:18    125s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1833.4M, EPOCH TIME: 1699441098.709885
[11/08 16:28:18    125s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441098.710123
[11/08 16:28:18    125s] #std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
[11/08 16:28:18    125s] #ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
[11/08 16:28:18    125s] stdCell: 303 single + 0 double + 0 multi
[11/08 16:28:18    125s] Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
[11/08 16:28:18    125s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1833.4M, EPOCH TIME: 1699441098.710548
[11/08 16:28:18    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:18    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:18    125s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1833.4M, EPOCH TIME: 1699441098.710701
[11/08 16:28:18    125s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:18    125s] Core basic site is gsclib090site
[11/08 16:28:18    125s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1833.4M, EPOCH TIME: 1699441098.710785
[11/08 16:28:18    125s] After signature check, allow fast init is false, keep pre-filter is true.
[11/08 16:28:18    125s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:28:18    125s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441098.710897
[11/08 16:28:18    125s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:28:18    125s] SiteArray: use 24,576 bytes
[11/08 16:28:18    125s] SiteArray: current memory after site array memory allocation 1833.4M
[11/08 16:28:18    125s] SiteArray: FP blocked sites are writable
[11/08 16:28:18    125s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:28:18    125s] Atter site array init, number of instance map data is 0.
[11/08 16:28:18    125s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:1833.4M, EPOCH TIME: 1699441098.711894
[11/08 16:28:18    125s] 
[11/08 16:28:18    125s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:18    125s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.002, REAL:0.002, MEM:1833.4M, EPOCH TIME: 1699441098.712338
[11/08 16:28:18    125s] Average module density = 0.609.
[11/08 16:28:18    125s] Density for the design = 0.609.
[11/08 16:28:18    125s]        = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
[11/08 16:28:18    125s] Pin Density = 0.1895.
[11/08 16:28:18    125s]             = total # of pins 509 / total area 2686.
[11/08 16:28:18    125s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1833.4M, EPOCH TIME: 1699441098.712560
[11/08 16:28:18    125s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441098.712625
[11/08 16:28:18    125s] OPERPROF: Starting pre-place ADS at level 1, MEM:1833.4M, EPOCH TIME: 1699441098.712669
[11/08 16:28:18    125s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1833.4M, EPOCH TIME: 1699441098.712780
[11/08 16:28:18    125s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1833.4M, EPOCH TIME: 1699441098.712814
[11/08 16:28:18    125s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441098.712851
[11/08 16:28:18    125s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1833.4M, EPOCH TIME: 1699441098.712882
[11/08 16:28:18    125s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1833.4M, EPOCH TIME: 1699441098.712912
[11/08 16:28:18    125s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441098.713007
[11/08 16:28:18    125s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1833.4M, EPOCH TIME: 1699441098.713042
[11/08 16:28:18    125s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441098.713079
[11/08 16:28:18    125s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441098.713110
[11/08 16:28:18    125s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1833.4M, EPOCH TIME: 1699441098.713143
[11/08 16:28:18    125s] Skip auto density screen due to aggressive settings.
[11/08 16:28:18    125s] res site 1.
[11/08 16:28:18    125s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1833.4M, EPOCH TIME: 1699441098.713310
[11/08 16:28:18    125s] OPERPROF: Starting spMPad at level 1, MEM:1821.4M, EPOCH TIME: 1699441098.714435
[11/08 16:28:18    125s] OPERPROF:   Starting spContextMPad at level 2, MEM:1821.4M, EPOCH TIME: 1699441098.714498
[11/08 16:28:18    125s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1821.4M, EPOCH TIME: 1699441098.714531
[11/08 16:28:18    125s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1821.4M, EPOCH TIME: 1699441098.714561
[11/08 16:28:18    125s] Initial padding reaches pin density 0.267 for top
[11/08 16:28:18    125s] InitPadU 0.609 -> 0.949 for top
[11/08 16:28:18    125s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1821.4M, EPOCH TIME: 1699441098.715010
[11/08 16:28:18    125s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1821.4M, EPOCH TIME: 1699441098.715073
[11/08 16:28:18    125s] === lastAutoLevel = 5 
[11/08 16:28:18    125s] OPERPROF: Starting spInitNetWt at level 1, MEM:1821.4M, EPOCH TIME: 1699441098.715192
[11/08 16:28:18    125s] no activity file in design. spp won't run.
[11/08 16:28:18    125s] [spp] 0
[11/08 16:28:18    125s] [adp] 0:1:1:3
[11/08 16:28:18    125s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1821.4M, EPOCH TIME: 1699441098.715273
[11/08 16:28:18    125s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/08 16:28:18    125s] OPERPROF: Starting npMain at level 1, MEM:1821.4M, EPOCH TIME: 1699441098.715423
[11/08 16:28:18    125s] OPERPROF:   Starting npPlace at level 2, MEM:1821.4M, EPOCH TIME: 1699441098.716518
[11/08 16:28:18    125s] Iteration  1: Total net bbox = 1.699e-12 (1.70e-12 0.00e+00)
[11/08 16:28:18    125s]               Est.  stn bbox = 1.746e-12 (1.75e-12 0.00e+00)
[11/08 16:28:18    125s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.4M
[11/08 16:28:18    125s] Iteration  2: Total net bbox = 1.699e-12 (1.70e-12 0.00e+00)
[11/08 16:28:18    125s]               Est.  stn bbox = 1.746e-12 (1.75e-12 0.00e+00)
[11/08 16:28:18    125s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.4M
[11/08 16:28:18    125s] Iteration  3: Total net bbox = 2.159e+01 (1.22e+01 9.42e+00)
[11/08 16:28:18    125s]               Est.  stn bbox = 2.382e+01 (1.34e+01 1.04e+01)
[11/08 16:28:18    125s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.4M
[11/08 16:28:18    125s] Iteration  4: Total net bbox = 7.773e+02 (4.11e+02 3.66e+02)
[11/08 16:28:18    125s]               Est.  stn bbox = 8.707e+02 (4.60e+02 4.11e+02)
[11/08 16:28:18    125s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.4M
[11/08 16:28:18    125s] Iteration  5: Total net bbox = 1.092e+03 (5.76e+02 5.16e+02)
[11/08 16:28:18    125s]               Est.  stn bbox = 1.214e+03 (6.34e+02 5.80e+02)
[11/08 16:28:18    125s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.4M
[11/08 16:28:18    125s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.046, MEM:1821.4M, EPOCH TIME: 1699441098.762054
[11/08 16:28:18    125s] OPERPROF: Finished npMain at level 1, CPU:0.052, REAL:0.048, MEM:1821.4M, EPOCH TIME: 1699441098.763034
[11/08 16:28:18    125s] [adp] clock
[11/08 16:28:18    125s] [adp] weight, nr nets, wire length
[11/08 16:28:18    125s] [adp]      0        1  91.374500
[11/08 16:28:18    125s] [adp] data
[11/08 16:28:18    125s] [adp] weight, nr nets, wire length
[11/08 16:28:18    125s] [adp]      0      161  2235.935000
[11/08 16:28:18    125s] [adp] 0.000000|0.000000|0.000000
[11/08 16:28:18    125s] Iteration  6: Total net bbox = 2.327e+03 (1.27e+03 1.06e+03)
[11/08 16:28:18    125s]               Est.  stn bbox = 2.503e+03 (1.36e+03 1.15e+03)
[11/08 16:28:18    125s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1821.4M
[11/08 16:28:18    125s] *** cost = 2.327e+03 (1.27e+03 1.06e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
[11/08 16:28:18    125s] Saved padding area to DB
[11/08 16:28:18    125s] All LLGs are deleted
[11/08 16:28:18    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:28:18    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:18    125s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1821.4M, EPOCH TIME: 1699441098.763725
[11/08 16:28:18    125s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1821.4M, EPOCH TIME: 1699441098.764033
[11/08 16:28:18    125s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/08 16:28:18    125s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/08 16:28:18    125s] *** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1821.4M) ***
[11/08 16:28:18    125s] *** Finishing placeDesign default flow ***
[11/08 16:28:18    125s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:18    125s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:18    125s] **placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1821.4M **
[11/08 16:28:18    125s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:28:18    125s] INFO: Finished place_design in floorplan mode - no legalization done.
[11/08 16:28:18    125s] 
[11/08 16:28:18    125s] 
[11/08 16:28:18    125s] *** Summary of all messages that are not suppressed in this session:
[11/08 16:28:18    125s] Severity  ID               Count  Summary                                  
[11/08 16:28:18    125s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[11/08 16:28:18    125s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/08 16:28:18    125s] *** Message Summary: 1 warning(s), 2 error(s)
[11/08 16:28:18    125s] 
[11/08 16:28:18    125s] *** placeDesign #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:05.3/0:12:39.1 (0.2), mem = 1821.4M
[11/08 16:28:18    125s] 
[11/08 16:28:18    125s] =============================================================================================
[11/08 16:28:18    125s]  Final TAT Report : placeDesign #3                                              21.15-s110_1
[11/08 16:28:18    125s] =============================================================================================
[11/08 16:28:18    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:28:18    125s] ---------------------------------------------------------------------------------------------
[11/08 16:28:18    125s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:28:18    125s] ---------------------------------------------------------------------------------------------
[11/08 16:28:18    125s]  placeDesign #3 TOTAL               0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:28:18    125s] ---------------------------------------------------------------------------------------------
[11/08 16:28:18    125s] 
[11/08 16:28:22    125s] <CMD> setPlaceMode -fp false
[11/08 16:28:22    125s] <CMD> place_design -noPrePlaceOpt -incremental
[11/08 16:28:22    125s] *** placeDesign #4 [begin] : totSession cpu/real = 0:02:05.8/0:12:42.7 (0.2), mem = 1827.4M
[11/08 16:28:22    125s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 2, number of sequential = 16, percentage of missing scan cell = 12.50% (2 / 16)
[11/08 16:28:22    125s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:22    125s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:22    125s] #Start colorize_geometry on Wed Nov  8 16:28:22 2023
[11/08 16:28:22    125s] #
[11/08 16:28:22    125s] ### Time Record (colorize_geometry) is installed.
[11/08 16:28:22    125s] ### Time Record (Pre Callback) is installed.
[11/08 16:28:22    125s] ### Time Record (Pre Callback) is uninstalled.
[11/08 16:28:22    125s] ### Time Record (DB Import) is installed.
[11/08 16:28:22    125s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1631100473 placement=2114236619 pin_access=1 inst_pattern=1
[11/08 16:28:22    125s] ### Time Record (DB Import) is uninstalled.
[11/08 16:28:22    125s] ### Time Record (DB Export) is installed.
[11/08 16:28:22    125s] ### export design design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1631100473 placement=2114236619 pin_access=1 inst_pattern=1
[11/08 16:28:22    125s] ### Time Record (DB Export) is uninstalled.
[11/08 16:28:22    125s] ### Time Record (Post Callback) is installed.
[11/08 16:28:22    125s] ### Time Record (Post Callback) is uninstalled.
[11/08 16:28:22    125s] #
[11/08 16:28:22    125s] #colorize_geometry statistics:
[11/08 16:28:22    125s] #Cpu time = 00:00:00
[11/08 16:28:22    125s] #Elapsed time = 00:00:00
[11/08 16:28:22    125s] #Increased memory = -5.66 (MB)
[11/08 16:28:22    125s] #Total memory = 1685.40 (MB)
[11/08 16:28:22    125s] #Peak memory = 1718.94 (MB)
[11/08 16:28:22    125s] #Number of warnings = 0
[11/08 16:28:22    125s] #Total number of warnings = 0
[11/08 16:28:22    125s] #Number of fails = 0
[11/08 16:28:22    125s] #Total number of fails = 0
[11/08 16:28:22    125s] #Complete colorize_geometry on Wed Nov  8 16:28:22 2023
[11/08 16:28:22    125s] #
[11/08 16:28:22    125s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/08 16:28:22    125s] ### Time Record (colorize_geometry) is uninstalled.
[11/08 16:28:22    125s] ### 
[11/08 16:28:22    125s] ###   Scalability Statistics
[11/08 16:28:22    125s] ### 
[11/08 16:28:22    125s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:22    125s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/08 16:28:22    125s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:22    125s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:22    125s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:22    125s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:22    125s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:22    125s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:22    125s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:22    125s] ### 
[11/08 16:28:22    125s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:22    125s] Set Using Default Delay Limit as 101.
[11/08 16:28:22    125s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:22    125s] Set Default Net Delay as 0 ps.
[11/08 16:28:22    125s] Set Default Net Load as 0 pF. 
[11/08 16:28:22    125s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:22    125s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:22    125s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:22    125s] #################################################################################
[11/08 16:28:22    125s] # Design Stage: PreRoute
[11/08 16:28:22    125s] # Design Name: top
[11/08 16:28:22    125s] # Design Mode: 90nm
[11/08 16:28:22    125s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:22    125s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:22    125s] # Signoff Settings: SI Off 
[11/08 16:28:22    125s] #################################################################################
[11/08 16:28:22    125s] Calculate delays in BcWc mode...
[11/08 16:28:22    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 1845.7M, InitMEM = 1845.7M)
[11/08 16:28:22    125s] Start delay calculation (fullDC) (1 T). (MEM=1845.73)
[11/08 16:28:22    125s] 
[11/08 16:28:22    125s] Trim Metal Layers:
[11/08 16:28:22    125s] LayerId::1 widthSet size::4
[11/08 16:28:22    125s] LayerId::2 widthSet size::4
[11/08 16:28:22    125s] LayerId::3 widthSet size::4
[11/08 16:28:22    125s] LayerId::4 widthSet size::4
[11/08 16:28:22    125s] LayerId::5 widthSet size::4
[11/08 16:28:22    125s] LayerId::6 widthSet size::4
[11/08 16:28:22    125s] LayerId::7 widthSet size::4
[11/08 16:28:22    125s] LayerId::8 widthSet size::4
[11/08 16:28:22    125s] LayerId::9 widthSet size::3
[11/08 16:28:22    125s] Updating RC grid for preRoute extraction ...
[11/08 16:28:22    125s] eee: pegSigSF::1.070000
[11/08 16:28:22    125s] Initializing multi-corner capacitance tables ... 
[11/08 16:28:22    125s] Initializing multi-corner resistance tables ...
[11/08 16:28:22    125s] eee: l::1 avDens::0.072407 usedTrk::39.100000 availTrk::540.000000 sigTrk::39.100000
[11/08 16:28:22    125s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:22    125s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:22    125s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:22    125s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:22    125s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:28:22    125s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:22    125s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:28:22    125s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:28:22    125s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:28:22    125s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:28:22    125s] End AAE Lib Interpolated Model. (MEM=1845.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:22    125s] Total number of fetched objects 164
[11/08 16:28:22    125s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:22    125s] End delay calculation. (MEM=1885.42 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:22    125s] End delay calculation (fullDC). (MEM=1885.42 CPU=0:00:00.1 REAL=0:00:00.0)
[11/08 16:28:22    125s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1885.4M) ***
[11/08 16:28:22    125s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:22    126s] Set Using Default Delay Limit as 1000.
[11/08 16:28:22    126s] Set Default Net Delay as 1000 ps.
[11/08 16:28:22    126s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:22    126s] *** Starting placeDesign concurrent flow ***
[11/08 16:28:22    126s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:22    126s] Set Using Default Delay Limit as 101.
[11/08 16:28:22    126s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:22    126s] Set Default Net Delay as 0 ps.
[11/08 16:28:22    126s] Set Default Net Load as 0 pF. 
[11/08 16:28:22    126s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:22    126s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:22    126s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:22    126s] #################################################################################
[11/08 16:28:22    126s] # Design Stage: PreRoute
[11/08 16:28:22    126s] # Design Name: top
[11/08 16:28:22    126s] # Design Mode: 90nm
[11/08 16:28:22    126s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:22    126s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:22    126s] # Signoff Settings: SI Off 
[11/08 16:28:22    126s] #################################################################################
[11/08 16:28:22    126s] Calculate delays in BcWc mode...
[11/08 16:28:22    126s] Topological Sorting (REAL = 0:00:00.0, MEM = 1885.4M, InitMEM = 1885.4M)
[11/08 16:28:22    126s] Start delay calculation (fullDC) (1 T). (MEM=1885.42)
[11/08 16:28:22    126s] End AAE Lib Interpolated Model. (MEM=1885.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:22    126s] Total number of fetched objects 164
[11/08 16:28:22    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:22    126s] End delay calculation. (MEM=1885.42 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:22    126s] End delay calculation (fullDC). (MEM=1885.42 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:22    126s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1885.4M) ***
[11/08 16:28:22    126s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:22    126s] Set Using Default Delay Limit as 1000.
[11/08 16:28:22    126s] Set Default Net Delay as 1000 ps.
[11/08 16:28:22    126s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:22    126s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:22    126s] Set Using Default Delay Limit as 101.
[11/08 16:28:22    126s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:22    126s] Set Default Net Delay as 0 ps.
[11/08 16:28:22    126s] Set Default Net Load as 0 pF. 
[11/08 16:28:22    126s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:22    126s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:22    126s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:22    126s] #################################################################################
[11/08 16:28:22    126s] # Design Stage: PreRoute
[11/08 16:28:22    126s] # Design Name: top
[11/08 16:28:22    126s] # Design Mode: 90nm
[11/08 16:28:22    126s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:22    126s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:22    126s] # Signoff Settings: SI Off 
[11/08 16:28:22    126s] #################################################################################
[11/08 16:28:22    126s] Calculate delays in BcWc mode...
[11/08 16:28:22    126s] Topological Sorting (REAL = 0:00:00.0, MEM = 1885.4M, InitMEM = 1885.4M)
[11/08 16:28:22    126s] Start delay calculation (fullDC) (1 T). (MEM=1885.42)
[11/08 16:28:22    126s] End AAE Lib Interpolated Model. (MEM=1885.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:22    126s] Total number of fetched objects 164
[11/08 16:28:22    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:22    126s] End delay calculation. (MEM=1885.42 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:22    126s] End delay calculation (fullDC). (MEM=1885.42 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:22    126s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1885.4M) ***
[11/08 16:28:22    126s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:22    126s] Set Using Default Delay Limit as 1000.
[11/08 16:28:22    126s] Set Default Net Delay as 1000 ps.
[11/08 16:28:22    126s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:22    126s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1875.9M, EPOCH TIME: 1699441102.971054
[11/08 16:28:22    126s] Deleted 0 physical inst  (cell - / prefix -).
[11/08 16:28:22    126s] Did not delete 153 physical insts as they were marked preplaced.
[11/08 16:28:22    126s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1875.9M, EPOCH TIME: 1699441102.971163
[11/08 16:28:22    126s] *** Starting "NanoPlace(TM) placement v#6 (mem=1875.9M)" ...
[11/08 16:28:24    128s] *** Build Buffered Sizing Timing Model
[11/08 16:28:24    128s] (cpu=0:00:01.7 mem=1875.9M) ***
[11/08 16:28:24    128s] *** Build Virtual Sizing Timing Model
[11/08 16:28:24    128s] (cpu=0:00:01.9 mem=1875.9M) ***
[11/08 16:28:24    128s] No user-set net weight.
[11/08 16:28:24    128s] Net fanout histogram:
[11/08 16:28:24    128s] 2		: 76 (46.9%) nets
[11/08 16:28:24    128s] 3		: 36 (22.2%) nets
[11/08 16:28:24    128s] 4     -	14	: 48 (29.6%) nets
[11/08 16:28:24    128s] 15    -	39	: 2 (1.2%) nets
[11/08 16:28:24    128s] 40    -	79	: 0 (0.0%) nets
[11/08 16:28:24    128s] 80    -	159	: 0 (0.0%) nets
[11/08 16:28:24    128s] 160   -	319	: 0 (0.0%) nets
[11/08 16:28:24    128s] 320   -	639	: 0 (0.0%) nets
[11/08 16:28:24    128s] 640   -	1279	: 0 (0.0%) nets
[11/08 16:28:24    128s] 1280  -	2559	: 0 (0.0%) nets
[11/08 16:28:24    128s] 2560  -	5119	: 0 (0.0%) nets
[11/08 16:28:24    128s] 5120+		: 0 (0.0%) nets
[11/08 16:28:24    128s] no activity file in design. spp won't run.
[11/08 16:28:24    128s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[11/08 16:28:24    128s] Processing tracks to init pin-track alignment.
[11/08 16:28:24    128s] z: 2, totalTracks: 1
[11/08 16:28:24    128s] z: 4, totalTracks: 1
[11/08 16:28:24    128s] z: 6, totalTracks: 1
[11/08 16:28:24    128s] z: 8, totalTracks: 1
[11/08 16:28:24    128s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:24    128s] All LLGs are deleted
[11/08 16:28:24    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:24    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:24    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1875.9M, EPOCH TIME: 1699441104.863839
[11/08 16:28:24    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1875.9M, EPOCH TIME: 1699441104.864075
[11/08 16:28:24    128s] #std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
[11/08 16:28:24    128s] #ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
[11/08 16:28:24    128s] stdCell: 303 single + 0 double + 0 multi
[11/08 16:28:24    128s] Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
[11/08 16:28:24    128s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1875.9M, EPOCH TIME: 1699441104.864514
[11/08 16:28:24    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:24    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:24    128s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1875.9M, EPOCH TIME: 1699441104.864700
[11/08 16:28:24    128s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:24    128s] Core basic site is gsclib090site
[11/08 16:28:24    128s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1875.9M, EPOCH TIME: 1699441104.873346
[11/08 16:28:24    128s] After signature check, allow fast init is false, keep pre-filter is true.
[11/08 16:28:24    128s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:28:24    128s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1875.9M, EPOCH TIME: 1699441104.873488
[11/08 16:28:24    128s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:28:24    128s] SiteArray: use 24,576 bytes
[11/08 16:28:24    128s] SiteArray: current memory after site array memory allocation 1875.9M
[11/08 16:28:24    128s] SiteArray: FP blocked sites are writable
[11/08 16:28:24    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:24    128s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1875.9M, EPOCH TIME: 1699441104.873868
[11/08 16:28:24    128s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1875.9M, EPOCH TIME: 1699441104.873938
[11/08 16:28:24    128s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:28:24    128s] Atter site array init, number of instance map data is 0.
[11/08 16:28:24    128s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1875.9M, EPOCH TIME: 1699441104.874598
[11/08 16:28:24    128s] 
[11/08 16:28:24    128s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:24    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1875.9M, EPOCH TIME: 1699441104.874899
[11/08 16:28:24    128s] 
[11/08 16:28:24    128s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:24    128s] Average module density = 0.609.
[11/08 16:28:24    128s] Density for the design = 0.609.
[11/08 16:28:24    128s]        = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
[11/08 16:28:24    128s] Pin Density = 0.1895.
[11/08 16:28:24    128s]             = total # of pins 509 / total area 2686.
[11/08 16:28:24    128s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1875.9M, EPOCH TIME: 1699441104.875125
[11/08 16:28:24    128s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1875.9M, EPOCH TIME: 1699441104.875191
[11/08 16:28:24    128s] OPERPROF: Starting pre-place ADS at level 1, MEM:1875.9M, EPOCH TIME: 1699441104.875237
[11/08 16:28:24    128s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1875.9M, EPOCH TIME: 1699441104.875351
[11/08 16:28:24    128s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1875.9M, EPOCH TIME: 1699441104.875388
[11/08 16:28:24    128s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1875.9M, EPOCH TIME: 1699441104.875425
[11/08 16:28:24    128s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1875.9M, EPOCH TIME: 1699441104.875456
[11/08 16:28:24    128s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1875.9M, EPOCH TIME: 1699441104.875486
[11/08 16:28:24    128s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1875.9M, EPOCH TIME: 1699441104.875542
[11/08 16:28:24    128s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1875.9M, EPOCH TIME: 1699441104.875575
[11/08 16:28:24    128s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1875.9M, EPOCH TIME: 1699441104.875610
[11/08 16:28:24    128s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1875.9M, EPOCH TIME: 1699441104.875641
[11/08 16:28:24    128s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1875.9M, EPOCH TIME: 1699441104.875672
[11/08 16:28:24    128s] Skip auto density screen due to aggressive settings.
[11/08 16:28:24    128s] res site 1.
[11/08 16:28:24    128s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1875.9M, EPOCH TIME: 1699441104.875833
[11/08 16:28:24    128s] OPERPROF: Starting spMPad at level 1, MEM:1824.9M, EPOCH TIME: 1699441104.876905
[11/08 16:28:24    128s] OPERPROF:   Starting spContextMPad at level 2, MEM:1824.9M, EPOCH TIME: 1699441104.876961
[11/08 16:28:24    128s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1824.9M, EPOCH TIME: 1699441104.876994
[11/08 16:28:24    128s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1824.9M, EPOCH TIME: 1699441104.877025
[11/08 16:28:24    128s] Initial padding reaches pin density 0.364 for top
[11/08 16:28:24    128s] InitPadU 0.609 -> 0.779 for top
[11/08 16:28:24    128s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1824.9M, EPOCH TIME: 1699441104.877346
[11/08 16:28:24    128s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1824.9M, EPOCH TIME: 1699441104.877410
[11/08 16:28:24    128s] === lastAutoLevel = 5 
[11/08 16:28:24    128s] OPERPROF: Starting spInitNetWt at level 1, MEM:1824.9M, EPOCH TIME: 1699441104.877628
[11/08 16:28:24    128s] no activity file in design. spp won't run.
[11/08 16:28:24    128s] [spp] 0
[11/08 16:28:24    128s] [adp] 0:1:1:3
[11/08 16:28:24    128s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.062, REAL:0.062, MEM:1848.5M, EPOCH TIME: 1699441104.939312
[11/08 16:28:25    128s] Clock gating cells determined by native netlist tracing.
[11/08 16:28:25    128s] no activity file in design. spp won't run.
[11/08 16:28:25    128s] no activity file in design. spp won't run.
[11/08 16:28:25    128s] Effort level <high> specified for reg2reg path_group
[11/08 16:28:25    128s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1852.5M, EPOCH TIME: 1699441105.082419
[11/08 16:28:25    128s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:28:25    128s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1852.5M, EPOCH TIME: 1699441105.082547
[11/08 16:28:25    128s] Legalizing MH Cells... 0 / 0 (level 5)
[11/08 16:28:25    128s] No instances found in the vector
[11/08 16:28:25    128s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1852.5M, DRC: 0)
[11/08 16:28:25    128s] 0 (out of 0) MH cells were successfully legalized.
[11/08 16:28:25    128s] OPERPROF: Starting npMain at level 1, MEM:1852.5M, EPOCH TIME: 1699441105.082662
[11/08 16:28:25    128s] OPERPROF:   Starting npPlace at level 2, MEM:1852.5M, EPOCH TIME: 1699441105.083555
[11/08 16:28:25    128s] Total number of setup views is 1.
[11/08 16:28:25    128s] Total number of active setup views is 1.
[11/08 16:28:25    128s] Active setup views:
[11/08 16:28:25    128s]     BC
[11/08 16:28:25    128s] Iteration  6: Total net bbox = 1.446e+03 (7.64e+02 6.82e+02)
[11/08 16:28:25    128s]               Est.  stn bbox = 1.573e+03 (8.28e+02 7.45e+02)
[11/08 16:28:25    128s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1852.5M
[11/08 16:28:25    128s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:28:25    128s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1853.5M, EPOCH TIME: 1699441105.283787
[11/08 16:28:25    128s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1853.5M, EPOCH TIME: 1699441105.283871
[11/08 16:28:25    128s] Iteration  7: Total net bbox = 1.166e+03 (5.86e+02 5.80e+02)
[11/08 16:28:25    128s]               Est.  stn bbox = 1.267e+03 (6.29e+02 6.38e+02)
[11/08 16:28:25    128s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1853.5M
[11/08 16:28:25    128s] OPERPROF:   Finished npPlace at level 2, CPU:0.204, REAL:0.201, MEM:1853.5M, EPOCH TIME: 1699441105.284229
[11/08 16:28:25    128s] OPERPROF: Finished npMain at level 1, CPU:0.206, REAL:0.203, MEM:1853.5M, EPOCH TIME: 1699441105.285194
[11/08 16:28:25    128s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1853.5M, EPOCH TIME: 1699441105.285284
[11/08 16:28:25    128s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:28:25    128s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1853.5M, EPOCH TIME: 1699441105.285392
[11/08 16:28:25    128s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1853.5M, EPOCH TIME: 1699441105.285430
[11/08 16:28:25    128s] Starting Early Global Route rough congestion estimation: mem = 1853.5M
[11/08 16:28:25    128s] (I)      ==================== Layers =====================
[11/08 16:28:25    128s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:25    128s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:28:25    128s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:25    128s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:28:25    128s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:28:25    128s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:28:25    128s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:28:25    128s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:28:25    128s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:28:25    128s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:28:25    128s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:28:25    128s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:28:25    128s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:28:25    128s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:28:25    128s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:28:25    128s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:28:25    128s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:28:25    128s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:28:25    128s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:28:25    128s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:28:25    128s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:28:25    128s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:25    128s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:28:25    128s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:28:25    128s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:28:25    128s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:28:25    128s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:28:25    128s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:28:25    128s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:28:25    128s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:28:25    128s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:28:25    128s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:25    128s] (I)      Started Import and model ( Curr Mem: 1853.48 MB )
[11/08 16:28:25    128s] (I)      Default pattern map key = top_default.
[11/08 16:28:25    128s] (I)      == Non-default Options ==
[11/08 16:28:25    128s] (I)      Print mode                                         : 2
[11/08 16:28:25    128s] (I)      Stop if highly congested                           : false
[11/08 16:28:25    128s] (I)      Maximum routing layer                              : 9
[11/08 16:28:25    128s] (I)      Assign partition pins                              : false
[11/08 16:28:25    128s] (I)      Support large GCell                                : true
[11/08 16:28:25    128s] (I)      Number of threads                                  : 1
[11/08 16:28:25    128s] (I)      Number of rows per GCell                           : 2
[11/08 16:28:25    128s] (I)      Max num rows per GCell                             : 32
[11/08 16:28:25    128s] (I)      Method to set GCell size                           : row
[11/08 16:28:25    128s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:28:25    128s] (I)      Use row-based GCell size
[11/08 16:28:25    128s] (I)      Use row-based GCell align
[11/08 16:28:25    128s] (I)      layer 0 area = 280000
[11/08 16:28:25    128s] (I)      layer 1 area = 320000
[11/08 16:28:25    128s] (I)      layer 2 area = 320000
[11/08 16:28:25    128s] (I)      layer 3 area = 320000
[11/08 16:28:25    128s] (I)      layer 4 area = 320000
[11/08 16:28:25    128s] (I)      layer 5 area = 320000
[11/08 16:28:25    128s] (I)      layer 6 area = 320000
[11/08 16:28:25    128s] (I)      layer 7 area = 800000
[11/08 16:28:25    128s] (I)      layer 8 area = 800000
[11/08 16:28:25    128s] (I)      GCell unit size   : 5220
[11/08 16:28:25    128s] (I)      GCell multiplier  : 2
[11/08 16:28:25    128s] (I)      GCell row height  : 5220
[11/08 16:28:25    128s] (I)      Actual row height : 5220
[11/08 16:28:25    128s] (I)      GCell align ref   : 12180 12180
[11/08 16:28:25    128s] [NR-eGR] Track table information for default rule: 
[11/08 16:28:25    128s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:28:25    128s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:28:25    128s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:28:25    128s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:28:25    128s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:28:25    128s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:28:25    128s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:28:25    128s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:28:25    128s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:28:25    128s] (I)      =============== Default via ================
[11/08 16:28:25    128s] (I)      +---+------------------+-------------------+
[11/08 16:28:25    128s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:28:25    128s] (I)      +---+------------------+-------------------+
[11/08 16:28:25    128s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:28:25    128s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:28:25    128s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:28:25    128s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:28:25    128s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:28:25    128s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:28:25    128s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:28:25    128s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:28:25    128s] (I)      +---+------------------+-------------------+
[11/08 16:28:25    128s] [NR-eGR] Read 586 PG shapes
[11/08 16:28:25    128s] [NR-eGR] Read 0 clock shapes
[11/08 16:28:25    128s] [NR-eGR] Read 0 other shapes
[11/08 16:28:25    128s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:28:25    128s] [NR-eGR] #Instance Blockages : 0
[11/08 16:28:25    128s] [NR-eGR] #PG Blockages       : 586
[11/08 16:28:25    128s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:28:25    128s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:28:25    128s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:28:25    128s] [NR-eGR] #Other Blockages    : 0
[11/08 16:28:25    128s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:28:25    128s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:28:25    128s] [NR-eGR] Read 151 nets ( ignored 0 )
[11/08 16:28:25    128s] (I)      early_global_route_priority property id does not exist.
[11/08 16:28:25    128s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:28:25    128s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:25    128s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:25    128s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:25    128s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:25    128s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:28:25    128s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:28:25    128s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:28:25    128s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:28:25    128s] (I)      Number of ignored nets                =      0
[11/08 16:28:25    128s] (I)      Number of connected nets              =      0
[11/08 16:28:25    128s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:28:25    128s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:28:25    128s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:28:25    128s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:28:25    128s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:28:25    128s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:28:25    128s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:28:25    128s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:28:25    128s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:28:25    128s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:28:25    128s] (I)      Ndr track 0 does not exist
[11/08 16:28:25    128s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:28:25    128s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:28:25    128s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:28:25    128s] (I)      Site width          :   580  (dbu)
[11/08 16:28:25    128s] (I)      Row height          :  5220  (dbu)
[11/08 16:28:25    128s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:28:25    128s] (I)      GCell width         : 10440  (dbu)
[11/08 16:28:25    128s] (I)      GCell height        : 10440  (dbu)
[11/08 16:28:25    128s] (I)      Grid                :    11    11     9
[11/08 16:28:25    128s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:28:25    128s] (I)      Vertical capacity   :     0 10440     0 10440     0 10440     0 10440     0
[11/08 16:28:25    128s] (I)      Horizontal capacity :     0     0 10440     0 10440     0 10440     0 10440
[11/08 16:28:25    128s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:28:25    128s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:28:25    128s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:28:25    128s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:28:25    128s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:28:25    128s] (I)      Num tracks per GCell: 21.75 18.00 18.00 18.00 18.00 18.00 18.00  6.00  6.00
[11/08 16:28:25    128s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:28:25    128s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:28:25    128s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:28:25    128s] (I)      --------------------------------------------------------
[11/08 16:28:25    128s] 
[11/08 16:28:25    128s] [NR-eGR] ============ Routing rule table ============
[11/08 16:28:25    128s] [NR-eGR] Rule id: 0  Nets: 151
[11/08 16:28:25    128s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:28:25    128s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:28:25    128s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:28:25    128s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:25    128s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:25    128s] [NR-eGR] ========================================
[11/08 16:28:25    128s] [NR-eGR] 
[11/08 16:28:25    128s] (I)      =============== Blocked Tracks ===============
[11/08 16:28:25    128s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:25    128s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:28:25    128s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:25    128s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:28:25    128s] (I)      |     2 |    2200 |      152 |         6.91% |
[11/08 16:28:25    128s] (I)      |     3 |    2145 |      144 |         6.71% |
[11/08 16:28:25    128s] (I)      |     4 |    2200 |      152 |         6.91% |
[11/08 16:28:25    128s] (I)      |     5 |    2145 |      144 |         6.71% |
[11/08 16:28:25    128s] (I)      |     6 |    2200 |      167 |         7.59% |
[11/08 16:28:25    128s] (I)      |     7 |    2145 |      159 |         7.41% |
[11/08 16:28:25    128s] (I)      |     8 |     726 |      150 |        20.66% |
[11/08 16:28:25    128s] (I)      |     9 |     704 |      180 |        25.57% |
[11/08 16:28:25    128s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:25    128s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1853.48 MB )
[11/08 16:28:25    128s] (I)      Reset routing kernel
[11/08 16:28:25    128s] (I)      numLocalWires=222  numGlobalNetBranches=73  numLocalNetBranches=39
[11/08 16:28:25    128s] (I)      totalPins=480  totalGlobalPin=340 (70.83%)
[11/08 16:28:25    128s] (I)      total 2D Cap : 13881 = (6807 H, 7074 V)
[11/08 16:28:25    128s] (I)      
[11/08 16:28:25    128s] (I)      ============  Phase 1a Route ============
[11/08 16:28:25    128s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/08 16:28:25    128s] (I)      Usage: 264 = (138 H, 126 V) = (2.03% H, 1.78% V) = (7.204e+02um H, 6.577e+02um V)
[11/08 16:28:25    128s] (I)      
[11/08 16:28:25    128s] (I)      ============  Phase 1b Route ============
[11/08 16:28:25    128s] (I)      Usage: 264 = (138 H, 126 V) = (2.03% H, 1.78% V) = (7.204e+02um H, 6.577e+02um V)
[11/08 16:28:25    128s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/08 16:28:25    128s] 
[11/08 16:28:25    128s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:28:25    128s] Finished Early Global Route rough congestion estimation: mem = 1853.5M
[11/08 16:28:25    128s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:1853.5M, EPOCH TIME: 1699441105.296726
[11/08 16:28:25    128s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/08 16:28:25    128s] OPERPROF: Starting CDPad at level 1, MEM:1853.5M, EPOCH TIME: 1699441105.296775
[11/08 16:28:25    128s] CDPadU 0.777 -> 0.778. R=0.608, N=150, GS=5.220
[11/08 16:28:25    128s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:1853.5M, EPOCH TIME: 1699441105.297666
[11/08 16:28:25    128s] OPERPROF: Starting npMain at level 1, MEM:1853.5M, EPOCH TIME: 1699441105.297793
[11/08 16:28:25    128s] OPERPROF:   Starting npPlace at level 2, MEM:1853.5M, EPOCH TIME: 1699441105.298687
[11/08 16:28:25    128s] AB param 100.0% (150/150).
[11/08 16:28:25    128s] OPERPROF:   Finished npPlace at level 2, CPU:0.002, REAL:0.002, MEM:1853.5M, EPOCH TIME: 1699441105.300263
[11/08 16:28:25    128s] OPERPROF: Finished npMain at level 1, CPU:0.003, REAL:0.003, MEM:1853.5M, EPOCH TIME: 1699441105.301177
[11/08 16:28:25    128s] Global placement CDP is working on the selected area.
[11/08 16:28:25    128s] OPERPROF: Starting npMain at level 1, MEM:1853.5M, EPOCH TIME: 1699441105.301253
[11/08 16:28:25    128s] OPERPROF:   Starting npPlace at level 2, MEM:1853.5M, EPOCH TIME: 1699441105.302057
[11/08 16:28:25    128s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:28:25    128s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1854.5M, EPOCH TIME: 1699441105.479980
[11/08 16:28:25    128s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1854.5M, EPOCH TIME: 1699441105.480054
[11/08 16:28:25    128s] OPERPROF:   Finished npPlace at level 2, CPU:0.181, REAL:0.178, MEM:1854.5M, EPOCH TIME: 1699441105.480160
[11/08 16:28:25    128s] OPERPROF: Finished npMain at level 1, CPU:0.183, REAL:0.180, MEM:1854.5M, EPOCH TIME: 1699441105.481072
[11/08 16:28:25    128s] Iteration  8: Total net bbox = 2.506e+03 (1.36e+03 1.15e+03)
[11/08 16:28:25    128s]               Est.  stn bbox = 2.677e+03 (1.44e+03 1.23e+03)
[11/08 16:28:25    128s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1854.5M
[11/08 16:28:25    128s] [adp] clock
[11/08 16:28:25    128s] [adp] weight, nr nets, wire length
[11/08 16:28:25    128s] [adp]      0        1  92.238000
[11/08 16:28:25    128s] [adp] data
[11/08 16:28:25    128s] [adp] weight, nr nets, wire length
[11/08 16:28:25    128s] [adp]      0      161  2413.926500
[11/08 16:28:25    128s] [adp] 0.000000|0.000000|0.000000
[11/08 16:28:25    128s] Iteration  9: Total net bbox = 2.506e+03 (1.36e+03 1.15e+03)
[11/08 16:28:25    128s]               Est.  stn bbox = 2.677e+03 (1.44e+03 1.23e+03)
[11/08 16:28:25    128s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1854.5M
[11/08 16:28:25    128s] *** cost = 2.506e+03 (1.36e+03 1.15e+03) (cpu for global=0:00:00.5) real=0:00:00.0***
[11/08 16:28:25    128s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[11/08 16:28:25    128s] Saved padding area to DB
[11/08 16:28:25    128s] All LLGs are deleted
[11/08 16:28:25    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:28:25    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1854.5M, EPOCH TIME: 1699441105.506099
[11/08 16:28:25    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1854.5M, EPOCH TIME: 1699441105.506322
[11/08 16:28:25    128s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[11/08 16:28:25    128s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:00.0
[11/08 16:28:25    128s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/08 16:28:25    128s] Type 'man IMPSP-9025' for more detail.
[11/08 16:28:25    128s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1854.5M, EPOCH TIME: 1699441105.507099
[11/08 16:28:25    128s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1854.5M, EPOCH TIME: 1699441105.507164
[11/08 16:28:25    128s] Processing tracks to init pin-track alignment.
[11/08 16:28:25    128s] z: 2, totalTracks: 1
[11/08 16:28:25    128s] z: 4, totalTracks: 1
[11/08 16:28:25    128s] z: 6, totalTracks: 1
[11/08 16:28:25    128s] z: 8, totalTracks: 1
[11/08 16:28:25    128s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:25    128s] All LLGs are deleted
[11/08 16:28:25    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1854.5M, EPOCH TIME: 1699441105.509372
[11/08 16:28:25    128s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1854.5M, EPOCH TIME: 1699441105.509598
[11/08 16:28:25    128s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1854.5M, EPOCH TIME: 1699441105.509686
[11/08 16:28:25    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1854.5M, EPOCH TIME: 1699441105.509858
[11/08 16:28:25    128s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:25    128s] Core basic site is gsclib090site
[11/08 16:28:25    128s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1854.5M, EPOCH TIME: 1699441105.518943
[11/08 16:28:25    128s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:25    128s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:28:25    128s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1854.5M, EPOCH TIME: 1699441105.519100
[11/08 16:28:25    128s] Fast DP-INIT is on for default
[11/08 16:28:25    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:25    128s] Atter site array init, number of instance map data is 0.
[11/08 16:28:25    128s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1854.5M, EPOCH TIME: 1699441105.520046
[11/08 16:28:25    128s] 
[11/08 16:28:25    128s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:25    128s] OPERPROF:       Starting CMU at level 4, MEM:1854.5M, EPOCH TIME: 1699441105.520458
[11/08 16:28:25    128s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:1858.5M, EPOCH TIME: 1699441105.522330
[11/08 16:28:25    128s] 
[11/08 16:28:25    128s] Bad Lib Cell Checking (CMU) is done! (0)
[11/08 16:28:25    128s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1858.5M, EPOCH TIME: 1699441105.522478
[11/08 16:28:25    128s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1858.5M, EPOCH TIME: 1699441105.522515
[11/08 16:28:25    128s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1858.5M, EPOCH TIME: 1699441105.522550
[11/08 16:28:25    128s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1858.5MB).
[11/08 16:28:25    128s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.016, MEM:1858.5M, EPOCH TIME: 1699441105.522694
[11/08 16:28:25    128s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.016, REAL:0.016, MEM:1858.5M, EPOCH TIME: 1699441105.522724
[11/08 16:28:25    128s] TDRefine: refinePlace mode is spiral
[11/08 16:28:25    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.3
[11/08 16:28:25    128s] OPERPROF: Starting RefinePlace at level 1, MEM:1858.5M, EPOCH TIME: 1699441105.522773
[11/08 16:28:25    128s] *** Starting refinePlace (0:02:09 mem=1858.5M) ***
[11/08 16:28:25    128s] Total net bbox length = 2.506e+03 (1.359e+03 1.147e+03) (ext = 1.159e+03)
[11/08 16:28:25    128s] 
[11/08 16:28:25    128s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:25    128s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:28:25    128s] (I)      Default pattern map key = top_default.
[11/08 16:28:25    128s] (I)      Default pattern map key = top_default.
[11/08 16:28:25    128s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1858.5M, EPOCH TIME: 1699441105.524776
[11/08 16:28:25    128s] Starting refinePlace ...
[11/08 16:28:25    128s] (I)      Default pattern map key = top_default.
[11/08 16:28:25    128s] (I)      Default pattern map key = top_default.
[11/08 16:28:25    128s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1858.5M, EPOCH TIME: 1699441105.526491
[11/08 16:28:25    128s] DDP initSite1 nrRow 17 nrJob 17
[11/08 16:28:25    128s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1858.5M, EPOCH TIME: 1699441105.526539
[11/08 16:28:25    128s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1858.5M, EPOCH TIME: 1699441105.526576
[11/08 16:28:25    128s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1858.5M, EPOCH TIME: 1699441105.526607
[11/08 16:28:25    128s] DDP markSite nrRow 17 nrJob 17
[11/08 16:28:25    128s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1858.5M, EPOCH TIME: 1699441105.526648
[11/08 16:28:25    128s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1858.5M, EPOCH TIME: 1699441105.526679
[11/08 16:28:25    128s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1858.5M, EPOCH TIME: 1699441105.526805
[11/08 16:28:25    128s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1858.5M, EPOCH TIME: 1699441105.526838
[11/08 16:28:25    128s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1858.5M, EPOCH TIME: 1699441105.526900
[11/08 16:28:25    128s] ** Cut row section cpu time 0:00:00.0.
[11/08 16:28:25    128s]  ** Cut row section real time 0:00:00.0.
[11/08 16:28:25    128s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1858.5M, EPOCH TIME: 1699441105.526948
[11/08 16:28:25    128s]   Spread Effort: high, standalone mode, useDDP on.
[11/08 16:28:25    128s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1858.5MB) @(0:02:09 - 0:02:09).
[11/08 16:28:25    128s] Move report: preRPlace moves 150 insts, mean move: 1.16 um, max move: 14.92 um 
[11/08 16:28:25    128s] 	Max move on inst (p03_ain_reg[4]): (40.74, 42.62) --> (28.42, 40.02)
[11/08 16:28:25    128s] 	Length: 38 sites, height: 1 rows, site name: gsclib090site, cell type: SDFFRX2
[11/08 16:28:25    128s] 	Violation at original loc: Placement Blockage Violation
[11/08 16:28:25    128s] wireLenOptFixPriorityInst 0 inst fixed
[11/08 16:28:25    128s] Placement tweakage begins.
[11/08 16:28:25    128s] wire length = 1.717e+03
[11/08 16:28:25    128s] wire length = 1.593e+03
[11/08 16:28:25    128s] Placement tweakage ends.
[11/08 16:28:25    128s] Move report: tweak moves 44 insts, mean move: 2.68 um, max move: 8.99 um 
[11/08 16:28:25    128s] 	Max move on inst (p01_ain_reg[2]): (21.46, 26.97) --> (27.84, 24.36)
[11/08 16:28:25    128s] 
[11/08 16:28:25    128s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:28:25    128s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:28:25    128s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:25    128s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:25    128s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1883.5MB) @(0:02:09 - 0:02:09).
[11/08 16:28:25    128s] Move report: Detail placement moves 150 insts, mean move: 1.55 um, max move: 14.92 um 
[11/08 16:28:25    128s] 	Max move on inst (p03_ain_reg[4]): (40.74, 42.62) --> (28.42, 40.02)
[11/08 16:28:25    128s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1883.5MB
[11/08 16:28:25    128s] Statistics of distance of Instance movement in refine placement:
[11/08 16:28:25    128s]   maximum (X+Y) =        14.92 um
[11/08 16:28:25    128s]   inst (p03_ain_reg[4]) with max move: (40.7405, 42.624) -> (28.42, 40.02)
[11/08 16:28:25    128s]   mean    (X+Y) =         1.55 um
[11/08 16:28:25    128s] Summary Report:
[11/08 16:28:25    128s] Instances move: 150 (out of 150 movable)
[11/08 16:28:25    128s] Instances flipped: 0
[11/08 16:28:25    128s] Mean displacement: 1.55 um
[11/08 16:28:25    128s] Max displacement: 14.92 um (Instance: p03_ain_reg[4]) (40.7405, 42.624) -> (28.42, 40.02)
[11/08 16:28:25    128s] 	Length: 38 sites, height: 1 rows, site name: gsclib090site, cell type: SDFFRX2
[11/08 16:28:25    128s] 	Violation at original loc: Placement Blockage Violation
[11/08 16:28:25    128s] Total instances moved : 150
[11/08 16:28:25    128s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.016, REAL:0.016, MEM:1883.5M, EPOCH TIME: 1699441105.541204
[11/08 16:28:25    128s] Total net bbox length = 2.454e+03 (1.283e+03 1.171e+03) (ext = 1.038e+03)
[11/08 16:28:25    128s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1883.5MB
[11/08 16:28:25    128s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1883.5MB) @(0:02:09 - 0:02:09).
[11/08 16:28:25    128s] *** Finished refinePlace (0:02:09 mem=1883.5M) ***
[11/08 16:28:25    128s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.3
[11/08 16:28:25    128s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.019, MEM:1883.5M, EPOCH TIME: 1699441105.541572
[11/08 16:28:25    128s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1883.5M, EPOCH TIME: 1699441105.541622
[11/08 16:28:25    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:303).
[11/08 16:28:25    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] All LLGs are deleted
[11/08 16:28:25    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1883.5M, EPOCH TIME: 1699441105.542253
[11/08 16:28:25    128s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1883.5M, EPOCH TIME: 1699441105.542482
[11/08 16:28:25    128s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1880.5M, EPOCH TIME: 1699441105.543620
[11/08 16:28:25    128s] *** End of Placement (cpu=0:00:02.6, real=0:00:03.0, mem=1880.5M) ***
[11/08 16:28:25    128s] Processing tracks to init pin-track alignment.
[11/08 16:28:25    128s] z: 2, totalTracks: 1
[11/08 16:28:25    128s] z: 4, totalTracks: 1
[11/08 16:28:25    128s] z: 6, totalTracks: 1
[11/08 16:28:25    128s] z: 8, totalTracks: 1
[11/08 16:28:25    128s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:25    128s] All LLGs are deleted
[11/08 16:28:25    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1880.5M, EPOCH TIME: 1699441105.545875
[11/08 16:28:25    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1880.5M, EPOCH TIME: 1699441105.546086
[11/08 16:28:25    128s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1880.5M, EPOCH TIME: 1699441105.546161
[11/08 16:28:25    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1880.5M, EPOCH TIME: 1699441105.546307
[11/08 16:28:25    128s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:25    128s] Core basic site is gsclib090site
[11/08 16:28:25    128s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1880.5M, EPOCH TIME: 1699441105.555435
[11/08 16:28:25    128s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:25    128s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:28:25    128s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1880.5M, EPOCH TIME: 1699441105.555579
[11/08 16:28:25    128s] Fast DP-INIT is on for default
[11/08 16:28:25    128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:25    128s] Atter site array init, number of instance map data is 0.
[11/08 16:28:25    128s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1880.5M, EPOCH TIME: 1699441105.556525
[11/08 16:28:25    128s] 
[11/08 16:28:25    128s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:25    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:1880.5M, EPOCH TIME: 1699441105.556934
[11/08 16:28:25    128s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1880.5M, EPOCH TIME: 1699441105.557014
[11/08 16:28:25    128s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1880.5M, EPOCH TIME: 1699441105.557095
[11/08 16:28:25    128s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1880.5M, EPOCH TIME: 1699441105.557208
[11/08 16:28:25    128s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[11/08 16:28:25    128s] Density distribution unevenness ratio = 4.874%
[11/08 16:28:25    128s] Density distribution unevenness ratio (U70) = 1.563%
[11/08 16:28:25    128s] Density distribution unevenness ratio (U80) = 0.000%
[11/08 16:28:25    128s] Density distribution unevenness ratio (U90) = 0.000%
[11/08 16:28:25    128s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1880.5M, EPOCH TIME: 1699441105.557294
[11/08 16:28:25    128s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1880.5M, EPOCH TIME: 1699441105.557333
[11/08 16:28:25    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:28:25    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] All LLGs are deleted
[11/08 16:28:25    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:25    128s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1880.5M, EPOCH TIME: 1699441105.557914
[11/08 16:28:25    128s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1880.5M, EPOCH TIME: 1699441105.558101
[11/08 16:28:25    128s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1880.5M, EPOCH TIME: 1699441105.558832
[11/08 16:28:25    128s] *** Free Virtual Timing Model ...(mem=1880.5M)
[11/08 16:28:25    128s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:25    128s] Set Using Default Delay Limit as 101.
[11/08 16:28:25    128s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:25    128s] Set Default Net Delay as 0 ps.
[11/08 16:28:25    128s] Set Default Net Load as 0 pF. 
[11/08 16:28:25    128s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:25    128s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:25    128s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:25    128s] #################################################################################
[11/08 16:28:25    128s] # Design Stage: PreRoute
[11/08 16:28:25    128s] # Design Name: top
[11/08 16:28:25    128s] # Design Mode: 90nm
[11/08 16:28:25    128s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:25    128s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:25    128s] # Signoff Settings: SI Off 
[11/08 16:28:25    128s] #################################################################################
[11/08 16:28:25    128s] Calculate delays in BcWc mode...
[11/08 16:28:25    128s] Topological Sorting (REAL = 0:00:00.0, MEM = 1880.5M, InitMEM = 1880.5M)
[11/08 16:28:25    128s] Start delay calculation (fullDC) (1 T). (MEM=1880.54)
[11/08 16:28:25    128s] End AAE Lib Interpolated Model. (MEM=1880.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:25    128s] Total number of fetched objects 164
[11/08 16:28:25    128s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:25    128s] End delay calculation. (MEM=1904.23 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:25    128s] End delay calculation (fullDC). (MEM=1904.23 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:25    128s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1904.2M) ***
[11/08 16:28:25    129s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:25    129s] Set Using Default Delay Limit as 1000.
[11/08 16:28:25    129s] Set Default Net Delay as 1000 ps.
[11/08 16:28:25    129s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:25    129s] Info: Disable timing driven in postCTS congRepair.
[11/08 16:28:25    129s] 
[11/08 16:28:25    129s] Starting congRepair ...
[11/08 16:28:25    129s] User Input Parameters:
[11/08 16:28:25    129s] - Congestion Driven    : On
[11/08 16:28:25    129s] - Timing Driven        : Off
[11/08 16:28:25    129s] - Area-Violation Based : On
[11/08 16:28:25    129s] - Start Rollback Level : -5
[11/08 16:28:25    129s] - Legalized            : On
[11/08 16:28:25    129s] - Window Based         : Off
[11/08 16:28:25    129s] - eDen incr mode       : Off
[11/08 16:28:25    129s] - Small incr mode      : Off
[11/08 16:28:25    129s] 
[11/08 16:28:25    129s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1894.7M, EPOCH TIME: 1699441105.732203
[11/08 16:28:25    129s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1894.7M, EPOCH TIME: 1699441105.734544
[11/08 16:28:25    129s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1894.7M, EPOCH TIME: 1699441105.734616
[11/08 16:28:25    129s] Starting Early Global Route congestion estimation: mem = 1894.7M
[11/08 16:28:25    129s] (I)      ==================== Layers =====================
[11/08 16:28:25    129s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:25    129s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:28:25    129s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:25    129s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:28:25    129s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:28:25    129s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:28:25    129s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:28:25    129s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:28:25    129s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:28:25    129s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:28:25    129s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:28:25    129s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:28:25    129s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:28:25    129s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:28:25    129s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:28:25    129s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:28:25    129s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:28:25    129s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:28:25    129s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:28:25    129s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:28:25    129s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:28:25    129s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:25    129s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:28:25    129s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:28:25    129s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:28:25    129s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:28:25    129s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:28:25    129s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:28:25    129s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:28:25    129s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:28:25    129s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:28:25    129s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:25    129s] (I)      Started Import and model ( Curr Mem: 1894.72 MB )
[11/08 16:28:25    129s] (I)      Default pattern map key = top_default.
[11/08 16:28:25    129s] (I)      == Non-default Options ==
[11/08 16:28:25    129s] (I)      Maximum routing layer                              : 9
[11/08 16:28:25    129s] (I)      Number of threads                                  : 1
[11/08 16:28:25    129s] (I)      Use non-blocking free Dbs wires                    : false
[11/08 16:28:25    129s] (I)      Method to set GCell size                           : row
[11/08 16:28:25    129s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:28:25    129s] (I)      Use row-based GCell size
[11/08 16:28:25    129s] (I)      Use row-based GCell align
[11/08 16:28:25    129s] (I)      layer 0 area = 280000
[11/08 16:28:25    129s] (I)      layer 1 area = 320000
[11/08 16:28:25    129s] (I)      layer 2 area = 320000
[11/08 16:28:25    129s] (I)      layer 3 area = 320000
[11/08 16:28:25    129s] (I)      layer 4 area = 320000
[11/08 16:28:25    129s] (I)      layer 5 area = 320000
[11/08 16:28:25    129s] (I)      layer 6 area = 320000
[11/08 16:28:25    129s] (I)      layer 7 area = 800000
[11/08 16:28:25    129s] (I)      layer 8 area = 800000
[11/08 16:28:25    129s] (I)      GCell unit size   : 5220
[11/08 16:28:25    129s] (I)      GCell multiplier  : 1
[11/08 16:28:25    129s] (I)      GCell row height  : 5220
[11/08 16:28:25    129s] (I)      Actual row height : 5220
[11/08 16:28:25    129s] (I)      GCell align ref   : 12180 12180
[11/08 16:28:25    129s] [NR-eGR] Track table information for default rule: 
[11/08 16:28:25    129s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:28:25    129s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:28:25    129s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:28:25    129s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:28:25    129s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:28:25    129s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:28:25    129s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:28:25    129s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:28:25    129s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:28:25    129s] (I)      =============== Default via ================
[11/08 16:28:25    129s] (I)      +---+------------------+-------------------+
[11/08 16:28:25    129s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:28:25    129s] (I)      +---+------------------+-------------------+
[11/08 16:28:25    129s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:28:25    129s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:28:25    129s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:28:25    129s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:28:25    129s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:28:25    129s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:28:25    129s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:28:25    129s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:28:25    129s] (I)      +---+------------------+-------------------+
[11/08 16:28:25    129s] [NR-eGR] Read 586 PG shapes
[11/08 16:28:25    129s] [NR-eGR] Read 0 clock shapes
[11/08 16:28:25    129s] [NR-eGR] Read 0 other shapes
[11/08 16:28:25    129s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:28:25    129s] [NR-eGR] #Instance Blockages : 0
[11/08 16:28:25    129s] [NR-eGR] #PG Blockages       : 586
[11/08 16:28:25    129s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:28:25    129s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:28:25    129s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:28:25    129s] [NR-eGR] #Other Blockages    : 0
[11/08 16:28:25    129s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:28:25    129s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:28:25    129s] [NR-eGR] Read 151 nets ( ignored 0 )
[11/08 16:28:25    129s] (I)      early_global_route_priority property id does not exist.
[11/08 16:28:25    129s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:28:25    129s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:25    129s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:25    129s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:25    129s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:25    129s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:28:25    129s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:28:25    129s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:28:25    129s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:28:25    129s] (I)      Number of ignored nets                =      0
[11/08 16:28:25    129s] (I)      Number of connected nets              =      0
[11/08 16:28:25    129s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:28:25    129s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:28:25    129s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:28:25    129s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:28:25    129s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:28:25    129s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:28:25    129s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:28:25    129s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:28:25    129s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:28:25    129s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:28:25    129s] (I)      Ndr track 0 does not exist
[11/08 16:28:25    129s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:28:25    129s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:28:25    129s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:28:25    129s] (I)      Site width          :   580  (dbu)
[11/08 16:28:25    129s] (I)      Row height          :  5220  (dbu)
[11/08 16:28:25    129s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:28:25    129s] (I)      GCell width         :  5220  (dbu)
[11/08 16:28:25    129s] (I)      GCell height        :  5220  (dbu)
[11/08 16:28:25    129s] (I)      Grid                :    22    22     9
[11/08 16:28:25    129s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:28:25    129s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/08 16:28:25    129s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/08 16:28:25    129s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:28:25    129s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:28:25    129s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:28:25    129s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:28:25    129s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:28:25    129s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/08 16:28:25    129s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:28:25    129s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:28:25    129s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:28:25    129s] (I)      --------------------------------------------------------
[11/08 16:28:25    129s] 
[11/08 16:28:25    129s] [NR-eGR] ============ Routing rule table ============
[11/08 16:28:25    129s] [NR-eGR] Rule id: 0  Nets: 151
[11/08 16:28:25    129s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:28:25    129s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:28:25    129s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:28:25    129s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:25    129s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:25    129s] [NR-eGR] ========================================
[11/08 16:28:25    129s] [NR-eGR] 
[11/08 16:28:25    129s] (I)      =============== Blocked Tracks ===============
[11/08 16:28:25    129s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:25    129s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:28:25    129s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:25    129s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:28:25    129s] (I)      |     2 |    4400 |      288 |         6.55% |
[11/08 16:28:25    129s] (I)      |     3 |    4290 |      144 |         3.36% |
[11/08 16:28:25    129s] (I)      |     4 |    4400 |      288 |         6.55% |
[11/08 16:28:25    129s] (I)      |     5 |    4290 |      144 |         3.36% |
[11/08 16:28:25    129s] (I)      |     6 |    4400 |      309 |         7.02% |
[11/08 16:28:25    129s] (I)      |     7 |    4290 |      174 |         4.06% |
[11/08 16:28:25    129s] (I)      |     8 |    1452 |      287 |        19.77% |
[11/08 16:28:25    129s] (I)      |     9 |    1408 |      358 |        25.43% |
[11/08 16:28:25    129s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:25    129s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.72 MB )
[11/08 16:28:25    129s] (I)      Reset routing kernel
[11/08 16:28:25    129s] (I)      Started Global Routing ( Curr Mem: 1894.72 MB )
[11/08 16:28:25    129s] (I)      totalPins=480  totalGlobalPin=446 (92.92%)
[11/08 16:28:25    129s] (I)      total 2D Cap : 27677 = (13604 H, 14073 V)
[11/08 16:28:25    129s] [NR-eGR] Layer group 1: route 151 net(s) in layer range [2, 9]
[11/08 16:28:25    129s] (I)      
[11/08 16:28:25    129s] (I)      ============  Phase 1a Route ============
[11/08 16:28:25    129s] (I)      Usage: 576 = (307 H, 269 V) = (2.26% H, 1.91% V) = (8.013e+02um H, 7.021e+02um V)
[11/08 16:28:25    129s] (I)      
[11/08 16:28:25    129s] (I)      ============  Phase 1b Route ============
[11/08 16:28:25    129s] (I)      Usage: 576 = (307 H, 269 V) = (2.26% H, 1.91% V) = (8.013e+02um H, 7.021e+02um V)
[11/08 16:28:25    129s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.503360e+03um
[11/08 16:28:25    129s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/08 16:28:25    129s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/08 16:28:25    129s] (I)      
[11/08 16:28:25    129s] (I)      ============  Phase 1c Route ============
[11/08 16:28:25    129s] (I)      Usage: 576 = (307 H, 269 V) = (2.26% H, 1.91% V) = (8.013e+02um H, 7.021e+02um V)
[11/08 16:28:25    129s] (I)      
[11/08 16:28:25    129s] (I)      ============  Phase 1d Route ============
[11/08 16:28:25    129s] (I)      Usage: 576 = (307 H, 269 V) = (2.26% H, 1.91% V) = (8.013e+02um H, 7.021e+02um V)
[11/08 16:28:25    129s] (I)      
[11/08 16:28:25    129s] (I)      ============  Phase 1e Route ============
[11/08 16:28:25    129s] (I)      Usage: 576 = (307 H, 269 V) = (2.26% H, 1.91% V) = (8.013e+02um H, 7.021e+02um V)
[11/08 16:28:25    129s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.503360e+03um
[11/08 16:28:25    129s] (I)      
[11/08 16:28:25    129s] (I)      ============  Phase 1l Route ============
[11/08 16:28:25    129s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/08 16:28:25    129s] (I)      Layer  2:       4105       462         0           0        4158    ( 0.00%) 
[11/08 16:28:25    129s] (I)      Layer  3:       3997       307         0           0        4158    ( 0.00%) 
[11/08 16:28:25    129s] (I)      Layer  4:       4105         5         0           0        4158    ( 0.00%) 
[11/08 16:28:25    129s] (I)      Layer  5:       3997         0         0           0        4158    ( 0.00%) 
[11/08 16:28:25    129s] (I)      Layer  6:       4085         0         0           0        4158    ( 0.00%) 
[11/08 16:28:25    129s] (I)      Layer  7:       3985         0         0           0        4158    ( 0.00%) 
[11/08 16:28:25    129s] (I)      Layer  8:       1142         0         0         102        1284    ( 7.36%) 
[11/08 16:28:25    129s] (I)      Layer  9:       1049         0         0         111        1275    ( 8.01%) 
[11/08 16:28:25    129s] (I)      Total:         26465       774         0         213       27507    ( 0.77%) 
[11/08 16:28:25    129s] (I)      
[11/08 16:28:25    129s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 16:28:25    129s] [NR-eGR]                        OverCon            
[11/08 16:28:25    129s] [NR-eGR]                         #Gcell     %Gcell
[11/08 16:28:25    129s] [NR-eGR]        Layer             (1-0)    OverCon
[11/08 16:28:25    129s] [NR-eGR] ----------------------------------------------
[11/08 16:28:25    129s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:25    129s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:25    129s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:25    129s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:25    129s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:25    129s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:25    129s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:25    129s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:25    129s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:25    129s] [NR-eGR] ----------------------------------------------
[11/08 16:28:25    129s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/08 16:28:25    129s] [NR-eGR] 
[11/08 16:28:25    129s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1902.72 MB )
[11/08 16:28:25    129s] (I)      total 2D Cap : 27782 = (13665 H, 14117 V)
[11/08 16:28:25    129s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:28:25    129s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1902.7M
[11/08 16:28:25    129s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:1902.7M, EPOCH TIME: 1699441105.749905
[11/08 16:28:25    129s] OPERPROF: Starting HotSpotCal at level 1, MEM:1902.7M, EPOCH TIME: 1699441105.749940
[11/08 16:28:25    129s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:25    129s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 16:28:25    129s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:25    129s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 16:28:25    129s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:25    129s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 16:28:25    129s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 16:28:25    129s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1902.7M, EPOCH TIME: 1699441105.750138
[11/08 16:28:25    129s] Skipped repairing congestion.
[11/08 16:28:25    129s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1902.7M, EPOCH TIME: 1699441105.750196
[11/08 16:28:25    129s] Starting Early Global Route wiring: mem = 1902.7M
[11/08 16:28:25    129s] (I)      ============= Track Assignment ============
[11/08 16:28:25    129s] (I)      Started Track Assignment (1T) ( Curr Mem: 1902.72 MB )
[11/08 16:28:25    129s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/08 16:28:25    129s] (I)      Run Multi-thread track assignment
[11/08 16:28:25    129s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1902.72 MB )
[11/08 16:28:25    129s] (I)      Started Export ( Curr Mem: 1902.72 MB )
[11/08 16:28:25    129s] [NR-eGR]                 Length (um)  Vias 
[11/08 16:28:25    129s] [NR-eGR] ----------------------------------
[11/08 16:28:25    129s] [NR-eGR]  Metal1  (1H)             0   480 
[11/08 16:28:25    129s] [NR-eGR]  Metal2  (2V)           762   625 
[11/08 16:28:25    129s] [NR-eGR]  Metal3  (3H)           819     4 
[11/08 16:28:25    129s] [NR-eGR]  Metal4  (4V)            15     0 
[11/08 16:28:25    129s] [NR-eGR]  Metal5  (5H)             0     0 
[11/08 16:28:25    129s] [NR-eGR]  Metal6  (6V)             0     0 
[11/08 16:28:25    129s] [NR-eGR]  Metal7  (7H)             0     0 
[11/08 16:28:25    129s] [NR-eGR]  Metal8  (8V)             0     0 
[11/08 16:28:25    129s] [NR-eGR]  Metal9  (9H)             0     0 
[11/08 16:28:25    129s] [NR-eGR] ----------------------------------
[11/08 16:28:25    129s] [NR-eGR]          Total         1595  1109 
[11/08 16:28:25    129s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:25    129s] [NR-eGR] Total half perimeter of net bounding box: 2454um
[11/08 16:28:25    129s] [NR-eGR] Total length: 1595um, number of vias: 1109
[11/08 16:28:25    129s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:25    129s] [NR-eGR] Total eGR-routed clock nets wire length: 73um, number of vias: 47
[11/08 16:28:25    129s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:25    129s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1902.72 MB )
[11/08 16:28:25    129s] Early Global Route wiring runtime: 0.01 seconds, mem = 1845.7M
[11/08 16:28:25    129s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.006, REAL:0.006, MEM:1845.7M, EPOCH TIME: 1699441105.756209
[11/08 16:28:25    129s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:28:25    129s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:25    129s] *** Finishing placeDesign concurrent flow ***
[11/08 16:28:25    129s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:25    129s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:25    129s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1845.7M **
[11/08 16:28:25    129s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:28:25    129s] 
[11/08 16:28:25    129s] *** Summary of all messages that are not suppressed in this session:
[11/08 16:28:25    129s] Severity  ID               Count  Summary                                  
[11/08 16:28:25    129s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[11/08 16:28:25    129s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/08 16:28:25    129s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/08 16:28:25    129s] *** Message Summary: 5 warning(s), 2 error(s)
[11/08 16:28:25    129s] 
[11/08 16:28:25    129s] *** placeDesign #4 [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:02:09.1/0:12:46.1 (0.2), mem = 1845.7M
[11/08 16:28:25    129s] 
[11/08 16:28:25    129s] =============================================================================================
[11/08 16:28:25    129s]  Final TAT Report : placeDesign #4                                              21.15-s110_1
[11/08 16:28:25    129s] =============================================================================================
[11/08 16:28:25    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:28:25    129s] ---------------------------------------------------------------------------------------------
[11/08 16:28:25    129s] [ TimingUpdate           ]     11   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.3
[11/08 16:28:25    129s] [ FullDelayCalc          ]      6   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/08 16:28:25    129s] [ MISC                   ]          0:00:03.0  (  91.1 % )     0:00:03.0 /  0:00:03.0    1.0
[11/08 16:28:25    129s] ---------------------------------------------------------------------------------------------
[11/08 16:28:25    129s]  placeDesign #4 TOTAL               0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.3    1.0
[11/08 16:28:25    129s] ---------------------------------------------------------------------------------------------
[11/08 16:28:25    129s] 
[11/08 16:28:29    129s] <CMD> setPlaceMode -fp false
[11/08 16:28:29    129s] <CMD> place_design
[11/08 16:28:29    129s] *** placeDesign #5 [begin] : totSession cpu/real = 0:02:09.5/0:12:49.5 (0.2), mem = 1851.7M
[11/08 16:28:29    129s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 2, number of sequential = 16, percentage of missing scan cell = 12.50% (2 / 16)
[11/08 16:28:29    129s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:29    129s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:29    129s] #Start colorize_geometry on Wed Nov  8 16:28:29 2023
[11/08 16:28:29    129s] #
[11/08 16:28:29    129s] ### Time Record (colorize_geometry) is installed.
[11/08 16:28:29    129s] ### Time Record (Pre Callback) is installed.
[11/08 16:28:29    129s] ### Time Record (Pre Callback) is uninstalled.
[11/08 16:28:29    129s] ### Time Record (DB Import) is installed.
[11/08 16:28:29    129s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=584726641 pin_access=1 inst_pattern=1
[11/08 16:28:29    129s] ### Time Record (DB Import) is uninstalled.
[11/08 16:28:29    129s] ### Time Record (DB Export) is installed.
[11/08 16:28:29    129s] ### export design design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=584726641 pin_access=1 inst_pattern=1
[11/08 16:28:29    129s] ### Time Record (DB Export) is uninstalled.
[11/08 16:28:29    129s] ### Time Record (Post Callback) is installed.
[11/08 16:28:29    129s] ### Time Record (Post Callback) is uninstalled.
[11/08 16:28:29    129s] #
[11/08 16:28:29    129s] #colorize_geometry statistics:
[11/08 16:28:29    129s] #Cpu time = 00:00:00
[11/08 16:28:29    129s] #Elapsed time = 00:00:00
[11/08 16:28:29    129s] #Increased memory = -5.66 (MB)
[11/08 16:28:29    129s] #Total memory = 1701.91 (MB)
[11/08 16:28:29    129s] #Peak memory = 1738.74 (MB)
[11/08 16:28:29    129s] #Number of warnings = 0
[11/08 16:28:29    129s] #Total number of warnings = 0
[11/08 16:28:29    129s] #Number of fails = 0
[11/08 16:28:29    129s] #Total number of fails = 0
[11/08 16:28:29    129s] #Complete colorize_geometry on Wed Nov  8 16:28:29 2023
[11/08 16:28:29    129s] #
[11/08 16:28:29    129s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/08 16:28:29    129s] ### Time Record (colorize_geometry) is uninstalled.
[11/08 16:28:29    129s] ### 
[11/08 16:28:29    129s] ###   Scalability Statistics
[11/08 16:28:29    129s] ### 
[11/08 16:28:29    129s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:29    129s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/08 16:28:29    129s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:29    129s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:29    129s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:29    129s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:29    129s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:29    129s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:29    129s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:29    129s] ### 
[11/08 16:28:29    129s] *** Starting placeDesign default flow ***
[11/08 16:28:29    129s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=1846.7M
[11/08 16:28:29    129s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=1846.7M
[11/08 16:28:29    129s] *** Start deleteBufferTree ***
[11/08 16:28:29    129s] Info: Detect buffers to remove automatically.
[11/08 16:28:29    129s] Analyzing netlist ...
[11/08 16:28:29    129s] Updating netlist
[11/08 16:28:29    129s] 
[11/08 16:28:29    129s] *summary: 0 instances (buffers/inverters) removed
[11/08 16:28:29    129s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/08 16:28:29    129s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:29    129s] Set Using Default Delay Limit as 101.
[11/08 16:28:29    129s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:29    129s] Set Default Net Delay as 0 ps.
[11/08 16:28:29    129s] Set Default Net Load as 0 pF. 
[11/08 16:28:29    129s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:29    129s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:29    129s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:29    129s] #################################################################################
[11/08 16:28:29    129s] # Design Stage: PreRoute
[11/08 16:28:29    129s] # Design Name: top
[11/08 16:28:29    129s] # Design Mode: 90nm
[11/08 16:28:29    129s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:29    129s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:29    129s] # Signoff Settings: SI Off 
[11/08 16:28:29    129s] #################################################################################
[11/08 16:28:29    129s] Calculate delays in BcWc mode...
[11/08 16:28:29    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 1865.3M, InitMEM = 1865.3M)
[11/08 16:28:29    129s] Start delay calculation (fullDC) (1 T). (MEM=1865.26)
[11/08 16:28:29    129s] 
[11/08 16:28:29    129s] Trim Metal Layers:
[11/08 16:28:29    129s] LayerId::1 widthSet size::4
[11/08 16:28:29    129s] LayerId::2 widthSet size::4
[11/08 16:28:29    129s] LayerId::3 widthSet size::4
[11/08 16:28:29    129s] LayerId::4 widthSet size::4
[11/08 16:28:29    129s] LayerId::5 widthSet size::4
[11/08 16:28:29    129s] LayerId::6 widthSet size::4
[11/08 16:28:29    129s] LayerId::7 widthSet size::4
[11/08 16:28:29    129s] LayerId::8 widthSet size::4
[11/08 16:28:29    129s] LayerId::9 widthSet size::3
[11/08 16:28:29    129s] Updating RC grid for preRoute extraction ...
[11/08 16:28:29    129s] eee: pegSigSF::1.070000
[11/08 16:28:29    129s] Initializing multi-corner capacitance tables ... 
[11/08 16:28:29    129s] Initializing multi-corner resistance tables ...
[11/08 16:28:29    129s] eee: l::1 avDens::0.072407 usedTrk::39.100000 availTrk::540.000000 sigTrk::39.100000
[11/08 16:28:29    129s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:29    129s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:29    129s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:29    129s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:29    129s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:28:29    129s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:29    129s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:28:29    129s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:28:29    129s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:28:29    129s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:28:29    129s] End AAE Lib Interpolated Model. (MEM=1865.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:29    129s] Total number of fetched objects 164
[11/08 16:28:29    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:29    129s] End delay calculation. (MEM=1904.95 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:29    129s] End delay calculation (fullDC). (MEM=1904.95 CPU=0:00:00.1 REAL=0:00:00.0)
[11/08 16:28:29    129s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1905.0M) ***
[11/08 16:28:29    129s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:29    129s] Set Using Default Delay Limit as 1000.
[11/08 16:28:29    129s] Set Default Net Delay as 1000 ps.
[11/08 16:28:29    129s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:29    129s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/08 16:28:29    129s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1895.4M, EPOCH TIME: 1699441109.512698
[11/08 16:28:29    129s] Deleted 0 physical inst  (cell - / prefix -).
[11/08 16:28:29    129s] Did not delete 153 physical insts as they were marked preplaced.
[11/08 16:28:29    129s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1699441109.512817
[11/08 16:28:29    129s] INFO: #ExclusiveGroups=0
[11/08 16:28:29    129s] INFO: There are no Exclusive Groups.
[11/08 16:28:29    129s] *** Starting "NanoPlace(TM) placement v#6 (mem=1895.4M)" ...
[11/08 16:28:31    131s] *** Build Buffered Sizing Timing Model
[11/08 16:28:31    131s] (cpu=0:00:01.7 mem=1895.4M) ***
[11/08 16:28:31    131s] *** Build Virtual Sizing Timing Model
[11/08 16:28:31    131s] (cpu=0:00:01.9 mem=1895.4M) ***
[11/08 16:28:31    131s] No user-set net weight.
[11/08 16:28:31    131s] Net fanout histogram:
[11/08 16:28:31    131s] 2		: 76 (46.9%) nets
[11/08 16:28:31    131s] 3		: 36 (22.2%) nets
[11/08 16:28:31    131s] 4     -	14	: 48 (29.6%) nets
[11/08 16:28:31    131s] 15    -	39	: 2 (1.2%) nets
[11/08 16:28:31    131s] 40    -	79	: 0 (0.0%) nets
[11/08 16:28:31    131s] 80    -	159	: 0 (0.0%) nets
[11/08 16:28:31    131s] 160   -	319	: 0 (0.0%) nets
[11/08 16:28:31    131s] 320   -	639	: 0 (0.0%) nets
[11/08 16:28:31    131s] 640   -	1279	: 0 (0.0%) nets
[11/08 16:28:31    131s] 1280  -	2559	: 0 (0.0%) nets
[11/08 16:28:31    131s] 2560  -	5119	: 0 (0.0%) nets
[11/08 16:28:31    131s] 5120+		: 0 (0.0%) nets
[11/08 16:28:31    131s] no activity file in design. spp won't run.
[11/08 16:28:31    131s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/08 16:28:31    131s] Scan chains were not defined.
[11/08 16:28:31    131s] Processing tracks to init pin-track alignment.
[11/08 16:28:31    131s] z: 2, totalTracks: 1
[11/08 16:28:31    131s] z: 4, totalTracks: 1
[11/08 16:28:31    131s] z: 6, totalTracks: 1
[11/08 16:28:31    131s] z: 8, totalTracks: 1
[11/08 16:28:31    131s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:31    131s] All LLGs are deleted
[11/08 16:28:31    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:31    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:31    131s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1895.4M, EPOCH TIME: 1699441111.410817
[11/08 16:28:31    131s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1699441111.411056
[11/08 16:28:31    131s] #std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
[11/08 16:28:31    131s] #ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
[11/08 16:28:31    131s] stdCell: 303 single + 0 double + 0 multi
[11/08 16:28:31    131s] Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
[11/08 16:28:31    131s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1895.4M, EPOCH TIME: 1699441111.411425
[11/08 16:28:31    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:31    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:31    131s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1895.4M, EPOCH TIME: 1699441111.411591
[11/08 16:28:31    131s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:31    131s] Core basic site is gsclib090site
[11/08 16:28:31    131s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1895.4M, EPOCH TIME: 1699441111.420131
[11/08 16:28:31    131s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:31    131s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:28:31    131s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1699441111.420270
[11/08 16:28:31    131s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:28:31    131s] SiteArray: use 24,576 bytes
[11/08 16:28:31    131s] SiteArray: current memory after site array memory allocation 1895.4M
[11/08 16:28:31    131s] SiteArray: FP blocked sites are writable
[11/08 16:28:31    131s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:31    131s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1895.4M, EPOCH TIME: 1699441111.420655
[11/08 16:28:31    131s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1699441111.420725
[11/08 16:28:31    131s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:28:31    131s] Atter site array init, number of instance map data is 0.
[11/08 16:28:31    131s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1895.4M, EPOCH TIME: 1699441111.421381
[11/08 16:28:31    131s] 
[11/08 16:28:31    131s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:31    131s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1895.4M, EPOCH TIME: 1699441111.421752
[11/08 16:28:31    131s] 
[11/08 16:28:31    131s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:31    131s] Average module density = 0.609.
[11/08 16:28:31    131s] Density for the design = 0.609.
[11/08 16:28:31    131s]        = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
[11/08 16:28:31    131s] Pin Density = 0.1895.
[11/08 16:28:31    131s]             = total # of pins 509 / total area 2686.
[11/08 16:28:31    131s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1895.4M, EPOCH TIME: 1699441111.421975
[11/08 16:28:31    131s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1699441111.422042
[11/08 16:28:31    131s] OPERPROF: Starting pre-place ADS at level 1, MEM:1895.4M, EPOCH TIME: 1699441111.422085
[11/08 16:28:31    131s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1895.4M, EPOCH TIME: 1699441111.422194
[11/08 16:28:31    131s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1895.4M, EPOCH TIME: 1699441111.422227
[11/08 16:28:31    131s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1699441111.422263
[11/08 16:28:31    131s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1895.4M, EPOCH TIME: 1699441111.422295
[11/08 16:28:31    131s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1895.4M, EPOCH TIME: 1699441111.422328
[11/08 16:28:31    131s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1699441111.422387
[11/08 16:28:31    131s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1895.4M, EPOCH TIME: 1699441111.422420
[11/08 16:28:31    131s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1699441111.422455
[11/08 16:28:31    131s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1699441111.422486
[11/08 16:28:31    131s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1895.4M, EPOCH TIME: 1699441111.422518
[11/08 16:28:31    131s] Skip auto density screen due to aggressive settings.
[11/08 16:28:31    131s] res site 1.
[11/08 16:28:31    131s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1895.4M, EPOCH TIME: 1699441111.422676
[11/08 16:28:31    131s] OPERPROF: Starting spMPad at level 1, MEM:1841.4M, EPOCH TIME: 1699441111.423867
[11/08 16:28:31    131s] OPERPROF:   Starting spContextMPad at level 2, MEM:1841.4M, EPOCH TIME: 1699441111.423923
[11/08 16:28:31    131s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1841.4M, EPOCH TIME: 1699441111.423956
[11/08 16:28:31    131s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1841.4M, EPOCH TIME: 1699441111.423987
[11/08 16:28:31    131s] Initial padding reaches pin density 0.364 for top
[11/08 16:28:31    131s] InitPadU 0.609 -> 0.779 for top
[11/08 16:28:31    131s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1841.4M, EPOCH TIME: 1699441111.424375
[11/08 16:28:31    131s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1841.4M, EPOCH TIME: 1699441111.424441
[11/08 16:28:31    131s] === lastAutoLevel = 5 
[11/08 16:28:31    131s] OPERPROF: Starting spInitNetWt at level 1, MEM:1841.4M, EPOCH TIME: 1699441111.424556
[11/08 16:28:31    131s] no activity file in design. spp won't run.
[11/08 16:28:31    131s] [spp] 0
[11/08 16:28:31    131s] [adp] 0:1:1:3
[11/08 16:28:31    131s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.061, REAL:0.061, MEM:1859.0M, EPOCH TIME: 1699441111.485672
[11/08 16:28:31    131s] Clock gating cells determined by native netlist tracing.
[11/08 16:28:31    131s] no activity file in design. spp won't run.
[11/08 16:28:31    131s] no activity file in design. spp won't run.
[11/08 16:28:31    131s] Effort level <high> specified for reg2reg path_group
[11/08 16:28:31    131s] OPERPROF: Starting npMain at level 1, MEM:1862.0M, EPOCH TIME: 1699441111.542219
[11/08 16:28:31    131s] OPERPROF:   Starting npPlace at level 2, MEM:1862.0M, EPOCH TIME: 1699441111.543309
[11/08 16:28:31    131s] Iteration  1: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
[11/08 16:28:31    131s]               Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
[11/08 16:28:31    131s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1863.0M
[11/08 16:28:31    131s] Iteration  2: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
[11/08 16:28:31    131s]               Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
[11/08 16:28:31    131s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1863.0M
[11/08 16:28:31    131s] Iteration  3: Total net bbox = 1.784e+00 (1.05e+00 7.39e-01)
[11/08 16:28:31    131s]               Est.  stn bbox = 1.951e+00 (1.15e+00 8.05e-01)
[11/08 16:28:31    131s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1864.4M
[11/08 16:28:31    131s] Total number of setup views is 1.
[11/08 16:28:31    131s] Total number of active setup views is 1.
[11/08 16:28:31    131s] Active setup views:
[11/08 16:28:31    131s]     BC
[11/08 16:28:31    131s] Iteration  4: Total net bbox = 1.013e+03 (5.46e+02 4.67e+02)
[11/08 16:28:31    131s]               Est.  stn bbox = 1.136e+03 (6.13e+02 5.23e+02)
[11/08 16:28:31    131s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1864.4M
[11/08 16:28:31    131s] Iteration  5: Total net bbox = 1.206e+03 (6.67e+02 5.39e+02)
[11/08 16:28:31    131s]               Est.  stn bbox = 1.340e+03 (7.42e+02 5.98e+02)
[11/08 16:28:31    131s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1864.4M
[11/08 16:28:31    131s] OPERPROF:   Finished npPlace at level 2, CPU:0.135, REAL:0.122, MEM:1864.4M, EPOCH TIME: 1699441111.665396
[11/08 16:28:31    132s] OPERPROF: Finished npMain at level 1, CPU:0.137, REAL:0.124, MEM:1864.4M, EPOCH TIME: 1699441111.666364
[11/08 16:28:31    132s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1864.4M, EPOCH TIME: 1699441111.666507
[11/08 16:28:31    132s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:28:31    132s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1864.4M, EPOCH TIME: 1699441111.666610
[11/08 16:28:31    132s] Legalizing MH Cells... 0 / 0 (level 5)
[11/08 16:28:31    132s] No instances found in the vector
[11/08 16:28:31    132s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1864.4M, DRC: 0)
[11/08 16:28:31    132s] 0 (out of 0) MH cells were successfully legalized.
[11/08 16:28:31    132s] OPERPROF: Starting npMain at level 1, MEM:1864.4M, EPOCH TIME: 1699441111.666713
[11/08 16:28:31    132s] OPERPROF:   Starting npPlace at level 2, MEM:1864.4M, EPOCH TIME: 1699441111.667536
[11/08 16:28:31    132s] Iteration  6: Total net bbox = 1.486e+03 (7.82e+02 7.04e+02)
[11/08 16:28:31    132s]               Est.  stn bbox = 1.623e+03 (8.58e+02 7.65e+02)
[11/08 16:28:31    132s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1864.4M
[11/08 16:28:31    132s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:28:31    132s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1865.4M, EPOCH TIME: 1699441111.847931
[11/08 16:28:31    132s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1865.4M, EPOCH TIME: 1699441111.848018
[11/08 16:28:31    132s] Iteration  7: Total net bbox = 1.257e+03 (6.22e+02 6.35e+02)
[11/08 16:28:31    132s]               Est.  stn bbox = 1.370e+03 (6.85e+02 6.85e+02)
[11/08 16:28:31    132s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1865.4M
[11/08 16:28:31    132s] OPERPROF:   Finished npPlace at level 2, CPU:0.184, REAL:0.181, MEM:1865.4M, EPOCH TIME: 1699441111.848379
[11/08 16:28:31    132s] OPERPROF: Finished npMain at level 1, CPU:0.186, REAL:0.183, MEM:1865.4M, EPOCH TIME: 1699441111.849319
[11/08 16:28:31    132s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1865.4M, EPOCH TIME: 1699441111.849444
[11/08 16:28:31    132s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:28:31    132s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1865.4M, EPOCH TIME: 1699441111.849515
[11/08 16:28:31    132s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1865.4M, EPOCH TIME: 1699441111.849551
[11/08 16:28:31    132s] Starting Early Global Route rough congestion estimation: mem = 1865.4M
[11/08 16:28:31    132s] (I)      ==================== Layers =====================
[11/08 16:28:31    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:31    132s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:28:31    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:31    132s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:28:31    132s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:28:31    132s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:28:31    132s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:28:31    132s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:28:31    132s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:28:31    132s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:28:31    132s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:28:31    132s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:28:31    132s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:28:31    132s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:28:31    132s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:28:31    132s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:28:31    132s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:28:31    132s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:28:31    132s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:28:31    132s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:28:31    132s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:28:31    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:31    132s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:28:31    132s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:28:31    132s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:28:31    132s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:28:31    132s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:28:31    132s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:28:31    132s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:28:31    132s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:28:31    132s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:28:31    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:31    132s] (I)      Started Import and model ( Curr Mem: 1865.39 MB )
[11/08 16:28:31    132s] (I)      Default pattern map key = top_default.
[11/08 16:28:31    132s] (I)      == Non-default Options ==
[11/08 16:28:31    132s] (I)      Print mode                                         : 2
[11/08 16:28:31    132s] (I)      Stop if highly congested                           : false
[11/08 16:28:31    132s] (I)      Maximum routing layer                              : 9
[11/08 16:28:31    132s] (I)      Assign partition pins                              : false
[11/08 16:28:31    132s] (I)      Support large GCell                                : true
[11/08 16:28:31    132s] (I)      Number of threads                                  : 1
[11/08 16:28:31    132s] (I)      Number of rows per GCell                           : 2
[11/08 16:28:31    132s] (I)      Max num rows per GCell                             : 32
[11/08 16:28:31    132s] (I)      Method to set GCell size                           : row
[11/08 16:28:31    132s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:28:31    132s] (I)      Use row-based GCell size
[11/08 16:28:31    132s] (I)      Use row-based GCell align
[11/08 16:28:31    132s] (I)      layer 0 area = 280000
[11/08 16:28:31    132s] (I)      layer 1 area = 320000
[11/08 16:28:31    132s] (I)      layer 2 area = 320000
[11/08 16:28:31    132s] (I)      layer 3 area = 320000
[11/08 16:28:31    132s] (I)      layer 4 area = 320000
[11/08 16:28:31    132s] (I)      layer 5 area = 320000
[11/08 16:28:31    132s] (I)      layer 6 area = 320000
[11/08 16:28:31    132s] (I)      layer 7 area = 800000
[11/08 16:28:31    132s] (I)      layer 8 area = 800000
[11/08 16:28:31    132s] (I)      GCell unit size   : 5220
[11/08 16:28:31    132s] (I)      GCell multiplier  : 2
[11/08 16:28:31    132s] (I)      GCell row height  : 5220
[11/08 16:28:31    132s] (I)      Actual row height : 5220
[11/08 16:28:31    132s] (I)      GCell align ref   : 12180 12180
[11/08 16:28:31    132s] [NR-eGR] Track table information for default rule: 
[11/08 16:28:31    132s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:28:31    132s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:28:31    132s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:28:31    132s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:28:31    132s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:28:31    132s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:28:31    132s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:28:31    132s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:28:31    132s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:28:31    132s] (I)      =============== Default via ================
[11/08 16:28:31    132s] (I)      +---+------------------+-------------------+
[11/08 16:28:31    132s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:28:31    132s] (I)      +---+------------------+-------------------+
[11/08 16:28:31    132s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:28:31    132s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:28:31    132s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:28:31    132s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:28:31    132s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:28:31    132s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:28:31    132s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:28:31    132s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:28:31    132s] (I)      +---+------------------+-------------------+
[11/08 16:28:31    132s] [NR-eGR] Read 586 PG shapes
[11/08 16:28:31    132s] [NR-eGR] Read 0 clock shapes
[11/08 16:28:31    132s] [NR-eGR] Read 0 other shapes
[11/08 16:28:31    132s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:28:31    132s] [NR-eGR] #Instance Blockages : 0
[11/08 16:28:31    132s] [NR-eGR] #PG Blockages       : 586
[11/08 16:28:31    132s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:28:31    132s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:28:31    132s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:28:31    132s] [NR-eGR] #Other Blockages    : 0
[11/08 16:28:31    132s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:28:31    132s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:28:31    132s] [NR-eGR] Read 151 nets ( ignored 0 )
[11/08 16:28:31    132s] (I)      early_global_route_priority property id does not exist.
[11/08 16:28:31    132s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:28:31    132s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:31    132s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:31    132s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:31    132s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:31    132s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:28:31    132s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:28:31    132s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:28:31    132s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:28:31    132s] (I)      Number of ignored nets                =      0
[11/08 16:28:31    132s] (I)      Number of connected nets              =      0
[11/08 16:28:31    132s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:28:31    132s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:28:31    132s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:28:31    132s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:28:31    132s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:28:31    132s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:28:31    132s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:28:31    132s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:28:31    132s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:28:31    132s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:28:31    132s] (I)      Ndr track 0 does not exist
[11/08 16:28:31    132s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:28:31    132s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:28:31    132s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:28:31    132s] (I)      Site width          :   580  (dbu)
[11/08 16:28:31    132s] (I)      Row height          :  5220  (dbu)
[11/08 16:28:31    132s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:28:31    132s] (I)      GCell width         : 10440  (dbu)
[11/08 16:28:31    132s] (I)      GCell height        : 10440  (dbu)
[11/08 16:28:31    132s] (I)      Grid                :    11    11     9
[11/08 16:28:31    132s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:28:31    132s] (I)      Vertical capacity   :     0 10440     0 10440     0 10440     0 10440     0
[11/08 16:28:31    132s] (I)      Horizontal capacity :     0     0 10440     0 10440     0 10440     0 10440
[11/08 16:28:31    132s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:28:31    132s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:28:31    132s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:28:31    132s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:28:31    132s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:28:31    132s] (I)      Num tracks per GCell: 21.75 18.00 18.00 18.00 18.00 18.00 18.00  6.00  6.00
[11/08 16:28:31    132s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:28:31    132s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:28:31    132s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:28:31    132s] (I)      --------------------------------------------------------
[11/08 16:28:31    132s] 
[11/08 16:28:31    132s] [NR-eGR] ============ Routing rule table ============
[11/08 16:28:31    132s] [NR-eGR] Rule id: 0  Nets: 151
[11/08 16:28:31    132s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:28:31    132s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:28:31    132s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:28:31    132s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:31    132s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:31    132s] [NR-eGR] ========================================
[11/08 16:28:31    132s] [NR-eGR] 
[11/08 16:28:31    132s] (I)      =============== Blocked Tracks ===============
[11/08 16:28:31    132s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:31    132s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:28:31    132s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:31    132s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:28:31    132s] (I)      |     2 |    2200 |      152 |         6.91% |
[11/08 16:28:31    132s] (I)      |     3 |    2145 |      144 |         6.71% |
[11/08 16:28:31    132s] (I)      |     4 |    2200 |      152 |         6.91% |
[11/08 16:28:31    132s] (I)      |     5 |    2145 |      144 |         6.71% |
[11/08 16:28:31    132s] (I)      |     6 |    2200 |      167 |         7.59% |
[11/08 16:28:31    132s] (I)      |     7 |    2145 |      159 |         7.41% |
[11/08 16:28:31    132s] (I)      |     8 |     726 |      150 |        20.66% |
[11/08 16:28:31    132s] (I)      |     9 |     704 |      180 |        25.57% |
[11/08 16:28:31    132s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:31    132s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1865.39 MB )
[11/08 16:28:31    132s] (I)      Reset routing kernel
[11/08 16:28:31    132s] (I)      numLocalWires=221  numGlobalNetBranches=74  numLocalNetBranches=39
[11/08 16:28:31    132s] (I)      totalPins=480  totalGlobalPin=336 (70.00%)
[11/08 16:28:31    132s] (I)      total 2D Cap : 13881 = (6807 H, 7074 V)
[11/08 16:28:31    132s] (I)      
[11/08 16:28:31    132s] (I)      ============  Phase 1a Route ============
[11/08 16:28:31    132s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/08 16:28:31    132s] (I)      Usage: 293 = (150 H, 143 V) = (2.20% H, 2.02% V) = (7.830e+02um H, 7.465e+02um V)
[11/08 16:28:31    132s] (I)      
[11/08 16:28:31    132s] (I)      ============  Phase 1b Route ============
[11/08 16:28:31    132s] (I)      Usage: 293 = (150 H, 143 V) = (2.20% H, 2.02% V) = (7.830e+02um H, 7.465e+02um V)
[11/08 16:28:31    132s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/08 16:28:31    132s] 
[11/08 16:28:31    132s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:28:31    132s] Finished Early Global Route rough congestion estimation: mem = 1865.4M
[11/08 16:28:31    132s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:1865.4M, EPOCH TIME: 1699441111.861008
[11/08 16:28:31    132s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/08 16:28:31    132s] OPERPROF: Starting CDPad at level 1, MEM:1865.4M, EPOCH TIME: 1699441111.861059
[11/08 16:28:31    132s] CDPadU 0.777 -> 0.777. R=0.607, N=150, GS=5.220
[11/08 16:28:31    132s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:1865.4M, EPOCH TIME: 1699441111.861970
[11/08 16:28:31    132s] OPERPROF: Starting npMain at level 1, MEM:1865.4M, EPOCH TIME: 1699441111.862102
[11/08 16:28:31    132s] OPERPROF:   Starting npPlace at level 2, MEM:1865.4M, EPOCH TIME: 1699441111.863069
[11/08 16:28:31    132s] AB param 100.0% (150/150).
[11/08 16:28:31    132s] OPERPROF:   Finished npPlace at level 2, CPU:0.002, REAL:0.002, MEM:1865.4M, EPOCH TIME: 1699441111.864606
[11/08 16:28:31    132s] OPERPROF: Finished npMain at level 1, CPU:0.003, REAL:0.003, MEM:1865.4M, EPOCH TIME: 1699441111.865483
[11/08 16:28:31    132s] Global placement CDP is working on the selected area.
[11/08 16:28:31    132s] OPERPROF: Starting npMain at level 1, MEM:1865.4M, EPOCH TIME: 1699441111.865554
[11/08 16:28:31    132s] OPERPROF:   Starting npPlace at level 2, MEM:1865.4M, EPOCH TIME: 1699441111.866318
[11/08 16:28:31    132s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:28:32    132s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1866.4M, EPOCH TIME: 1699441112.038748
[11/08 16:28:32    132s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1699441112.038823
[11/08 16:28:32    132s] OPERPROF:   Finished npPlace at level 2, CPU:0.175, REAL:0.173, MEM:1866.4M, EPOCH TIME: 1699441112.038928
[11/08 16:28:32    132s] OPERPROF: Finished npMain at level 1, CPU:0.177, REAL:0.174, MEM:1866.4M, EPOCH TIME: 1699441112.039857
[11/08 16:28:32    132s] Iteration  8: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
[11/08 16:28:32    132s]               Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
[11/08 16:28:32    132s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1866.4M
[11/08 16:28:32    132s] [adp] clock
[11/08 16:28:32    132s] [adp] weight, nr nets, wire length
[11/08 16:28:32    132s] [adp]      0        1  91.637000
[11/08 16:28:32    132s] [adp] data
[11/08 16:28:32    132s] [adp] weight, nr nets, wire length
[11/08 16:28:32    132s] [adp]      0      161  2485.166000
[11/08 16:28:32    132s] [adp] 0.000000|0.000000|0.000000
[11/08 16:28:32    132s] Iteration  9: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
[11/08 16:28:32    132s]               Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
[11/08 16:28:32    132s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1866.4M
[11/08 16:28:32    132s] *** cost = 2.577e+03 (1.35e+03 1.23e+03) (cpu for global=0:00:00.6) real=0:00:01.0***
[11/08 16:28:32    132s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[11/08 16:28:32    132s] Saved padding area to DB
[11/08 16:28:32    132s] All LLGs are deleted
[11/08 16:28:32    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:28:32    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1866.4M, EPOCH TIME: 1699441112.064892
[11/08 16:28:32    132s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1699441112.065135
[11/08 16:28:32    132s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[11/08 16:28:32    132s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
[11/08 16:28:32    132s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/08 16:28:32    132s] Type 'man IMPSP-9025' for more detail.
[11/08 16:28:32    132s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1866.4M, EPOCH TIME: 1699441112.065947
[11/08 16:28:32    132s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1866.4M, EPOCH TIME: 1699441112.066024
[11/08 16:28:32    132s] Processing tracks to init pin-track alignment.
[11/08 16:28:32    132s] z: 2, totalTracks: 1
[11/08 16:28:32    132s] z: 4, totalTracks: 1
[11/08 16:28:32    132s] z: 6, totalTracks: 1
[11/08 16:28:32    132s] z: 8, totalTracks: 1
[11/08 16:28:32    132s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:32    132s] All LLGs are deleted
[11/08 16:28:32    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1866.4M, EPOCH TIME: 1699441112.068279
[11/08 16:28:32    132s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1699441112.068548
[11/08 16:28:32    132s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1866.4M, EPOCH TIME: 1699441112.068636
[11/08 16:28:32    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1866.4M, EPOCH TIME: 1699441112.068808
[11/08 16:28:32    132s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:32    132s] Core basic site is gsclib090site
[11/08 16:28:32    132s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1866.4M, EPOCH TIME: 1699441112.077686
[11/08 16:28:32    132s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:32    132s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:28:32    132s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1699441112.077829
[11/08 16:28:32    132s] Fast DP-INIT is on for default
[11/08 16:28:32    132s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:32    132s] Atter site array init, number of instance map data is 0.
[11/08 16:28:32    132s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1866.4M, EPOCH TIME: 1699441112.078738
[11/08 16:28:32    132s] 
[11/08 16:28:32    132s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:32    132s] OPERPROF:       Starting CMU at level 4, MEM:1866.4M, EPOCH TIME: 1699441112.079172
[11/08 16:28:32    132s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1699441112.079565
[11/08 16:28:32    132s] 
[11/08 16:28:32    132s] Bad Lib Cell Checking (CMU) is done! (0)
[11/08 16:28:32    132s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:1866.4M, EPOCH TIME: 1699441112.079669
[11/08 16:28:32    132s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1866.4M, EPOCH TIME: 1699441112.079706
[11/08 16:28:32    132s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1699441112.079740
[11/08 16:28:32    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1866.4MB).
[11/08 16:28:32    132s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:1866.4M, EPOCH TIME: 1699441112.079882
[11/08 16:28:32    132s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:1866.4M, EPOCH TIME: 1699441112.079913
[11/08 16:28:32    132s] TDRefine: refinePlace mode is spiral
[11/08 16:28:32    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.4
[11/08 16:28:32    132s] OPERPROF: Starting RefinePlace at level 1, MEM:1866.4M, EPOCH TIME: 1699441112.079959
[11/08 16:28:32    132s] *** Starting refinePlace (0:02:12 mem=1866.4M) ***
[11/08 16:28:32    132s] Total net bbox length = 2.577e+03 (1.348e+03 1.229e+03) (ext = 1.150e+03)
[11/08 16:28:32    132s] 
[11/08 16:28:32    132s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:32    132s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:28:32    132s] (I)      Default pattern map key = top_default.
[11/08 16:28:32    132s] (I)      Default pattern map key = top_default.
[11/08 16:28:32    132s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1866.4M, EPOCH TIME: 1699441112.082036
[11/08 16:28:32    132s] Starting refinePlace ...
[11/08 16:28:32    132s] (I)      Default pattern map key = top_default.
[11/08 16:28:32    132s] (I)      Default pattern map key = top_default.
[11/08 16:28:32    132s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1866.4M, EPOCH TIME: 1699441112.083842
[11/08 16:28:32    132s] DDP initSite1 nrRow 17 nrJob 17
[11/08 16:28:32    132s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1866.4M, EPOCH TIME: 1699441112.083891
[11/08 16:28:32    132s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1699441112.083927
[11/08 16:28:32    132s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1866.4M, EPOCH TIME: 1699441112.083958
[11/08 16:28:32    132s] DDP markSite nrRow 17 nrJob 17
[11/08 16:28:32    132s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1699441112.083999
[11/08 16:28:32    132s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1699441112.084029
[11/08 16:28:32    132s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1866.4M, EPOCH TIME: 1699441112.084159
[11/08 16:28:32    132s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1866.4M, EPOCH TIME: 1699441112.084190
[11/08 16:28:32    132s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1699441112.084265
[11/08 16:28:32    132s] ** Cut row section cpu time 0:00:00.0.
[11/08 16:28:32    132s]  ** Cut row section real time 0:00:00.0.
[11/08 16:28:32    132s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1866.4M, EPOCH TIME: 1699441112.084312
[11/08 16:28:32    132s]   Spread Effort: high, standalone mode, useDDP on.
[11/08 16:28:32    132s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1866.4MB) @(0:02:12 - 0:02:12).
[11/08 16:28:32    132s] Move report: preRPlace moves 150 insts, mean move: 0.42 um, max move: 3.20 um 
[11/08 16:28:32    132s] 	Max move on inst (p03_ain_reg[6]): (26.12, 42.61) --> (25.52, 40.02)
[11/08 16:28:32    132s] 	Length: 28 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX2
[11/08 16:28:32    132s] wireLenOptFixPriorityInst 0 inst fixed
[11/08 16:28:32    132s] Placement tweakage begins.
[11/08 16:28:32    132s] wire length = 1.714e+03
[11/08 16:28:32    132s] wire length = 1.614e+03
[11/08 16:28:32    132s] Placement tweakage ends.
[11/08 16:28:32    132s] Move report: tweak moves 43 insts, mean move: 3.15 um, max move: 12.47 um 
[11/08 16:28:32    132s] 	Max move on inst (p01_ain_reg[0]): (29.58, 21.75) --> (19.72, 24.36)
[11/08 16:28:32    132s] 
[11/08 16:28:32    132s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:28:32    132s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:28:32    132s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:32    132s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:32    132s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1890.4MB) @(0:02:12 - 0:02:12).
[11/08 16:28:32    132s] Move report: Detail placement moves 150 insts, mean move: 1.07 um, max move: 13.30 um 
[11/08 16:28:32    132s] 	Max move on inst (p01_ain_reg[0]): (30.42, 21.76) --> (19.72, 24.36)
[11/08 16:28:32    132s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1890.4MB
[11/08 16:28:32    132s] Statistics of distance of Instance movement in refine placement:
[11/08 16:28:32    132s]   maximum (X+Y) =        13.30 um
[11/08 16:28:32    132s]   inst (p01_ain_reg[0]) with max move: (30.42, 21.7635) -> (19.72, 24.36)
[11/08 16:28:32    132s]   mean    (X+Y) =         1.07 um
[11/08 16:28:32    132s] Summary Report:
[11/08 16:28:32    132s] Instances move: 150 (out of 150 movable)
[11/08 16:28:32    132s] Instances flipped: 0
[11/08 16:28:32    132s] Mean displacement: 1.07 um
[11/08 16:28:32    132s] Max displacement: 13.30 um (Instance: p01_ain_reg[0]) (30.42, 21.7635) -> (19.72, 24.36)
[11/08 16:28:32    132s] 	Length: 34 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX4
[11/08 16:28:32    132s] 	Violation at original loc: Placement Blockage Violation
[11/08 16:28:32    132s] Total instances moved : 150
[11/08 16:28:32    132s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.017, REAL:0.017, MEM:1890.4M, EPOCH TIME: 1699441112.099080
[11/08 16:28:32    132s] Total net bbox length = 2.485e+03 (1.235e+03 1.250e+03) (ext = 1.094e+03)
[11/08 16:28:32    132s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1890.4MB
[11/08 16:28:32    132s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1890.4MB) @(0:02:12 - 0:02:12).
[11/08 16:28:32    132s] *** Finished refinePlace (0:02:12 mem=1890.4M) ***
[11/08 16:28:32    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.4
[11/08 16:28:32    132s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.019, MEM:1890.4M, EPOCH TIME: 1699441112.099351
[11/08 16:28:32    132s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1890.4M, EPOCH TIME: 1699441112.099403
[11/08 16:28:32    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:303).
[11/08 16:28:32    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] All LLGs are deleted
[11/08 16:28:32    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1890.4M, EPOCH TIME: 1699441112.100058
[11/08 16:28:32    132s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1890.4M, EPOCH TIME: 1699441112.100257
[11/08 16:28:32    132s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1890.4M, EPOCH TIME: 1699441112.101146
[11/08 16:28:32    132s] *** End of Placement (cpu=0:00:02.6, real=0:00:03.0, mem=1890.4M) ***
[11/08 16:28:32    132s] Processing tracks to init pin-track alignment.
[11/08 16:28:32    132s] z: 2, totalTracks: 1
[11/08 16:28:32    132s] z: 4, totalTracks: 1
[11/08 16:28:32    132s] z: 6, totalTracks: 1
[11/08 16:28:32    132s] z: 8, totalTracks: 1
[11/08 16:28:32    132s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:32    132s] All LLGs are deleted
[11/08 16:28:32    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1890.4M, EPOCH TIME: 1699441112.103317
[11/08 16:28:32    132s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1890.4M, EPOCH TIME: 1699441112.103579
[11/08 16:28:32    132s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1890.4M, EPOCH TIME: 1699441112.103653
[11/08 16:28:32    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1890.4M, EPOCH TIME: 1699441112.103802
[11/08 16:28:32    132s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:32    132s] Core basic site is gsclib090site
[11/08 16:28:32    132s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1890.4M, EPOCH TIME: 1699441112.112635
[11/08 16:28:32    132s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:32    132s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:28:32    132s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1890.4M, EPOCH TIME: 1699441112.112781
[11/08 16:28:32    132s] Fast DP-INIT is on for default
[11/08 16:28:32    132s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:32    132s] Atter site array init, number of instance map data is 0.
[11/08 16:28:32    132s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1890.4M, EPOCH TIME: 1699441112.113722
[11/08 16:28:32    132s] 
[11/08 16:28:32    132s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:32    132s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1890.4M, EPOCH TIME: 1699441112.114145
[11/08 16:28:32    132s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1890.4M, EPOCH TIME: 1699441112.114227
[11/08 16:28:32    132s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1890.4M, EPOCH TIME: 1699441112.114309
[11/08 16:28:32    132s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1890.4M, EPOCH TIME: 1699441112.114474
[11/08 16:28:32    132s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[11/08 16:28:32    132s] Density distribution unevenness ratio = 2.199%
[11/08 16:28:32    132s] Density distribution unevenness ratio (U70) = 0.000%
[11/08 16:28:32    132s] Density distribution unevenness ratio (U80) = 0.000%
[11/08 16:28:32    132s] Density distribution unevenness ratio (U90) = 0.000%
[11/08 16:28:32    132s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1890.4M, EPOCH TIME: 1699441112.114556
[11/08 16:28:32    132s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1890.4M, EPOCH TIME: 1699441112.114589
[11/08 16:28:32    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:28:32    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] All LLGs are deleted
[11/08 16:28:32    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:32    132s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1890.4M, EPOCH TIME: 1699441112.115186
[11/08 16:28:32    132s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1890.4M, EPOCH TIME: 1699441112.115427
[11/08 16:28:32    132s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.002, MEM:1890.4M, EPOCH TIME: 1699441112.116090
[11/08 16:28:32    132s] *** Free Virtual Timing Model ...(mem=1890.4M)
[11/08 16:28:32    132s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:32    132s] Set Using Default Delay Limit as 101.
[11/08 16:28:32    132s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:32    132s] Set Default Net Delay as 0 ps.
[11/08 16:28:32    132s] Set Default Net Load as 0 pF. 
[11/08 16:28:32    132s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:32    132s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:32    132s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:32    132s] #################################################################################
[11/08 16:28:32    132s] # Design Stage: PreRoute
[11/08 16:28:32    132s] # Design Name: top
[11/08 16:28:32    132s] # Design Mode: 90nm
[11/08 16:28:32    132s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:32    132s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:32    132s] # Signoff Settings: SI Off 
[11/08 16:28:32    132s] #################################################################################
[11/08 16:28:32    132s] Calculate delays in BcWc mode...
[11/08 16:28:32    132s] Topological Sorting (REAL = 0:00:00.0, MEM = 1890.4M, InitMEM = 1890.4M)
[11/08 16:28:32    132s] Start delay calculation (fullDC) (1 T). (MEM=1890.39)
[11/08 16:28:32    132s] End AAE Lib Interpolated Model. (MEM=1890.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:32    132s] Total number of fetched objects 164
[11/08 16:28:32    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:32    132s] End delay calculation. (MEM=1914.09 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:32    132s] End delay calculation (fullDC). (MEM=1914.09 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:32    132s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1914.1M) ***
[11/08 16:28:32    132s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:32    132s] Set Using Default Delay Limit as 1000.
[11/08 16:28:32    132s] Set Default Net Delay as 1000 ps.
[11/08 16:28:32    132s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:32    132s] Info: Disable timing driven in postCTS congRepair.
[11/08 16:28:32    132s] 
[11/08 16:28:32    132s] Starting congRepair ...
[11/08 16:28:32    132s] User Input Parameters:
[11/08 16:28:32    132s] - Congestion Driven    : On
[11/08 16:28:32    132s] - Timing Driven        : Off
[11/08 16:28:32    132s] - Area-Violation Based : On
[11/08 16:28:32    132s] - Start Rollback Level : -5
[11/08 16:28:32    132s] - Legalized            : On
[11/08 16:28:32    132s] - Window Based         : Off
[11/08 16:28:32    132s] - eDen incr mode       : Off
[11/08 16:28:32    132s] - Small incr mode      : Off
[11/08 16:28:32    132s] 
[11/08 16:28:32    132s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1904.6M, EPOCH TIME: 1699441112.291760
[11/08 16:28:32    132s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1904.6M, EPOCH TIME: 1699441112.293935
[11/08 16:28:32    132s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1904.6M, EPOCH TIME: 1699441112.293988
[11/08 16:28:32    132s] Starting Early Global Route congestion estimation: mem = 1904.6M
[11/08 16:28:32    132s] (I)      ==================== Layers =====================
[11/08 16:28:32    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:32    132s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:28:32    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:32    132s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:28:32    132s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:28:32    132s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:28:32    132s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:28:32    132s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:28:32    132s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:28:32    132s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:28:32    132s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:28:32    132s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:28:32    132s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:28:32    132s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:28:32    132s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:28:32    132s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:28:32    132s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:28:32    132s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:28:32    132s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:28:32    132s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:28:32    132s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:28:32    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:32    132s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:28:32    132s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:28:32    132s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:28:32    132s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:28:32    132s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:28:32    132s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:28:32    132s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:28:32    132s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:28:32    132s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:28:32    132s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:32    132s] (I)      Started Import and model ( Curr Mem: 1904.57 MB )
[11/08 16:28:32    132s] (I)      Default pattern map key = top_default.
[11/08 16:28:32    132s] (I)      == Non-default Options ==
[11/08 16:28:32    132s] (I)      Maximum routing layer                              : 9
[11/08 16:28:32    132s] (I)      Number of threads                                  : 1
[11/08 16:28:32    132s] (I)      Use non-blocking free Dbs wires                    : false
[11/08 16:28:32    132s] (I)      Method to set GCell size                           : row
[11/08 16:28:32    132s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:28:32    132s] (I)      Use row-based GCell size
[11/08 16:28:32    132s] (I)      Use row-based GCell align
[11/08 16:28:32    132s] (I)      layer 0 area = 280000
[11/08 16:28:32    132s] (I)      layer 1 area = 320000
[11/08 16:28:32    132s] (I)      layer 2 area = 320000
[11/08 16:28:32    132s] (I)      layer 3 area = 320000
[11/08 16:28:32    132s] (I)      layer 4 area = 320000
[11/08 16:28:32    132s] (I)      layer 5 area = 320000
[11/08 16:28:32    132s] (I)      layer 6 area = 320000
[11/08 16:28:32    132s] (I)      layer 7 area = 800000
[11/08 16:28:32    132s] (I)      layer 8 area = 800000
[11/08 16:28:32    132s] (I)      GCell unit size   : 5220
[11/08 16:28:32    132s] (I)      GCell multiplier  : 1
[11/08 16:28:32    132s] (I)      GCell row height  : 5220
[11/08 16:28:32    132s] (I)      Actual row height : 5220
[11/08 16:28:32    132s] (I)      GCell align ref   : 12180 12180
[11/08 16:28:32    132s] [NR-eGR] Track table information for default rule: 
[11/08 16:28:32    132s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:28:32    132s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:28:32    132s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:28:32    132s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:28:32    132s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:28:32    132s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:28:32    132s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:28:32    132s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:28:32    132s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:28:32    132s] (I)      =============== Default via ================
[11/08 16:28:32    132s] (I)      +---+------------------+-------------------+
[11/08 16:28:32    132s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:28:32    132s] (I)      +---+------------------+-------------------+
[11/08 16:28:32    132s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:28:32    132s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:28:32    132s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:28:32    132s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:28:32    132s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:28:32    132s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:28:32    132s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:28:32    132s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:28:32    132s] (I)      +---+------------------+-------------------+
[11/08 16:28:32    132s] [NR-eGR] Read 586 PG shapes
[11/08 16:28:32    132s] [NR-eGR] Read 0 clock shapes
[11/08 16:28:32    132s] [NR-eGR] Read 0 other shapes
[11/08 16:28:32    132s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:28:32    132s] [NR-eGR] #Instance Blockages : 0
[11/08 16:28:32    132s] [NR-eGR] #PG Blockages       : 586
[11/08 16:28:32    132s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:28:32    132s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:28:32    132s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:28:32    132s] [NR-eGR] #Other Blockages    : 0
[11/08 16:28:32    132s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:28:32    132s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:28:32    132s] [NR-eGR] Read 151 nets ( ignored 0 )
[11/08 16:28:32    132s] (I)      early_global_route_priority property id does not exist.
[11/08 16:28:32    132s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:28:32    132s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:32    132s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:32    132s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:32    132s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:32    132s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:28:32    132s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:28:32    132s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:28:32    132s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:28:32    132s] (I)      Number of ignored nets                =      0
[11/08 16:28:32    132s] (I)      Number of connected nets              =      0
[11/08 16:28:32    132s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:28:32    132s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:28:32    132s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:28:32    132s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:28:32    132s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:28:32    132s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:28:32    132s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:28:32    132s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:28:32    132s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:28:32    132s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:28:32    132s] (I)      Ndr track 0 does not exist
[11/08 16:28:32    132s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:28:32    132s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:28:32    132s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:28:32    132s] (I)      Site width          :   580  (dbu)
[11/08 16:28:32    132s] (I)      Row height          :  5220  (dbu)
[11/08 16:28:32    132s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:28:32    132s] (I)      GCell width         :  5220  (dbu)
[11/08 16:28:32    132s] (I)      GCell height        :  5220  (dbu)
[11/08 16:28:32    132s] (I)      Grid                :    22    22     9
[11/08 16:28:32    132s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:28:32    132s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/08 16:28:32    132s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/08 16:28:32    132s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:28:32    132s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:28:32    132s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:28:32    132s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:28:32    132s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:28:32    132s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/08 16:28:32    132s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:28:32    132s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:28:32    132s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:28:32    132s] (I)      --------------------------------------------------------
[11/08 16:28:32    132s] 
[11/08 16:28:32    132s] [NR-eGR] ============ Routing rule table ============
[11/08 16:28:32    132s] [NR-eGR] Rule id: 0  Nets: 151
[11/08 16:28:32    132s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:28:32    132s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:28:32    132s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:28:32    132s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:32    132s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:32    132s] [NR-eGR] ========================================
[11/08 16:28:32    132s] [NR-eGR] 
[11/08 16:28:32    132s] (I)      =============== Blocked Tracks ===============
[11/08 16:28:32    132s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:32    132s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:28:32    132s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:32    132s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:28:32    132s] (I)      |     2 |    4400 |      288 |         6.55% |
[11/08 16:28:32    132s] (I)      |     3 |    4290 |      144 |         3.36% |
[11/08 16:28:32    132s] (I)      |     4 |    4400 |      288 |         6.55% |
[11/08 16:28:32    132s] (I)      |     5 |    4290 |      144 |         3.36% |
[11/08 16:28:32    132s] (I)      |     6 |    4400 |      309 |         7.02% |
[11/08 16:28:32    132s] (I)      |     7 |    4290 |      174 |         4.06% |
[11/08 16:28:32    132s] (I)      |     8 |    1452 |      287 |        19.77% |
[11/08 16:28:32    132s] (I)      |     9 |    1408 |      358 |        25.43% |
[11/08 16:28:32    132s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:32    132s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1904.57 MB )
[11/08 16:28:32    132s] (I)      Reset routing kernel
[11/08 16:28:32    132s] (I)      Started Global Routing ( Curr Mem: 1904.57 MB )
[11/08 16:28:32    132s] (I)      totalPins=480  totalGlobalPin=448 (93.33%)
[11/08 16:28:32    132s] (I)      total 2D Cap : 27677 = (13604 H, 14073 V)
[11/08 16:28:32    132s] [NR-eGR] Layer group 1: route 151 net(s) in layer range [2, 9]
[11/08 16:28:32    132s] (I)      
[11/08 16:28:32    132s] (I)      ============  Phase 1a Route ============
[11/08 16:28:32    132s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:28:32    132s] (I)      
[11/08 16:28:32    132s] (I)      ============  Phase 1b Route ============
[11/08 16:28:32    132s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:28:32    132s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[11/08 16:28:32    132s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/08 16:28:32    132s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/08 16:28:32    132s] (I)      
[11/08 16:28:32    132s] (I)      ============  Phase 1c Route ============
[11/08 16:28:32    132s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:28:32    132s] (I)      
[11/08 16:28:32    132s] (I)      ============  Phase 1d Route ============
[11/08 16:28:32    132s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:28:32    132s] (I)      
[11/08 16:28:32    132s] (I)      ============  Phase 1e Route ============
[11/08 16:28:32    132s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:28:32    132s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[11/08 16:28:32    132s] (I)      
[11/08 16:28:32    132s] (I)      ============  Phase 1l Route ============
[11/08 16:28:32    132s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/08 16:28:32    132s] (I)      Layer  2:       4105       490         0           0        4158    ( 0.00%) 
[11/08 16:28:32    132s] (I)      Layer  3:       3997       292         0           0        4158    ( 0.00%) 
[11/08 16:28:32    132s] (I)      Layer  4:       4105         1         0           0        4158    ( 0.00%) 
[11/08 16:28:32    132s] (I)      Layer  5:       3997         0         0           0        4158    ( 0.00%) 
[11/08 16:28:32    132s] (I)      Layer  6:       4085         0         0           0        4158    ( 0.00%) 
[11/08 16:28:32    132s] (I)      Layer  7:       3985         0         0           0        4158    ( 0.00%) 
[11/08 16:28:32    132s] (I)      Layer  8:       1142         0         0         102        1284    ( 7.36%) 
[11/08 16:28:32    132s] (I)      Layer  9:       1049         0         0         111        1275    ( 8.01%) 
[11/08 16:28:32    132s] (I)      Total:         26465       783         0         213       27507    ( 0.77%) 
[11/08 16:28:32    132s] (I)      
[11/08 16:28:32    132s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 16:28:32    132s] [NR-eGR]                        OverCon            
[11/08 16:28:32    132s] [NR-eGR]                         #Gcell     %Gcell
[11/08 16:28:32    132s] [NR-eGR]        Layer             (1-0)    OverCon
[11/08 16:28:32    132s] [NR-eGR] ----------------------------------------------
[11/08 16:28:32    132s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:32    132s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:32    132s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:32    132s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:32    132s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:32    132s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:32    132s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:32    132s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:32    132s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:32    132s] [NR-eGR] ----------------------------------------------
[11/08 16:28:32    132s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/08 16:28:32    132s] [NR-eGR] 
[11/08 16:28:32    132s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1912.57 MB )
[11/08 16:28:32    132s] (I)      total 2D Cap : 27782 = (13665 H, 14117 V)
[11/08 16:28:32    132s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:28:32    132s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1912.6M
[11/08 16:28:32    132s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.016, REAL:0.016, MEM:1912.6M, EPOCH TIME: 1699441112.309676
[11/08 16:28:32    132s] OPERPROF: Starting HotSpotCal at level 1, MEM:1912.6M, EPOCH TIME: 1699441112.309712
[11/08 16:28:32    132s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:32    132s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 16:28:32    132s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:32    132s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 16:28:32    132s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:32    132s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 16:28:32    132s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 16:28:32    132s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1912.6M, EPOCH TIME: 1699441112.309911
[11/08 16:28:32    132s] Skipped repairing congestion.
[11/08 16:28:32    132s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1912.6M, EPOCH TIME: 1699441112.309966
[11/08 16:28:32    132s] Starting Early Global Route wiring: mem = 1912.6M
[11/08 16:28:32    132s] (I)      ============= Track Assignment ============
[11/08 16:28:32    132s] (I)      Started Track Assignment (1T) ( Curr Mem: 1912.57 MB )
[11/08 16:28:32    132s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/08 16:28:32    132s] (I)      Run Multi-thread track assignment
[11/08 16:28:32    132s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.57 MB )
[11/08 16:28:32    132s] (I)      Started Export ( Curr Mem: 1912.57 MB )
[11/08 16:28:32    132s] [NR-eGR]                 Length (um)  Vias 
[11/08 16:28:32    132s] [NR-eGR] ----------------------------------
[11/08 16:28:32    132s] [NR-eGR]  Metal1  (1H)             0   480 
[11/08 16:28:32    132s] [NR-eGR]  Metal2  (2V)           839   604 
[11/08 16:28:32    132s] [NR-eGR]  Metal3  (3H)           771     2 
[11/08 16:28:32    132s] [NR-eGR]  Metal4  (4V)             2     0 
[11/08 16:28:32    132s] [NR-eGR]  Metal5  (5H)             0     0 
[11/08 16:28:32    132s] [NR-eGR]  Metal6  (6V)             0     0 
[11/08 16:28:32    132s] [NR-eGR]  Metal7  (7H)             0     0 
[11/08 16:28:32    132s] [NR-eGR]  Metal8  (8V)             0     0 
[11/08 16:28:32    132s] [NR-eGR]  Metal9  (9H)             0     0 
[11/08 16:28:32    132s] [NR-eGR] ----------------------------------
[11/08 16:28:32    132s] [NR-eGR]          Total         1612  1086 
[11/08 16:28:32    132s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:32    132s] [NR-eGR] Total half perimeter of net bounding box: 2485um
[11/08 16:28:32    132s] [NR-eGR] Total length: 1612um, number of vias: 1086
[11/08 16:28:32    132s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:32    132s] [NR-eGR] Total eGR-routed clock nets wire length: 103um, number of vias: 42
[11/08 16:28:32    132s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:32    132s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1912.57 MB )
[11/08 16:28:32    132s] Early Global Route wiring runtime: 0.01 seconds, mem = 1860.6M
[11/08 16:28:32    132s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.006, REAL:0.006, MEM:1860.6M, EPOCH TIME: 1699441112.316085
[11/08 16:28:32    132s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:28:32    132s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:32    132s] *** Finishing placeDesign default flow ***
[11/08 16:28:32    132s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:32    132s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:32    132s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1860.6M **
[11/08 16:28:32    132s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:28:32    132s] 
[11/08 16:28:32    132s] *** Summary of all messages that are not suppressed in this session:
[11/08 16:28:32    132s] Severity  ID               Count  Summary                                  
[11/08 16:28:32    132s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/08 16:28:32    132s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/08 16:28:32    132s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/08 16:28:32    132s] *** Message Summary: 3 warning(s), 2 error(s)
[11/08 16:28:32    132s] 
[11/08 16:28:32    132s] *** placeDesign #5 [finish] : cpu/real = 0:00:03.2/0:00:03.1 (1.0), totSession cpu/real = 0:02:12.7/0:12:52.6 (0.2), mem = 1860.6M
[11/08 16:28:32    132s] 
[11/08 16:28:32    132s] =============================================================================================
[11/08 16:28:32    132s]  Final TAT Report : placeDesign #5                                              21.15-s110_1
[11/08 16:28:32    132s] =============================================================================================
[11/08 16:28:32    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:28:32    132s] ---------------------------------------------------------------------------------------------
[11/08 16:28:32    132s] [ TimingUpdate           ]      6   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[11/08 16:28:32    132s] [ FullDelayCalc          ]      3   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/08 16:28:32    132s] [ MISC                   ]          0:00:03.0  (  94.4 % )     0:00:03.0 /  0:00:03.0    1.0
[11/08 16:28:32    132s] ---------------------------------------------------------------------------------------------
[11/08 16:28:32    132s]  placeDesign #5 TOTAL               0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.2    1.0
[11/08 16:28:32    132s] ---------------------------------------------------------------------------------------------
[11/08 16:28:32    132s] 
[11/08 16:28:34    132s] <CMD> setPlaceMode -fp false
[11/08 16:28:34    132s] <CMD> place_design
[11/08 16:28:34    132s] *** placeDesign #6 [begin] : totSession cpu/real = 0:02:13.0/0:12:54.8 (0.2), mem = 1866.6M
[11/08 16:28:34    132s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 2, number of sequential = 16, percentage of missing scan cell = 12.50% (2 / 16)
[11/08 16:28:34    132s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:34    132s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:34    132s] #Start colorize_geometry on Wed Nov  8 16:28:34 2023
[11/08 16:28:34    132s] #
[11/08 16:28:34    132s] ### Time Record (colorize_geometry) is installed.
[11/08 16:28:34    132s] ### Time Record (Pre Callback) is installed.
[11/08 16:28:34    132s] ### Time Record (Pre Callback) is uninstalled.
[11/08 16:28:34    132s] ### Time Record (DB Import) is installed.
[11/08 16:28:34    132s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=1662832204 pin_access=1 inst_pattern=1
[11/08 16:28:34    132s] ### Time Record (DB Import) is uninstalled.
[11/08 16:28:34    132s] ### Time Record (DB Export) is installed.
[11/08 16:28:34    132s] ### export design design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=1662832204 pin_access=1 inst_pattern=1
[11/08 16:28:34    132s] ### Time Record (DB Export) is uninstalled.
[11/08 16:28:34    132s] ### Time Record (Post Callback) is installed.
[11/08 16:28:34    132s] ### Time Record (Post Callback) is uninstalled.
[11/08 16:28:34    132s] #
[11/08 16:28:34    132s] #colorize_geometry statistics:
[11/08 16:28:34    132s] #Cpu time = 00:00:00
[11/08 16:28:34    132s] #Elapsed time = 00:00:00
[11/08 16:28:34    132s] #Increased memory = -5.72 (MB)
[11/08 16:28:34    132s] #Total memory = 1712.63 (MB)
[11/08 16:28:34    132s] #Peak memory = 1747.93 (MB)
[11/08 16:28:34    132s] #Number of warnings = 0
[11/08 16:28:34    132s] #Total number of warnings = 0
[11/08 16:28:34    132s] #Number of fails = 0
[11/08 16:28:34    132s] #Total number of fails = 0
[11/08 16:28:34    132s] #Complete colorize_geometry on Wed Nov  8 16:28:34 2023
[11/08 16:28:34    132s] #
[11/08 16:28:34    132s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/08 16:28:34    132s] ### Time Record (colorize_geometry) is uninstalled.
[11/08 16:28:34    132s] ### 
[11/08 16:28:34    132s] ###   Scalability Statistics
[11/08 16:28:34    132s] ### 
[11/08 16:28:34    132s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:34    132s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/08 16:28:34    132s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:34    132s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:34    132s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:34    132s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:34    132s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:34    132s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:34    132s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:34    132s] ### 
[11/08 16:28:34    132s] *** Starting placeDesign default flow ***
[11/08 16:28:34    133s] ### Creating LA Mngr. totSessionCpu=0:02:13 mem=1862.6M
[11/08 16:28:34    133s] ### Creating LA Mngr, finished. totSessionCpu=0:02:13 mem=1862.6M
[11/08 16:28:34    133s] *** Start deleteBufferTree ***
[11/08 16:28:34    133s] Info: Detect buffers to remove automatically.
[11/08 16:28:34    133s] Analyzing netlist ...
[11/08 16:28:34    133s] Updating netlist
[11/08 16:28:34    133s] 
[11/08 16:28:34    133s] *summary: 0 instances (buffers/inverters) removed
[11/08 16:28:34    133s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/08 16:28:34    133s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:34    133s] Set Using Default Delay Limit as 101.
[11/08 16:28:34    133s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:34    133s] Set Default Net Delay as 0 ps.
[11/08 16:28:34    133s] Set Default Net Load as 0 pF. 
[11/08 16:28:34    133s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:34    133s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:34    133s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:34    133s] #################################################################################
[11/08 16:28:34    133s] # Design Stage: PreRoute
[11/08 16:28:34    133s] # Design Name: top
[11/08 16:28:34    133s] # Design Mode: 90nm
[11/08 16:28:34    133s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:34    133s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:34    133s] # Signoff Settings: SI Off 
[11/08 16:28:34    133s] #################################################################################
[11/08 16:28:34    133s] Calculate delays in BcWc mode...
[11/08 16:28:34    133s] Topological Sorting (REAL = 0:00:00.0, MEM = 1880.1M, InitMEM = 1880.1M)
[11/08 16:28:34    133s] Start delay calculation (fullDC) (1 T). (MEM=1880.1)
[11/08 16:28:34    133s] 
[11/08 16:28:34    133s] Trim Metal Layers:
[11/08 16:28:34    133s] LayerId::1 widthSet size::4
[11/08 16:28:34    133s] LayerId::2 widthSet size::4
[11/08 16:28:34    133s] LayerId::3 widthSet size::4
[11/08 16:28:34    133s] LayerId::4 widthSet size::4
[11/08 16:28:34    133s] LayerId::5 widthSet size::4
[11/08 16:28:34    133s] LayerId::6 widthSet size::4
[11/08 16:28:34    133s] LayerId::7 widthSet size::4
[11/08 16:28:34    133s] LayerId::8 widthSet size::4
[11/08 16:28:34    133s] LayerId::9 widthSet size::3
[11/08 16:28:34    133s] Updating RC grid for preRoute extraction ...
[11/08 16:28:34    133s] eee: pegSigSF::1.070000
[11/08 16:28:34    133s] Initializing multi-corner capacitance tables ... 
[11/08 16:28:34    133s] Initializing multi-corner resistance tables ...
[11/08 16:28:34    133s] eee: l::1 avDens::0.072407 usedTrk::39.100000 availTrk::540.000000 sigTrk::39.100000
[11/08 16:28:34    133s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:34    133s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:34    133s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:34    133s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:34    133s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:28:34    133s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:34    133s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:28:34    133s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:28:34    133s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:28:34    133s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:28:34    133s] End AAE Lib Interpolated Model. (MEM=1880.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:34    133s] Total number of fetched objects 164
[11/08 16:28:34    133s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:34    133s] End delay calculation. (MEM=1919.8 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:34    133s] End delay calculation (fullDC). (MEM=1919.8 CPU=0:00:00.1 REAL=0:00:00.0)
[11/08 16:28:34    133s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1919.8M) ***
[11/08 16:28:34    133s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:34    133s] Set Using Default Delay Limit as 1000.
[11/08 16:28:34    133s] Set Default Net Delay as 1000 ps.
[11/08 16:28:34    133s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:34    133s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/08 16:28:34    133s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1910.3M, EPOCH TIME: 1699441114.807932
[11/08 16:28:34    133s] Deleted 0 physical inst  (cell - / prefix -).
[11/08 16:28:34    133s] Did not delete 153 physical insts as they were marked preplaced.
[11/08 16:28:34    133s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1699441114.808035
[11/08 16:28:34    133s] INFO: #ExclusiveGroups=0
[11/08 16:28:34    133s] INFO: There are no Exclusive Groups.
[11/08 16:28:34    133s] *** Starting "NanoPlace(TM) placement v#6 (mem=1910.3M)" ...
[11/08 16:28:36    135s] *** Build Buffered Sizing Timing Model
[11/08 16:28:36    135s] (cpu=0:00:01.7 mem=1910.3M) ***
[11/08 16:28:36    135s] *** Build Virtual Sizing Timing Model
[11/08 16:28:36    135s] (cpu=0:00:01.9 mem=1910.3M) ***
[11/08 16:28:36    135s] No user-set net weight.
[11/08 16:28:36    135s] Net fanout histogram:
[11/08 16:28:36    135s] 2		: 76 (46.9%) nets
[11/08 16:28:36    135s] 3		: 36 (22.2%) nets
[11/08 16:28:36    135s] 4     -	14	: 48 (29.6%) nets
[11/08 16:28:36    135s] 15    -	39	: 2 (1.2%) nets
[11/08 16:28:36    135s] 40    -	79	: 0 (0.0%) nets
[11/08 16:28:36    135s] 80    -	159	: 0 (0.0%) nets
[11/08 16:28:36    135s] 160   -	319	: 0 (0.0%) nets
[11/08 16:28:36    135s] 320   -	639	: 0 (0.0%) nets
[11/08 16:28:36    135s] 640   -	1279	: 0 (0.0%) nets
[11/08 16:28:36    135s] 1280  -	2559	: 0 (0.0%) nets
[11/08 16:28:36    135s] 2560  -	5119	: 0 (0.0%) nets
[11/08 16:28:36    135s] 5120+		: 0 (0.0%) nets
[11/08 16:28:36    135s] no activity file in design. spp won't run.
[11/08 16:28:36    135s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/08 16:28:36    135s] Scan chains were not defined.
[11/08 16:28:36    135s] Processing tracks to init pin-track alignment.
[11/08 16:28:36    135s] z: 2, totalTracks: 1
[11/08 16:28:36    135s] z: 4, totalTracks: 1
[11/08 16:28:36    135s] z: 6, totalTracks: 1
[11/08 16:28:36    135s] z: 8, totalTracks: 1
[11/08 16:28:36    135s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:36    135s] All LLGs are deleted
[11/08 16:28:36    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:36    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:36    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1910.3M, EPOCH TIME: 1699441116.694475
[11/08 16:28:36    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1699441116.694711
[11/08 16:28:36    135s] #std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
[11/08 16:28:36    135s] #ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
[11/08 16:28:36    135s] stdCell: 303 single + 0 double + 0 multi
[11/08 16:28:36    135s] Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
[11/08 16:28:36    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1910.3M, EPOCH TIME: 1699441116.695069
[11/08 16:28:36    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:36    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:36    135s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1910.3M, EPOCH TIME: 1699441116.695265
[11/08 16:28:36    135s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:36    135s] Core basic site is gsclib090site
[11/08 16:28:36    135s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1910.3M, EPOCH TIME: 1699441116.703826
[11/08 16:28:36    135s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:36    135s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:28:36    135s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1699441116.704012
[11/08 16:28:36    135s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:28:36    135s] SiteArray: use 24,576 bytes
[11/08 16:28:36    135s] SiteArray: current memory after site array memory allocation 1910.3M
[11/08 16:28:36    135s] SiteArray: FP blocked sites are writable
[11/08 16:28:36    135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:36    135s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1910.3M, EPOCH TIME: 1699441116.704462
[11/08 16:28:36    135s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1699441116.704534
[11/08 16:28:36    135s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:28:36    135s] Atter site array init, number of instance map data is 0.
[11/08 16:28:36    135s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1910.3M, EPOCH TIME: 1699441116.705175
[11/08 16:28:36    135s] 
[11/08 16:28:36    135s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:36    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1910.3M, EPOCH TIME: 1699441116.705593
[11/08 16:28:36    135s] 
[11/08 16:28:36    135s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:36    135s] Average module density = 0.609.
[11/08 16:28:36    135s] Density for the design = 0.609.
[11/08 16:28:36    135s]        = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
[11/08 16:28:36    135s] Pin Density = 0.1895.
[11/08 16:28:36    135s]             = total # of pins 509 / total area 2686.
[11/08 16:28:36    135s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1910.3M, EPOCH TIME: 1699441116.705819
[11/08 16:28:36    135s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1699441116.705886
[11/08 16:28:36    135s] OPERPROF: Starting pre-place ADS at level 1, MEM:1910.3M, EPOCH TIME: 1699441116.705929
[11/08 16:28:36    135s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1910.3M, EPOCH TIME: 1699441116.706039
[11/08 16:28:36    135s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1910.3M, EPOCH TIME: 1699441116.706072
[11/08 16:28:36    135s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1699441116.706108
[11/08 16:28:36    135s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1910.3M, EPOCH TIME: 1699441116.706139
[11/08 16:28:36    135s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1910.3M, EPOCH TIME: 1699441116.706169
[11/08 16:28:36    135s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1699441116.706230
[11/08 16:28:36    135s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1910.3M, EPOCH TIME: 1699441116.706264
[11/08 16:28:36    135s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1699441116.706298
[11/08 16:28:36    135s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1699441116.706334
[11/08 16:28:36    135s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1910.3M, EPOCH TIME: 1699441116.706414
[11/08 16:28:36    135s] Skip auto density screen due to aggressive settings.
[11/08 16:28:36    135s] res site 1.
[11/08 16:28:36    135s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1910.3M, EPOCH TIME: 1699441116.706577
[11/08 16:28:36    135s] OPERPROF: Starting spMPad at level 1, MEM:1858.3M, EPOCH TIME: 1699441116.707877
[11/08 16:28:36    135s] OPERPROF:   Starting spContextMPad at level 2, MEM:1858.3M, EPOCH TIME: 1699441116.707938
[11/08 16:28:36    135s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1858.3M, EPOCH TIME: 1699441116.707971
[11/08 16:28:36    135s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1858.3M, EPOCH TIME: 1699441116.708002
[11/08 16:28:36    135s] Initial padding reaches pin density 0.364 for top
[11/08 16:28:36    135s] InitPadU 0.609 -> 0.779 for top
[11/08 16:28:36    135s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1858.3M, EPOCH TIME: 1699441116.708433
[11/08 16:28:36    135s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1858.3M, EPOCH TIME: 1699441116.708499
[11/08 16:28:36    135s] === lastAutoLevel = 5 
[11/08 16:28:36    135s] OPERPROF: Starting spInitNetWt at level 1, MEM:1858.3M, EPOCH TIME: 1699441116.708620
[11/08 16:28:36    135s] no activity file in design. spp won't run.
[11/08 16:28:36    135s] [spp] 0
[11/08 16:28:36    135s] [adp] 0:1:1:3
[11/08 16:28:36    135s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.062, REAL:0.062, MEM:1873.8M, EPOCH TIME: 1699441116.770652
[11/08 16:28:36    135s] Clock gating cells determined by native netlist tracing.
[11/08 16:28:36    135s] no activity file in design. spp won't run.
[11/08 16:28:36    135s] no activity file in design. spp won't run.
[11/08 16:28:36    135s] Effort level <high> specified for reg2reg path_group
[11/08 16:28:36    135s] OPERPROF: Starting npMain at level 1, MEM:1875.8M, EPOCH TIME: 1699441116.828266
[11/08 16:28:36    135s] OPERPROF:   Starting npPlace at level 2, MEM:1875.8M, EPOCH TIME: 1699441116.829446
[11/08 16:28:36    135s] Iteration  1: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
[11/08 16:28:36    135s]               Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
[11/08 16:28:36    135s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1875.8M
[11/08 16:28:36    135s] Iteration  2: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
[11/08 16:28:36    135s]               Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
[11/08 16:28:36    135s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1875.8M
[11/08 16:28:36    135s] Iteration  3: Total net bbox = 1.784e+00 (1.05e+00 7.39e-01)
[11/08 16:28:36    135s]               Est.  stn bbox = 1.951e+00 (1.15e+00 8.05e-01)
[11/08 16:28:36    135s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1875.8M
[11/08 16:28:36    135s] Total number of setup views is 1.
[11/08 16:28:36    135s] Total number of active setup views is 1.
[11/08 16:28:36    135s] Active setup views:
[11/08 16:28:36    135s]     BC
[11/08 16:28:36    135s] Iteration  4: Total net bbox = 1.013e+03 (5.46e+02 4.67e+02)
[11/08 16:28:36    135s]               Est.  stn bbox = 1.136e+03 (6.13e+02 5.23e+02)
[11/08 16:28:36    135s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1875.8M
[11/08 16:28:36    135s] Iteration  5: Total net bbox = 1.206e+03 (6.67e+02 5.39e+02)
[11/08 16:28:36    135s]               Est.  stn bbox = 1.340e+03 (7.42e+02 5.98e+02)
[11/08 16:28:36    135s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1875.8M
[11/08 16:28:36    135s] OPERPROF:   Finished npPlace at level 2, CPU:0.134, REAL:0.121, MEM:1875.8M, EPOCH TIME: 1699441116.950622
[11/08 16:28:36    135s] OPERPROF: Finished npMain at level 1, CPU:0.136, REAL:0.123, MEM:1875.8M, EPOCH TIME: 1699441116.951606
[11/08 16:28:36    135s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1875.8M, EPOCH TIME: 1699441116.951749
[11/08 16:28:36    135s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:28:36    135s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1875.8M, EPOCH TIME: 1699441116.951853
[11/08 16:28:36    135s] Legalizing MH Cells... 0 / 0 (level 5)
[11/08 16:28:36    135s] No instances found in the vector
[11/08 16:28:36    135s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1875.8M, DRC: 0)
[11/08 16:28:36    135s] 0 (out of 0) MH cells were successfully legalized.
[11/08 16:28:36    135s] OPERPROF: Starting npMain at level 1, MEM:1875.8M, EPOCH TIME: 1699441116.951955
[11/08 16:28:36    135s] OPERPROF:   Starting npPlace at level 2, MEM:1875.8M, EPOCH TIME: 1699441116.952800
[11/08 16:28:37    135s] Iteration  6: Total net bbox = 1.486e+03 (7.82e+02 7.04e+02)
[11/08 16:28:37    135s]               Est.  stn bbox = 1.623e+03 (8.58e+02 7.65e+02)
[11/08 16:28:37    135s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1875.8M
[11/08 16:28:37    135s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:28:37    135s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1875.8M, EPOCH TIME: 1699441117.126133
[11/08 16:28:37    135s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1875.8M, EPOCH TIME: 1699441117.126228
[11/08 16:28:37    135s] Iteration  7: Total net bbox = 1.257e+03 (6.22e+02 6.35e+02)
[11/08 16:28:37    135s]               Est.  stn bbox = 1.370e+03 (6.85e+02 6.85e+02)
[11/08 16:28:37    135s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1875.8M
[11/08 16:28:37    135s] OPERPROF:   Finished npPlace at level 2, CPU:0.177, REAL:0.174, MEM:1875.8M, EPOCH TIME: 1699441117.126656
[11/08 16:28:37    135s] OPERPROF: Finished npMain at level 1, CPU:0.179, REAL:0.176, MEM:1875.8M, EPOCH TIME: 1699441117.127625
[11/08 16:28:37    135s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1875.8M, EPOCH TIME: 1699441117.127713
[11/08 16:28:37    135s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:28:37    135s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1875.8M, EPOCH TIME: 1699441117.127780
[11/08 16:28:37    135s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1875.8M, EPOCH TIME: 1699441117.127817
[11/08 16:28:37    135s] Starting Early Global Route rough congestion estimation: mem = 1875.8M
[11/08 16:28:37    135s] (I)      ==================== Layers =====================
[11/08 16:28:37    135s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:37    135s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:28:37    135s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:37    135s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:28:37    135s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:28:37    135s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:28:37    135s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:28:37    135s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:28:37    135s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:28:37    135s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:28:37    135s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:28:37    135s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:28:37    135s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:28:37    135s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:28:37    135s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:28:37    135s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:28:37    135s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:28:37    135s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:28:37    135s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:28:37    135s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:28:37    135s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:28:37    135s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:37    135s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:28:37    135s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:28:37    135s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:28:37    135s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:28:37    135s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:28:37    135s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:28:37    135s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:28:37    135s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:28:37    135s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:28:37    135s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:37    135s] (I)      Started Import and model ( Curr Mem: 1875.82 MB )
[11/08 16:28:37    135s] (I)      Default pattern map key = top_default.
[11/08 16:28:37    135s] (I)      == Non-default Options ==
[11/08 16:28:37    135s] (I)      Print mode                                         : 2
[11/08 16:28:37    135s] (I)      Stop if highly congested                           : false
[11/08 16:28:37    135s] (I)      Maximum routing layer                              : 9
[11/08 16:28:37    135s] (I)      Assign partition pins                              : false
[11/08 16:28:37    135s] (I)      Support large GCell                                : true
[11/08 16:28:37    135s] (I)      Number of threads                                  : 1
[11/08 16:28:37    135s] (I)      Number of rows per GCell                           : 2
[11/08 16:28:37    135s] (I)      Max num rows per GCell                             : 32
[11/08 16:28:37    135s] (I)      Method to set GCell size                           : row
[11/08 16:28:37    135s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:28:37    135s] (I)      Use row-based GCell size
[11/08 16:28:37    135s] (I)      Use row-based GCell align
[11/08 16:28:37    135s] (I)      layer 0 area = 280000
[11/08 16:28:37    135s] (I)      layer 1 area = 320000
[11/08 16:28:37    135s] (I)      layer 2 area = 320000
[11/08 16:28:37    135s] (I)      layer 3 area = 320000
[11/08 16:28:37    135s] (I)      layer 4 area = 320000
[11/08 16:28:37    135s] (I)      layer 5 area = 320000
[11/08 16:28:37    135s] (I)      layer 6 area = 320000
[11/08 16:28:37    135s] (I)      layer 7 area = 800000
[11/08 16:28:37    135s] (I)      layer 8 area = 800000
[11/08 16:28:37    135s] (I)      GCell unit size   : 5220
[11/08 16:28:37    135s] (I)      GCell multiplier  : 2
[11/08 16:28:37    135s] (I)      GCell row height  : 5220
[11/08 16:28:37    135s] (I)      Actual row height : 5220
[11/08 16:28:37    135s] (I)      GCell align ref   : 12180 12180
[11/08 16:28:37    135s] [NR-eGR] Track table information for default rule: 
[11/08 16:28:37    135s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:28:37    135s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:28:37    135s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:28:37    135s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:28:37    135s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:28:37    135s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:28:37    135s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:28:37    135s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:28:37    135s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:28:37    135s] (I)      =============== Default via ================
[11/08 16:28:37    135s] (I)      +---+------------------+-------------------+
[11/08 16:28:37    135s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:28:37    135s] (I)      +---+------------------+-------------------+
[11/08 16:28:37    135s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:28:37    135s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:28:37    135s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:28:37    135s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:28:37    135s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:28:37    135s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:28:37    135s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:28:37    135s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:28:37    135s] (I)      +---+------------------+-------------------+
[11/08 16:28:37    135s] [NR-eGR] Read 586 PG shapes
[11/08 16:28:37    135s] [NR-eGR] Read 0 clock shapes
[11/08 16:28:37    135s] [NR-eGR] Read 0 other shapes
[11/08 16:28:37    135s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:28:37    135s] [NR-eGR] #Instance Blockages : 0
[11/08 16:28:37    135s] [NR-eGR] #PG Blockages       : 586
[11/08 16:28:37    135s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:28:37    135s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:28:37    135s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:28:37    135s] [NR-eGR] #Other Blockages    : 0
[11/08 16:28:37    135s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:28:37    135s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:28:37    135s] [NR-eGR] Read 151 nets ( ignored 0 )
[11/08 16:28:37    135s] (I)      early_global_route_priority property id does not exist.
[11/08 16:28:37    135s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:28:37    135s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:37    135s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:37    135s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:37    135s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:37    135s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:28:37    135s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:28:37    135s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:28:37    135s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:28:37    135s] (I)      Number of ignored nets                =      0
[11/08 16:28:37    135s] (I)      Number of connected nets              =      0
[11/08 16:28:37    135s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:28:37    135s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:28:37    135s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:28:37    135s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:28:37    135s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:28:37    135s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:28:37    135s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:28:37    135s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:28:37    135s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:28:37    135s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:28:37    135s] (I)      Ndr track 0 does not exist
[11/08 16:28:37    135s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:28:37    135s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:28:37    135s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:28:37    135s] (I)      Site width          :   580  (dbu)
[11/08 16:28:37    135s] (I)      Row height          :  5220  (dbu)
[11/08 16:28:37    135s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:28:37    135s] (I)      GCell width         : 10440  (dbu)
[11/08 16:28:37    135s] (I)      GCell height        : 10440  (dbu)
[11/08 16:28:37    135s] (I)      Grid                :    11    11     9
[11/08 16:28:37    135s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:28:37    135s] (I)      Vertical capacity   :     0 10440     0 10440     0 10440     0 10440     0
[11/08 16:28:37    135s] (I)      Horizontal capacity :     0     0 10440     0 10440     0 10440     0 10440
[11/08 16:28:37    135s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:28:37    135s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:28:37    135s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:28:37    135s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:28:37    135s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:28:37    135s] (I)      Num tracks per GCell: 21.75 18.00 18.00 18.00 18.00 18.00 18.00  6.00  6.00
[11/08 16:28:37    135s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:28:37    135s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:28:37    135s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:28:37    135s] (I)      --------------------------------------------------------
[11/08 16:28:37    135s] 
[11/08 16:28:37    135s] [NR-eGR] ============ Routing rule table ============
[11/08 16:28:37    135s] [NR-eGR] Rule id: 0  Nets: 151
[11/08 16:28:37    135s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:28:37    135s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:28:37    135s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:28:37    135s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:37    135s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:37    135s] [NR-eGR] ========================================
[11/08 16:28:37    135s] [NR-eGR] 
[11/08 16:28:37    135s] (I)      =============== Blocked Tracks ===============
[11/08 16:28:37    135s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:37    135s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:28:37    135s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:37    135s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:28:37    135s] (I)      |     2 |    2200 |      152 |         6.91% |
[11/08 16:28:37    135s] (I)      |     3 |    2145 |      144 |         6.71% |
[11/08 16:28:37    135s] (I)      |     4 |    2200 |      152 |         6.91% |
[11/08 16:28:37    135s] (I)      |     5 |    2145 |      144 |         6.71% |
[11/08 16:28:37    135s] (I)      |     6 |    2200 |      167 |         7.59% |
[11/08 16:28:37    135s] (I)      |     7 |    2145 |      159 |         7.41% |
[11/08 16:28:37    135s] (I)      |     8 |     726 |      150 |        20.66% |
[11/08 16:28:37    135s] (I)      |     9 |     704 |      180 |        25.57% |
[11/08 16:28:37    135s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:37    135s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1875.82 MB )
[11/08 16:28:37    135s] (I)      Reset routing kernel
[11/08 16:28:37    135s] (I)      numLocalWires=221  numGlobalNetBranches=74  numLocalNetBranches=39
[11/08 16:28:37    135s] (I)      totalPins=480  totalGlobalPin=336 (70.00%)
[11/08 16:28:37    135s] (I)      total 2D Cap : 13881 = (6807 H, 7074 V)
[11/08 16:28:37    135s] (I)      
[11/08 16:28:37    135s] (I)      ============  Phase 1a Route ============
[11/08 16:28:37    135s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/08 16:28:37    135s] (I)      Usage: 293 = (150 H, 143 V) = (2.20% H, 2.02% V) = (7.830e+02um H, 7.465e+02um V)
[11/08 16:28:37    135s] (I)      
[11/08 16:28:37    135s] (I)      ============  Phase 1b Route ============
[11/08 16:28:37    135s] (I)      Usage: 293 = (150 H, 143 V) = (2.20% H, 2.02% V) = (7.830e+02um H, 7.465e+02um V)
[11/08 16:28:37    135s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/08 16:28:37    135s] 
[11/08 16:28:37    135s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:28:37    135s] Finished Early Global Route rough congestion estimation: mem = 1875.8M
[11/08 16:28:37    135s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:1875.8M, EPOCH TIME: 1699441117.138996
[11/08 16:28:37    135s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/08 16:28:37    135s] OPERPROF: Starting CDPad at level 1, MEM:1875.8M, EPOCH TIME: 1699441117.139044
[11/08 16:28:37    135s] CDPadU 0.777 -> 0.777. R=0.607, N=150, GS=5.220
[11/08 16:28:37    135s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:1875.8M, EPOCH TIME: 1699441117.139949
[11/08 16:28:37    135s] OPERPROF: Starting npMain at level 1, MEM:1875.8M, EPOCH TIME: 1699441117.140078
[11/08 16:28:37    135s] OPERPROF:   Starting npPlace at level 2, MEM:1875.8M, EPOCH TIME: 1699441117.140918
[11/08 16:28:37    135s] AB param 100.0% (150/150).
[11/08 16:28:37    135s] OPERPROF:   Finished npPlace at level 2, CPU:0.002, REAL:0.002, MEM:1876.8M, EPOCH TIME: 1699441117.142489
[11/08 16:28:37    135s] OPERPROF: Finished npMain at level 1, CPU:0.003, REAL:0.003, MEM:1876.8M, EPOCH TIME: 1699441117.143345
[11/08 16:28:37    135s] Global placement CDP is working on the selected area.
[11/08 16:28:37    135s] OPERPROF: Starting npMain at level 1, MEM:1876.8M, EPOCH TIME: 1699441117.143418
[11/08 16:28:37    135s] OPERPROF:   Starting npPlace at level 2, MEM:1876.8M, EPOCH TIME: 1699441117.144203
[11/08 16:28:37    135s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:28:37    135s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1876.8M, EPOCH TIME: 1699441117.315931
[11/08 16:28:37    135s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1699441117.316020
[11/08 16:28:37    135s] OPERPROF:   Finished npPlace at level 2, CPU:0.175, REAL:0.172, MEM:1876.8M, EPOCH TIME: 1699441117.316125
[11/08 16:28:37    135s] OPERPROF: Finished npMain at level 1, CPU:0.176, REAL:0.174, MEM:1876.8M, EPOCH TIME: 1699441117.317075
[11/08 16:28:37    135s] Iteration  8: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
[11/08 16:28:37    135s]               Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
[11/08 16:28:37    135s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1876.8M
[11/08 16:28:37    135s] [adp] clock
[11/08 16:28:37    135s] [adp] weight, nr nets, wire length
[11/08 16:28:37    135s] [adp]      0        1  91.637000
[11/08 16:28:37    135s] [adp] data
[11/08 16:28:37    135s] [adp] weight, nr nets, wire length
[11/08 16:28:37    135s] [adp]      0      161  2485.166000
[11/08 16:28:37    135s] [adp] 0.000000|0.000000|0.000000
[11/08 16:28:37    135s] Iteration  9: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
[11/08 16:28:37    135s]               Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
[11/08 16:28:37    135s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1876.8M
[11/08 16:28:37    135s] *** cost = 2.577e+03 (1.35e+03 1.23e+03) (cpu for global=0:00:00.6) real=0:00:01.0***
[11/08 16:28:37    135s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[11/08 16:28:37    135s] Saved padding area to DB
[11/08 16:28:37    135s] All LLGs are deleted
[11/08 16:28:37    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:28:37    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1876.8M, EPOCH TIME: 1699441117.342029
[11/08 16:28:37    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1699441117.342254
[11/08 16:28:37    135s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[11/08 16:28:37    135s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
[11/08 16:28:37    135s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/08 16:28:37    135s] Type 'man IMPSP-9025' for more detail.
[11/08 16:28:37    135s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1876.8M, EPOCH TIME: 1699441117.343015
[11/08 16:28:37    135s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1876.8M, EPOCH TIME: 1699441117.343080
[11/08 16:28:37    135s] Processing tracks to init pin-track alignment.
[11/08 16:28:37    135s] z: 2, totalTracks: 1
[11/08 16:28:37    135s] z: 4, totalTracks: 1
[11/08 16:28:37    135s] z: 6, totalTracks: 1
[11/08 16:28:37    135s] z: 8, totalTracks: 1
[11/08 16:28:37    135s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:37    135s] All LLGs are deleted
[11/08 16:28:37    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1876.8M, EPOCH TIME: 1699441117.345268
[11/08 16:28:37    135s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1699441117.345494
[11/08 16:28:37    135s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1876.8M, EPOCH TIME: 1699441117.345585
[11/08 16:28:37    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1876.8M, EPOCH TIME: 1699441117.345757
[11/08 16:28:37    135s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:37    135s] Core basic site is gsclib090site
[11/08 16:28:37    135s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1876.8M, EPOCH TIME: 1699441117.354665
[11/08 16:28:37    135s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:37    135s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:28:37    135s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1699441117.354819
[11/08 16:28:37    135s] Fast DP-INIT is on for default
[11/08 16:28:37    135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:37    135s] Atter site array init, number of instance map data is 0.
[11/08 16:28:37    135s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1876.8M, EPOCH TIME: 1699441117.355710
[11/08 16:28:37    135s] 
[11/08 16:28:37    135s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:37    135s] OPERPROF:       Starting CMU at level 4, MEM:1876.8M, EPOCH TIME: 1699441117.356073
[11/08 16:28:37    135s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1699441117.356378
[11/08 16:28:37    135s] 
[11/08 16:28:37    135s] Bad Lib Cell Checking (CMU) is done! (0)
[11/08 16:28:37    135s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:1876.8M, EPOCH TIME: 1699441117.356477
[11/08 16:28:37    135s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1876.8M, EPOCH TIME: 1699441117.356514
[11/08 16:28:37    135s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1699441117.356548
[11/08 16:28:37    135s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1876.8MB).
[11/08 16:28:37    135s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:1876.8M, EPOCH TIME: 1699441117.356689
[11/08 16:28:37    135s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:1876.8M, EPOCH TIME: 1699441117.356720
[11/08 16:28:37    135s] TDRefine: refinePlace mode is spiral
[11/08 16:28:37    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.5
[11/08 16:28:37    135s] OPERPROF: Starting RefinePlace at level 1, MEM:1876.8M, EPOCH TIME: 1699441117.356765
[11/08 16:28:37    135s] *** Starting refinePlace (0:02:16 mem=1876.8M) ***
[11/08 16:28:37    135s] Total net bbox length = 2.577e+03 (1.348e+03 1.229e+03) (ext = 1.150e+03)
[11/08 16:28:37    135s] 
[11/08 16:28:37    135s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:37    135s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:28:37    135s] (I)      Default pattern map key = top_default.
[11/08 16:28:37    135s] (I)      Default pattern map key = top_default.
[11/08 16:28:37    135s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1876.8M, EPOCH TIME: 1699441117.358826
[11/08 16:28:37    135s] Starting refinePlace ...
[11/08 16:28:37    135s] (I)      Default pattern map key = top_default.
[11/08 16:28:37    135s] (I)      Default pattern map key = top_default.
[11/08 16:28:37    135s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1876.8M, EPOCH TIME: 1699441117.360568
[11/08 16:28:37    135s] DDP initSite1 nrRow 17 nrJob 17
[11/08 16:28:37    135s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1876.8M, EPOCH TIME: 1699441117.360616
[11/08 16:28:37    135s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1699441117.360652
[11/08 16:28:37    135s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1876.8M, EPOCH TIME: 1699441117.360683
[11/08 16:28:37    135s] DDP markSite nrRow 17 nrJob 17
[11/08 16:28:37    135s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1699441117.360724
[11/08 16:28:37    135s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1699441117.360754
[11/08 16:28:37    135s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1876.8M, EPOCH TIME: 1699441117.360894
[11/08 16:28:37    135s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1876.8M, EPOCH TIME: 1699441117.360926
[11/08 16:28:37    135s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1699441117.360989
[11/08 16:28:37    135s] ** Cut row section cpu time 0:00:00.0.
[11/08 16:28:37    135s]  ** Cut row section real time 0:00:00.0.
[11/08 16:28:37    135s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1876.8M, EPOCH TIME: 1699441117.361035
[11/08 16:28:37    135s]   Spread Effort: high, standalone mode, useDDP on.
[11/08 16:28:37    135s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1876.8MB) @(0:02:16 - 0:02:16).
[11/08 16:28:37    135s] Move report: preRPlace moves 150 insts, mean move: 0.42 um, max move: 3.20 um 
[11/08 16:28:37    135s] 	Max move on inst (p03_ain_reg[6]): (26.12, 42.61) --> (25.52, 40.02)
[11/08 16:28:37    135s] 	Length: 28 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX2
[11/08 16:28:37    135s] wireLenOptFixPriorityInst 0 inst fixed
[11/08 16:28:37    135s] Placement tweakage begins.
[11/08 16:28:37    135s] wire length = 1.714e+03
[11/08 16:28:37    135s] wire length = 1.614e+03
[11/08 16:28:37    135s] Placement tweakage ends.
[11/08 16:28:37    135s] Move report: tweak moves 43 insts, mean move: 3.15 um, max move: 12.47 um 
[11/08 16:28:37    135s] 	Max move on inst (p01_ain_reg[0]): (29.58, 21.75) --> (19.72, 24.36)
[11/08 16:28:37    135s] 
[11/08 16:28:37    135s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:28:37    135s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:28:37    135s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:37    135s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:37    135s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1900.8MB) @(0:02:16 - 0:02:16).
[11/08 16:28:37    135s] Move report: Detail placement moves 150 insts, mean move: 1.07 um, max move: 13.30 um 
[11/08 16:28:37    135s] 	Max move on inst (p01_ain_reg[0]): (30.42, 21.76) --> (19.72, 24.36)
[11/08 16:28:37    135s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1900.8MB
[11/08 16:28:37    135s] Statistics of distance of Instance movement in refine placement:
[11/08 16:28:37    135s]   maximum (X+Y) =        13.30 um
[11/08 16:28:37    135s]   inst (p01_ain_reg[0]) with max move: (30.42, 21.7635) -> (19.72, 24.36)
[11/08 16:28:37    135s]   mean    (X+Y) =         1.07 um
[11/08 16:28:37    135s] Summary Report:
[11/08 16:28:37    135s] Instances move: 150 (out of 150 movable)
[11/08 16:28:37    135s] Instances flipped: 0
[11/08 16:28:37    135s] Mean displacement: 1.07 um
[11/08 16:28:37    135s] Max displacement: 13.30 um (Instance: p01_ain_reg[0]) (30.42, 21.7635) -> (19.72, 24.36)
[11/08 16:28:37    135s] 	Length: 34 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX4
[11/08 16:28:37    135s] 	Violation at original loc: Placement Blockage Violation
[11/08 16:28:37    135s] Total instances moved : 150
[11/08 16:28:37    135s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.016, REAL:0.016, MEM:1900.8M, EPOCH TIME: 1699441117.374964
[11/08 16:28:37    135s] Total net bbox length = 2.485e+03 (1.235e+03 1.250e+03) (ext = 1.094e+03)
[11/08 16:28:37    135s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1900.8MB
[11/08 16:28:37    135s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1900.8MB) @(0:02:16 - 0:02:16).
[11/08 16:28:37    135s] *** Finished refinePlace (0:02:16 mem=1900.8M) ***
[11/08 16:28:37    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.5
[11/08 16:28:37    135s] OPERPROF: Finished RefinePlace at level 1, CPU:0.018, REAL:0.018, MEM:1900.8M, EPOCH TIME: 1699441117.375207
[11/08 16:28:37    135s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1900.8M, EPOCH TIME: 1699441117.375245
[11/08 16:28:37    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:303).
[11/08 16:28:37    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] All LLGs are deleted
[11/08 16:28:37    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1900.8M, EPOCH TIME: 1699441117.376036
[11/08 16:28:37    135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1900.8M, EPOCH TIME: 1699441117.376234
[11/08 16:28:37    135s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1900.8M, EPOCH TIME: 1699441117.376995
[11/08 16:28:37    135s] *** End of Placement (cpu=0:00:02.6, real=0:00:03.0, mem=1900.8M) ***
[11/08 16:28:37    135s] Processing tracks to init pin-track alignment.
[11/08 16:28:37    135s] z: 2, totalTracks: 1
[11/08 16:28:37    135s] z: 4, totalTracks: 1
[11/08 16:28:37    135s] z: 6, totalTracks: 1
[11/08 16:28:37    135s] z: 8, totalTracks: 1
[11/08 16:28:37    135s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:37    135s] All LLGs are deleted
[11/08 16:28:37    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1900.8M, EPOCH TIME: 1699441117.379206
[11/08 16:28:37    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1900.8M, EPOCH TIME: 1699441117.379458
[11/08 16:28:37    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1900.8M, EPOCH TIME: 1699441117.379533
[11/08 16:28:37    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1900.8M, EPOCH TIME: 1699441117.379678
[11/08 16:28:37    135s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:37    135s] Core basic site is gsclib090site
[11/08 16:28:37    135s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1900.8M, EPOCH TIME: 1699441117.388702
[11/08 16:28:37    135s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:37    135s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:28:37    135s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1900.8M, EPOCH TIME: 1699441117.388860
[11/08 16:28:37    135s] Fast DP-INIT is on for default
[11/08 16:28:37    135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:37    135s] Atter site array init, number of instance map data is 0.
[11/08 16:28:37    135s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1900.8M, EPOCH TIME: 1699441117.389822
[11/08 16:28:37    135s] 
[11/08 16:28:37    135s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:37    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:1900.8M, EPOCH TIME: 1699441117.390141
[11/08 16:28:37    135s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1900.8M, EPOCH TIME: 1699441117.390222
[11/08 16:28:37    135s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1900.8M, EPOCH TIME: 1699441117.390303
[11/08 16:28:37    135s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1900.8M, EPOCH TIME: 1699441117.390463
[11/08 16:28:37    135s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[11/08 16:28:37    135s] Density distribution unevenness ratio = 2.199%
[11/08 16:28:37    135s] Density distribution unevenness ratio (U70) = 0.000%
[11/08 16:28:37    135s] Density distribution unevenness ratio (U80) = 0.000%
[11/08 16:28:37    135s] Density distribution unevenness ratio (U90) = 0.000%
[11/08 16:28:37    135s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1900.8M, EPOCH TIME: 1699441117.390557
[11/08 16:28:37    135s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1900.8M, EPOCH TIME: 1699441117.390592
[11/08 16:28:37    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:28:37    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] All LLGs are deleted
[11/08 16:28:37    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:37    135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1900.8M, EPOCH TIME: 1699441117.391165
[11/08 16:28:37    135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1900.8M, EPOCH TIME: 1699441117.391406
[11/08 16:28:37    135s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.002, MEM:1900.8M, EPOCH TIME: 1699441117.392093
[11/08 16:28:37    135s] *** Free Virtual Timing Model ...(mem=1900.8M)
[11/08 16:28:37    135s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:37    135s] Set Using Default Delay Limit as 101.
[11/08 16:28:37    135s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:37    135s] Set Default Net Delay as 0 ps.
[11/08 16:28:37    135s] Set Default Net Load as 0 pF. 
[11/08 16:28:37    135s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:37    135s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:37    135s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:37    135s] #################################################################################
[11/08 16:28:37    135s] # Design Stage: PreRoute
[11/08 16:28:37    135s] # Design Name: top
[11/08 16:28:37    135s] # Design Mode: 90nm
[11/08 16:28:37    135s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:37    135s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:37    135s] # Signoff Settings: SI Off 
[11/08 16:28:37    135s] #################################################################################
[11/08 16:28:37    135s] Calculate delays in BcWc mode...
[11/08 16:28:37    135s] Topological Sorting (REAL = 0:00:00.0, MEM = 1900.8M, InitMEM = 1900.8M)
[11/08 16:28:37    135s] Start delay calculation (fullDC) (1 T). (MEM=1900.82)
[11/08 16:28:37    135s] End AAE Lib Interpolated Model. (MEM=1900.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:37    135s] Total number of fetched objects 164
[11/08 16:28:37    135s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:37    135s] End delay calculation. (MEM=1922.52 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:37    136s] End delay calculation (fullDC). (MEM=1922.52 CPU=0:00:00.1 REAL=0:00:00.0)
[11/08 16:28:37    136s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1922.5M) ***
[11/08 16:28:37    136s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:37    136s] Set Using Default Delay Limit as 1000.
[11/08 16:28:37    136s] Set Default Net Delay as 1000 ps.
[11/08 16:28:37    136s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:37    136s] Info: Disable timing driven in postCTS congRepair.
[11/08 16:28:37    136s] 
[11/08 16:28:37    136s] Starting congRepair ...
[11/08 16:28:37    136s] User Input Parameters:
[11/08 16:28:37    136s] - Congestion Driven    : On
[11/08 16:28:37    136s] - Timing Driven        : Off
[11/08 16:28:37    136s] - Area-Violation Based : On
[11/08 16:28:37    136s] - Start Rollback Level : -5
[11/08 16:28:37    136s] - Legalized            : On
[11/08 16:28:37    136s] - Window Based         : Off
[11/08 16:28:37    136s] - eDen incr mode       : Off
[11/08 16:28:37    136s] - Small incr mode      : Off
[11/08 16:28:37    136s] 
[11/08 16:28:37    136s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1913.0M, EPOCH TIME: 1699441117.566060
[11/08 16:28:37    136s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1913.0M, EPOCH TIME: 1699441117.568172
[11/08 16:28:37    136s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1913.0M, EPOCH TIME: 1699441117.568225
[11/08 16:28:37    136s] Starting Early Global Route congestion estimation: mem = 1913.0M
[11/08 16:28:37    136s] (I)      ==================== Layers =====================
[11/08 16:28:37    136s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:37    136s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:28:37    136s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:37    136s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:28:37    136s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:28:37    136s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:28:37    136s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:28:37    136s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:28:37    136s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:28:37    136s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:28:37    136s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:28:37    136s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:28:37    136s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:28:37    136s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:28:37    136s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:28:37    136s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:28:37    136s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:28:37    136s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:28:37    136s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:28:37    136s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:28:37    136s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:28:37    136s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:37    136s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:28:37    136s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:28:37    136s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:28:37    136s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:28:37    136s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:28:37    136s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:28:37    136s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:28:37    136s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:28:37    136s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:28:37    136s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:37    136s] (I)      Started Import and model ( Curr Mem: 1913.00 MB )
[11/08 16:28:37    136s] (I)      Default pattern map key = top_default.
[11/08 16:28:37    136s] (I)      == Non-default Options ==
[11/08 16:28:37    136s] (I)      Maximum routing layer                              : 9
[11/08 16:28:37    136s] (I)      Number of threads                                  : 1
[11/08 16:28:37    136s] (I)      Use non-blocking free Dbs wires                    : false
[11/08 16:28:37    136s] (I)      Method to set GCell size                           : row
[11/08 16:28:37    136s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:28:37    136s] (I)      Use row-based GCell size
[11/08 16:28:37    136s] (I)      Use row-based GCell align
[11/08 16:28:37    136s] (I)      layer 0 area = 280000
[11/08 16:28:37    136s] (I)      layer 1 area = 320000
[11/08 16:28:37    136s] (I)      layer 2 area = 320000
[11/08 16:28:37    136s] (I)      layer 3 area = 320000
[11/08 16:28:37    136s] (I)      layer 4 area = 320000
[11/08 16:28:37    136s] (I)      layer 5 area = 320000
[11/08 16:28:37    136s] (I)      layer 6 area = 320000
[11/08 16:28:37    136s] (I)      layer 7 area = 800000
[11/08 16:28:37    136s] (I)      layer 8 area = 800000
[11/08 16:28:37    136s] (I)      GCell unit size   : 5220
[11/08 16:28:37    136s] (I)      GCell multiplier  : 1
[11/08 16:28:37    136s] (I)      GCell row height  : 5220
[11/08 16:28:37    136s] (I)      Actual row height : 5220
[11/08 16:28:37    136s] (I)      GCell align ref   : 12180 12180
[11/08 16:28:37    136s] [NR-eGR] Track table information for default rule: 
[11/08 16:28:37    136s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:28:37    136s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:28:37    136s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:28:37    136s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:28:37    136s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:28:37    136s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:28:37    136s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:28:37    136s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:28:37    136s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:28:37    136s] (I)      =============== Default via ================
[11/08 16:28:37    136s] (I)      +---+------------------+-------------------+
[11/08 16:28:37    136s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:28:37    136s] (I)      +---+------------------+-------------------+
[11/08 16:28:37    136s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:28:37    136s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:28:37    136s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:28:37    136s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:28:37    136s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:28:37    136s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:28:37    136s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:28:37    136s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:28:37    136s] (I)      +---+------------------+-------------------+
[11/08 16:28:37    136s] [NR-eGR] Read 586 PG shapes
[11/08 16:28:37    136s] [NR-eGR] Read 0 clock shapes
[11/08 16:28:37    136s] [NR-eGR] Read 0 other shapes
[11/08 16:28:37    136s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:28:37    136s] [NR-eGR] #Instance Blockages : 0
[11/08 16:28:37    136s] [NR-eGR] #PG Blockages       : 586
[11/08 16:28:37    136s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:28:37    136s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:28:37    136s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:28:37    136s] [NR-eGR] #Other Blockages    : 0
[11/08 16:28:37    136s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:28:37    136s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:28:37    136s] [NR-eGR] Read 151 nets ( ignored 0 )
[11/08 16:28:37    136s] (I)      early_global_route_priority property id does not exist.
[11/08 16:28:37    136s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:28:37    136s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:37    136s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:37    136s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:37    136s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:37    136s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:28:37    136s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:28:37    136s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:28:37    136s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:28:37    136s] (I)      Number of ignored nets                =      0
[11/08 16:28:37    136s] (I)      Number of connected nets              =      0
[11/08 16:28:37    136s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:28:37    136s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:28:37    136s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:28:37    136s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:28:37    136s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:28:37    136s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:28:37    136s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:28:37    136s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:28:37    136s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:28:37    136s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:28:37    136s] (I)      Ndr track 0 does not exist
[11/08 16:28:37    136s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:28:37    136s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:28:37    136s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:28:37    136s] (I)      Site width          :   580  (dbu)
[11/08 16:28:37    136s] (I)      Row height          :  5220  (dbu)
[11/08 16:28:37    136s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:28:37    136s] (I)      GCell width         :  5220  (dbu)
[11/08 16:28:37    136s] (I)      GCell height        :  5220  (dbu)
[11/08 16:28:37    136s] (I)      Grid                :    22    22     9
[11/08 16:28:37    136s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:28:37    136s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/08 16:28:37    136s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/08 16:28:37    136s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:28:37    136s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:28:37    136s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:28:37    136s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:28:37    136s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:28:37    136s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/08 16:28:37    136s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:28:37    136s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:28:37    136s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:28:37    136s] (I)      --------------------------------------------------------
[11/08 16:28:37    136s] 
[11/08 16:28:37    136s] [NR-eGR] ============ Routing rule table ============
[11/08 16:28:37    136s] [NR-eGR] Rule id: 0  Nets: 151
[11/08 16:28:37    136s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:28:37    136s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:28:37    136s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:28:37    136s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:37    136s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:37    136s] [NR-eGR] ========================================
[11/08 16:28:37    136s] [NR-eGR] 
[11/08 16:28:37    136s] (I)      =============== Blocked Tracks ===============
[11/08 16:28:37    136s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:37    136s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:28:37    136s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:37    136s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:28:37    136s] (I)      |     2 |    4400 |      288 |         6.55% |
[11/08 16:28:37    136s] (I)      |     3 |    4290 |      144 |         3.36% |
[11/08 16:28:37    136s] (I)      |     4 |    4400 |      288 |         6.55% |
[11/08 16:28:37    136s] (I)      |     5 |    4290 |      144 |         3.36% |
[11/08 16:28:37    136s] (I)      |     6 |    4400 |      309 |         7.02% |
[11/08 16:28:37    136s] (I)      |     7 |    4290 |      174 |         4.06% |
[11/08 16:28:37    136s] (I)      |     8 |    1452 |      287 |        19.77% |
[11/08 16:28:37    136s] (I)      |     9 |    1408 |      358 |        25.43% |
[11/08 16:28:37    136s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:37    136s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1913.00 MB )
[11/08 16:28:37    136s] (I)      Reset routing kernel
[11/08 16:28:37    136s] (I)      Started Global Routing ( Curr Mem: 1913.00 MB )
[11/08 16:28:37    136s] (I)      totalPins=480  totalGlobalPin=448 (93.33%)
[11/08 16:28:37    136s] (I)      total 2D Cap : 27677 = (13604 H, 14073 V)
[11/08 16:28:37    136s] [NR-eGR] Layer group 1: route 151 net(s) in layer range [2, 9]
[11/08 16:28:37    136s] (I)      
[11/08 16:28:37    136s] (I)      ============  Phase 1a Route ============
[11/08 16:28:37    136s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:28:37    136s] (I)      
[11/08 16:28:37    136s] (I)      ============  Phase 1b Route ============
[11/08 16:28:37    136s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:28:37    136s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[11/08 16:28:37    136s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/08 16:28:37    136s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/08 16:28:37    136s] (I)      
[11/08 16:28:37    136s] (I)      ============  Phase 1c Route ============
[11/08 16:28:37    136s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:28:37    136s] (I)      
[11/08 16:28:37    136s] (I)      ============  Phase 1d Route ============
[11/08 16:28:37    136s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:28:37    136s] (I)      
[11/08 16:28:37    136s] (I)      ============  Phase 1e Route ============
[11/08 16:28:37    136s] (I)      Usage: 588 = (291 H, 297 V) = (2.14% H, 2.11% V) = (7.595e+02um H, 7.752e+02um V)
[11/08 16:28:37    136s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[11/08 16:28:37    136s] (I)      
[11/08 16:28:37    136s] (I)      ============  Phase 1l Route ============
[11/08 16:28:37    136s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/08 16:28:37    136s] (I)      Layer  2:       4105       490         0           0        4158    ( 0.00%) 
[11/08 16:28:37    136s] (I)      Layer  3:       3997       292         0           0        4158    ( 0.00%) 
[11/08 16:28:37    136s] (I)      Layer  4:       4105         1         0           0        4158    ( 0.00%) 
[11/08 16:28:37    136s] (I)      Layer  5:       3997         0         0           0        4158    ( 0.00%) 
[11/08 16:28:37    136s] (I)      Layer  6:       4085         0         0           0        4158    ( 0.00%) 
[11/08 16:28:37    136s] (I)      Layer  7:       3985         0         0           0        4158    ( 0.00%) 
[11/08 16:28:37    136s] (I)      Layer  8:       1142         0         0         102        1284    ( 7.36%) 
[11/08 16:28:37    136s] (I)      Layer  9:       1049         0         0         111        1275    ( 8.01%) 
[11/08 16:28:37    136s] (I)      Total:         26465       783         0         213       27507    ( 0.77%) 
[11/08 16:28:37    136s] (I)      
[11/08 16:28:37    136s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 16:28:37    136s] [NR-eGR]                        OverCon            
[11/08 16:28:37    136s] [NR-eGR]                         #Gcell     %Gcell
[11/08 16:28:37    136s] [NR-eGR]        Layer             (1-0)    OverCon
[11/08 16:28:37    136s] [NR-eGR] ----------------------------------------------
[11/08 16:28:37    136s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:37    136s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:37    136s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:37    136s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:37    136s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:37    136s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:37    136s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:37    136s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:37    136s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:37    136s] [NR-eGR] ----------------------------------------------
[11/08 16:28:37    136s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/08 16:28:37    136s] [NR-eGR] 
[11/08 16:28:37    136s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1921.00 MB )
[11/08 16:28:37    136s] (I)      total 2D Cap : 27782 = (13665 H, 14117 V)
[11/08 16:28:37    136s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:28:37    136s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1921.0M
[11/08 16:28:37    136s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.016, REAL:0.016, MEM:1921.0M, EPOCH TIME: 1699441117.583776
[11/08 16:28:37    136s] OPERPROF: Starting HotSpotCal at level 1, MEM:1921.0M, EPOCH TIME: 1699441117.583812
[11/08 16:28:37    136s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:37    136s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 16:28:37    136s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:37    136s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 16:28:37    136s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:37    136s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 16:28:37    136s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 16:28:37    136s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1921.0M, EPOCH TIME: 1699441117.584015
[11/08 16:28:37    136s] Skipped repairing congestion.
[11/08 16:28:37    136s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1921.0M, EPOCH TIME: 1699441117.584070
[11/08 16:28:37    136s] Starting Early Global Route wiring: mem = 1921.0M
[11/08 16:28:37    136s] (I)      ============= Track Assignment ============
[11/08 16:28:37    136s] (I)      Started Track Assignment (1T) ( Curr Mem: 1921.00 MB )
[11/08 16:28:37    136s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/08 16:28:37    136s] (I)      Run Multi-thread track assignment
[11/08 16:28:37    136s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1921.00 MB )
[11/08 16:28:37    136s] (I)      Started Export ( Curr Mem: 1921.00 MB )
[11/08 16:28:37    136s] [NR-eGR]                 Length (um)  Vias 
[11/08 16:28:37    136s] [NR-eGR] ----------------------------------
[11/08 16:28:37    136s] [NR-eGR]  Metal1  (1H)             0   480 
[11/08 16:28:37    136s] [NR-eGR]  Metal2  (2V)           839   604 
[11/08 16:28:37    136s] [NR-eGR]  Metal3  (3H)           771     2 
[11/08 16:28:37    136s] [NR-eGR]  Metal4  (4V)             2     0 
[11/08 16:28:37    136s] [NR-eGR]  Metal5  (5H)             0     0 
[11/08 16:28:37    136s] [NR-eGR]  Metal6  (6V)             0     0 
[11/08 16:28:37    136s] [NR-eGR]  Metal7  (7H)             0     0 
[11/08 16:28:37    136s] [NR-eGR]  Metal8  (8V)             0     0 
[11/08 16:28:37    136s] [NR-eGR]  Metal9  (9H)             0     0 
[11/08 16:28:37    136s] [NR-eGR] ----------------------------------
[11/08 16:28:37    136s] [NR-eGR]          Total         1612  1086 
[11/08 16:28:37    136s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:37    136s] [NR-eGR] Total half perimeter of net bounding box: 2485um
[11/08 16:28:37    136s] [NR-eGR] Total length: 1612um, number of vias: 1086
[11/08 16:28:37    136s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:37    136s] [NR-eGR] Total eGR-routed clock nets wire length: 103um, number of vias: 42
[11/08 16:28:37    136s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:37    136s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1921.00 MB )
[11/08 16:28:37    136s] Early Global Route wiring runtime: 0.01 seconds, mem = 1871.0M
[11/08 16:28:37    136s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.006, REAL:0.006, MEM:1871.0M, EPOCH TIME: 1699441117.590337
[11/08 16:28:37    136s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:28:37    136s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:37    136s] *** Finishing placeDesign default flow ***
[11/08 16:28:37    136s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:37    136s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:37    136s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1871.0M **
[11/08 16:28:37    136s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:28:37    136s] 
[11/08 16:28:37    136s] *** Summary of all messages that are not suppressed in this session:
[11/08 16:28:37    136s] Severity  ID               Count  Summary                                  
[11/08 16:28:37    136s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/08 16:28:37    136s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/08 16:28:37    136s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/08 16:28:37    136s] *** Message Summary: 3 warning(s), 2 error(s)
[11/08 16:28:37    136s] 
[11/08 16:28:37    136s] *** placeDesign #6 [finish] : cpu/real = 0:00:03.2/0:00:03.1 (1.0), totSession cpu/real = 0:02:16.1/0:12:57.9 (0.2), mem = 1871.0M
[11/08 16:28:37    136s] 
[11/08 16:28:37    136s] =============================================================================================
[11/08 16:28:37    136s]  Final TAT Report : placeDesign #6                                              21.15-s110_1
[11/08 16:28:37    136s] =============================================================================================
[11/08 16:28:37    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:28:37    136s] ---------------------------------------------------------------------------------------------
[11/08 16:28:37    136s] [ TimingUpdate           ]      6   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[11/08 16:28:37    136s] [ FullDelayCalc          ]      3   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.1
[11/08 16:28:37    136s] [ MISC                   ]          0:00:02.9  (  94.3 % )     0:00:02.9 /  0:00:02.9    1.0
[11/08 16:28:37    136s] ---------------------------------------------------------------------------------------------
[11/08 16:28:37    136s]  placeDesign #6 TOTAL               0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.2    1.0
[11/08 16:28:37    136s] ---------------------------------------------------------------------------------------------
[11/08 16:28:37    136s] 
[11/08 16:28:47    137s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/08 16:28:47    137s] <CMD> setEndCapMode -reset
[11/08 16:28:47    137s] <CMD> setEndCapMode -boundary_tap false
[11/08 16:28:47    137s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/08 16:28:47    137s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[11/08 16:28:47    137s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/08 16:28:47    137s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/08 16:28:47    137s] <CMD> setPlaceMode -reset
[11/08 16:28:47    137s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/08 16:28:48    137s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/08 16:28:48    137s] <CMD> setEndCapMode -reset
[11/08 16:28:48    137s] <CMD> setEndCapMode -boundary_tap false
[11/08 16:28:48    137s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/08 16:28:49    137s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/08 16:28:49    137s] <CMD> setEndCapMode -reset
[11/08 16:28:49    137s] <CMD> setEndCapMode -boundary_tap false
[11/08 16:28:49    137s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/08 16:28:50    137s] <CMD> setPlaceMode -fp false
[11/08 16:28:50    137s] <CMD> place_design
[11/08 16:28:50    137s] *** placeDesign #7 [begin] : totSession cpu/real = 0:02:17.8/0:13:11.1 (0.2), mem = 1877.0M
[11/08 16:28:50    137s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 2, number of sequential = 16, percentage of missing scan cell = 12.50% (2 / 16)
[11/08 16:28:50    137s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:50    137s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:50    137s] #Start colorize_geometry on Wed Nov  8 16:28:50 2023
[11/08 16:28:50    137s] #
[11/08 16:28:50    137s] ### Time Record (colorize_geometry) is installed.
[11/08 16:28:50    137s] ### Time Record (Pre Callback) is installed.
[11/08 16:28:50    137s] ### Time Record (Pre Callback) is uninstalled.
[11/08 16:28:50    137s] ### Time Record (DB Import) is installed.
[11/08 16:28:50    137s] ### import design signature (20): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=1662832204 pin_access=1 inst_pattern=1
[11/08 16:28:50    137s] ### Time Record (DB Import) is uninstalled.
[11/08 16:28:50    137s] ### Time Record (DB Export) is installed.
[11/08 16:28:50    137s] ### export design design signature (21): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=1662832204 pin_access=1 inst_pattern=1
[11/08 16:28:50    137s] ### Time Record (DB Export) is uninstalled.
[11/08 16:28:50    137s] ### Time Record (Post Callback) is installed.
[11/08 16:28:50    137s] ### Time Record (Post Callback) is uninstalled.
[11/08 16:28:50    137s] #
[11/08 16:28:50    137s] #colorize_geometry statistics:
[11/08 16:28:50    137s] #Cpu time = 00:00:00
[11/08 16:28:50    137s] #Elapsed time = 00:00:00
[11/08 16:28:50    137s] #Increased memory = -5.89 (MB)
[11/08 16:28:50    137s] #Total memory = 1725.21 (MB)
[11/08 16:28:50    137s] #Peak memory = 1761.04 (MB)
[11/08 16:28:50    137s] #Number of warnings = 0
[11/08 16:28:50    137s] #Total number of warnings = 0
[11/08 16:28:50    137s] #Number of fails = 0
[11/08 16:28:50    137s] #Total number of fails = 0
[11/08 16:28:50    137s] #Complete colorize_geometry on Wed Nov  8 16:28:50 2023
[11/08 16:28:50    137s] #
[11/08 16:28:50    137s] ### import design signature (22): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/08 16:28:50    137s] ### Time Record (colorize_geometry) is uninstalled.
[11/08 16:28:50    137s] ### 
[11/08 16:28:50    137s] ###   Scalability Statistics
[11/08 16:28:50    137s] ### 
[11/08 16:28:50    137s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:50    137s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/08 16:28:50    137s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:50    137s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:50    137s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:50    137s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:50    137s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:50    137s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:50    137s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:50    137s] ### 
[11/08 16:28:50    137s] *** Starting placeDesign default flow ***
[11/08 16:28:50    137s] ### Creating LA Mngr. totSessionCpu=0:02:18 mem=1873.0M
[11/08 16:28:50    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:18 mem=1873.0M
[11/08 16:28:50    137s] *** Start deleteBufferTree ***
[11/08 16:28:50    137s] Info: Detect buffers to remove automatically.
[11/08 16:28:50    137s] Analyzing netlist ...
[11/08 16:28:50    137s] Updating netlist
[11/08 16:28:50    137s] 
[11/08 16:28:50    137s] *summary: 0 instances (buffers/inverters) removed
[11/08 16:28:50    137s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/08 16:28:50    137s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:50    137s] Set Using Default Delay Limit as 101.
[11/08 16:28:50    137s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:50    137s] Set Default Net Delay as 0 ps.
[11/08 16:28:50    137s] Set Default Net Load as 0 pF. 
[11/08 16:28:50    137s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:50    137s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:51    137s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:51    137s] #################################################################################
[11/08 16:28:51    137s] # Design Stage: PreRoute
[11/08 16:28:51    137s] # Design Name: top
[11/08 16:28:51    137s] # Design Mode: 90nm
[11/08 16:28:51    137s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:51    137s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:51    137s] # Signoff Settings: SI Off 
[11/08 16:28:51    137s] #################################################################################
[11/08 16:28:51    137s] Calculate delays in BcWc mode...
[11/08 16:28:51    137s] Topological Sorting (REAL = 0:00:00.0, MEM = 1890.5M, InitMEM = 1890.5M)
[11/08 16:28:51    137s] Start delay calculation (fullDC) (1 T). (MEM=1890.53)
[11/08 16:28:51    137s] 
[11/08 16:28:51    137s] Trim Metal Layers:
[11/08 16:28:51    137s] LayerId::1 widthSet size::4
[11/08 16:28:51    137s] LayerId::2 widthSet size::4
[11/08 16:28:51    137s] LayerId::3 widthSet size::4
[11/08 16:28:51    137s] LayerId::4 widthSet size::4
[11/08 16:28:51    137s] LayerId::5 widthSet size::4
[11/08 16:28:51    137s] LayerId::6 widthSet size::4
[11/08 16:28:51    137s] LayerId::7 widthSet size::4
[11/08 16:28:51    137s] LayerId::8 widthSet size::4
[11/08 16:28:51    137s] LayerId::9 widthSet size::3
[11/08 16:28:51    137s] Updating RC grid for preRoute extraction ...
[11/08 16:28:51    137s] eee: pegSigSF::1.070000
[11/08 16:28:51    137s] Initializing multi-corner capacitance tables ... 
[11/08 16:28:51    138s] Initializing multi-corner resistance tables ...
[11/08 16:28:51    138s] eee: l::1 avDens::0.072407 usedTrk::39.100000 availTrk::540.000000 sigTrk::39.100000
[11/08 16:28:51    138s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:51    138s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:51    138s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:51    138s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:51    138s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:28:51    138s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:51    138s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:28:51    138s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:28:51    138s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:28:51    138s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:28:51    138s] End AAE Lib Interpolated Model. (MEM=1890.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:51    138s] Total number of fetched objects 164
[11/08 16:28:51    138s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:51    138s] End delay calculation. (MEM=1930.23 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:51    138s] End delay calculation (fullDC). (MEM=1930.23 CPU=0:00:00.1 REAL=0:00:00.0)
[11/08 16:28:51    138s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1930.2M) ***
[11/08 16:28:51    138s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:51    138s] Set Using Default Delay Limit as 1000.
[11/08 16:28:51    138s] Set Default Net Delay as 1000 ps.
[11/08 16:28:51    138s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:51    138s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/08 16:28:51    138s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1920.7M, EPOCH TIME: 1699441131.137703
[11/08 16:28:51    138s] Deleted 0 physical inst  (cell - / prefix -).
[11/08 16:28:51    138s] Did not delete 153 physical insts as they were marked preplaced.
[11/08 16:28:51    138s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1920.7M, EPOCH TIME: 1699441131.137813
[11/08 16:28:51    138s] INFO: #ExclusiveGroups=0
[11/08 16:28:51    138s] INFO: There are no Exclusive Groups.
[11/08 16:28:51    138s] *** Starting "NanoPlace(TM) placement v#6 (mem=1920.7M)" ...
[11/08 16:28:52    139s] *** Build Buffered Sizing Timing Model
[11/08 16:28:52    139s] (cpu=0:00:01.8 mem=1920.7M) ***
[11/08 16:28:53    140s] *** Build Virtual Sizing Timing Model
[11/08 16:28:53    140s] (cpu=0:00:01.9 mem=1920.7M) ***
[11/08 16:28:53    140s] No user-set net weight.
[11/08 16:28:53    140s] Net fanout histogram:
[11/08 16:28:53    140s] 2		: 76 (46.9%) nets
[11/08 16:28:53    140s] 3		: 36 (22.2%) nets
[11/08 16:28:53    140s] 4     -	14	: 48 (29.6%) nets
[11/08 16:28:53    140s] 15    -	39	: 2 (1.2%) nets
[11/08 16:28:53    140s] 40    -	79	: 0 (0.0%) nets
[11/08 16:28:53    140s] 80    -	159	: 0 (0.0%) nets
[11/08 16:28:53    140s] 160   -	319	: 0 (0.0%) nets
[11/08 16:28:53    140s] 320   -	639	: 0 (0.0%) nets
[11/08 16:28:53    140s] 640   -	1279	: 0 (0.0%) nets
[11/08 16:28:53    140s] 1280  -	2559	: 0 (0.0%) nets
[11/08 16:28:53    140s] 2560  -	5119	: 0 (0.0%) nets
[11/08 16:28:53    140s] 5120+		: 0 (0.0%) nets
[11/08 16:28:53    140s] no activity file in design. spp won't run.
[11/08 16:28:53    140s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/08 16:28:53    140s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/08 16:28:53    140s] Define the scan chains before using this option.
[11/08 16:28:53    140s] Type 'man IMPSP-9042' for more detail.
[11/08 16:28:53    140s] Processing tracks to init pin-track alignment.
[11/08 16:28:53    140s] z: 2, totalTracks: 1
[11/08 16:28:53    140s] z: 4, totalTracks: 1
[11/08 16:28:53    140s] z: 6, totalTracks: 1
[11/08 16:28:53    140s] z: 8, totalTracks: 1
[11/08 16:28:53    140s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:53    140s] All LLGs are deleted
[11/08 16:28:53    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1920.7M, EPOCH TIME: 1699441133.040139
[11/08 16:28:53    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1920.7M, EPOCH TIME: 1699441133.040383
[11/08 16:28:53    140s] #std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
[11/08 16:28:53    140s] #ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
[11/08 16:28:53    140s] stdCell: 303 single + 0 double + 0 multi
[11/08 16:28:53    140s] Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
[11/08 16:28:53    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1920.7M, EPOCH TIME: 1699441133.040743
[11/08 16:28:53    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1920.7M, EPOCH TIME: 1699441133.040914
[11/08 16:28:53    140s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:53    140s] Core basic site is gsclib090site
[11/08 16:28:53    140s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1920.7M, EPOCH TIME: 1699441133.049523
[11/08 16:28:53    140s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:53    140s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:28:53    140s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1920.7M, EPOCH TIME: 1699441133.049666
[11/08 16:28:53    140s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:28:53    140s] SiteArray: use 24,576 bytes
[11/08 16:28:53    140s] SiteArray: current memory after site array memory allocation 1920.7M
[11/08 16:28:53    140s] SiteArray: FP blocked sites are writable
[11/08 16:28:53    140s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:53    140s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1920.7M, EPOCH TIME: 1699441133.050036
[11/08 16:28:53    140s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1920.7M, EPOCH TIME: 1699441133.050108
[11/08 16:28:53    140s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:28:53    140s] Atter site array init, number of instance map data is 0.
[11/08 16:28:53    140s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1920.7M, EPOCH TIME: 1699441133.050758
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:53    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1920.7M, EPOCH TIME: 1699441133.051139
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:53    140s] Average module density = 0.609.
[11/08 16:28:53    140s] Density for the design = 0.609.
[11/08 16:28:53    140s]        = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
[11/08 16:28:53    140s] Pin Density = 0.1895.
[11/08 16:28:53    140s]             = total # of pins 509 / total area 2686.
[11/08 16:28:53    140s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1920.7M, EPOCH TIME: 1699441133.051421
[11/08 16:28:53    140s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1920.7M, EPOCH TIME: 1699441133.051493
[11/08 16:28:53    140s] OPERPROF: Starting pre-place ADS at level 1, MEM:1920.7M, EPOCH TIME: 1699441133.051537
[11/08 16:28:53    140s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1920.7M, EPOCH TIME: 1699441133.051650
[11/08 16:28:53    140s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1920.7M, EPOCH TIME: 1699441133.051684
[11/08 16:28:53    140s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1920.7M, EPOCH TIME: 1699441133.051721
[11/08 16:28:53    140s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1920.7M, EPOCH TIME: 1699441133.051753
[11/08 16:28:53    140s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1920.7M, EPOCH TIME: 1699441133.051784
[11/08 16:28:53    140s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1920.7M, EPOCH TIME: 1699441133.051861
[11/08 16:28:53    140s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1920.7M, EPOCH TIME: 1699441133.051894
[11/08 16:28:53    140s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1920.7M, EPOCH TIME: 1699441133.051929
[11/08 16:28:53    140s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1920.7M, EPOCH TIME: 1699441133.051959
[11/08 16:28:53    140s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1920.7M, EPOCH TIME: 1699441133.051994
[11/08 16:28:53    140s] Skip auto density screen due to aggressive settings.
[11/08 16:28:53    140s] res site 1.
[11/08 16:28:53    140s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1920.7M, EPOCH TIME: 1699441133.052155
[11/08 16:28:53    140s] OPERPROF: Starting spMPad at level 1, MEM:1866.7M, EPOCH TIME: 1699441133.053331
[11/08 16:28:53    140s] OPERPROF:   Starting spContextMPad at level 2, MEM:1866.7M, EPOCH TIME: 1699441133.053427
[11/08 16:28:53    140s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1866.7M, EPOCH TIME: 1699441133.053460
[11/08 16:28:53    140s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1866.7M, EPOCH TIME: 1699441133.053491
[11/08 16:28:53    140s] Initial padding reaches pin density 0.364 for top
[11/08 16:28:53    140s] InitPadU 0.609 -> 0.779 for top
[11/08 16:28:53    140s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1866.7M, EPOCH TIME: 1699441133.053875
[11/08 16:28:53    140s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1866.7M, EPOCH TIME: 1699441133.053943
[11/08 16:28:53    140s] === lastAutoLevel = 5 
[11/08 16:28:53    140s] OPERPROF: Starting spInitNetWt at level 1, MEM:1866.7M, EPOCH TIME: 1699441133.054060
[11/08 16:28:53    140s] no activity file in design. spp won't run.
[11/08 16:28:53    140s] [spp] 0
[11/08 16:28:53    140s] [adp] 0:1:1:3
[11/08 16:28:53    140s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.062, REAL:0.062, MEM:1884.2M, EPOCH TIME: 1699441133.115842
[11/08 16:28:53    140s] Clock gating cells determined by native netlist tracing.
[11/08 16:28:53    140s] no activity file in design. spp won't run.
[11/08 16:28:53    140s] no activity file in design. spp won't run.
[11/08 16:28:53    140s] Effort level <high> specified for reg2reg path_group
[11/08 16:28:53    140s] OPERPROF: Starting npMain at level 1, MEM:1887.2M, EPOCH TIME: 1699441133.172994
[11/08 16:28:53    140s] OPERPROF:   Starting npPlace at level 2, MEM:1888.2M, EPOCH TIME: 1699441133.174232
[11/08 16:28:53    140s] Iteration  1: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
[11/08 16:28:53    140s]               Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
[11/08 16:28:53    140s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1888.2M
[11/08 16:28:53    140s] Iteration  2: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
[11/08 16:28:53    140s]               Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
[11/08 16:28:53    140s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1888.2M
[11/08 16:28:53    140s] Iteration  3: Total net bbox = 1.784e+00 (1.05e+00 7.39e-01)
[11/08 16:28:53    140s]               Est.  stn bbox = 1.951e+00 (1.15e+00 8.05e-01)
[11/08 16:28:53    140s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1889.7M
[11/08 16:28:53    140s] Total number of setup views is 1.
[11/08 16:28:53    140s] Total number of active setup views is 1.
[11/08 16:28:53    140s] Active setup views:
[11/08 16:28:53    140s]     BC
[11/08 16:28:53    140s] Iteration  4: Total net bbox = 1.013e+03 (5.46e+02 4.67e+02)
[11/08 16:28:53    140s]               Est.  stn bbox = 1.136e+03 (6.13e+02 5.23e+02)
[11/08 16:28:53    140s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1889.7M
[11/08 16:28:53    140s] Iteration  5: Total net bbox = 1.206e+03 (6.67e+02 5.39e+02)
[11/08 16:28:53    140s]               Est.  stn bbox = 1.340e+03 (7.42e+02 5.98e+02)
[11/08 16:28:53    140s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1889.7M
[11/08 16:28:53    140s] OPERPROF:   Finished npPlace at level 2, CPU:0.144, REAL:0.139, MEM:1889.7M, EPOCH TIME: 1699441133.313711
[11/08 16:28:53    140s] OPERPROF: Finished npMain at level 1, CPU:0.146, REAL:0.142, MEM:1889.7M, EPOCH TIME: 1699441133.314750
[11/08 16:28:53    140s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1889.7M, EPOCH TIME: 1699441133.314922
[11/08 16:28:53    140s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:28:53    140s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1889.7M, EPOCH TIME: 1699441133.315036
[11/08 16:28:53    140s] Legalizing MH Cells... 0 / 0 (level 5)
[11/08 16:28:53    140s] No instances found in the vector
[11/08 16:28:53    140s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1889.7M, DRC: 0)
[11/08 16:28:53    140s] 0 (out of 0) MH cells were successfully legalized.
[11/08 16:28:53    140s] OPERPROF: Starting npMain at level 1, MEM:1889.7M, EPOCH TIME: 1699441133.315145
[11/08 16:28:53    140s] OPERPROF:   Starting npPlace at level 2, MEM:1889.7M, EPOCH TIME: 1699441133.316058
[11/08 16:28:53    140s] Iteration  6: Total net bbox = 1.486e+03 (7.82e+02 7.04e+02)
[11/08 16:28:53    140s]               Est.  stn bbox = 1.623e+03 (8.58e+02 7.65e+02)
[11/08 16:28:53    140s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1890.7M
[11/08 16:28:53    140s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:28:53    140s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1890.7M, EPOCH TIME: 1699441133.502134
[11/08 16:28:53    140s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1890.7M, EPOCH TIME: 1699441133.502227
[11/08 16:28:53    140s] Iteration  7: Total net bbox = 1.257e+03 (6.22e+02 6.35e+02)
[11/08 16:28:53    140s]               Est.  stn bbox = 1.370e+03 (6.85e+02 6.85e+02)
[11/08 16:28:53    140s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1890.7M
[11/08 16:28:53    140s] OPERPROF:   Finished npPlace at level 2, CPU:0.189, REAL:0.186, MEM:1890.7M, EPOCH TIME: 1699441133.502527
[11/08 16:28:53    140s] OPERPROF: Finished npMain at level 1, CPU:0.190, REAL:0.188, MEM:1890.7M, EPOCH TIME: 1699441133.503503
[11/08 16:28:53    140s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1890.7M, EPOCH TIME: 1699441133.503593
[11/08 16:28:53    140s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:28:53    140s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1890.7M, EPOCH TIME: 1699441133.503662
[11/08 16:28:53    140s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1890.7M, EPOCH TIME: 1699441133.503699
[11/08 16:28:53    140s] Starting Early Global Route rough congestion estimation: mem = 1890.7M
[11/08 16:28:53    140s] (I)      ==================== Layers =====================
[11/08 16:28:53    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:53    140s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:28:53    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:53    140s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:53    140s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:28:53    140s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:28:53    140s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:28:53    140s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:28:53    140s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:28:53    140s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:28:53    140s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:28:53    140s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:28:53    140s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:28:53    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:53    140s] (I)      Started Import and model ( Curr Mem: 1890.66 MB )
[11/08 16:28:53    140s] (I)      Default pattern map key = top_default.
[11/08 16:28:53    140s] (I)      == Non-default Options ==
[11/08 16:28:53    140s] (I)      Print mode                                         : 2
[11/08 16:28:53    140s] (I)      Stop if highly congested                           : false
[11/08 16:28:53    140s] (I)      Maximum routing layer                              : 9
[11/08 16:28:53    140s] (I)      Assign partition pins                              : false
[11/08 16:28:53    140s] (I)      Support large GCell                                : true
[11/08 16:28:53    140s] (I)      Number of threads                                  : 1
[11/08 16:28:53    140s] (I)      Number of rows per GCell                           : 2
[11/08 16:28:53    140s] (I)      Max num rows per GCell                             : 32
[11/08 16:28:53    140s] (I)      Method to set GCell size                           : row
[11/08 16:28:53    140s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:28:53    140s] (I)      Use row-based GCell size
[11/08 16:28:53    140s] (I)      Use row-based GCell align
[11/08 16:28:53    140s] (I)      layer 0 area = 280000
[11/08 16:28:53    140s] (I)      layer 1 area = 320000
[11/08 16:28:53    140s] (I)      layer 2 area = 320000
[11/08 16:28:53    140s] (I)      layer 3 area = 320000
[11/08 16:28:53    140s] (I)      layer 4 area = 320000
[11/08 16:28:53    140s] (I)      layer 5 area = 320000
[11/08 16:28:53    140s] (I)      layer 6 area = 320000
[11/08 16:28:53    140s] (I)      layer 7 area = 800000
[11/08 16:28:53    140s] (I)      layer 8 area = 800000
[11/08 16:28:53    140s] (I)      GCell unit size   : 5220
[11/08 16:28:53    140s] (I)      GCell multiplier  : 2
[11/08 16:28:53    140s] (I)      GCell row height  : 5220
[11/08 16:28:53    140s] (I)      Actual row height : 5220
[11/08 16:28:53    140s] (I)      GCell align ref   : 12180 12180
[11/08 16:28:53    140s] [NR-eGR] Track table information for default rule: 
[11/08 16:28:53    140s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:28:53    140s] (I)      =============== Default via ================
[11/08 16:28:53    140s] (I)      +---+------------------+-------------------+
[11/08 16:28:53    140s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:28:53    140s] (I)      +---+------------------+-------------------+
[11/08 16:28:53    140s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:28:53    140s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:28:53    140s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:28:53    140s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:28:53    140s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:28:53    140s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:28:53    140s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:28:53    140s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:28:53    140s] (I)      +---+------------------+-------------------+
[11/08 16:28:53    140s] [NR-eGR] Read 586 PG shapes
[11/08 16:28:53    140s] [NR-eGR] Read 0 clock shapes
[11/08 16:28:53    140s] [NR-eGR] Read 0 other shapes
[11/08 16:28:53    140s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:28:53    140s] [NR-eGR] #Instance Blockages : 0
[11/08 16:28:53    140s] [NR-eGR] #PG Blockages       : 586
[11/08 16:28:53    140s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:28:53    140s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:28:53    140s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:28:53    140s] [NR-eGR] #Other Blockages    : 0
[11/08 16:28:53    140s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:28:53    140s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:28:53    140s] [NR-eGR] Read 151 nets ( ignored 0 )
[11/08 16:28:53    140s] (I)      early_global_route_priority property id does not exist.
[11/08 16:28:53    140s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:28:53    140s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:28:53    140s] (I)      Number of ignored nets                =      0
[11/08 16:28:53    140s] (I)      Number of connected nets              =      0
[11/08 16:28:53    140s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:28:53    140s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:28:53    140s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:28:53    140s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:28:53    140s] (I)      Ndr track 0 does not exist
[11/08 16:28:53    140s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:28:53    140s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:28:53    140s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:28:53    140s] (I)      Site width          :   580  (dbu)
[11/08 16:28:53    140s] (I)      Row height          :  5220  (dbu)
[11/08 16:28:53    140s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:28:53    140s] (I)      GCell width         : 10440  (dbu)
[11/08 16:28:53    140s] (I)      GCell height        : 10440  (dbu)
[11/08 16:28:53    140s] (I)      Grid                :    11    11     9
[11/08 16:28:53    140s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:28:53    140s] (I)      Vertical capacity   :     0 10440     0 10440     0 10440     0 10440     0
[11/08 16:28:53    140s] (I)      Horizontal capacity :     0     0 10440     0 10440     0 10440     0 10440
[11/08 16:28:53    140s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:28:53    140s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:28:53    140s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:28:53    140s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:28:53    140s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:28:53    140s] (I)      Num tracks per GCell: 21.75 18.00 18.00 18.00 18.00 18.00 18.00  6.00  6.00
[11/08 16:28:53    140s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:28:53    140s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:28:53    140s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:28:53    140s] (I)      --------------------------------------------------------
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s] [NR-eGR] ============ Routing rule table ============
[11/08 16:28:53    140s] [NR-eGR] Rule id: 0  Nets: 151
[11/08 16:28:53    140s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:28:53    140s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:28:53    140s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:28:53    140s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:53    140s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:53    140s] [NR-eGR] ========================================
[11/08 16:28:53    140s] [NR-eGR] 
[11/08 16:28:53    140s] (I)      =============== Blocked Tracks ===============
[11/08 16:28:53    140s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:53    140s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:28:53    140s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:53    140s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:28:53    140s] (I)      |     2 |    2200 |      152 |         6.91% |
[11/08 16:28:53    140s] (I)      |     3 |    2145 |      144 |         6.71% |
[11/08 16:28:53    140s] (I)      |     4 |    2200 |      152 |         6.91% |
[11/08 16:28:53    140s] (I)      |     5 |    2145 |      144 |         6.71% |
[11/08 16:28:53    140s] (I)      |     6 |    2200 |      167 |         7.59% |
[11/08 16:28:53    140s] (I)      |     7 |    2145 |      159 |         7.41% |
[11/08 16:28:53    140s] (I)      |     8 |     726 |      150 |        20.66% |
[11/08 16:28:53    140s] (I)      |     9 |     704 |      180 |        25.57% |
[11/08 16:28:53    140s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:53    140s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1890.66 MB )
[11/08 16:28:53    140s] (I)      Reset routing kernel
[11/08 16:28:53    140s] (I)      numLocalWires=221  numGlobalNetBranches=74  numLocalNetBranches=39
[11/08 16:28:53    140s] (I)      totalPins=480  totalGlobalPin=336 (70.00%)
[11/08 16:28:53    140s] (I)      total 2D Cap : 13881 = (6807 H, 7074 V)
[11/08 16:28:53    140s] (I)      
[11/08 16:28:53    140s] (I)      ============  Phase 1a Route ============
[11/08 16:28:53    140s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/08 16:28:53    140s] (I)      Usage: 293 = (150 H, 143 V) = (2.20% H, 2.02% V) = (7.830e+02um H, 7.465e+02um V)
[11/08 16:28:53    140s] (I)      
[11/08 16:28:53    140s] (I)      ============  Phase 1b Route ============
[11/08 16:28:53    140s] (I)      Usage: 293 = (150 H, 143 V) = (2.20% H, 2.02% V) = (7.830e+02um H, 7.465e+02um V)
[11/08 16:28:53    140s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:28:53    140s] Finished Early Global Route rough congestion estimation: mem = 1890.7M
[11/08 16:28:53    140s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:1890.7M, EPOCH TIME: 1699441133.514796
[11/08 16:28:53    140s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/08 16:28:53    140s] OPERPROF: Starting CDPad at level 1, MEM:1890.7M, EPOCH TIME: 1699441133.514846
[11/08 16:28:53    140s] CDPadU 0.777 -> 0.777. R=0.607, N=150, GS=5.220
[11/08 16:28:53    140s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:1890.7M, EPOCH TIME: 1699441133.515711
[11/08 16:28:53    140s] OPERPROF: Starting npMain at level 1, MEM:1890.7M, EPOCH TIME: 1699441133.515836
[11/08 16:28:53    140s] OPERPROF:   Starting npPlace at level 2, MEM:1890.7M, EPOCH TIME: 1699441133.516702
[11/08 16:28:53    140s] AB param 100.0% (150/150).
[11/08 16:28:53    140s] OPERPROF:   Finished npPlace at level 2, CPU:0.001, REAL:0.001, MEM:1890.7M, EPOCH TIME: 1699441133.518102
[11/08 16:28:53    140s] OPERPROF: Finished npMain at level 1, CPU:0.003, REAL:0.003, MEM:1890.7M, EPOCH TIME: 1699441133.519070
[11/08 16:28:53    140s] Global placement CDP is working on the selected area.
[11/08 16:28:53    140s] OPERPROF: Starting npMain at level 1, MEM:1890.7M, EPOCH TIME: 1699441133.519146
[11/08 16:28:53    140s] OPERPROF:   Starting npPlace at level 2, MEM:1890.7M, EPOCH TIME: 1699441133.519951
[11/08 16:28:53    140s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:28:53    140s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1891.7M, EPOCH TIME: 1699441133.689987
[11/08 16:28:53    140s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1699441133.690064
[11/08 16:28:53    140s] OPERPROF:   Finished npPlace at level 2, CPU:0.173, REAL:0.170, MEM:1891.7M, EPOCH TIME: 1699441133.690168
[11/08 16:28:53    140s] OPERPROF: Finished npMain at level 1, CPU:0.175, REAL:0.172, MEM:1891.7M, EPOCH TIME: 1699441133.691061
[11/08 16:28:53    140s] Iteration  8: Total net bbox = 1.698e+03 (9.32e+02 7.67e+02)
[11/08 16:28:53    140s]               Est.  stn bbox = 1.844e+03 (1.01e+03 8.33e+02)
[11/08 16:28:53    140s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1891.7M
[11/08 16:28:53    140s] [adp] clock
[11/08 16:28:53    140s] [adp] weight, nr nets, wire length
[11/08 16:28:53    140s] [adp]      0        1  70.823000
[11/08 16:28:53    140s] [adp] data
[11/08 16:28:53    140s] [adp] weight, nr nets, wire length
[11/08 16:28:53    140s] [adp]      0      161  1711.489500
[11/08 16:28:53    140s] [adp] 0.000000|0.000000|0.000000
[11/08 16:28:53    140s] Iteration  9: Total net bbox = 1.698e+03 (9.32e+02 7.67e+02)
[11/08 16:28:53    140s]               Est.  stn bbox = 1.844e+03 (1.01e+03 8.33e+02)
[11/08 16:28:53    140s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1891.7M
[11/08 16:28:53    140s] *** cost = 1.698e+03 (9.32e+02 7.67e+02) (cpu for global=0:00:00.6) real=0:00:00.0***
[11/08 16:28:53    140s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[11/08 16:28:53    140s] Saved padding area to DB
[11/08 16:28:53    140s] All LLGs are deleted
[11/08 16:28:53    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:28:53    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1891.7M, EPOCH TIME: 1699441133.716143
[11/08 16:28:53    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1699441133.716410
[11/08 16:28:53    140s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[11/08 16:28:53    140s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:00.0
[11/08 16:28:53    140s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/08 16:28:53    140s] Type 'man IMPSP-9025' for more detail.
[11/08 16:28:53    140s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1891.7M, EPOCH TIME: 1699441133.717173
[11/08 16:28:53    140s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1891.7M, EPOCH TIME: 1699441133.717246
[11/08 16:28:53    140s] Processing tracks to init pin-track alignment.
[11/08 16:28:53    140s] z: 2, totalTracks: 1
[11/08 16:28:53    140s] z: 4, totalTracks: 1
[11/08 16:28:53    140s] z: 6, totalTracks: 1
[11/08 16:28:53    140s] z: 8, totalTracks: 1
[11/08 16:28:53    140s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:53    140s] All LLGs are deleted
[11/08 16:28:53    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1891.7M, EPOCH TIME: 1699441133.719477
[11/08 16:28:53    140s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1699441133.719701
[11/08 16:28:53    140s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1891.7M, EPOCH TIME: 1699441133.719805
[11/08 16:28:53    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1891.7M, EPOCH TIME: 1699441133.719960
[11/08 16:28:53    140s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:53    140s] Core basic site is gsclib090site
[11/08 16:28:53    140s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1891.7M, EPOCH TIME: 1699441133.728769
[11/08 16:28:53    140s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:53    140s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:28:53    140s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1699441133.728902
[11/08 16:28:53    140s] Fast DP-INIT is on for default
[11/08 16:28:53    140s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:53    140s] Atter site array init, number of instance map data is 0.
[11/08 16:28:53    140s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1891.7M, EPOCH TIME: 1699441133.729835
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:53    140s] OPERPROF:       Starting CMU at level 4, MEM:1891.7M, EPOCH TIME: 1699441133.730199
[11/08 16:28:53    140s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1699441133.730545
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s] Bad Lib Cell Checking (CMU) is done! (0)
[11/08 16:28:53    140s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:1891.7M, EPOCH TIME: 1699441133.730642
[11/08 16:28:53    140s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1891.7M, EPOCH TIME: 1699441133.730678
[11/08 16:28:53    140s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1699441133.730713
[11/08 16:28:53    140s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1891.7MB).
[11/08 16:28:53    140s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:1891.7M, EPOCH TIME: 1699441133.730857
[11/08 16:28:53    140s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:1891.7M, EPOCH TIME: 1699441133.730888
[11/08 16:28:53    140s] TDRefine: refinePlace mode is spiral
[11/08 16:28:53    140s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.6
[11/08 16:28:53    140s] OPERPROF: Starting RefinePlace at level 1, MEM:1891.7M, EPOCH TIME: 1699441133.730933
[11/08 16:28:53    140s] *** Starting refinePlace (0:02:21 mem=1891.7M) ***
[11/08 16:28:53    140s] Total net bbox length = 1.782e+03 (9.530e+02 8.293e+02) (ext = 3.639e+02)
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:53    140s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:28:53    140s] (I)      Default pattern map key = top_default.
[11/08 16:28:53    140s] (I)      Default pattern map key = top_default.
[11/08 16:28:53    140s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1891.7M, EPOCH TIME: 1699441133.732951
[11/08 16:28:53    140s] Starting refinePlace ...
[11/08 16:28:53    140s] (I)      Default pattern map key = top_default.
[11/08 16:28:53    140s] (I)      Default pattern map key = top_default.
[11/08 16:28:53    140s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1891.7M, EPOCH TIME: 1699441133.734738
[11/08 16:28:53    140s] DDP initSite1 nrRow 17 nrJob 17
[11/08 16:28:53    140s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1891.7M, EPOCH TIME: 1699441133.734787
[11/08 16:28:53    140s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1699441133.734823
[11/08 16:28:53    140s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1891.7M, EPOCH TIME: 1699441133.734854
[11/08 16:28:53    140s] DDP markSite nrRow 17 nrJob 17
[11/08 16:28:53    140s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1699441133.734895
[11/08 16:28:53    140s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1699441133.734926
[11/08 16:28:53    140s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1891.7M, EPOCH TIME: 1699441133.735059
[11/08 16:28:53    140s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1891.7M, EPOCH TIME: 1699441133.735090
[11/08 16:28:53    140s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1699441133.735156
[11/08 16:28:53    140s] ** Cut row section cpu time 0:00:00.0.
[11/08 16:28:53    140s]  ** Cut row section real time 0:00:00.0.
[11/08 16:28:53    140s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1699441133.735202
[11/08 16:28:53    140s]   Spread Effort: high, standalone mode, useDDP on.
[11/08 16:28:53    140s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1891.7MB) @(0:02:21 - 0:02:21).
[11/08 16:28:53    140s] Move report: preRPlace moves 150 insts, mean move: 0.42 um, max move: 3.20 um 
[11/08 16:28:53    140s] 	Max move on inst (p03_ain_reg[6]): (26.12, 42.61) --> (25.52, 40.02)
[11/08 16:28:53    140s] 	Length: 28 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX2
[11/08 16:28:53    140s] wireLenOptFixPriorityInst 0 inst fixed
[11/08 16:28:53    140s] Placement tweakage begins.
[11/08 16:28:53    140s] wire length = 2.079e+03
[11/08 16:28:53    140s] wire length = 1.940e+03
[11/08 16:28:53    140s] Placement tweakage ends.
[11/08 16:28:53    140s] Move report: tweak moves 38 insts, mean move: 2.67 um, max move: 5.51 um 
[11/08 16:28:53    140s] 	Max move on inst (g10554__8246): (28.13, 19.14) --> (31.03, 16.53)
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:28:53    140s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:28:53    140s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:53    140s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:53    140s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1915.7MB) @(0:02:21 - 0:02:21).
[11/08 16:28:53    140s] Move report: Detail placement moves 150 insts, mean move: 0.86 um, max move: 7.76 um 
[11/08 16:28:53    140s] 	Max move on inst (g10487): (13.13, 24.35) --> (18.27, 26.97)
[11/08 16:28:53    140s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1915.7MB
[11/08 16:28:53    140s] Statistics of distance of Instance movement in refine placement:
[11/08 16:28:53    140s]   maximum (X+Y) =         7.76 um
[11/08 16:28:53    140s]   inst (g10487) with max move: (13.135, 24.349) -> (18.27, 26.97)
[11/08 16:28:53    140s]   mean    (X+Y) =         0.86 um
[11/08 16:28:53    140s] Summary Report:
[11/08 16:28:53    140s] Instances move: 150 (out of 150 movable)
[11/08 16:28:53    140s] Instances flipped: 0
[11/08 16:28:53    140s] Mean displacement: 0.86 um
[11/08 16:28:53    140s] Max displacement: 7.76 um (Instance: g10487) (13.135, 24.349) -> (18.27, 26.97)
[11/08 16:28:53    140s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: CLKINVX1
[11/08 16:28:53    140s] Total instances moved : 150
[11/08 16:28:53    140s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.017, REAL:0.017, MEM:1915.7M, EPOCH TIME: 1699441133.749770
[11/08 16:28:53    140s] Total net bbox length = 1.698e+03 (8.470e+02 8.506e+02) (ext = 3.046e+02)
[11/08 16:28:53    140s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1915.7MB
[11/08 16:28:53    140s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1915.7MB) @(0:02:21 - 0:02:21).
[11/08 16:28:53    140s] *** Finished refinePlace (0:02:21 mem=1915.7M) ***
[11/08 16:28:53    140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.6
[11/08 16:28:53    140s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.019, MEM:1915.7M, EPOCH TIME: 1699441133.750091
[11/08 16:28:53    140s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1915.7M, EPOCH TIME: 1699441133.750142
[11/08 16:28:53    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:303).
[11/08 16:28:53    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] All LLGs are deleted
[11/08 16:28:53    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1915.7M, EPOCH TIME: 1699441133.750845
[11/08 16:28:53    140s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1915.7M, EPOCH TIME: 1699441133.751045
[11/08 16:28:53    140s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1915.7M, EPOCH TIME: 1699441133.751790
[11/08 16:28:53    140s] *** End of Placement (cpu=0:00:02.6, real=0:00:02.0, mem=1915.7M) ***
[11/08 16:28:53    140s] Processing tracks to init pin-track alignment.
[11/08 16:28:53    140s] z: 2, totalTracks: 1
[11/08 16:28:53    140s] z: 4, totalTracks: 1
[11/08 16:28:53    140s] z: 6, totalTracks: 1
[11/08 16:28:53    140s] z: 8, totalTracks: 1
[11/08 16:28:53    140s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:53    140s] All LLGs are deleted
[11/08 16:28:53    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1915.7M, EPOCH TIME: 1699441133.754163
[11/08 16:28:53    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1915.7M, EPOCH TIME: 1699441133.754449
[11/08 16:28:53    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1915.7M, EPOCH TIME: 1699441133.754529
[11/08 16:28:53    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1915.7M, EPOCH TIME: 1699441133.754677
[11/08 16:28:53    140s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:53    140s] Core basic site is gsclib090site
[11/08 16:28:53    140s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1915.7M, EPOCH TIME: 1699441133.763509
[11/08 16:28:53    140s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:53    140s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:28:53    140s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1915.7M, EPOCH TIME: 1699441133.763638
[11/08 16:28:53    140s] Fast DP-INIT is on for default
[11/08 16:28:53    140s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:53    140s] Atter site array init, number of instance map data is 0.
[11/08 16:28:53    140s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1915.7M, EPOCH TIME: 1699441133.764526
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:53    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1915.7M, EPOCH TIME: 1699441133.764852
[11/08 16:28:53    140s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1915.7M, EPOCH TIME: 1699441133.764933
[11/08 16:28:53    140s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1915.7M, EPOCH TIME: 1699441133.765015
[11/08 16:28:53    140s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1915.7M, EPOCH TIME: 1699441133.765128
[11/08 16:28:53    140s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[11/08 16:28:53    140s] Density distribution unevenness ratio = 2.199%
[11/08 16:28:53    140s] Density distribution unevenness ratio (U70) = 0.000%
[11/08 16:28:53    140s] Density distribution unevenness ratio (U80) = 0.000%
[11/08 16:28:53    140s] Density distribution unevenness ratio (U90) = 0.000%
[11/08 16:28:53    140s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1915.7M, EPOCH TIME: 1699441133.765211
[11/08 16:28:53    140s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1915.7M, EPOCH TIME: 1699441133.765244
[11/08 16:28:53    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:28:53    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] All LLGs are deleted
[11/08 16:28:53    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:53    140s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1915.7M, EPOCH TIME: 1699441133.765815
[11/08 16:28:53    140s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1915.7M, EPOCH TIME: 1699441133.766006
[11/08 16:28:53    140s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1915.7M, EPOCH TIME: 1699441133.766664
[11/08 16:28:53    140s] *** Free Virtual Timing Model ...(mem=1915.7M)
[11/08 16:28:53    140s] Starting IO pin assignment...
[11/08 16:28:53    140s] The design is not routed. Using placement based method for pin assignment.
[11/08 16:28:53    140s] Completed IO pin assignment.
[11/08 16:28:53    140s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:53    140s] Set Using Default Delay Limit as 101.
[11/08 16:28:53    140s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:53    140s] Set Default Net Delay as 0 ps.
[11/08 16:28:53    140s] Set Default Net Load as 0 pF. 
[11/08 16:28:53    140s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:53    140s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:53    140s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:53    140s] #################################################################################
[11/08 16:28:53    140s] # Design Stage: PreRoute
[11/08 16:28:53    140s] # Design Name: top
[11/08 16:28:53    140s] # Design Mode: 90nm
[11/08 16:28:53    140s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:53    140s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:53    140s] # Signoff Settings: SI Off 
[11/08 16:28:53    140s] #################################################################################
[11/08 16:28:53    140s] Calculate delays in BcWc mode...
[11/08 16:28:53    140s] Topological Sorting (REAL = 0:00:00.0, MEM = 1915.7M, InitMEM = 1915.7M)
[11/08 16:28:53    140s] Start delay calculation (fullDC) (1 T). (MEM=1915.66)
[11/08 16:28:53    140s] End AAE Lib Interpolated Model. (MEM=1915.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:53    140s] Total number of fetched objects 164
[11/08 16:28:53    140s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:53    140s] End delay calculation. (MEM=1947.36 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:53    140s] End delay calculation (fullDC). (MEM=1947.36 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:53    140s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1947.4M) ***
[11/08 16:28:53    140s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:53    140s] Set Using Default Delay Limit as 1000.
[11/08 16:28:53    140s] Set Default Net Delay as 1000 ps.
[11/08 16:28:53    140s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:53    140s] Info: Disable timing driven in postCTS congRepair.
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s] Starting congRepair ...
[11/08 16:28:53    140s] User Input Parameters:
[11/08 16:28:53    140s] - Congestion Driven    : On
[11/08 16:28:53    140s] - Timing Driven        : Off
[11/08 16:28:53    140s] - Area-Violation Based : On
[11/08 16:28:53    140s] - Start Rollback Level : -5
[11/08 16:28:53    140s] - Legalized            : On
[11/08 16:28:53    140s] - Window Based         : Off
[11/08 16:28:53    140s] - eDen incr mode       : Off
[11/08 16:28:53    140s] - Small incr mode      : Off
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1937.8M, EPOCH TIME: 1699441133.942880
[11/08 16:28:53    140s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1937.8M, EPOCH TIME: 1699441133.945018
[11/08 16:28:53    140s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1937.8M, EPOCH TIME: 1699441133.945070
[11/08 16:28:53    140s] Starting Early Global Route congestion estimation: mem = 1937.8M
[11/08 16:28:53    140s] (I)      ==================== Layers =====================
[11/08 16:28:53    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:53    140s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:28:53    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:53    140s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:28:53    140s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:28:53    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:53    140s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:28:53    140s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:28:53    140s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:28:53    140s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:28:53    140s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:28:53    140s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:28:53    140s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:28:53    140s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:28:53    140s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:28:53    140s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:53    140s] (I)      Started Import and model ( Curr Mem: 1937.84 MB )
[11/08 16:28:53    140s] (I)      Default pattern map key = top_default.
[11/08 16:28:53    140s] (I)      == Non-default Options ==
[11/08 16:28:53    140s] (I)      Maximum routing layer                              : 9
[11/08 16:28:53    140s] (I)      Number of threads                                  : 1
[11/08 16:28:53    140s] (I)      Use non-blocking free Dbs wires                    : false
[11/08 16:28:53    140s] (I)      Method to set GCell size                           : row
[11/08 16:28:53    140s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:28:53    140s] (I)      Use row-based GCell size
[11/08 16:28:53    140s] (I)      Use row-based GCell align
[11/08 16:28:53    140s] (I)      layer 0 area = 280000
[11/08 16:28:53    140s] (I)      layer 1 area = 320000
[11/08 16:28:53    140s] (I)      layer 2 area = 320000
[11/08 16:28:53    140s] (I)      layer 3 area = 320000
[11/08 16:28:53    140s] (I)      layer 4 area = 320000
[11/08 16:28:53    140s] (I)      layer 5 area = 320000
[11/08 16:28:53    140s] (I)      layer 6 area = 320000
[11/08 16:28:53    140s] (I)      layer 7 area = 800000
[11/08 16:28:53    140s] (I)      layer 8 area = 800000
[11/08 16:28:53    140s] (I)      GCell unit size   : 5220
[11/08 16:28:53    140s] (I)      GCell multiplier  : 1
[11/08 16:28:53    140s] (I)      GCell row height  : 5220
[11/08 16:28:53    140s] (I)      Actual row height : 5220
[11/08 16:28:53    140s] (I)      GCell align ref   : 12180 12180
[11/08 16:28:53    140s] [NR-eGR] Track table information for default rule: 
[11/08 16:28:53    140s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:28:53    140s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:28:53    140s] (I)      =============== Default via ================
[11/08 16:28:53    140s] (I)      +---+------------------+-------------------+
[11/08 16:28:53    140s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:28:53    140s] (I)      +---+------------------+-------------------+
[11/08 16:28:53    140s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:28:53    140s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:28:53    140s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:28:53    140s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:28:53    140s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:28:53    140s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:28:53    140s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:28:53    140s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:28:53    140s] (I)      +---+------------------+-------------------+
[11/08 16:28:53    140s] [NR-eGR] Read 586 PG shapes
[11/08 16:28:53    140s] [NR-eGR] Read 0 clock shapes
[11/08 16:28:53    140s] [NR-eGR] Read 0 other shapes
[11/08 16:28:53    140s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:28:53    140s] [NR-eGR] #Instance Blockages : 0
[11/08 16:28:53    140s] [NR-eGR] #PG Blockages       : 586
[11/08 16:28:53    140s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:28:53    140s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:28:53    140s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:28:53    140s] [NR-eGR] #Other Blockages    : 0
[11/08 16:28:53    140s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:28:53    140s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:28:53    140s] [NR-eGR] Read 162 nets ( ignored 0 )
[11/08 16:28:53    140s] (I)      early_global_route_priority property id does not exist.
[11/08 16:28:53    140s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:28:53    140s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:28:53    140s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:28:53    140s] (I)      Number of ignored nets                =      0
[11/08 16:28:53    140s] (I)      Number of connected nets              =      0
[11/08 16:28:53    140s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:28:53    140s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:28:53    140s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:28:53    140s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:28:53    140s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:28:53    140s] (I)      Ndr track 0 does not exist
[11/08 16:28:53    140s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:28:53    140s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:28:53    140s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:28:53    140s] (I)      Site width          :   580  (dbu)
[11/08 16:28:53    140s] (I)      Row height          :  5220  (dbu)
[11/08 16:28:53    140s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:28:53    140s] (I)      GCell width         :  5220  (dbu)
[11/08 16:28:53    140s] (I)      GCell height        :  5220  (dbu)
[11/08 16:28:53    140s] (I)      Grid                :    22    22     9
[11/08 16:28:53    140s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:28:53    140s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/08 16:28:53    140s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/08 16:28:53    140s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:28:53    140s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:28:53    140s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:28:53    140s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:28:53    140s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:28:53    140s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/08 16:28:53    140s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:28:53    140s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:28:53    140s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:28:53    140s] (I)      --------------------------------------------------------
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s] [NR-eGR] ============ Routing rule table ============
[11/08 16:28:53    140s] [NR-eGR] Rule id: 0  Nets: 162
[11/08 16:28:53    140s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:28:53    140s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:28:53    140s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:28:53    140s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:53    140s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:53    140s] [NR-eGR] ========================================
[11/08 16:28:53    140s] [NR-eGR] 
[11/08 16:28:53    140s] (I)      =============== Blocked Tracks ===============
[11/08 16:28:53    140s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:53    140s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:28:53    140s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:53    140s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:28:53    140s] (I)      |     2 |    4400 |      288 |         6.55% |
[11/08 16:28:53    140s] (I)      |     3 |    4290 |      144 |         3.36% |
[11/08 16:28:53    140s] (I)      |     4 |    4400 |      288 |         6.55% |
[11/08 16:28:53    140s] (I)      |     5 |    4290 |      144 |         3.36% |
[11/08 16:28:53    140s] (I)      |     6 |    4400 |      309 |         7.02% |
[11/08 16:28:53    140s] (I)      |     7 |    4290 |      174 |         4.06% |
[11/08 16:28:53    140s] (I)      |     8 |    1452 |      287 |        19.77% |
[11/08 16:28:53    140s] (I)      |     9 |    1408 |      358 |        25.43% |
[11/08 16:28:53    140s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:53    140s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1937.84 MB )
[11/08 16:28:53    140s] (I)      Reset routing kernel
[11/08 16:28:53    140s] (I)      Started Global Routing ( Curr Mem: 1937.84 MB )
[11/08 16:28:53    140s] (I)      totalPins=509  totalGlobalPin=478 (93.91%)
[11/08 16:28:53    140s] (I)      total 2D Cap : 27677 = (13604 H, 14073 V)
[11/08 16:28:53    140s] [NR-eGR] Layer group 1: route 162 net(s) in layer range [2, 9]
[11/08 16:28:53    140s] (I)      
[11/08 16:28:53    140s] (I)      ============  Phase 1a Route ============
[11/08 16:28:53    140s] (I)      Usage: 696 = (343 H, 353 V) = (2.52% H, 2.51% V) = (8.952e+02um H, 9.213e+02um V)
[11/08 16:28:53    140s] (I)      
[11/08 16:28:53    140s] (I)      ============  Phase 1b Route ============
[11/08 16:28:53    140s] (I)      Usage: 696 = (343 H, 353 V) = (2.52% H, 2.51% V) = (8.952e+02um H, 9.213e+02um V)
[11/08 16:28:53    140s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.816560e+03um
[11/08 16:28:53    140s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/08 16:28:53    140s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/08 16:28:53    140s] (I)      
[11/08 16:28:53    140s] (I)      ============  Phase 1c Route ============
[11/08 16:28:53    140s] (I)      Usage: 696 = (343 H, 353 V) = (2.52% H, 2.51% V) = (8.952e+02um H, 9.213e+02um V)
[11/08 16:28:53    140s] (I)      
[11/08 16:28:53    140s] (I)      ============  Phase 1d Route ============
[11/08 16:28:53    140s] (I)      Usage: 696 = (343 H, 353 V) = (2.52% H, 2.51% V) = (8.952e+02um H, 9.213e+02um V)
[11/08 16:28:53    140s] (I)      
[11/08 16:28:53    140s] (I)      ============  Phase 1e Route ============
[11/08 16:28:53    140s] (I)      Usage: 696 = (343 H, 353 V) = (2.52% H, 2.51% V) = (8.952e+02um H, 9.213e+02um V)
[11/08 16:28:53    140s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.816560e+03um
[11/08 16:28:53    140s] (I)      
[11/08 16:28:53    140s] (I)      ============  Phase 1l Route ============
[11/08 16:28:53    140s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/08 16:28:53    140s] (I)      Layer  2:       4105       531         0           0        4158    ( 0.00%) 
[11/08 16:28:53    140s] (I)      Layer  3:       3997       340         0           0        4158    ( 0.00%) 
[11/08 16:28:53    140s] (I)      Layer  4:       4105        16         0           0        4158    ( 0.00%) 
[11/08 16:28:53    140s] (I)      Layer  5:       3997         0         0           0        4158    ( 0.00%) 
[11/08 16:28:53    140s] (I)      Layer  6:       4085         0         0           0        4158    ( 0.00%) 
[11/08 16:28:53    140s] (I)      Layer  7:       3985         0         0           0        4158    ( 0.00%) 
[11/08 16:28:53    140s] (I)      Layer  8:       1142         0         0         102        1284    ( 7.36%) 
[11/08 16:28:53    140s] (I)      Layer  9:       1049         0         0         111        1275    ( 8.01%) 
[11/08 16:28:53    140s] (I)      Total:         26465       887         0         213       27507    ( 0.77%) 
[11/08 16:28:53    140s] (I)      
[11/08 16:28:53    140s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 16:28:53    140s] [NR-eGR]                        OverCon            
[11/08 16:28:53    140s] [NR-eGR]                         #Gcell     %Gcell
[11/08 16:28:53    140s] [NR-eGR]        Layer             (1-0)    OverCon
[11/08 16:28:53    140s] [NR-eGR] ----------------------------------------------
[11/08 16:28:53    140s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:53    140s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:53    140s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:53    140s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:53    140s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:53    140s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:53    140s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:53    140s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:53    140s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:53    140s] [NR-eGR] ----------------------------------------------
[11/08 16:28:53    140s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/08 16:28:53    140s] [NR-eGR] 
[11/08 16:28:53    140s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1945.84 MB )
[11/08 16:28:53    140s] (I)      total 2D Cap : 27782 = (13665 H, 14117 V)
[11/08 16:28:53    140s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:28:53    140s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1945.8M
[11/08 16:28:53    140s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:1945.8M, EPOCH TIME: 1699441133.960338
[11/08 16:28:53    140s] OPERPROF: Starting HotSpotCal at level 1, MEM:1945.8M, EPOCH TIME: 1699441133.960395
[11/08 16:28:53    140s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:53    140s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 16:28:53    140s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:53    140s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 16:28:53    140s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:53    140s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 16:28:53    140s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 16:28:53    140s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1945.8M, EPOCH TIME: 1699441133.960584
[11/08 16:28:53    140s] Skipped repairing congestion.
[11/08 16:28:53    140s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1945.8M, EPOCH TIME: 1699441133.960637
[11/08 16:28:53    140s] Starting Early Global Route wiring: mem = 1945.8M
[11/08 16:28:53    140s] (I)      ============= Track Assignment ============
[11/08 16:28:53    140s] (I)      Started Track Assignment (1T) ( Curr Mem: 1945.84 MB )
[11/08 16:28:53    140s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/08 16:28:53    140s] (I)      Run Multi-thread track assignment
[11/08 16:28:53    140s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1945.84 MB )
[11/08 16:28:53    140s] (I)      Started Export ( Curr Mem: 1945.84 MB )
[11/08 16:28:53    140s] [NR-eGR]                 Length (um)  Vias 
[11/08 16:28:53    140s] [NR-eGR] ----------------------------------
[11/08 16:28:53    140s] [NR-eGR]  Metal1  (1H)             0   491 
[11/08 16:28:53    140s] [NR-eGR]  Metal2  (2V)           941   620 
[11/08 16:28:53    140s] [NR-eGR]  Metal3  (3H)           921    10 
[11/08 16:28:53    140s] [NR-eGR]  Metal4  (4V)            47     0 
[11/08 16:28:53    140s] [NR-eGR]  Metal5  (5H)             0     0 
[11/08 16:28:53    140s] [NR-eGR]  Metal6  (6V)             0     0 
[11/08 16:28:53    140s] [NR-eGR]  Metal7  (7H)             0     0 
[11/08 16:28:53    140s] [NR-eGR]  Metal8  (8V)             0     0 
[11/08 16:28:53    140s] [NR-eGR]  Metal9  (9H)             0     0 
[11/08 16:28:53    140s] [NR-eGR] ----------------------------------
[11/08 16:28:53    140s] [NR-eGR]          Total         1909  1121 
[11/08 16:28:53    140s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:53    140s] [NR-eGR] Total half perimeter of net bounding box: 1679um
[11/08 16:28:53    140s] [NR-eGR] Total length: 1909um, number of vias: 1121
[11/08 16:28:53    140s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:53    140s] [NR-eGR] Total eGR-routed clock nets wire length: 121um, number of vias: 47
[11/08 16:28:53    140s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:53    140s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1945.84 MB )
[11/08 16:28:53    140s] Early Global Route wiring runtime: 0.01 seconds, mem = 1890.8M
[11/08 16:28:53    140s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.006, REAL:0.006, MEM:1890.8M, EPOCH TIME: 1699441133.966854
[11/08 16:28:53    140s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:28:53    140s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:53    140s] *** Finishing placeDesign default flow ***
[11/08 16:28:53    140s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:53    140s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:53    140s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1890.8M **
[11/08 16:28:53    140s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:28:53    140s] 
[11/08 16:28:53    140s] *** Summary of all messages that are not suppressed in this session:
[11/08 16:28:53    140s] Severity  ID               Count  Summary                                  
[11/08 16:28:53    140s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/08 16:28:54    140s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/08 16:28:54    140s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/08 16:28:54    140s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/08 16:28:54    140s] *** Message Summary: 4 warning(s), 2 error(s)
[11/08 16:28:54    140s] 
[11/08 16:28:54    140s] *** placeDesign #7 [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:02:21.0/0:13:14.3 (0.2), mem = 1890.8M
[11/08 16:28:54    140s] 
[11/08 16:28:54    140s] =============================================================================================
[11/08 16:28:54    140s]  Final TAT Report : placeDesign #7                                              21.15-s110_1
[11/08 16:28:54    140s] =============================================================================================
[11/08 16:28:54    140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:28:54    140s] ---------------------------------------------------------------------------------------------
[11/08 16:28:54    140s] [ TimingUpdate           ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[11/08 16:28:54    140s] [ FullDelayCalc          ]      3   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/08 16:28:54    140s] [ MISC                   ]          0:00:03.0  (  94.4 % )     0:00:03.0 /  0:00:03.0    1.0
[11/08 16:28:54    140s] ---------------------------------------------------------------------------------------------
[11/08 16:28:54    140s]  placeDesign #7 TOTAL               0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[11/08 16:28:54    140s] ---------------------------------------------------------------------------------------------
[11/08 16:28:54    140s] 
[11/08 16:28:54    141s] <CMD> zoomBox -62.23300 -7.11450 91.43300 79.00600
[11/08 16:28:56    141s] <CMD> setPlaceMode -fp false
[11/08 16:28:56    141s] <CMD> place_design
[11/08 16:28:56    141s] *** placeDesign #8 [begin] : totSession cpu/real = 0:02:21.3/0:13:16.3 (0.2), mem = 1897.8M
[11/08 16:28:56    141s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 2, number of sequential = 16, percentage of missing scan cell = 12.50% (2 / 16)
[11/08 16:28:56    141s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:56    141s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:56    141s] #Start colorize_geometry on Wed Nov  8 16:28:56 2023
[11/08 16:28:56    141s] #
[11/08 16:28:56    141s] ### Time Record (colorize_geometry) is installed.
[11/08 16:28:56    141s] ### Time Record (Pre Callback) is installed.
[11/08 16:28:56    141s] ### Time Record (Pre Callback) is uninstalled.
[11/08 16:28:56    141s] ### Time Record (DB Import) is installed.
[11/08 16:28:56    141s] ### import design signature (23): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=114106464 pin_access=1 inst_pattern=1
[11/08 16:28:56    141s] ### Time Record (DB Import) is uninstalled.
[11/08 16:28:56    141s] ### Time Record (DB Export) is installed.
[11/08 16:28:56    141s] ### export design design signature (24): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=114106464 pin_access=1 inst_pattern=1
[11/08 16:28:56    141s] ### Time Record (DB Export) is uninstalled.
[11/08 16:28:56    141s] ### Time Record (Post Callback) is installed.
[11/08 16:28:56    141s] ### Time Record (Post Callback) is uninstalled.
[11/08 16:28:56    141s] #
[11/08 16:28:56    141s] #colorize_geometry statistics:
[11/08 16:28:56    141s] #Cpu time = 00:00:00
[11/08 16:28:56    141s] #Elapsed time = 00:00:00
[11/08 16:28:56    141s] #Increased memory = -6.74 (MB)
[11/08 16:28:56    141s] #Total memory = 1740.91 (MB)
[11/08 16:28:56    141s] #Peak memory = 1777.66 (MB)
[11/08 16:28:56    141s] #Number of warnings = 0
[11/08 16:28:56    141s] #Total number of warnings = 0
[11/08 16:28:56    141s] #Number of fails = 0
[11/08 16:28:56    141s] #Total number of fails = 0
[11/08 16:28:56    141s] #Complete colorize_geometry on Wed Nov  8 16:28:56 2023
[11/08 16:28:56    141s] #
[11/08 16:28:56    141s] ### import design signature (25): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/08 16:28:56    141s] ### Time Record (colorize_geometry) is uninstalled.
[11/08 16:28:56    141s] ### 
[11/08 16:28:56    141s] ###   Scalability Statistics
[11/08 16:28:56    141s] ### 
[11/08 16:28:56    141s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:56    141s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/08 16:28:56    141s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:56    141s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:56    141s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:56    141s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:56    141s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:56    141s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/08 16:28:56    141s] ### ------------------------+----------------+----------------+----------------+
[11/08 16:28:56    141s] ### 
[11/08 16:28:56    141s] *** Starting placeDesign default flow ***
[11/08 16:28:56    141s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=1893.8M
[11/08 16:28:56    141s] ### Creating LA Mngr, finished. totSessionCpu=0:02:21 mem=1893.8M
[11/08 16:28:56    141s] *** Start deleteBufferTree ***
[11/08 16:28:56    141s] Info: Detect buffers to remove automatically.
[11/08 16:28:56    141s] Analyzing netlist ...
[11/08 16:28:56    141s] Updating netlist
[11/08 16:28:56    141s] 
[11/08 16:28:56    141s] *summary: 0 instances (buffers/inverters) removed
[11/08 16:28:56    141s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/08 16:28:56    141s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:56    141s] Set Using Default Delay Limit as 101.
[11/08 16:28:56    141s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:56    141s] Set Default Net Delay as 0 ps.
[11/08 16:28:56    141s] Set Default Net Load as 0 pF. 
[11/08 16:28:56    141s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:56    141s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:56    141s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:56    141s] #################################################################################
[11/08 16:28:56    141s] # Design Stage: PreRoute
[11/08 16:28:56    141s] # Design Name: top
[11/08 16:28:56    141s] # Design Mode: 90nm
[11/08 16:28:56    141s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:56    141s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:56    141s] # Signoff Settings: SI Off 
[11/08 16:28:56    141s] #################################################################################
[11/08 16:28:56    141s] Calculate delays in BcWc mode...
[11/08 16:28:56    141s] Topological Sorting (REAL = 0:00:00.0, MEM = 1911.4M, InitMEM = 1911.4M)
[11/08 16:28:56    141s] Start delay calculation (fullDC) (1 T). (MEM=1911.37)
[11/08 16:28:56    141s] 
[11/08 16:28:56    141s] Trim Metal Layers:
[11/08 16:28:56    141s] LayerId::1 widthSet size::4
[11/08 16:28:56    141s] LayerId::2 widthSet size::4
[11/08 16:28:56    141s] LayerId::3 widthSet size::4
[11/08 16:28:56    141s] LayerId::4 widthSet size::4
[11/08 16:28:56    141s] LayerId::5 widthSet size::4
[11/08 16:28:56    141s] LayerId::6 widthSet size::4
[11/08 16:28:56    141s] LayerId::7 widthSet size::4
[11/08 16:28:56    141s] LayerId::8 widthSet size::4
[11/08 16:28:56    141s] LayerId::9 widthSet size::3
[11/08 16:28:56    141s] Updating RC grid for preRoute extraction ...
[11/08 16:28:56    141s] eee: pegSigSF::1.070000
[11/08 16:28:56    141s] Initializing multi-corner capacitance tables ... 
[11/08 16:28:56    141s] Initializing multi-corner resistance tables ...
[11/08 16:28:56    141s] eee: l::1 avDens::0.072407 usedTrk::39.100000 availTrk::540.000000 sigTrk::39.100000
[11/08 16:28:56    141s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:56    141s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:56    141s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:56    141s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:56    141s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:28:56    141s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:28:56    141s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:28:56    141s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:28:56    141s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:28:56    141s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:28:56    141s] End AAE Lib Interpolated Model. (MEM=1911.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:56    141s] Total number of fetched objects 164
[11/08 16:28:56    141s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:56    141s] End delay calculation. (MEM=1943.06 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:56    141s] End delay calculation (fullDC). (MEM=1943.06 CPU=0:00:00.1 REAL=0:00:00.0)
[11/08 16:28:56    141s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1943.1M) ***
[11/08 16:28:56    141s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:56    141s] Set Using Default Delay Limit as 1000.
[11/08 16:28:56    141s] Set Default Net Delay as 1000 ps.
[11/08 16:28:56    141s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:56    141s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/08 16:28:56    141s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1933.5M, EPOCH TIME: 1699441136.315546
[11/08 16:28:56    141s] Deleted 0 physical inst  (cell - / prefix -).
[11/08 16:28:56    141s] Did not delete 153 physical insts as they were marked preplaced.
[11/08 16:28:56    141s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1699441136.315661
[11/08 16:28:56    141s] INFO: #ExclusiveGroups=0
[11/08 16:28:56    141s] INFO: There are no Exclusive Groups.
[11/08 16:28:56    141s] *** Starting "NanoPlace(TM) placement v#6 (mem=1933.5M)" ...
[11/08 16:28:58    143s] *** Build Buffered Sizing Timing Model
[11/08 16:28:58    143s] (cpu=0:00:01.7 mem=1933.5M) ***
[11/08 16:28:58    143s] *** Build Virtual Sizing Timing Model
[11/08 16:28:58    143s] (cpu=0:00:01.9 mem=1933.5M) ***
[11/08 16:28:58    143s] No user-set net weight.
[11/08 16:28:58    143s] Net fanout histogram:
[11/08 16:28:58    143s] 2		: 76 (46.9%) nets
[11/08 16:28:58    143s] 3		: 36 (22.2%) nets
[11/08 16:28:58    143s] 4     -	14	: 48 (29.6%) nets
[11/08 16:28:58    143s] 15    -	39	: 2 (1.2%) nets
[11/08 16:28:58    143s] 40    -	79	: 0 (0.0%) nets
[11/08 16:28:58    143s] 80    -	159	: 0 (0.0%) nets
[11/08 16:28:58    143s] 160   -	319	: 0 (0.0%) nets
[11/08 16:28:58    143s] 320   -	639	: 0 (0.0%) nets
[11/08 16:28:58    143s] 640   -	1279	: 0 (0.0%) nets
[11/08 16:28:58    143s] 1280  -	2559	: 0 (0.0%) nets
[11/08 16:28:58    143s] 2560  -	5119	: 0 (0.0%) nets
[11/08 16:28:58    143s] 5120+		: 0 (0.0%) nets
[11/08 16:28:58    143s] no activity file in design. spp won't run.
[11/08 16:28:58    143s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/08 16:28:58    143s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/08 16:28:58    143s] Define the scan chains before using this option.
[11/08 16:28:58    143s] Type 'man IMPSP-9042' for more detail.
[11/08 16:28:58    143s] Processing tracks to init pin-track alignment.
[11/08 16:28:58    143s] z: 2, totalTracks: 1
[11/08 16:28:58    143s] z: 4, totalTracks: 1
[11/08 16:28:58    143s] z: 6, totalTracks: 1
[11/08 16:28:58    143s] z: 8, totalTracks: 1
[11/08 16:28:58    143s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:58    143s] All LLGs are deleted
[11/08 16:28:58    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1933.5M, EPOCH TIME: 1699441138.199942
[11/08 16:28:58    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1699441138.200177
[11/08 16:28:58    143s] #std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
[11/08 16:28:58    143s] #ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
[11/08 16:28:58    143s] stdCell: 303 single + 0 double + 0 multi
[11/08 16:28:58    143s] Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
[11/08 16:28:58    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1933.5M, EPOCH TIME: 1699441138.200511
[11/08 16:28:58    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    143s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1933.5M, EPOCH TIME: 1699441138.200681
[11/08 16:28:58    143s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:58    143s] Core basic site is gsclib090site
[11/08 16:28:58    143s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1933.5M, EPOCH TIME: 1699441138.209379
[11/08 16:28:58    143s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:58    143s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/08 16:28:58    143s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1699441138.209522
[11/08 16:28:58    143s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:28:58    143s] SiteArray: use 24,576 bytes
[11/08 16:28:58    143s] SiteArray: current memory after site array memory allocation 1933.5M
[11/08 16:28:58    143s] SiteArray: FP blocked sites are writable
[11/08 16:28:58    143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:58    143s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1933.5M, EPOCH TIME: 1699441138.209897
[11/08 16:28:58    143s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1699441138.209967
[11/08 16:28:58    143s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:28:58    143s] Atter site array init, number of instance map data is 0.
[11/08 16:28:58    143s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1933.5M, EPOCH TIME: 1699441138.210610
[11/08 16:28:58    143s] 
[11/08 16:28:58    143s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:58    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1933.5M, EPOCH TIME: 1699441138.210998
[11/08 16:28:58    143s] 
[11/08 16:28:58    143s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:58    143s] Average module density = 0.609.
[11/08 16:28:58    143s] Density for the design = 0.609.
[11/08 16:28:58    143s]        = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
[11/08 16:28:58    143s] Pin Density = 0.1895.
[11/08 16:28:58    143s]             = total # of pins 509 / total area 2686.
[11/08 16:28:58    143s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1933.5M, EPOCH TIME: 1699441138.211323
[11/08 16:28:58    143s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1699441138.211430
[11/08 16:28:58    143s] OPERPROF: Starting pre-place ADS at level 1, MEM:1933.5M, EPOCH TIME: 1699441138.211474
[11/08 16:28:58    143s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1933.5M, EPOCH TIME: 1699441138.211587
[11/08 16:28:58    143s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1933.5M, EPOCH TIME: 1699441138.211620
[11/08 16:28:58    143s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1699441138.211659
[11/08 16:28:58    143s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1933.5M, EPOCH TIME: 1699441138.211690
[11/08 16:28:58    143s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1933.5M, EPOCH TIME: 1699441138.211720
[11/08 16:28:58    143s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1699441138.211788
[11/08 16:28:58    143s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1933.5M, EPOCH TIME: 1699441138.211821
[11/08 16:28:58    143s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1699441138.211856
[11/08 16:28:58    143s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1699441138.211886
[11/08 16:28:58    143s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1933.5M, EPOCH TIME: 1699441138.211920
[11/08 16:28:58    143s] Skip auto density screen due to aggressive settings.
[11/08 16:28:58    143s] res site 1.
[11/08 16:28:58    143s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:1933.5M, EPOCH TIME: 1699441138.212082
[11/08 16:28:58    143s] OPERPROF: Starting spMPad at level 1, MEM:1881.5M, EPOCH TIME: 1699441138.213464
[11/08 16:28:58    143s] OPERPROF:   Starting spContextMPad at level 2, MEM:1881.5M, EPOCH TIME: 1699441138.213524
[11/08 16:28:58    143s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1881.5M, EPOCH TIME: 1699441138.213557
[11/08 16:28:58    143s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1881.5M, EPOCH TIME: 1699441138.213588
[11/08 16:28:58    143s] Initial padding reaches pin density 0.364 for top
[11/08 16:28:58    143s] InitPadU 0.609 -> 0.779 for top
[11/08 16:28:58    143s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1881.5M, EPOCH TIME: 1699441138.213972
[11/08 16:28:58    143s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1881.5M, EPOCH TIME: 1699441138.214037
[11/08 16:28:58    143s] === lastAutoLevel = 5 
[11/08 16:28:58    143s] OPERPROF: Starting spInitNetWt at level 1, MEM:1881.5M, EPOCH TIME: 1699441138.214189
[11/08 16:28:58    143s] no activity file in design. spp won't run.
[11/08 16:28:58    143s] [spp] 0
[11/08 16:28:58    143s] [adp] 0:1:1:3
[11/08 16:28:58    143s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.061, REAL:0.061, MEM:1897.1M, EPOCH TIME: 1699441138.275644
[11/08 16:28:58    143s] Clock gating cells determined by native netlist tracing.
[11/08 16:28:58    143s] no activity file in design. spp won't run.
[11/08 16:28:58    143s] no activity file in design. spp won't run.
[11/08 16:28:58    143s] Effort level <high> specified for reg2reg path_group
[11/08 16:28:58    143s] OPERPROF: Starting npMain at level 1, MEM:1900.1M, EPOCH TIME: 1699441138.333459
[11/08 16:28:58    143s] OPERPROF:   Starting npPlace at level 2, MEM:1900.1M, EPOCH TIME: 1699441138.334645
[11/08 16:28:58    143s] Iteration  1: Total net bbox = 9.425e+02 (5.20e+02 4.22e+02)
[11/08 16:28:58    143s]               Est.  stn bbox = 1.007e+03 (5.64e+02 4.43e+02)
[11/08 16:28:58    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1900.1M
[11/08 16:28:58    143s] Iteration  2: Total net bbox = 9.425e+02 (5.20e+02 4.22e+02)
[11/08 16:28:58    143s]               Est.  stn bbox = 1.007e+03 (5.64e+02 4.43e+02)
[11/08 16:28:58    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1900.1M
[11/08 16:28:58    143s] Iteration  3: Total net bbox = 8.324e+02 (4.61e+02 3.71e+02)
[11/08 16:28:58    143s]               Est.  stn bbox = 9.219e+02 (5.19e+02 4.03e+02)
[11/08 16:28:58    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1901.5M
[11/08 16:28:58    143s] Total number of setup views is 1.
[11/08 16:28:58    143s] Total number of active setup views is 1.
[11/08 16:28:58    143s] Active setup views:
[11/08 16:28:58    143s]     BC
[11/08 16:28:58    143s] Iteration  4: Total net bbox = 1.367e+03 (7.05e+02 6.62e+02)
[11/08 16:28:58    143s]               Est.  stn bbox = 1.525e+03 (7.95e+02 7.30e+02)
[11/08 16:28:58    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1901.5M
[11/08 16:28:58    143s] Iteration  5: Total net bbox = 1.510e+03 (7.36e+02 7.74e+02)
[11/08 16:28:58    143s]               Est.  stn bbox = 1.691e+03 (8.30e+02 8.62e+02)
[11/08 16:28:58    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1901.5M
[11/08 16:28:58    143s] OPERPROF:   Finished npPlace at level 2, CPU:0.076, REAL:0.069, MEM:1901.5M, EPOCH TIME: 1699441138.403499
[11/08 16:28:58    143s] OPERPROF: Finished npMain at level 1, CPU:0.078, REAL:0.071, MEM:1901.5M, EPOCH TIME: 1699441138.404442
[11/08 16:28:58    143s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1901.5M, EPOCH TIME: 1699441138.404584
[11/08 16:28:58    143s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:28:58    143s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1901.5M, EPOCH TIME: 1699441138.404690
[11/08 16:28:58    143s] Legalizing MH Cells... 0 / 0 (level 5)
[11/08 16:28:58    143s] No instances found in the vector
[11/08 16:28:58    143s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1901.5M, DRC: 0)
[11/08 16:28:58    143s] 0 (out of 0) MH cells were successfully legalized.
[11/08 16:28:58    143s] OPERPROF: Starting npMain at level 1, MEM:1901.5M, EPOCH TIME: 1699441138.404793
[11/08 16:28:58    143s] OPERPROF:   Starting npPlace at level 2, MEM:1901.5M, EPOCH TIME: 1699441138.405611
[11/08 16:28:58    143s] Iteration  6: Total net bbox = 1.725e+03 (8.53e+02 8.73e+02)
[11/08 16:28:58    143s]               Est.  stn bbox = 1.910e+03 (9.47e+02 9.62e+02)
[11/08 16:28:58    143s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1902.5M
[11/08 16:28:58    143s] GP RA stats: MHOnly 0 nrInst 150 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:28:58    143s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1902.5M, EPOCH TIME: 1699441138.568794
[11/08 16:28:58    143s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1902.5M, EPOCH TIME: 1699441138.568886
[11/08 16:28:58    143s] Iteration  7: Total net bbox = 1.536e+03 (7.41e+02 7.96e+02)
[11/08 16:28:58    143s]               Est.  stn bbox = 1.702e+03 (8.24e+02 8.78e+02)
[11/08 16:28:58    143s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1902.5M
[11/08 16:28:58    143s] OPERPROF:   Finished npPlace at level 2, CPU:0.166, REAL:0.164, MEM:1902.5M, EPOCH TIME: 1699441138.569190
[11/08 16:28:58    143s] OPERPROF: Finished npMain at level 1, CPU:0.168, REAL:0.165, MEM:1902.5M, EPOCH TIME: 1699441138.570150
[11/08 16:28:58    143s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1902.5M, EPOCH TIME: 1699441138.570239
[11/08 16:28:58    143s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/08 16:28:58    143s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1902.5M, EPOCH TIME: 1699441138.570307
[11/08 16:28:58    143s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1902.5M, EPOCH TIME: 1699441138.570381
[11/08 16:28:58    143s] Starting Early Global Route rough congestion estimation: mem = 1902.5M
[11/08 16:28:58    143s] (I)      ==================== Layers =====================
[11/08 16:28:58    143s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:58    143s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:28:58    143s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:58    143s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:28:58    143s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:28:58    143s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:28:58    143s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:28:58    143s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:28:58    143s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:28:58    143s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:28:58    143s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:28:58    143s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:28:58    143s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:28:58    143s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:28:58    143s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:28:58    143s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:28:58    143s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:28:58    143s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:28:58    143s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:28:58    143s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:28:58    143s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:28:58    143s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:58    143s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:28:58    143s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:28:58    143s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:28:58    143s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:28:58    143s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:28:58    143s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:28:58    143s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:28:58    143s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:28:58    143s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:28:58    143s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:58    143s] (I)      Started Import and model ( Curr Mem: 1902.50 MB )
[11/08 16:28:58    143s] (I)      Default pattern map key = top_default.
[11/08 16:28:58    143s] (I)      == Non-default Options ==
[11/08 16:28:58    143s] (I)      Print mode                                         : 2
[11/08 16:28:58    143s] (I)      Stop if highly congested                           : false
[11/08 16:28:58    143s] (I)      Maximum routing layer                              : 9
[11/08 16:28:58    143s] (I)      Assign partition pins                              : false
[11/08 16:28:58    143s] (I)      Support large GCell                                : true
[11/08 16:28:58    143s] (I)      Number of threads                                  : 1
[11/08 16:28:58    143s] (I)      Number of rows per GCell                           : 2
[11/08 16:28:58    143s] (I)      Max num rows per GCell                             : 32
[11/08 16:28:58    143s] (I)      Method to set GCell size                           : row
[11/08 16:28:58    143s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:28:58    143s] (I)      Use row-based GCell size
[11/08 16:28:58    143s] (I)      Use row-based GCell align
[11/08 16:28:58    143s] (I)      layer 0 area = 280000
[11/08 16:28:58    143s] (I)      layer 1 area = 320000
[11/08 16:28:58    143s] (I)      layer 2 area = 320000
[11/08 16:28:58    143s] (I)      layer 3 area = 320000
[11/08 16:28:58    143s] (I)      layer 4 area = 320000
[11/08 16:28:58    143s] (I)      layer 5 area = 320000
[11/08 16:28:58    143s] (I)      layer 6 area = 320000
[11/08 16:28:58    143s] (I)      layer 7 area = 800000
[11/08 16:28:58    143s] (I)      layer 8 area = 800000
[11/08 16:28:58    143s] (I)      GCell unit size   : 5220
[11/08 16:28:58    143s] (I)      GCell multiplier  : 2
[11/08 16:28:58    143s] (I)      GCell row height  : 5220
[11/08 16:28:58    143s] (I)      Actual row height : 5220
[11/08 16:28:58    143s] (I)      GCell align ref   : 12180 12180
[11/08 16:28:58    143s] [NR-eGR] Track table information for default rule: 
[11/08 16:28:58    143s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:28:58    143s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:28:58    143s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:28:58    143s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:28:58    143s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:28:58    143s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:28:58    143s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:28:58    143s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:28:58    143s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:28:58    143s] (I)      =============== Default via ================
[11/08 16:28:58    143s] (I)      +---+------------------+-------------------+
[11/08 16:28:58    143s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:28:58    143s] (I)      +---+------------------+-------------------+
[11/08 16:28:58    143s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:28:58    143s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:28:58    143s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:28:58    143s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:28:58    143s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:28:58    143s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:28:58    143s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:28:58    143s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:28:58    143s] (I)      +---+------------------+-------------------+
[11/08 16:28:58    143s] [NR-eGR] Read 586 PG shapes
[11/08 16:28:58    143s] [NR-eGR] Read 0 clock shapes
[11/08 16:28:58    143s] [NR-eGR] Read 0 other shapes
[11/08 16:28:58    143s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:28:58    143s] [NR-eGR] #Instance Blockages : 0
[11/08 16:28:58    143s] [NR-eGR] #PG Blockages       : 586
[11/08 16:28:58    143s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:28:58    143s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:28:58    143s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:28:58    143s] [NR-eGR] #Other Blockages    : 0
[11/08 16:28:58    143s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:28:58    143s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:28:58    143s] [NR-eGR] Read 162 nets ( ignored 0 )
[11/08 16:28:58    143s] (I)      early_global_route_priority property id does not exist.
[11/08 16:28:58    143s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:28:58    143s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:58    143s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:58    143s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:58    143s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:58    143s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:28:58    143s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:28:58    143s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:28:58    143s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:28:58    143s] (I)      Number of ignored nets                =      0
[11/08 16:28:58    143s] (I)      Number of connected nets              =      0
[11/08 16:28:58    143s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:28:58    143s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:28:58    143s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:28:58    143s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:28:58    143s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:28:58    143s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:28:58    143s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:28:58    143s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:28:58    143s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:28:58    143s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:28:58    143s] (I)      Ndr track 0 does not exist
[11/08 16:28:58    143s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:28:58    143s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:28:58    143s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:28:58    143s] (I)      Site width          :   580  (dbu)
[11/08 16:28:58    143s] (I)      Row height          :  5220  (dbu)
[11/08 16:28:58    143s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:28:58    143s] (I)      GCell width         : 10440  (dbu)
[11/08 16:28:58    143s] (I)      GCell height        : 10440  (dbu)
[11/08 16:28:58    143s] (I)      Grid                :    11    11     9
[11/08 16:28:58    143s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:28:58    143s] (I)      Vertical capacity   :     0 10440     0 10440     0 10440     0 10440     0
[11/08 16:28:58    143s] (I)      Horizontal capacity :     0     0 10440     0 10440     0 10440     0 10440
[11/08 16:28:58    143s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:28:58    143s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:28:58    143s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:28:58    143s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:28:58    143s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:28:58    143s] (I)      Num tracks per GCell: 21.75 18.00 18.00 18.00 18.00 18.00 18.00  6.00  6.00
[11/08 16:28:58    143s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:28:58    143s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:28:58    143s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:28:58    143s] (I)      --------------------------------------------------------
[11/08 16:28:58    143s] 
[11/08 16:28:58    143s] [NR-eGR] ============ Routing rule table ============
[11/08 16:28:58    143s] [NR-eGR] Rule id: 0  Nets: 162
[11/08 16:28:58    143s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:28:58    143s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:28:58    143s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:28:58    143s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:58    143s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:58    143s] [NR-eGR] ========================================
[11/08 16:28:58    143s] [NR-eGR] 
[11/08 16:28:58    143s] (I)      =============== Blocked Tracks ===============
[11/08 16:28:58    143s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:58    143s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:28:58    143s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:58    143s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:28:58    143s] (I)      |     2 |    2200 |      152 |         6.91% |
[11/08 16:28:58    143s] (I)      |     3 |    2145 |      144 |         6.71% |
[11/08 16:28:58    143s] (I)      |     4 |    2200 |      152 |         6.91% |
[11/08 16:28:58    143s] (I)      |     5 |    2145 |      144 |         6.71% |
[11/08 16:28:58    143s] (I)      |     6 |    2200 |      167 |         7.59% |
[11/08 16:28:58    143s] (I)      |     7 |    2145 |      159 |         7.41% |
[11/08 16:28:58    143s] (I)      |     8 |     726 |      150 |        20.66% |
[11/08 16:28:58    143s] (I)      |     9 |     704 |      180 |        25.57% |
[11/08 16:28:58    143s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:58    143s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1902.50 MB )
[11/08 16:28:58    143s] (I)      Reset routing kernel
[11/08 16:28:58    143s] (I)      numLocalWires=198  numGlobalNetBranches=76  numLocalNetBranches=25
[11/08 16:28:58    143s] (I)      totalPins=509  totalGlobalPin=385 (75.64%)
[11/08 16:28:58    143s] (I)      total 2D Cap : 13881 = (6807 H, 7074 V)
[11/08 16:28:58    143s] (I)      
[11/08 16:28:58    143s] (I)      ============  Phase 1a Route ============
[11/08 16:28:58    143s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/08 16:28:58    143s] (I)      Usage: 353 = (186 H, 167 V) = (2.73% H, 2.36% V) = (9.709e+02um H, 8.717e+02um V)
[11/08 16:28:58    143s] (I)      
[11/08 16:28:58    143s] (I)      ============  Phase 1b Route ============
[11/08 16:28:58    143s] (I)      Usage: 353 = (186 H, 167 V) = (2.73% H, 2.36% V) = (9.709e+02um H, 8.717e+02um V)
[11/08 16:28:58    143s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/08 16:28:58    143s] 
[11/08 16:28:58    143s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:28:58    143s] Finished Early Global Route rough congestion estimation: mem = 1902.5M
[11/08 16:28:58    143s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:1902.5M, EPOCH TIME: 1699441138.581726
[11/08 16:28:58    143s] earlyGlobalRoute rough estimation gcell size 2 row height
[11/08 16:28:58    143s] OPERPROF: Starting CDPad at level 1, MEM:1902.5M, EPOCH TIME: 1699441138.581775
[11/08 16:28:58    143s] CDPadU 0.777 -> 0.779. R=0.608, N=150, GS=5.220
[11/08 16:28:58    143s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:1902.5M, EPOCH TIME: 1699441138.582651
[11/08 16:28:58    143s] OPERPROF: Starting npMain at level 1, MEM:1902.5M, EPOCH TIME: 1699441138.582778
[11/08 16:28:58    143s] OPERPROF:   Starting npPlace at level 2, MEM:1902.5M, EPOCH TIME: 1699441138.583665
[11/08 16:28:58    143s] AB param 98.0% (147/150).
[11/08 16:28:58    143s] OPERPROF:   Finished npPlace at level 2, CPU:0.001, REAL:0.001, MEM:1903.5M, EPOCH TIME: 1699441138.585102
[11/08 16:28:58    143s] OPERPROF: Finished npMain at level 1, CPU:0.003, REAL:0.003, MEM:1903.5M, EPOCH TIME: 1699441138.585931
[11/08 16:28:58    143s] Global placement CDP is working on the selected area.
[11/08 16:28:58    143s] OPERPROF: Starting npMain at level 1, MEM:1903.5M, EPOCH TIME: 1699441138.586002
[11/08 16:28:58    143s] OPERPROF:   Starting npPlace at level 2, MEM:1903.5M, EPOCH TIME: 1699441138.586802
[11/08 16:28:58    143s] GP RA stats: MHOnly 0 nrInst 147 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/08 16:28:58    144s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1903.5M, EPOCH TIME: 1699441138.708961
[11/08 16:28:58    144s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1699441138.709045
[11/08 16:28:58    144s] OPERPROF:   Finished npPlace at level 2, CPU:0.125, REAL:0.122, MEM:1903.5M, EPOCH TIME: 1699441138.709150
[11/08 16:28:58    144s] OPERPROF: Finished npMain at level 1, CPU:0.126, REAL:0.124, MEM:1903.5M, EPOCH TIME: 1699441138.710077
[11/08 16:28:58    144s] Iteration  8: Total net bbox = 1.586e+03 (8.08e+02 7.78e+02)
[11/08 16:28:58    144s]               Est.  stn bbox = 1.758e+03 (8.94e+02 8.64e+02)
[11/08 16:28:58    144s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1903.5M
[11/08 16:28:58    144s] [adp] clock
[11/08 16:28:58    144s] [adp] weight, nr nets, wire length
[11/08 16:28:58    144s] [adp]      0        1  88.764000
[11/08 16:28:58    144s] [adp] data
[11/08 16:28:58    144s] [adp] weight, nr nets, wire length
[11/08 16:28:58    144s] [adp]      0      161  1551.706500
[11/08 16:28:58    144s] [adp] 0.000000|0.000000|0.000000
[11/08 16:28:58    144s] Iteration  9: Total net bbox = 1.586e+03 (8.08e+02 7.78e+02)
[11/08 16:28:58    144s]               Est.  stn bbox = 1.758e+03 (8.94e+02 8.64e+02)
[11/08 16:28:58    144s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1903.5M
[11/08 16:28:58    144s] *** cost = 1.586e+03 (8.08e+02 7.78e+02) (cpu for global=0:00:00.4) real=0:00:00.0***
[11/08 16:28:58    144s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[11/08 16:28:58    144s] Saved padding area to DB
[11/08 16:28:58    144s] All LLGs are deleted
[11/08 16:28:58    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:28:58    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1903.5M, EPOCH TIME: 1699441138.735626
[11/08 16:28:58    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1699441138.735850
[11/08 16:28:58    144s] Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
[11/08 16:28:58    144s] Core Placement runtime cpu: 0:00:00.4 real: 0:00:00.0
[11/08 16:28:58    144s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/08 16:28:58    144s] Type 'man IMPSP-9025' for more detail.
[11/08 16:28:58    144s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1903.5M, EPOCH TIME: 1699441138.736742
[11/08 16:28:58    144s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1903.5M, EPOCH TIME: 1699441138.736807
[11/08 16:28:58    144s] Processing tracks to init pin-track alignment.
[11/08 16:28:58    144s] z: 2, totalTracks: 1
[11/08 16:28:58    144s] z: 4, totalTracks: 1
[11/08 16:28:58    144s] z: 6, totalTracks: 1
[11/08 16:28:58    144s] z: 8, totalTracks: 1
[11/08 16:28:58    144s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:58    144s] All LLGs are deleted
[11/08 16:28:58    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1903.5M, EPOCH TIME: 1699441138.738896
[11/08 16:28:58    144s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1699441138.739116
[11/08 16:28:58    144s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1903.5M, EPOCH TIME: 1699441138.739204
[11/08 16:28:58    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1903.5M, EPOCH TIME: 1699441138.739363
[11/08 16:28:58    144s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:58    144s] Core basic site is gsclib090site
[11/08 16:28:58    144s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1903.5M, EPOCH TIME: 1699441138.748135
[11/08 16:28:58    144s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:58    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:28:58    144s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1699441138.748289
[11/08 16:28:58    144s] Fast DP-INIT is on for default
[11/08 16:28:58    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:58    144s] Atter site array init, number of instance map data is 0.
[11/08 16:28:58    144s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1903.5M, EPOCH TIME: 1699441138.749190
[11/08 16:28:58    144s] 
[11/08 16:28:58    144s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:58    144s] OPERPROF:       Starting CMU at level 4, MEM:1903.5M, EPOCH TIME: 1699441138.749557
[11/08 16:28:58    144s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1699441138.749865
[11/08 16:28:58    144s] 
[11/08 16:28:58    144s] Bad Lib Cell Checking (CMU) is done! (0)
[11/08 16:28:58    144s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:1903.5M, EPOCH TIME: 1699441138.749965
[11/08 16:28:58    144s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1903.5M, EPOCH TIME: 1699441138.750002
[11/08 16:28:58    144s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1699441138.750037
[11/08 16:28:58    144s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1903.5MB).
[11/08 16:28:58    144s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:1903.5M, EPOCH TIME: 1699441138.750181
[11/08 16:28:58    144s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.013, MEM:1903.5M, EPOCH TIME: 1699441138.750212
[11/08 16:28:58    144s] TDRefine: refinePlace mode is spiral
[11/08 16:28:58    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.7
[11/08 16:28:58    144s] OPERPROF: Starting RefinePlace at level 1, MEM:1903.5M, EPOCH TIME: 1699441138.750256
[11/08 16:28:58    144s] *** Starting refinePlace (0:02:24 mem=1903.5M) ***
[11/08 16:28:58    144s] Total net bbox length = 1.640e+03 (8.567e+02 7.837e+02) (ext = 2.701e+02)
[11/08 16:28:58    144s] 
[11/08 16:28:58    144s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:58    144s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:28:58    144s] (I)      Default pattern map key = top_default.
[11/08 16:28:58    144s] (I)      Default pattern map key = top_default.
[11/08 16:28:58    144s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1903.5M, EPOCH TIME: 1699441138.752304
[11/08 16:28:58    144s] Starting refinePlace ...
[11/08 16:28:58    144s] (I)      Default pattern map key = top_default.
[11/08 16:28:58    144s] (I)      Default pattern map key = top_default.
[11/08 16:28:58    144s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1903.5M, EPOCH TIME: 1699441138.754064
[11/08 16:28:58    144s] DDP initSite1 nrRow 17 nrJob 17
[11/08 16:28:58    144s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1903.5M, EPOCH TIME: 1699441138.754112
[11/08 16:28:58    144s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1699441138.754148
[11/08 16:28:58    144s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1903.5M, EPOCH TIME: 1699441138.754180
[11/08 16:28:58    144s] DDP markSite nrRow 17 nrJob 17
[11/08 16:28:58    144s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1699441138.754221
[11/08 16:28:58    144s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1699441138.754251
[11/08 16:28:58    144s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1903.5M, EPOCH TIME: 1699441138.754387
[11/08 16:28:58    144s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1903.5M, EPOCH TIME: 1699441138.754420
[11/08 16:28:58    144s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1699441138.754485
[11/08 16:28:58    144s] ** Cut row section cpu time 0:00:00.0.
[11/08 16:28:58    144s]  ** Cut row section real time 0:00:00.0.
[11/08 16:28:58    144s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1903.5M, EPOCH TIME: 1699441138.754532
[11/08 16:28:58    144s]   Spread Effort: high, standalone mode, useDDP on.
[11/08 16:28:58    144s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1903.5MB) @(0:02:24 - 0:02:24).
[11/08 16:28:58    144s] Move report: preRPlace moves 150 insts, mean move: 0.51 um, max move: 3.98 um 
[11/08 16:28:58    144s] 	Max move on inst (g10524__9315): (39.80, 16.55) --> (41.18, 19.14)
[11/08 16:28:58    144s] 	Length: 30 sites, height: 1 rows, site name: gsclib090site, cell type: XNOR3XL
[11/08 16:28:58    144s] 	Violation at original loc: Placement Blockage Violation
[11/08 16:28:58    144s] wireLenOptFixPriorityInst 0 inst fixed
[11/08 16:28:58    144s] Placement tweakage begins.
[11/08 16:28:58    144s] wire length = 1.985e+03
[11/08 16:28:58    144s] wire length = 1.817e+03
[11/08 16:28:58    144s] Placement tweakage ends.
[11/08 16:28:58    144s] Move report: tweak moves 38 insts, mean move: 2.30 um, max move: 6.09 um 
[11/08 16:28:58    144s] 	Max move on inst (g10464__3680): (35.96, 34.80) --> (32.48, 37.41)
[11/08 16:28:58    144s] 
[11/08 16:28:58    144s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:28:58    144s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:28:58    144s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:58    144s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:58    144s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1927.5MB) @(0:02:24 - 0:02:24).
[11/08 16:28:58    144s] Move report: Detail placement moves 150 insts, mean move: 0.79 um, max move: 6.22 um 
[11/08 16:28:58    144s] 	Max move on inst (g10464__3680): (36.09, 34.80) --> (32.48, 37.41)
[11/08 16:28:58    144s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1927.5MB
[11/08 16:28:58    144s] Statistics of distance of Instance movement in refine placement:
[11/08 16:28:58    144s]   maximum (X+Y) =         6.22 um
[11/08 16:28:58    144s]   inst (g10464__3680) with max move: (36.087, 34.795) -> (32.48, 37.41)
[11/08 16:28:58    144s]   mean    (X+Y) =         0.79 um
[11/08 16:28:58    144s] Summary Report:
[11/08 16:28:58    144s] Instances move: 150 (out of 150 movable)
[11/08 16:28:58    144s] Instances flipped: 0
[11/08 16:28:58    144s] Mean displacement: 0.79 um
[11/08 16:28:58    144s] Max displacement: 6.22 um (Instance: g10464__3680) (36.087, 34.795) -> (32.48, 37.41)
[11/08 16:28:58    144s] 	Length: 9 sites, height: 1 rows, site name: gsclib090site, cell type: MXI2X1
[11/08 16:28:58    144s] Total instances moved : 150
[11/08 16:28:58    144s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.016, REAL:0.016, MEM:1927.5M, EPOCH TIME: 1699441138.768633
[11/08 16:28:58    144s] Total net bbox length = 1.599e+03 (7.744e+02 8.243e+02) (ext = 2.165e+02)
[11/08 16:28:58    144s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1927.5MB
[11/08 16:28:58    144s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1927.5MB) @(0:02:24 - 0:02:24).
[11/08 16:28:58    144s] *** Finished refinePlace (0:02:24 mem=1927.5M) ***
[11/08 16:28:58    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.7
[11/08 16:28:58    144s] OPERPROF: Finished RefinePlace at level 1, CPU:0.019, REAL:0.019, MEM:1927.5M, EPOCH TIME: 1699441138.768880
[11/08 16:28:58    144s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1927.5M, EPOCH TIME: 1699441138.768917
[11/08 16:28:58    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:303).
[11/08 16:28:58    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] All LLGs are deleted
[11/08 16:28:58    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1927.5M, EPOCH TIME: 1699441138.769628
[11/08 16:28:58    144s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1927.5M, EPOCH TIME: 1699441138.769821
[11/08 16:28:58    144s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1927.5M, EPOCH TIME: 1699441138.770577
[11/08 16:28:58    144s] *** End of Placement (cpu=0:00:02.5, real=0:00:02.0, mem=1927.5M) ***
[11/08 16:28:58    144s] Processing tracks to init pin-track alignment.
[11/08 16:28:58    144s] z: 2, totalTracks: 1
[11/08 16:28:58    144s] z: 4, totalTracks: 1
[11/08 16:28:58    144s] z: 6, totalTracks: 1
[11/08 16:28:58    144s] z: 8, totalTracks: 1
[11/08 16:28:58    144s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:28:58    144s] All LLGs are deleted
[11/08 16:28:58    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1927.5M, EPOCH TIME: 1699441138.772731
[11/08 16:28:58    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1927.5M, EPOCH TIME: 1699441138.772954
[11/08 16:28:58    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1927.5M, EPOCH TIME: 1699441138.773026
[11/08 16:28:58    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1927.5M, EPOCH TIME: 1699441138.773172
[11/08 16:28:58    144s] Max number of tech site patterns supported in site array is 256.
[11/08 16:28:58    144s] Core basic site is gsclib090site
[11/08 16:28:58    144s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1927.5M, EPOCH TIME: 1699441138.782181
[11/08 16:28:58    144s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:28:58    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:28:58    144s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1927.5M, EPOCH TIME: 1699441138.782334
[11/08 16:28:58    144s] Fast DP-INIT is on for default
[11/08 16:28:58    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:28:58    144s] Atter site array init, number of instance map data is 0.
[11/08 16:28:58    144s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1927.5M, EPOCH TIME: 1699441138.783258
[11/08 16:28:58    144s] 
[11/08 16:28:58    144s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:28:58    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:1927.5M, EPOCH TIME: 1699441138.783633
[11/08 16:28:58    144s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1927.5M, EPOCH TIME: 1699441138.783714
[11/08 16:28:58    144s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1927.5M, EPOCH TIME: 1699441138.783797
[11/08 16:28:58    144s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1927.5M, EPOCH TIME: 1699441138.783910
[11/08 16:28:58    144s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[11/08 16:28:58    144s] Density distribution unevenness ratio = 0.824%
[11/08 16:28:58    144s] Density distribution unevenness ratio (U70) = 0.000%
[11/08 16:28:58    144s] Density distribution unevenness ratio (U80) = 0.000%
[11/08 16:28:58    144s] Density distribution unevenness ratio (U90) = 0.000%
[11/08 16:28:58    144s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1927.5M, EPOCH TIME: 1699441138.783991
[11/08 16:28:58    144s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1927.5M, EPOCH TIME: 1699441138.784024
[11/08 16:28:58    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:28:58    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] All LLGs are deleted
[11/08 16:28:58    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:28:58    144s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1927.5M, EPOCH TIME: 1699441138.784637
[11/08 16:28:58    144s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1927.5M, EPOCH TIME: 1699441138.784831
[11/08 16:28:58    144s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1927.5M, EPOCH TIME: 1699441138.785523
[11/08 16:28:58    144s] *** Free Virtual Timing Model ...(mem=1927.5M)
[11/08 16:28:58    144s] Starting IO pin assignment...
[11/08 16:28:58    144s] The design is not routed. Using placement based method for pin assignment.
[11/08 16:28:58    144s] Completed IO pin assignment.
[11/08 16:28:58    144s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 16:28:58    144s] Set Using Default Delay Limit as 101.
[11/08 16:28:58    144s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 16:28:58    144s] Set Default Net Delay as 0 ps.
[11/08 16:28:58    144s] Set Default Net Load as 0 pF. 
[11/08 16:28:58    144s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 16:28:58    144s] Effort level <high> specified for reg2reg_tmp.6628 path_group
[11/08 16:28:58    144s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:28:58    144s] #################################################################################
[11/08 16:28:58    144s] # Design Stage: PreRoute
[11/08 16:28:58    144s] # Design Name: top
[11/08 16:28:58    144s] # Design Mode: 90nm
[11/08 16:28:58    144s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:28:58    144s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:28:58    144s] # Signoff Settings: SI Off 
[11/08 16:28:58    144s] #################################################################################
[11/08 16:28:58    144s] Calculate delays in BcWc mode...
[11/08 16:28:58    144s] Topological Sorting (REAL = 0:00:00.0, MEM = 1927.5M, InitMEM = 1927.5M)
[11/08 16:28:58    144s] Start delay calculation (fullDC) (1 T). (MEM=1927.5)
[11/08 16:28:58    144s] End AAE Lib Interpolated Model. (MEM=1927.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:58    144s] Total number of fetched objects 164
[11/08 16:28:58    144s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:28:58    144s] End delay calculation. (MEM=1959.2 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:58    144s] End delay calculation (fullDC). (MEM=1959.2 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:28:58    144s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1959.2M) ***
[11/08 16:28:58    144s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 16:28:58    144s] Set Using Default Delay Limit as 1000.
[11/08 16:28:58    144s] Set Default Net Delay as 1000 ps.
[11/08 16:28:58    144s] Set Default Net Load as 0.5 pF. 
[11/08 16:28:58    144s] Info: Disable timing driven in postCTS congRepair.
[11/08 16:28:58    144s] 
[11/08 16:28:58    144s] Starting congRepair ...
[11/08 16:28:58    144s] User Input Parameters:
[11/08 16:28:58    144s] - Congestion Driven    : On
[11/08 16:28:58    144s] - Timing Driven        : Off
[11/08 16:28:58    144s] - Area-Violation Based : On
[11/08 16:28:58    144s] - Start Rollback Level : -5
[11/08 16:28:58    144s] - Legalized            : On
[11/08 16:28:58    144s] - Window Based         : Off
[11/08 16:28:58    144s] - eDen incr mode       : Off
[11/08 16:28:58    144s] - Small incr mode      : Off
[11/08 16:28:58    144s] 
[11/08 16:28:58    144s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1949.7M, EPOCH TIME: 1699441138.960571
[11/08 16:28:58    144s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:1949.7M, EPOCH TIME: 1699441138.962782
[11/08 16:28:58    144s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1949.7M, EPOCH TIME: 1699441138.962854
[11/08 16:28:58    144s] Starting Early Global Route congestion estimation: mem = 1949.7M
[11/08 16:28:58    144s] (I)      ==================== Layers =====================
[11/08 16:28:58    144s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:58    144s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:28:58    144s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:58    144s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:28:58    144s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:28:58    144s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:28:58    144s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:28:58    144s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:28:58    144s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:28:58    144s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:28:58    144s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:28:58    144s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:28:58    144s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:28:58    144s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:28:58    144s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:28:58    144s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:28:58    144s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:28:58    144s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:28:58    144s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:28:58    144s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:28:58    144s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:28:58    144s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:58    144s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:28:58    144s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:28:58    144s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:28:58    144s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:28:58    144s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:28:58    144s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:28:58    144s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:28:58    144s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:28:58    144s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:28:58    144s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:28:58    144s] (I)      Started Import and model ( Curr Mem: 1949.68 MB )
[11/08 16:28:58    144s] (I)      Default pattern map key = top_default.
[11/08 16:28:58    144s] (I)      == Non-default Options ==
[11/08 16:28:58    144s] (I)      Maximum routing layer                              : 9
[11/08 16:28:58    144s] (I)      Number of threads                                  : 1
[11/08 16:28:58    144s] (I)      Use non-blocking free Dbs wires                    : false
[11/08 16:28:58    144s] (I)      Method to set GCell size                           : row
[11/08 16:28:58    144s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:28:58    144s] (I)      Use row-based GCell size
[11/08 16:28:58    144s] (I)      Use row-based GCell align
[11/08 16:28:58    144s] (I)      layer 0 area = 280000
[11/08 16:28:58    144s] (I)      layer 1 area = 320000
[11/08 16:28:58    144s] (I)      layer 2 area = 320000
[11/08 16:28:58    144s] (I)      layer 3 area = 320000
[11/08 16:28:58    144s] (I)      layer 4 area = 320000
[11/08 16:28:58    144s] (I)      layer 5 area = 320000
[11/08 16:28:58    144s] (I)      layer 6 area = 320000
[11/08 16:28:58    144s] (I)      layer 7 area = 800000
[11/08 16:28:58    144s] (I)      layer 8 area = 800000
[11/08 16:28:58    144s] (I)      GCell unit size   : 5220
[11/08 16:28:58    144s] (I)      GCell multiplier  : 1
[11/08 16:28:58    144s] (I)      GCell row height  : 5220
[11/08 16:28:58    144s] (I)      Actual row height : 5220
[11/08 16:28:58    144s] (I)      GCell align ref   : 12180 12180
[11/08 16:28:58    144s] [NR-eGR] Track table information for default rule: 
[11/08 16:28:58    144s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:28:58    144s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:28:58    144s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:28:58    144s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:28:58    144s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:28:58    144s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:28:58    144s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:28:58    144s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:28:58    144s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:28:58    144s] (I)      =============== Default via ================
[11/08 16:28:58    144s] (I)      +---+------------------+-------------------+
[11/08 16:28:58    144s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:28:58    144s] (I)      +---+------------------+-------------------+
[11/08 16:28:58    144s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/08 16:28:58    144s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:28:58    144s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:28:58    144s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:28:58    144s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:28:58    144s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:28:58    144s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:28:58    144s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/08 16:28:58    144s] (I)      +---+------------------+-------------------+
[11/08 16:28:58    144s] [NR-eGR] Read 586 PG shapes
[11/08 16:28:58    144s] [NR-eGR] Read 0 clock shapes
[11/08 16:28:58    144s] [NR-eGR] Read 0 other shapes
[11/08 16:28:58    144s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:28:58    144s] [NR-eGR] #Instance Blockages : 0
[11/08 16:28:58    144s] [NR-eGR] #PG Blockages       : 586
[11/08 16:28:58    144s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:28:58    144s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:28:58    144s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:28:58    144s] [NR-eGR] #Other Blockages    : 0
[11/08 16:28:58    144s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:28:58    144s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:28:58    144s] [NR-eGR] Read 162 nets ( ignored 0 )
[11/08 16:28:58    144s] (I)      early_global_route_priority property id does not exist.
[11/08 16:28:58    144s] (I)      Read Num Blocks=586  Num Prerouted Wires=0  Num CS=0
[11/08 16:28:58    144s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:58    144s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:58    144s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:28:58    144s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:28:58    144s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:28:58    144s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:28:58    144s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:28:58    144s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:28:58    144s] (I)      Number of ignored nets                =      0
[11/08 16:28:58    144s] (I)      Number of connected nets              =      0
[11/08 16:28:58    144s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:28:58    144s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:28:58    144s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:28:58    144s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:28:58    144s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:28:58    144s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:28:58    144s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:28:58    144s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:28:58    144s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:28:58    144s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:28:58    144s] (I)      Ndr track 0 does not exist
[11/08 16:28:58    144s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:28:58    144s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:28:58    144s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:28:58    144s] (I)      Site width          :   580  (dbu)
[11/08 16:28:58    144s] (I)      Row height          :  5220  (dbu)
[11/08 16:28:58    144s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:28:58    144s] (I)      GCell width         :  5220  (dbu)
[11/08 16:28:58    144s] (I)      GCell height        :  5220  (dbu)
[11/08 16:28:58    144s] (I)      Grid                :    22    22     9
[11/08 16:28:58    144s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:28:58    144s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/08 16:28:58    144s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/08 16:28:58    144s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:28:58    144s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:28:58    144s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:28:58    144s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/08 16:28:58    144s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:28:58    144s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/08 16:28:58    144s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:28:58    144s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:28:58    144s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:28:58    144s] (I)      --------------------------------------------------------
[11/08 16:28:58    144s] 
[11/08 16:28:58    144s] [NR-eGR] ============ Routing rule table ============
[11/08 16:28:58    144s] [NR-eGR] Rule id: 0  Nets: 162
[11/08 16:28:58    144s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:28:58    144s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/08 16:28:58    144s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/08 16:28:58    144s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:58    144s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/08 16:28:58    144s] [NR-eGR] ========================================
[11/08 16:28:58    144s] [NR-eGR] 
[11/08 16:28:58    144s] (I)      =============== Blocked Tracks ===============
[11/08 16:28:58    144s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:58    144s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:28:58    144s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:58    144s] (I)      |     1 |       0 |        0 |         0.00% |
[11/08 16:28:58    144s] (I)      |     2 |    4400 |      288 |         6.55% |
[11/08 16:28:58    144s] (I)      |     3 |    4290 |      144 |         3.36% |
[11/08 16:28:58    144s] (I)      |     4 |    4400 |      288 |         6.55% |
[11/08 16:28:58    144s] (I)      |     5 |    4290 |      144 |         3.36% |
[11/08 16:28:58    144s] (I)      |     6 |    4400 |      309 |         7.02% |
[11/08 16:28:58    144s] (I)      |     7 |    4290 |      174 |         4.06% |
[11/08 16:28:58    144s] (I)      |     8 |    1452 |      287 |        19.77% |
[11/08 16:28:58    144s] (I)      |     9 |    1408 |      358 |        25.43% |
[11/08 16:28:58    144s] (I)      +-------+---------+----------+---------------+
[11/08 16:28:58    144s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1949.68 MB )
[11/08 16:28:58    144s] (I)      Reset routing kernel
[11/08 16:28:58    144s] (I)      Started Global Routing ( Curr Mem: 1949.68 MB )
[11/08 16:28:58    144s] (I)      totalPins=509  totalGlobalPin=480 (94.30%)
[11/08 16:28:58    144s] (I)      total 2D Cap : 27677 = (13604 H, 14073 V)
[11/08 16:28:58    144s] [NR-eGR] Layer group 1: route 162 net(s) in layer range [2, 9]
[11/08 16:28:58    144s] (I)      
[11/08 16:28:58    144s] (I)      ============  Phase 1a Route ============
[11/08 16:28:58    144s] (I)      Usage: 650 = (306 H, 344 V) = (2.25% H, 2.44% V) = (7.987e+02um H, 8.978e+02um V)
[11/08 16:28:58    144s] (I)      
[11/08 16:28:58    144s] (I)      ============  Phase 1b Route ============
[11/08 16:28:58    144s] (I)      Usage: 650 = (306 H, 344 V) = (2.25% H, 2.44% V) = (7.987e+02um H, 8.978e+02um V)
[11/08 16:28:58    144s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.696500e+03um
[11/08 16:28:58    144s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/08 16:28:58    144s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/08 16:28:58    144s] (I)      
[11/08 16:28:58    144s] (I)      ============  Phase 1c Route ============
[11/08 16:28:58    144s] (I)      Usage: 650 = (306 H, 344 V) = (2.25% H, 2.44% V) = (7.987e+02um H, 8.978e+02um V)
[11/08 16:28:58    144s] (I)      
[11/08 16:28:58    144s] (I)      ============  Phase 1d Route ============
[11/08 16:28:58    144s] (I)      Usage: 650 = (306 H, 344 V) = (2.25% H, 2.44% V) = (7.987e+02um H, 8.978e+02um V)
[11/08 16:28:58    144s] (I)      
[11/08 16:28:58    144s] (I)      ============  Phase 1e Route ============
[11/08 16:28:58    144s] (I)      Usage: 650 = (306 H, 344 V) = (2.25% H, 2.44% V) = (7.987e+02um H, 8.978e+02um V)
[11/08 16:28:58    144s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.696500e+03um
[11/08 16:28:58    144s] (I)      
[11/08 16:28:58    144s] (I)      ============  Phase 1l Route ============
[11/08 16:28:58    144s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/08 16:28:58    144s] (I)      Layer  2:       4105       522         0           0        4158    ( 0.00%) 
[11/08 16:28:58    144s] (I)      Layer  3:       3997       304         0           0        4158    ( 0.00%) 
[11/08 16:28:58    144s] (I)      Layer  4:       4105        10         0           0        4158    ( 0.00%) 
[11/08 16:28:58    144s] (I)      Layer  5:       3997         0         0           0        4158    ( 0.00%) 
[11/08 16:28:58    144s] (I)      Layer  6:       4085         0         0           0        4158    ( 0.00%) 
[11/08 16:28:58    144s] (I)      Layer  7:       3985         0         0           0        4158    ( 0.00%) 
[11/08 16:28:58    144s] (I)      Layer  8:       1142         0         0         102        1284    ( 7.36%) 
[11/08 16:28:58    144s] (I)      Layer  9:       1049         0         0         111        1275    ( 8.01%) 
[11/08 16:28:58    144s] (I)      Total:         26465       836         0         213       27507    ( 0.77%) 
[11/08 16:28:58    144s] (I)      
[11/08 16:28:58    144s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 16:28:58    144s] [NR-eGR]                        OverCon            
[11/08 16:28:58    144s] [NR-eGR]                         #Gcell     %Gcell
[11/08 16:28:58    144s] [NR-eGR]        Layer             (1-0)    OverCon
[11/08 16:28:58    144s] [NR-eGR] ----------------------------------------------
[11/08 16:28:58    144s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:58    144s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:58    144s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:58    144s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:58    144s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:58    144s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:58    144s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:58    144s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:58    144s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/08 16:28:58    144s] [NR-eGR] ----------------------------------------------
[11/08 16:28:58    144s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/08 16:28:58    144s] [NR-eGR] 
[11/08 16:28:58    144s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1957.68 MB )
[11/08 16:28:58    144s] (I)      total 2D Cap : 27782 = (13665 H, 14117 V)
[11/08 16:28:58    144s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:28:58    144s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1957.7M
[11/08 16:28:58    144s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.015, REAL:0.015, MEM:1957.7M, EPOCH TIME: 1699441138.978112
[11/08 16:28:58    144s] OPERPROF: Starting HotSpotCal at level 1, MEM:1957.7M, EPOCH TIME: 1699441138.978146
[11/08 16:28:58    144s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:58    144s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 16:28:58    144s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:58    144s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 16:28:58    144s] [hotspot] +------------+---------------+---------------+
[11/08 16:28:58    144s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 16:28:58    144s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 16:28:58    144s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1957.7M, EPOCH TIME: 1699441138.978376
[11/08 16:28:58    144s] Skipped repairing congestion.
[11/08 16:28:58    144s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1957.7M, EPOCH TIME: 1699441138.978430
[11/08 16:28:58    144s] Starting Early Global Route wiring: mem = 1957.7M
[11/08 16:28:58    144s] (I)      ============= Track Assignment ============
[11/08 16:28:58    144s] (I)      Started Track Assignment (1T) ( Curr Mem: 1957.68 MB )
[11/08 16:28:58    144s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/08 16:28:58    144s] (I)      Run Multi-thread track assignment
[11/08 16:28:58    144s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1957.68 MB )
[11/08 16:28:58    144s] (I)      Started Export ( Curr Mem: 1957.68 MB )
[11/08 16:28:58    144s] [NR-eGR]                 Length (um)  Vias 
[11/08 16:28:58    144s] [NR-eGR] ----------------------------------
[11/08 16:28:58    144s] [NR-eGR]  Metal1  (1H)             0   491 
[11/08 16:28:58    144s] [NR-eGR]  Metal2  (2V)           949   610 
[11/08 16:28:58    144s] [NR-eGR]  Metal3  (3H)           824    13 
[11/08 16:28:58    144s] [NR-eGR]  Metal4  (4V)            28     0 
[11/08 16:28:58    144s] [NR-eGR]  Metal5  (5H)             0     0 
[11/08 16:28:58    144s] [NR-eGR]  Metal6  (6V)             0     0 
[11/08 16:28:58    144s] [NR-eGR]  Metal7  (7H)             0     0 
[11/08 16:28:58    144s] [NR-eGR]  Metal8  (8V)             0     0 
[11/08 16:28:58    144s] [NR-eGR]  Metal9  (9H)             0     0 
[11/08 16:28:58    144s] [NR-eGR] ----------------------------------
[11/08 16:28:58    144s] [NR-eGR]          Total         1801  1114 
[11/08 16:28:58    144s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:58    144s] [NR-eGR] Total half perimeter of net bounding box: 1565um
[11/08 16:28:58    144s] [NR-eGR] Total length: 1801um, number of vias: 1114
[11/08 16:28:58    144s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:58    144s] [NR-eGR] Total eGR-routed clock nets wire length: 138um, number of vias: 43
[11/08 16:28:58    144s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:28:58    144s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1957.68 MB )
[11/08 16:28:58    144s] Early Global Route wiring runtime: 0.01 seconds, mem = 1905.7M
[11/08 16:28:58    144s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.006, REAL:0.006, MEM:1905.7M, EPOCH TIME: 1699441138.984405
[11/08 16:28:58    144s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:28:58    144s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:28:58    144s] *** Finishing placeDesign default flow ***
[11/08 16:28:58    144s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
[11/08 16:28:58    144s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/08 16:28:58    144s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 2, mem = 1905.7M **
[11/08 16:28:58    144s] Tdgp not successfully inited but do clear! skip clearing
[11/08 16:28:59    144s] 
[11/08 16:28:59    144s] *** Summary of all messages that are not suppressed in this session:
[11/08 16:28:59    144s] Severity  ID               Count  Summary                                  
[11/08 16:28:59    144s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/08 16:28:59    144s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/08 16:28:59    144s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/08 16:28:59    144s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/08 16:28:59    144s] *** Message Summary: 4 warning(s), 2 error(s)
[11/08 16:28:59    144s] 
[11/08 16:28:59    144s] *** placeDesign #8 [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:02:24.3/0:13:19.3 (0.2), mem = 1905.7M
[11/08 16:28:59    144s] 
[11/08 16:28:59    144s] =============================================================================================
[11/08 16:28:59    144s]  Final TAT Report : placeDesign #8                                              21.15-s110_1
[11/08 16:28:59    144s] =============================================================================================
[11/08 16:28:59    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:28:59    144s] ---------------------------------------------------------------------------------------------
[11/08 16:28:59    144s] [ TimingUpdate           ]      6   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[11/08 16:28:59    144s] [ FullDelayCalc          ]      3   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    1.1
[11/08 16:28:59    144s] [ MISC                   ]          0:00:02.8  (  94.1 % )     0:00:02.8 /  0:00:02.8    1.0
[11/08 16:28:59    144s] ---------------------------------------------------------------------------------------------
[11/08 16:28:59    144s]  placeDesign #8 TOTAL               0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[11/08 16:28:59    144s] ---------------------------------------------------------------------------------------------
[11/08 16:28:59    144s] 
[11/08 16:29:00    144s] <CMD> zoomBox -44.38550 -5.92600 86.23050 67.27650
[11/08 16:29:01    144s] <CMD> zoomBox -29.21550 -4.91600 81.80900 57.30650
[11/08 16:29:02    144s] <CMD> zoomBox -44.38600 -5.92650 86.23100 67.27650
[11/08 16:30:53    157s] <CMD> zoomBox -163.29500 -41.13150 183.03400 152.96500
[11/08 16:30:54    157s] <CMD> zoomBox -44.12350 11.91850 86.49450 85.12200
[11/08 16:30:55    157s] <CMD> zoomBox -4.01550 27.88750 53.94100 60.36850
[11/08 16:30:55    157s] <CMD> zoomBox 11.04100 32.66400 41.29600 49.62000
[11/08 16:31:02    158s] <CMD> zoomBox 8.91950 31.53100 44.51400 51.47950
[11/08 16:31:02    158s] <CMD> zoomBox 3.48800 28.63000 52.75400 56.24050
[11/08 16:31:03    158s] <CMD> zoomBox 12.10850 33.71450 47.70400 53.66350
[11/08 16:31:03    158s] <CMD> zoomBox 24.67800 41.01200 40.47250 49.86400
[11/08 16:31:04    158s] <CMD> zoomBox 27.45950 42.59000 38.87200 48.98600
[11/08 16:31:06    159s] <CMD> zoomBox 19.12550 39.66150 44.84750 54.07700
[11/08 16:31:06    159s] <CMD> zoomBox 5.40750 35.01400 54.68300 62.63000
[11/08 16:31:07    159s] <CMD> zoomBox -5.61600 31.30200 62.58600 69.52500
[11/08 16:31:07    159s] <CMD> zoomBox -12.61550 28.95150 67.62200 73.92000
[11/08 16:31:07    159s] <CMD> zoomBox -20.85100 26.18600 73.54700 79.09050
[11/08 16:31:08    159s] <CMD> zoomBox -70.93800 9.72600 109.89900 111.07400
[11/08 16:31:08    159s] <CMD> zoomBox -165.72600 -19.86150 180.70200 174.29050
[11/08 16:31:09    159s] <CMD> zoomBox -69.28400 -8.66400 111.55450 92.68500
[11/08 16:31:10    159s] <CMD> zoomBox -17.40650 -1.50400 76.99350 51.40150
[11/08 16:31:10    160s] <CMD> zoomBox 8.37750 3.45400 57.65500 31.07100
[11/08 16:31:11    160s] <CMD> zoomBox 21.51100 6.12150 47.23450 20.53800
[11/08 16:31:12    160s] <CMD> zoomBox 29.32450 7.74200 40.73950 14.13950
[11/08 16:31:12    160s] <CMD> zoomBox 32.30400 8.36000 38.26350 11.70000
[11/08 16:31:15    160s] <CMD> zoomBox 25.39500 7.08900 43.98650 17.50850
[11/08 16:31:15    160s] <CMD> zoomBox 8.60250 3.99950 57.89750 31.62650
[11/08 16:31:16    160s] <CMD> zoomBox -16.08550 -0.54100 78.34950 52.38400
[11/08 16:31:16    160s] <CMD> zoomBox -35.92350 -4.19000 94.78300 69.06300
[11/08 16:31:17    160s] <CMD> zoomBox -19.95000 -0.12400 74.48600 52.80150
[11/08 16:31:18    161s] <CMD> zoomBox -27.30350 -1.88500 83.79750 60.38050
[11/08 16:33:31    176s] <CMD> getCTSMode -engine -quiet
[11/08 16:33:31    176s] <CMD> getCTSMode -engine -quiet
[11/08 16:34:02    179s] <CMD> getCTSMode -engine -quiet
[11/08 16:34:22    182s] <CMD> getCTSMode -engine -quiet
[11/08 16:34:23    182s] <CMD> getCTSMode -engine -quiet
[11/08 16:34:55    191s] <CMD> create_ccopt_clock_tree_spec
[11/08 16:34:55    191s] Creating clock tree spec for modes (timing configs): cons
[11/08 16:34:55    191s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/08 16:34:55    191s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/08 16:34:55    191s] 
[11/08 16:34:55    191s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/08 16:34:55    191s] Summary for sequential cells identification: 
[11/08 16:34:55    191s]   Identified SBFF number: 112
[11/08 16:34:55    191s]   Identified MBFF number: 0
[11/08 16:34:55    191s]   Identified SB Latch number: 0
[11/08 16:34:55    191s]   Identified MB Latch number: 0
[11/08 16:34:55    191s]   Not identified SBFF number: 8
[11/08 16:34:55    191s]   Not identified MBFF number: 0
[11/08 16:34:55    191s]   Not identified SB Latch number: 0
[11/08 16:34:55    191s]   Not identified MB Latch number: 0
[11/08 16:34:55    191s]   Number of sequential cells which are not FFs: 32
[11/08 16:34:55    191s]  Visiting view : BC
[11/08 16:34:55    191s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/08 16:34:55    191s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/08 16:34:55    191s]  Visiting view : WC
[11/08 16:34:55    191s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/08 16:34:55    191s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/08 16:34:55    191s] TLC MultiMap info (StdDelay):
[11/08 16:34:55    191s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[11/08 16:34:55    191s]   : MAX + SLOW + 1 + Rc := 36ps
[11/08 16:34:55    191s]   : MIN + FAST + 1 + no RcCorner := 11ps
[11/08 16:34:55    191s]   : MIN + FAST + 1 + Rc := 12.1ps
[11/08 16:34:55    191s]  Setting StdDelay to: 12.1ps
[11/08 16:34:55    191s] 
[11/08 16:34:55    191s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/08 16:34:55    191s] Reset timing graph...
[11/08 16:34:55    191s] Ignoring AAE DB Resetting ...
[11/08 16:34:55    191s] Reset timing graph done.
[11/08 16:34:55    191s] Ignoring AAE DB Resetting ...
[11/08 16:34:55    191s] Analyzing clock structure...
[11/08 16:34:55    191s] Analyzing clock structure done.
[11/08 16:34:55    191s] Reset timing graph...
[11/08 16:34:55    191s] Ignoring AAE DB Resetting ...
[11/08 16:34:55    191s] Reset timing graph done.
[11/08 16:34:55    191s] Extracting original clock gating for clk...
[11/08 16:34:55    191s]   clock_tree clk contains 16 sinks and 0 clock gates.
[11/08 16:34:55    191s] Extracting original clock gating for clk done.
[11/08 16:34:55    191s] The skew group clk/cons was created. It contains 16 sinks and 1 sources.
[11/08 16:34:55    191s] Checking clock tree convergence...
[11/08 16:34:55    191s] Checking clock tree convergence done.
[11/08 16:34:55    191s] <CMD> ctd_win -side none -id ctd_window -unit_delay
[11/08 16:35:22    195s] <CMD> ctd_win -side none -id ctd_window -unit_delay
[11/08 16:35:47    198s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/08 16:35:47    198s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/08 16:35:47    198s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
[11/08 16:35:47    198s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/08 16:35:47    198s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[11/08 16:35:47    198s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/08 16:35:47    198s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[11/08 16:35:47    198s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/08 16:35:47    198s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/08 16:35:47    198s] <CMD> routeDesign -globalDetail
[11/08 16:35:47    198s] ### Time Record (routeDesign) is installed.
[11/08 16:35:47    198s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1817.56 (MB), peak = 1845.20 (MB)
[11/08 16:35:47    198s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/08 16:35:47    198s] #**INFO: setDesignMode -flowEffort standard
[11/08 16:35:47    198s] #**INFO: setDesignMode -powerEffort none
[11/08 16:35:47    198s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/08 16:35:47    198s] **INFO: User settings:
[11/08 16:35:47    198s] setNanoRouteMode -drouteEndIteration            1
[11/08 16:35:47    198s] setNanoRouteMode -droutePostRouteSpreadWire     1
[11/08 16:35:47    198s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFDefaultRouteSpec_gpdk090
[11/08 16:35:47    198s] setNanoRouteMode -extractThirdPartyCompatible   false
[11/08 16:35:47    198s] setNanoRouteMode -routeBottomRoutingLayer       1
[11/08 16:35:47    198s] setNanoRouteMode -routeTopRoutingLayer          9
[11/08 16:35:47    198s] setNanoRouteMode -routeWithSiDriven             true
[11/08 16:35:47    198s] setNanoRouteMode -routeWithTimingDriven         true
[11/08 16:35:47    198s] setNanoRouteMode -timingEngine                  {}
[11/08 16:35:47    198s] setExtractRCMode -engine                        preRoute
[11/08 16:35:47    198s] setDelayCalMode -engine                         aae
[11/08 16:35:47    198s] setDelayCalMode -ignoreNetLoad                  false
[11/08 16:35:47    198s] 
[11/08 16:35:47    198s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/08 16:35:47    198s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/08 16:35:47    198s] OPERPROF: Starting checkPlace at level 1, MEM:1911.4M, EPOCH TIME: 1699441547.780756
[11/08 16:35:47    198s] Processing tracks to init pin-track alignment.
[11/08 16:35:47    198s] z: 2, totalTracks: 1
[11/08 16:35:47    198s] z: 4, totalTracks: 1
[11/08 16:35:47    198s] z: 6, totalTracks: 1
[11/08 16:35:47    198s] z: 8, totalTracks: 1
[11/08 16:35:47    198s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:35:47    198s] All LLGs are deleted
[11/08 16:35:47    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:35:47    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:35:47    198s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1911.4M, EPOCH TIME: 1699441547.782803
[11/08 16:35:47    198s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1911.4M, EPOCH TIME: 1699441547.783060
[11/08 16:35:47    198s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1911.4M, EPOCH TIME: 1699441547.783112
[11/08 16:35:47    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:35:47    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:35:47    198s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1911.4M, EPOCH TIME: 1699441547.783276
[11/08 16:35:47    198s] Max number of tech site patterns supported in site array is 256.
[11/08 16:35:47    198s] Core basic site is gsclib090site
[11/08 16:35:47    198s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1911.4M, EPOCH TIME: 1699441547.783415
[11/08 16:35:47    198s] After signature check, allow fast init is false, keep pre-filter is true.
[11/08 16:35:47    198s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/08 16:35:47    198s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1911.4M, EPOCH TIME: 1699441547.783526
[11/08 16:35:47    198s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:35:47    198s] SiteArray: use 24,576 bytes
[11/08 16:35:47    198s] SiteArray: current memory after site array memory allocation 1911.4M
[11/08 16:35:47    198s] SiteArray: FP blocked sites are writable
[11/08 16:35:47    198s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:35:47    198s] Atter site array init, number of instance map data is 0.
[11/08 16:35:47    198s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:1911.4M, EPOCH TIME: 1699441547.783881
[11/08 16:35:47    198s] 
[11/08 16:35:47    198s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:35:47    198s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:1911.4M, EPOCH TIME: 1699441547.783993
[11/08 16:35:47    198s] Begin checking placement ... (start mem=1911.4M, init mem=1911.4M)
[11/08 16:35:47    198s] Begin checking exclusive groups violation ...
[11/08 16:35:47    198s] There are 0 groups to check, max #box is 0, total #box is 0
[11/08 16:35:47    198s] Finished checking exclusive groups violations. Found 0 Vio.
[11/08 16:35:47    198s] 
[11/08 16:35:47    198s] Running CheckPlace using 1 thread in normal mode...
[11/08 16:35:47    198s] 
[11/08 16:35:47    198s] ...checkPlace normal is done!
[11/08 16:35:47    198s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1911.4M, EPOCH TIME: 1699441547.786318
[11/08 16:35:47    198s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1911.4M, EPOCH TIME: 1699441547.786491
[11/08 16:35:47    198s] *info: Placed = 303            (Fixed = 153)
[11/08 16:35:47    198s] *info: Unplaced = 0           
[11/08 16:35:47    198s] Placement Density:60.87%(1128/1853)
[11/08 16:35:47    198s] Placement Density (including fixed std cells):64.33%(1308/2033)
[11/08 16:35:47    198s] All LLGs are deleted
[11/08 16:35:47    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:303).
[11/08 16:35:47    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:35:47    198s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1911.4M, EPOCH TIME: 1699441547.786753
[11/08 16:35:47    198s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1911.4M, EPOCH TIME: 1699441547.786946
[11/08 16:35:47    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:35:47    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:35:47    198s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1911.4M)
[11/08 16:35:47    198s] OPERPROF: Finished checkPlace at level 1, CPU:0.007, REAL:0.007, MEM:1911.4M, EPOCH TIME: 1699441547.787691
[11/08 16:35:47    198s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/08 16:35:47    198s] 
[11/08 16:35:47    198s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/08 16:35:47    198s] *** Changed status on (0) nets in Clock.
[11/08 16:35:47    198s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1911.4M) ***
[11/08 16:35:47    198s] 
[11/08 16:35:47    198s] globalDetailRoute
[11/08 16:35:47    198s] 
[11/08 16:35:47    198s] #Start globalDetailRoute on Wed Nov  8 16:35:47 2023
[11/08 16:35:47    198s] #
[11/08 16:35:47    198s] ### Time Record (globalDetailRoute) is installed.
[11/08 16:35:47    198s] ### Time Record (Pre Callback) is installed.
[11/08 16:35:47    198s] ### Time Record (Pre Callback) is uninstalled.
[11/08 16:35:47    198s] ### Time Record (DB Import) is installed.
[11/08 16:35:47    198s] ### Time Record (Timing Data Generation) is installed.
[11/08 16:35:47    198s] #Generating timing data, please wait...
[11/08 16:35:47    198s] #164 total nets, 162 already routed, 162 will ignore in trialRoute
[11/08 16:35:47    198s] ### run_trial_route starts on Wed Nov  8 16:35:47 2023 with memory = 1817.94 (MB), peak = 1845.20 (MB)
[11/08 16:35:47    198s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/08 16:35:47    198s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/08 16:35:47    198s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/08 16:35:47    198s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/08 16:35:47    198s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[11/08 16:35:47    198s] ### dump_timing_file starts on Wed Nov  8 16:35:47 2023 with memory = 1818.21 (MB), peak = 1845.20 (MB)
[11/08 16:35:47    198s] ### extractRC starts on Wed Nov  8 16:35:47 2023 with memory = 1813.24 (MB), peak = 1845.20 (MB)
[11/08 16:35:47    198s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/08 16:35:47    198s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:35:47    198s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[11/08 16:35:47    198s] ### generate_timing_data starts on Wed Nov  8 16:35:47 2023 with memory = 1812.53 (MB), peak = 1845.20 (MB)
[11/08 16:35:47    198s] #Reporting timing...
[11/08 16:35:47    198s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[11/08 16:35:47    198s] ### report_timing starts on Wed Nov  8 16:35:47 2023 with memory = 1835.67 (MB), peak = 1845.20 (MB)
[11/08 16:35:48    199s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[11/08 16:35:48    199s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 2.000 (ns)
[11/08 16:35:48    199s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1861.84 (MB), peak = 1869.16 (MB)
[11/08 16:35:48    199s] #Library Standard Delay: 12.10ps
[11/08 16:35:48    199s] #Slack threshold: 24.20ps
[11/08 16:35:48    199s] ### generate_net_cdm_timing starts on Wed Nov  8 16:35:48 2023 with memory = 1861.84 (MB), peak = 1869.16 (MB)
[11/08 16:35:48    199s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[11/08 16:35:48    199s] #*** Analyzed 0 timing critical paths, and collected 0.
[11/08 16:35:48    199s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.90 (MB), peak = 1869.16 (MB)
[11/08 16:35:48    199s] ### Use bna from skp: 0
[11/08 16:35:48    199s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:35:49    199s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1868.62 (MB), peak = 1869.16 (MB)
[11/08 16:35:49    199s] #Default setup view is reset to BC.
[11/08 16:35:49    199s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.62 (MB), peak = 1869.16 (MB)
[11/08 16:35:49    199s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:1.8 GB
[11/08 16:35:49    199s] #Current view: BC 
[11/08 16:35:49    199s] #Current enabled view: BC 
[11/08 16:35:49    199s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1867.86 (MB), peak = 1875.90 (MB)
[11/08 16:35:49    199s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:1.8 GB
[11/08 16:35:49    199s] #Done generating timing data.
[11/08 16:35:49    199s] ### Time Record (Timing Data Generation) is uninstalled.
[11/08 16:35:49    199s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/08 16:35:49    199s] ### Net info: total nets: 173
[11/08 16:35:49    199s] ### Net info: dirty nets: 0
[11/08 16:35:49    199s] ### Net info: marked as disconnected nets: 0
[11/08 16:35:49    199s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/08 16:35:49    199s] #num needed restored net=0
[11/08 16:35:49    199s] #need_extraction net=0 (total=173)
[11/08 16:35:49    199s] ### Net info: fully routed nets: 0
[11/08 16:35:49    199s] ### Net info: trivial (< 2 pins) nets: 11
[11/08 16:35:49    199s] ### Net info: unrouted nets: 162
[11/08 16:35:49    199s] ### Net info: re-extraction nets: 0
[11/08 16:35:49    199s] ### Net info: ignored nets: 0
[11/08 16:35:49    199s] ### Net info: skip routing nets: 0
[11/08 16:35:49    199s] ### import design signature (26): route=932437016 fixed_route=932437016 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1712046292 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=2075176537 pin_access=1 inst_pattern=1
[11/08 16:35:49    199s] ### Time Record (DB Import) is uninstalled.
[11/08 16:35:49    199s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/08 16:35:49    199s] #RTESIG:78da95944b4fc330108439f32b56690f416a8377633bf615514e0850795cabd0b869441e
[11/08 16:35:49    199s] #       55e21cf8f7b8820ba8c46e8ec9e7f17876e2d9fc6db586883041b11c10d906e1614dc434
[11/08 16:35:49    199s] #       d29218e3d7841bf7e9f526ba9ccd1f9f5e2855801057ad35a5e917300ea687c1585bb5e5
[11/08 16:35:49    199s] #       d50fa215ecf27a3010bf775dbd80e2b3cd9b6a0b85d9e5636dffe0192388308278b0bd7b
[11/08 16:35:49    199s] #       7b5232630aa2fbd5ddedb7c2ba1bad793e98eda63c141f4cb3e9d5c8dc16bf1c9d847406
[11/08 16:35:49    199s] #       b61f271924f58b993e19224fcfc2053b07278ec01226987b20ded55d6e4fbb262920da57
[11/08 16:35:49    199s] #       e5de131365a1825a79a3e2c4fd9973d7263edd26e4ee98c72a268c798d71998108033560
[11/08 16:35:49    199s] #       22024025818214b5f6662290053014c0a47e4604e808ee6794f0335afa672d8fff79638a
[11/08 16:35:49    199s] #       6a6c3c3d940111646e2e9e7b08338d41bd57ca391b6cde16795f38d6b463f31f9942d476
[11/08 16:35:49    199s] #       ad99a208fd63269412b4e71e45177d34eddd31d2bf979aaae6c5172bdfd3bf
[11/08 16:35:49    199s] #
[11/08 16:35:49    199s] ### Time Record (Data Preparation) is installed.
[11/08 16:35:49    199s] #RTESIG:78da9594cb4ec330104559f315a3b48b22b5c133b11d7b8b282b04a83cb65568dc34228f
[11/08 16:35:49    199s] #       2a7116fc3d2eb0292ab1eb657c72677ce7da93e9db720511618c62d123b235c2c38a8869
[11/08 16:35:49    199s] #       a40531c6af09d76eebf526ba9c4c1f9f5e285180302b1b6b0ad3cd61e84d07bdb1b66c8a
[11/08 16:35:49    199s] #       ab5f442bd866556f60f6deb6d51cf2cf26abcb0de4669b0d95fd83a78c20c20866bdeddc
[11/08 16:35:49    199s] #       d79392295310dd2fef6e7f1456ed60cdf3de6cd6c53eff609a8dff8dcc9538eae824a453
[11/08 16:35:49    199s] #       b0dd30ca20a92366fc64883c390b17ec1c9c38028b99606ec16c5bb5993ddd354901d1ae
[11/08 16:35:49    199s] #       2c761e9b280d15d4ca6b1527eef79cbb34f1f1342177c73c443166ccdb18972988305003
[11/08 16:35:49    199s] #       c6220054122848516baf2702590043014ce26744808ee07e46093fa3a57fd6f270cf6b93
[11/08 16:35:49    199s] #       9743edc9a10cb0207573f1bc43986a0ccabd52aeb3de664d9e75b9634d33d4ff9109444d
[11/08 16:35:49    199s] #       db98514a93bb6fdf7e8c1726f4e781504ad09e0717dd8c225f2d6798b7961acbf0c51731
[11/08 16:35:49    199s] #       0ce074
[11/08 16:35:49    199s] #
[11/08 16:35:49    199s] ### Time Record (Data Preparation) is uninstalled.
[11/08 16:35:49    199s] ### Time Record (Global Routing) is installed.
[11/08 16:35:49    199s] ### Time Record (Global Routing) is uninstalled.
[11/08 16:35:49    199s] ### Time Record (Data Preparation) is installed.
[11/08 16:35:49    199s] #Start routing data preparation on Wed Nov  8 16:35:49 2023
[11/08 16:35:49    199s] #
[11/08 16:35:49    199s] #Minimum voltage of a net in the design = 0.000.
[11/08 16:35:49    199s] #Maximum voltage of a net in the design = 1.100.
[11/08 16:35:49    199s] #Voltage range [0.000 - 1.100] has 171 nets.
[11/08 16:35:49    199s] #Voltage range [0.900 - 1.100] has 1 net.
[11/08 16:35:49    199s] #Voltage range [0.000 - 0.000] has 1 net.
[11/08 16:35:49    199s] #Build and mark too close pins for the same net.
[11/08 16:35:49    199s] ### Time Record (Cell Pin Access) is installed.
[11/08 16:35:49    199s] #Rebuild pin access data for design.
[11/08 16:35:49    199s] #Initial pin access analysis.
[11/08 16:35:50    201s] #Detail pin access analysis.
[11/08 16:35:50    201s] ### Time Record (Cell Pin Access) is uninstalled.
[11/08 16:35:50    201s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[11/08 16:35:50    201s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:35:50    201s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:35:50    201s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:35:50    201s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:35:50    201s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:35:50    201s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:35:50    201s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/08 16:35:50    201s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/08 16:35:50    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1874.84 (MB), peak = 1908.41 (MB)
[11/08 16:35:50    201s] #Regenerating Ggrids automatically.
[11/08 16:35:50    201s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[11/08 16:35:50    201s] #Using automatically generated G-grids.
[11/08 16:35:50    201s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/08 16:35:51    201s] #Done routing data preparation.
[11/08 16:35:51    201s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### Time Record (Data Preparation) is uninstalled.
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Summary of active signal nets routing constraints set by OPT:
[11/08 16:35:51    201s] #	preferred routing layers      : 0
[11/08 16:35:51    201s] #	preferred routing layer effort: 0
[11/08 16:35:51    201s] #	preferred extra space         : 0
[11/08 16:35:51    201s] #	preferred multi-cut via       : 0
[11/08 16:35:51    201s] #	avoid detour                  : 0
[11/08 16:35:51    201s] #	expansion ratio               : 0
[11/08 16:35:51    201s] #	net priority                  : 0
[11/08 16:35:51    201s] #	s2s control                   : 0
[11/08 16:35:51    201s] #	avoid chaining                : 0
[11/08 16:35:51    201s] #	inst-based stacking via       : 0
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Summary of active signal nets routing constraints set by USER:
[11/08 16:35:51    201s] #	preferred routing layers      : 0
[11/08 16:35:51    201s] #	preferred routing layer effort     : 0
[11/08 16:35:51    201s] #	preferred extra space              : 0
[11/08 16:35:51    201s] #	preferred multi-cut via            : 0
[11/08 16:35:51    201s] #	avoid detour                       : 0
[11/08 16:35:51    201s] #	net weight                         : 0
[11/08 16:35:51    201s] #	avoid chaining                     : 0
[11/08 16:35:51    201s] #	cell-based stacking via (required) : 0
[11/08 16:35:51    201s] #	cell-based stacking via (optional) : 0
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Start timing driven prevention iteration...
[11/08 16:35:51    201s] ### td_prevention_read_timing_data starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #----------------------------------------------------
[11/08 16:35:51    201s] # Summary of active signal nets routing constraints
[11/08 16:35:51    201s] #+--------------------------+-----------+
[11/08 16:35:51    201s] #+--------------------------+-----------+
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #----------------------------------------------------
[11/08 16:35:51    201s] #Done timing-driven prevention
[11/08 16:35:51    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
[11/08 16:35:51    201s] #Total number of routable nets = 162.
[11/08 16:35:51    201s] #Total number of nets in the design = 173.
[11/08 16:35:51    201s] #162 routable nets do not have any wires.
[11/08 16:35:51    201s] #162 nets will be global routed.
[11/08 16:35:51    201s] ### Time Record (Data Preparation) is installed.
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Finished routing data preparation on Wed Nov  8 16:35:51 2023
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Cpu time = 00:00:00
[11/08 16:35:51    201s] #Elapsed time = 00:00:00
[11/08 16:35:51    201s] #Increased memory = 0.00 (MB)
[11/08 16:35:51    201s] #Total memory = 1878.99 (MB)
[11/08 16:35:51    201s] #Peak memory = 1908.41 (MB)
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### Time Record (Data Preparation) is uninstalled.
[11/08 16:35:51    201s] ### Time Record (Global Routing) is installed.
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Start global routing on Wed Nov  8 16:35:51 2023
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Start global routing initialization on Wed Nov  8 16:35:51 2023
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Number of eco nets is 0
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Start global routing data preparation on Wed Nov  8 16:35:51 2023
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### build_merged_routing_blockage_rect_list starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] #Start routing resource analysis on Wed Nov  8 16:35:51 2023
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### init_is_bin_blocked starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### adjust_flow_cap starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### adjust_flow_per_partial_route_obs starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### set_via_blocked starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### copy_flow starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] #Routing resource analysis is done on Wed Nov  8 16:35:51 2023
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### report_flow_cap starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #  Resource Analysis:
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/08 16:35:51    201s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/08 16:35:51    201s] #  --------------------------------------------------------------
[11/08 16:35:51    201s] #  Metal1         H          81         114         169    39.05%
[11/08 16:35:51    201s] #  Metal2         V         187          13         169     0.00%
[11/08 16:35:51    201s] #  Metal3         H         183          12         169     0.00%
[11/08 16:35:51    201s] #  Metal4         V         188          12         169     0.00%
[11/08 16:35:51    201s] #  Metal5         H         183          12         169     0.00%
[11/08 16:35:51    201s] #  Metal6         V         186          14         169     0.00%
[11/08 16:35:51    201s] #  Metal7         H         182          13         169     0.00%
[11/08 16:35:51    201s] #  Metal8         V          52          14         169     0.00%
[11/08 16:35:51    201s] #  Metal9         H          48          16         169     6.51%
[11/08 16:35:51    201s] #  --------------------------------------------------------------
[11/08 16:35:51    201s] #  Total                   1292      15.79%        1521     5.06%
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### analyze_m2_tracks starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### report_initial_resource starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### mark_pg_pins_accessibility starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### set_net_region starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Global routing data preparation is done on Wed Nov  8 16:35:51 2023
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### prepare_level starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### init level 1 starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### Level 1 hgrid = 13 X 13
[11/08 16:35:51    201s] ### prepare_level_flow starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Global routing initialization is done on Wed Nov  8 16:35:51 2023
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Skip 1/3 round for no nets in the round...
[11/08 16:35:51    201s] #Skip 2/3 round for no nets in the round...
[11/08 16:35:51    201s] #Route nets in 3/3 round...
[11/08 16:35:51    201s] #start global routing iteration 1...
[11/08 16:35:51    201s] ### init_flow_edge starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### cal_flow starts on Wed Nov  8 16:35:51 2023 with memory = 1878.99 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### routing at level 1 (topmost level) iter 0
[11/08 16:35:51    201s] ### measure_qor starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### measure_congestion starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #start global routing iteration 2...
[11/08 16:35:51    201s] ### routing at level 1 (topmost level) iter 1
[11/08 16:35:51    201s] ### measure_qor starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### measure_congestion starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### route_end starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
[11/08 16:35:51    201s] #Total number of routable nets = 162.
[11/08 16:35:51    201s] #Total number of nets in the design = 173.
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #162 routable nets have routed wires.
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Routed nets constraints summary:
[11/08 16:35:51    201s] #-----------------------------
[11/08 16:35:51    201s] #        Rules   Unconstrained  
[11/08 16:35:51    201s] #-----------------------------
[11/08 16:35:51    201s] #      Default             162  
[11/08 16:35:51    201s] #-----------------------------
[11/08 16:35:51    201s] #        Total             162  
[11/08 16:35:51    201s] #-----------------------------
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Routing constraints summary of the whole design:
[11/08 16:35:51    201s] #-----------------------------
[11/08 16:35:51    201s] #        Rules   Unconstrained  
[11/08 16:35:51    201s] #-----------------------------
[11/08 16:35:51    201s] #      Default             162  
[11/08 16:35:51    201s] #-----------------------------
[11/08 16:35:51    201s] #        Total             162  
[11/08 16:35:51    201s] #-----------------------------
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### adjust_flow_per_partial_route_obs starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### cal_base_flow starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### init_flow_edge starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### cal_flow starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### report_overcon starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #                 OverCon          
[11/08 16:35:51    201s] #                  #Gcell    %Gcell
[11/08 16:35:51    201s] #     Layer           (1)   OverCon  Flow/Cap
[11/08 16:35:51    201s] #  ----------------------------------------------
[11/08 16:35:51    201s] #  Metal1        0(0.00%)   (0.00%)     0.48  
[11/08 16:35:51    201s] #  Metal2        0(0.00%)   (0.00%)     0.24  
[11/08 16:35:51    201s] #  Metal3        0(0.00%)   (0.00%)     0.19  
[11/08 16:35:51    201s] #  Metal4        0(0.00%)   (0.00%)     0.06  
[11/08 16:35:51    201s] #  Metal5        0(0.00%)   (0.00%)     0.06  
[11/08 16:35:51    201s] #  Metal6        0(0.00%)   (0.00%)     0.07  
[11/08 16:35:51    201s] #  Metal7        0(0.00%)   (0.00%)     0.06  
[11/08 16:35:51    201s] #  Metal8        0(0.00%)   (0.00%)     0.18  
[11/08 16:35:51    201s] #  Metal9        0(0.00%)   (0.00%)     0.25  
[11/08 16:35:51    201s] #  ----------------------------------------------
[11/08 16:35:51    201s] #     Total      0(0.00%)   (0.00%)
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/08 16:35:51    201s] #  Overflow after GR: 0.00% H + 0.00% V
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### cal_base_flow starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### init_flow_edge starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### cal_flow starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### generate_cong_map_content starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### Sync with Inovus CongMap starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #Hotspot report including placement blocked areas
[11/08 16:35:51    201s] OPERPROF: Starting HotSpotCal at level 1, MEM:1973.6M, EPOCH TIME: 1699441551.058884
[11/08 16:35:51    201s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/08 16:35:51    201s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/08 16:35:51    201s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/08 16:35:51    201s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[11/08 16:35:51    201s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[11/08 16:35:51    201s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/08 16:35:51    201s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/08 16:35:51    201s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/08 16:35:51    201s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/08 16:35:51    201s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[11/08 16:35:51    201s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[11/08 16:35:51    201s] [hotspot] |   Metal9(H)    |              4.00 |              4.00 |    52.20    10.44    58.01    52.20 |
[11/08 16:35:51    201s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/08 16:35:51    201s] [hotspot] |      worst     | (Metal9)     4.00 | (Metal9)     4.00 |                                     |
[11/08 16:35:51    201s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/08 16:35:51    201s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[11/08 16:35:51    201s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/08 16:35:51    201s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 16:35:51    201s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/08 16:35:51    201s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 16:35:51    201s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1973.6M, EPOCH TIME: 1699441551.059798
[11/08 16:35:51    201s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### update starts on Wed Nov  8 16:35:51 2023 with memory = 1880.05 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #Complete Global Routing.
[11/08 16:35:51    201s] #Total wire length = 1573 um.
[11/08 16:35:51    201s] #Total half perimeter of net bounding box = 1797 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal1 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal2 = 861 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal3 = 712 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal4 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 16:35:51    201s] #Total number of vias = 686
[11/08 16:35:51    201s] #Up-Via Summary (total 686):
[11/08 16:35:51    201s] #           
[11/08 16:35:51    201s] #-----------------------
[11/08 16:35:51    201s] # Metal1            464
[11/08 16:35:51    201s] # Metal2            222
[11/08 16:35:51    201s] #-----------------------
[11/08 16:35:51    201s] #                   686 
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Total number of involved regular nets 25
[11/08 16:35:51    201s] #Maximum src to sink distance  78.7
[11/08 16:35:51    201s] #Average of max src_to_sink distance  28.3
[11/08 16:35:51    201s] #Average of ave src_to_sink distance  20.6
[11/08 16:35:51    201s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### report_overcon starts on Wed Nov  8 16:35:51 2023 with memory = 1880.61 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### report_overcon starts on Wed Nov  8 16:35:51 2023 with memory = 1880.61 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #Max overcon = 0 track.
[11/08 16:35:51    201s] #Total overcon = 0.00%.
[11/08 16:35:51    201s] #Worst layer Gcell overcon rate = 0.00%.
[11/08 16:35:51    201s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### global_route design signature (29): route=592315835 net_attr=2055129423
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Global routing statistics:
[11/08 16:35:51    201s] #Cpu time = 00:00:00
[11/08 16:35:51    201s] #Elapsed time = 00:00:00
[11/08 16:35:51    201s] #Increased memory = 1.21 (MB)
[11/08 16:35:51    201s] #Total memory = 1880.20 (MB)
[11/08 16:35:51    201s] #Peak memory = 1908.41 (MB)
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Finished global routing on Wed Nov  8 16:35:51 2023
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### Time Record (Global Routing) is uninstalled.
[11/08 16:35:51    201s] ### Time Record (Data Preparation) is installed.
[11/08 16:35:51    201s] ### Time Record (Data Preparation) is uninstalled.
[11/08 16:35:51    201s] ### track-assign external-init starts on Wed Nov  8 16:35:51 2023 with memory = 1880.20 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### Time Record (Track Assignment) is installed.
[11/08 16:35:51    201s] ### Time Record (Track Assignment) is uninstalled.
[11/08 16:35:51    201s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.20 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### track-assign engine-init starts on Wed Nov  8 16:35:51 2023 with memory = 1880.20 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### Time Record (Track Assignment) is installed.
[11/08 16:35:51    201s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### track-assign core-engine starts on Wed Nov  8 16:35:51 2023 with memory = 1880.20 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #Start Track Assignment.
[11/08 16:35:51    201s] #Done with 143 horizontal wires in 1 hboxes and 161 vertical wires in 1 hboxes.
[11/08 16:35:51    201s] #Done with 30 horizontal wires in 1 hboxes and 30 vertical wires in 1 hboxes.
[11/08 16:35:51    201s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Track assignment summary:
[11/08 16:35:51    201s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/08 16:35:51    201s] #------------------------------------------------------------------------
[11/08 16:35:51    201s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:35:51    201s] # Metal2       866.82 	  0.03%  	  0.00% 	  0.00%
[11/08 16:35:51    201s] # Metal3       678.41 	  0.14%  	  0.00% 	  0.00%
[11/08 16:35:51    201s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:35:51    201s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:35:51    201s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:35:51    201s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:35:51    201s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:35:51    201s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:35:51    201s] #------------------------------------------------------------------------
[11/08 16:35:51    201s] # All        1545.23  	  0.08% 	  0.00% 	  0.00%
[11/08 16:35:51    201s] #Complete Track Assignment.
[11/08 16:35:51    201s] #Total wire length = 1533 um.
[11/08 16:35:51    201s] #Total half perimeter of net bounding box = 1797 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal1 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal2 = 865 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal3 = 668 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal4 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 16:35:51    201s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 16:35:51    201s] #Total number of vias = 686
[11/08 16:35:51    201s] #Up-Via Summary (total 686):
[11/08 16:35:51    201s] #           
[11/08 16:35:51    201s] #-----------------------
[11/08 16:35:51    201s] # Metal1            464
[11/08 16:35:51    201s] # Metal2            222
[11/08 16:35:51    201s] #-----------------------
[11/08 16:35:51    201s] #                   686 
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### track_assign design signature (32): route=501664135
[11/08 16:35:51    201s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[11/08 16:35:51    201s] ### Time Record (Track Assignment) is uninstalled.
[11/08 16:35:51    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.27 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Start post global route fixing for timing critical nets ...
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] ### update_timing_after_routing starts on Wed Nov  8 16:35:51 2023 with memory = 1880.27 (MB), peak = 1908.41 (MB)
[11/08 16:35:51    201s] ### Time Record (Timing Data Generation) is installed.
[11/08 16:35:51    201s] #* Updating design timing data...
[11/08 16:35:51    201s] #Extracting RC...
[11/08 16:35:51    201s] Un-suppress "**WARN ..." messages.
[11/08 16:35:51    201s] #
[11/08 16:35:51    201s] #Start tQuantus RC extraction...
[11/08 16:35:51    201s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[11/08 16:35:51    201s] #Extract in track assign mode
[11/08 16:35:51    201s] #Start building rc corner(s)...
[11/08 16:35:51    201s] #Number of RC Corner = 1
[11/08 16:35:51    201s] #Corner Rc /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
[11/08 16:35:51    201s] #METAL_1 -> Metal1 (1)
[11/08 16:35:51    201s] #METAL_2 -> Metal2 (2)
[11/08 16:35:51    201s] #METAL_3 -> Metal3 (3)
[11/08 16:35:51    201s] #METAL_4 -> Metal4 (4)
[11/08 16:35:51    201s] #METAL_5 -> Metal5 (5)
[11/08 16:35:51    201s] #METAL_6 -> Metal6 (6)
[11/08 16:35:51    201s] #METAL_7 -> Metal7 (7)
[11/08 16:35:51    201s] #METAL_8 -> Metal8 (8)
[11/08 16:35:51    201s] #METAL_9 -> Metal9 (9)
[11/08 16:35:51    201s] #SADV_On
[11/08 16:35:51    201s] # Corner(s) : 
[11/08 16:35:51    201s] #Rc [25.00]
[11/08 16:35:51    202s] # Corner id: 0
[11/08 16:35:51    202s] # Layout Scale: 1.000000
[11/08 16:35:51    202s] # Has Metal Fill model: yes
[11/08 16:35:51    202s] # Temperature was set
[11/08 16:35:51    202s] # Temperature : 25.000000
[11/08 16:35:51    202s] # Ref. Temp   : 25.000000
[11/08 16:35:51    202s] #SADV_Off
[11/08 16:35:51    202s] #
[11/08 16:35:51    202s] #layer[8] tech spc 800 != ict spc 880.0
[11/08 16:35:51    202s] #
[11/08 16:35:51    202s] #layer[9] tech spc 800 != ict spc 880.0
[11/08 16:35:51    202s] #total pattern=165 [9, 450]
[11/08 16:35:51    202s] #Generating the tQuantus model file automatically.
[11/08 16:35:51    202s] #num_tile=13860 avg_aspect_ratio=1.067518 
[11/08 16:35:51    202s] #Vertical num_row 42 per_row= 324 halo= 92812 
[11/08 16:35:51    202s] #hor_num_col = 114 final aspect_ratio= 0.746056
[11/08 16:36:04    214s] #Build RC corners: cpu time = 00:00:12, elapsed time = 00:00:13, memory = 1925.95 (MB), peak = 2070.27 (MB)
[11/08 16:36:04    214s] #Finish check_net_pin_list step Enter extract
[11/08 16:36:04    214s] #Start init net ripin tree building
[11/08 16:36:04    214s] #Finish init net ripin tree building
[11/08 16:36:04    214s] #Cpu time = 00:00:00
[11/08 16:36:04    214s] #Elapsed time = 00:00:00
[11/08 16:36:04    214s] #Increased memory = 0.00 (MB)
[11/08 16:36:04    214s] #Total memory = 1930.07 (MB)
[11/08 16:36:04    214s] #Peak memory = 2070.27 (MB)
[11/08 16:36:04    214s] #begin processing metal fill model file
[11/08 16:36:04    214s] #end processing metal fill model file
[11/08 16:36:04    214s] ### track-assign external-init starts on Wed Nov  8 16:36:04 2023 with memory = 1930.07 (MB), peak = 2070.27 (MB)
[11/08 16:36:04    214s] ### Time Record (Track Assignment) is installed.
[11/08 16:36:04    214s] ### Time Record (Track Assignment) is uninstalled.
[11/08 16:36:04    214s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:04    214s] ### track-assign engine-init starts on Wed Nov  8 16:36:04 2023 with memory = 1930.07 (MB), peak = 2070.27 (MB)
[11/08 16:36:04    214s] ### Time Record (Track Assignment) is installed.
[11/08 16:36:04    214s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:04    214s] #
[11/08 16:36:04    214s] #Start Post Track Assignment Wire Spread.
[11/08 16:36:04    214s] #Done with 27 horizontal wires in 1 hboxes and 38 vertical wires in 1 hboxes.
[11/08 16:36:04    214s] #Complete Post Track Assignment Wire Spread.
[11/08 16:36:04    214s] #
[11/08 16:36:04    214s] ### Time Record (Track Assignment) is uninstalled.
[11/08 16:36:04    214s] #Length limit = 200 pitches
[11/08 16:36:04    214s] #opt mode = 2
[11/08 16:36:04    214s] #Finish check_net_pin_list step Fix net pin list
[11/08 16:36:04    214s] #Start generate extraction boxes.
[11/08 16:36:04    214s] #
[11/08 16:36:04    214s] #Extract using 30 x 30 Hboxes
[11/08 16:36:04    214s] #2x2 initial hboxes
[11/08 16:36:04    214s] #Use area based hbox pruning.
[11/08 16:36:04    214s] #0/0 hboxes pruned.
[11/08 16:36:04    214s] #Complete generating extraction boxes.
[11/08 16:36:04    214s] #Extract 1 hboxes with single thread on machine with  Core_i5 2.80GHz 9216KB Cache 6CPU...
[11/08 16:36:04    214s] #Process 0 special clock nets for rc extraction
[11/08 16:36:04    214s] #Total 162 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[11/08 16:36:04    214s] #Run Statistics for Extraction:
[11/08 16:36:04    214s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[11/08 16:36:04    214s] #   Increased memory =     3.55 (MB), total memory =  1933.73 (MB), peak memory =  2070.27 (MB)
[11/08 16:36:04    214s] #
[11/08 16:36:04    214s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[11/08 16:36:04    214s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1933.25 (MB), peak = 2070.27 (MB)
[11/08 16:36:04    214s] #RC Statistics: 486 Res, 318 Ground Cap, 0 XCap (Edge to Edge)
[11/08 16:36:04    214s] #RC V/H edge ratio: 0.41, Avg V/H Edge Length: 2739.96 (268), Avg L-Edge Length: 13281.38 (80)
[11/08 16:36:04    214s] #Register nets and terms for rcdb /tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d
[11/08 16:36:04    214s] #Finish registering nets and terms for rcdb.
[11/08 16:36:04    214s] #Start writing RC data.
[11/08 16:36:04    214s] #Finish writing RC data
[11/08 16:36:05    214s] #Finish writing rcdb with 827 nodes, 665 edges, and 0 xcaps
[11/08 16:36:05    214s] #0 inserted nodes are removed
[11/08 16:36:05    214s] ### track-assign external-init starts on Wed Nov  8 16:36:05 2023 with memory = 1936.14 (MB), peak = 2070.27 (MB)
[11/08 16:36:05    214s] ### Time Record (Track Assignment) is installed.
[11/08 16:36:05    214s] ### Time Record (Track Assignment) is uninstalled.
[11/08 16:36:05    214s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:05    214s] ### track-assign engine-init starts on Wed Nov  8 16:36:05 2023 with memory = 1936.14 (MB), peak = 2070.27 (MB)
[11/08 16:36:05    214s] ### Time Record (Track Assignment) is installed.
[11/08 16:36:05    214s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:05    214s] #Remove Post Track Assignment Wire Spread
[11/08 16:36:05    214s] ### Time Record (Track Assignment) is uninstalled.
[11/08 16:36:05    214s] Restoring parasitic data from file '/tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d' ...
[11/08 16:36:05    214s] Opening parasitic data file '/tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d' for reading (mem: 2150.828M)
[11/08 16:36:05    214s] Reading RCDB with compressed RC data.
[11/08 16:36:05    214s] Opening parasitic data file '/tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d' for content verification (mem: 2150.828M)
[11/08 16:36:05    214s] Reading RCDB with compressed RC data.
[11/08 16:36:05    214s] Closing parasitic data file '/tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d': 0 access done (mem: 2150.828M)
[11/08 16:36:05    214s] Closing parasitic data file '/tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d': 0 access done (mem: 2150.828M)
[11/08 16:36:05    214s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2150.828M)
[11/08 16:36:05    214s] Following multi-corner parasitics specified:
[11/08 16:36:05    214s] 	/tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d (rcdb)
[11/08 16:36:05    214s] Opening parasitic data file '/tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d' for reading (mem: 2150.828M)
[11/08 16:36:05    214s] Reading RCDB with compressed RC data.
[11/08 16:36:05    214s] 		Cell top has rcdb /tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d specified
[11/08 16:36:05    214s] Cell top, hinst 
[11/08 16:36:05    214s] processing rcdb (/tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d) for hinst (top) of cell (top);
[11/08 16:36:05    214s] Closing parasitic data file '/tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d': 0 access done (mem: 2150.828M)
[11/08 16:36:05    214s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2126.828M)
[11/08 16:36:05    214s] Opening parasitic data file '/tmp/innovus_temp_6628_cad4_licet_iBkMW3/top_6628_XGmnJr.rcdb.d/top.rcdb.d' for reading (mem: 2126.828M)
[11/08 16:36:05    214s] Reading RCDB with compressed RC data.
[11/08 16:36:05    215s] Closing parasitic data file '/tmp/innovus_temp_6628_cad4_licet_iBkMW3/top_6628_XGmnJr.rcdb.d/top.rcdb.d': 0 access done (mem: 2126.828M)
[11/08 16:36:05    215s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=2126.828M)
[11/08 16:36:05    215s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2126.828M)
[11/08 16:36:05    215s] #
[11/08 16:36:05    215s] #Restore RCDB.
[11/08 16:36:05    215s] ### track-assign external-init starts on Wed Nov  8 16:36:05 2023 with memory = 1936.00 (MB), peak = 2070.27 (MB)
[11/08 16:36:05    215s] ### Time Record (Track Assignment) is installed.
[11/08 16:36:05    215s] ### Time Record (Track Assignment) is uninstalled.
[11/08 16:36:05    215s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:05    215s] ### track-assign engine-init starts on Wed Nov  8 16:36:05 2023 with memory = 1936.00 (MB), peak = 2070.27 (MB)
[11/08 16:36:05    215s] ### Time Record (Track Assignment) is installed.
[11/08 16:36:05    215s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:05    215s] #Remove Post Track Assignment Wire Spread
[11/08 16:36:05    215s] ### Time Record (Track Assignment) is uninstalled.
[11/08 16:36:05    215s] #
[11/08 16:36:05    215s] #Complete tQuantus RC extraction.
[11/08 16:36:05    215s] #Cpu time = 00:00:13
[11/08 16:36:05    215s] #Elapsed time = 00:00:15
[11/08 16:36:05    215s] #Increased memory = 55.17 (MB)
[11/08 16:36:05    215s] #Total memory = 1935.44 (MB)
[11/08 16:36:05    215s] #Peak memory = 2070.27 (MB)
[11/08 16:36:05    215s] #
[11/08 16:36:05    215s] Un-suppress "**WARN ..." messages.
[11/08 16:36:05    215s] #RC Extraction Completed...
[11/08 16:36:05    215s] ### update_timing starts on Wed Nov  8 16:36:05 2023 with memory = 1935.44 (MB), peak = 2070.27 (MB)
[11/08 16:36:05    215s] AAE_INFO: switching -siAware from false to true ...
[11/08 16:36:05    215s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[11/08 16:36:05    215s] ### generate_timing_data starts on Wed Nov  8 16:36:05 2023 with memory = 1918.96 (MB), peak = 2070.27 (MB)
[11/08 16:36:05    215s] #Reporting timing...
[11/08 16:36:05    215s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[11/08 16:36:05    215s] ### report_timing starts on Wed Nov  8 16:36:05 2023 with memory = 1921.95 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:06    215s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 2.000 (ns)
[11/08 16:36:06    215s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1941.69 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] #Library Standard Delay: 12.10ps
[11/08 16:36:06    215s] #Slack threshold: 0.00ps
[11/08 16:36:06    215s] ### generate_net_cdm_timing starts on Wed Nov  8 16:36:06 2023 with memory = 1941.69 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:06    215s] #*** Analyzed 0 timing critical paths, and collected 0.
[11/08 16:36:06    215s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1942.46 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] ### Use bna from skp: 0
[11/08 16:36:06    215s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1943.11 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[11/08 16:36:06    215s] Worst slack reported in the design = 1.460637 (late)
[11/08 16:36:06    215s] *** writeDesignTiming (0:00:00.0) ***
[11/08 16:36:06    215s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1943.23 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] Un-suppress "**WARN ..." messages.
[11/08 16:36:06    215s] ### generate_timing_data cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:06    215s] #Number of victim nets: 0
[11/08 16:36:06    215s] #Number of aggressor nets: 0
[11/08 16:36:06    215s] #Number of weak nets: 0
[11/08 16:36:06    215s] #Number of critical nets: 0
[11/08 16:36:06    215s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/08 16:36:06    215s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/08 16:36:06    215s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/08 16:36:06    215s] #Total number of nets: 162
[11/08 16:36:06    215s] ### update_timing cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:06    215s] ### Time Record (Timing Data Generation) is uninstalled.
[11/08 16:36:06    215s] ### update_timing_after_routing cpu:00:00:14, real:00:00:15, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:06    215s] #Total number of significant detoured timing critical nets is 0
[11/08 16:36:06    215s] #Total number of selected detoured timing critical nets is 0
[11/08 16:36:06    215s] #
[11/08 16:36:06    215s] #----------------------------------------------------
[11/08 16:36:06    215s] # Summary of active signal nets routing constraints
[11/08 16:36:06    215s] #+--------------------------+-----------+
[11/08 16:36:06    215s] #+--------------------------+-----------+
[11/08 16:36:06    215s] #
[11/08 16:36:06    215s] #----------------------------------------------------
[11/08 16:36:06    215s] ### run_free_timing_graph starts on Wed Nov  8 16:36:06 2023 with memory = 1942.98 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] ### Time Record (Timing Data Generation) is installed.
[11/08 16:36:06    215s] ### Time Record (Timing Data Generation) is uninstalled.
[11/08 16:36:06    215s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[11/08 16:36:06    215s] ### run_build_timing_graph starts on Wed Nov  8 16:36:06 2023 with memory = 1924.20 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] ### Time Record (Timing Data Generation) is installed.
[11/08 16:36:06    215s] Current (total cpu=0:03:36, real=0:20:29, peak res=2070.3M, current mem=1855.5M)
[11/08 16:36:06    215s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1867.8M, current mem=1867.8M)
[11/08 16:36:06    215s] Current (total cpu=0:03:36, real=0:20:29, peak res=2070.3M, current mem=1867.8M)
[11/08 16:36:06    215s] ### Time Record (Timing Data Generation) is uninstalled.
[11/08 16:36:06    215s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[11/08 16:36:06    215s] ### track-assign external-init starts on Wed Nov  8 16:36:06 2023 with memory = 1867.75 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] ### Time Record (Track Assignment) is installed.
[11/08 16:36:06    215s] ### Time Record (Track Assignment) is uninstalled.
[11/08 16:36:06    215s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[11/08 16:36:06    215s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.75 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] #* Importing design timing data...
[11/08 16:36:06    215s] #Number of victim nets: 0
[11/08 16:36:06    215s] #Number of aggressor nets: 0
[11/08 16:36:06    215s] #Number of weak nets: 0
[11/08 16:36:06    215s] #Number of critical nets: 0
[11/08 16:36:06    215s] #	level 1 [   0.0, -1000.0]: 0 nets
[11/08 16:36:06    215s] #	level 2 [   0.0, -1000.0]: 0 nets
[11/08 16:36:06    215s] #	level 3 [   0.0, -1000.0]: 0 nets
[11/08 16:36:06    215s] #Total number of nets: 162
[11/08 16:36:06    215s] ### track-assign engine-init starts on Wed Nov  8 16:36:06 2023 with memory = 1867.75 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] ### Time Record (Track Assignment) is installed.
[11/08 16:36:06    215s] #
[11/08 16:36:06    215s] #timing driven effort level: 3
[11/08 16:36:06    215s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[11/08 16:36:06    215s] ### track-assign core-engine starts on Wed Nov  8 16:36:06 2023 with memory = 1867.75 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] #Start Track Assignment With Timing Driven.
[11/08 16:36:06    215s] #Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[11/08 16:36:06    215s] #Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[11/08 16:36:06    215s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/08 16:36:06    215s] #
[11/08 16:36:06    215s] #Track assignment summary:
[11/08 16:36:06    215s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/08 16:36:06    215s] #------------------------------------------------------------------------
[11/08 16:36:06    215s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:36:06    215s] # Metal2       868.85 	  0.03%  	  0.00% 	  0.00%
[11/08 16:36:06    215s] # Metal3       678.12 	  0.14%  	  0.00% 	  0.00%
[11/08 16:36:06    215s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:36:06    215s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:36:06    215s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:36:06    215s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:36:06    215s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:36:06    215s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/08 16:36:06    215s] #------------------------------------------------------------------------
[11/08 16:36:06    215s] # All        1546.97  	  0.08% 	  0.00% 	  0.00%
[11/08 16:36:06    215s] #Complete Track Assignment With Timing Driven.
[11/08 16:36:06    215s] #Total wire length = 1533 um.
[11/08 16:36:06    215s] #Total half perimeter of net bounding box = 1797 um.
[11/08 16:36:06    215s] #Total wire length on LAYER Metal1 = 0 um.
[11/08 16:36:06    215s] #Total wire length on LAYER Metal2 = 865 um.
[11/08 16:36:06    215s] #Total wire length on LAYER Metal3 = 668 um.
[11/08 16:36:06    215s] #Total wire length on LAYER Metal4 = 0 um.
[11/08 16:36:06    215s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 16:36:06    215s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 16:36:06    215s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 16:36:06    215s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 16:36:06    215s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 16:36:06    215s] #Total number of vias = 686
[11/08 16:36:06    215s] #Up-Via Summary (total 686):
[11/08 16:36:06    215s] #           
[11/08 16:36:06    215s] #-----------------------
[11/08 16:36:06    215s] # Metal1            464
[11/08 16:36:06    215s] # Metal2            222
[11/08 16:36:06    215s] #-----------------------
[11/08 16:36:06    215s] #                   686 
[11/08 16:36:06    215s] #
[11/08 16:36:06    215s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[11/08 16:36:06    215s] ### Time Record (Track Assignment) is uninstalled.
[11/08 16:36:06    215s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.90 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    215s] #
[11/08 16:36:06    215s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/08 16:36:06    215s] #Cpu time = 00:00:16
[11/08 16:36:06    215s] #Elapsed time = 00:00:17
[11/08 16:36:06    215s] #Increased memory = -1.34 (MB)
[11/08 16:36:06    215s] #Total memory = 1867.90 (MB)
[11/08 16:36:06    215s] #Peak memory = 2070.27 (MB)
[11/08 16:36:06    215s] ### Time Record (Detail Routing) is installed.
[11/08 16:36:06    215s] #Start reading timing information from file .timing_file_6628.tif.gz ...
[11/08 16:36:06    215s] #Read in timing information for 18 ports, 150 instances from timing file .timing_file_6628.tif.gz.
[11/08 16:36:06    215s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/08 16:36:06    215s] #
[11/08 16:36:06    215s] #Start Detail Routing..
[11/08 16:36:06    215s] #start initial detail routing ...
[11/08 16:36:06    215s] ### Design has 0 dirty nets, has valid drcs
[11/08 16:36:06    216s] ### Routing stats: routing = 100.00%
[11/08 16:36:06    216s] #   number of violations = 0
[11/08 16:36:06    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.96 (MB), peak = 2070.27 (MB)
[11/08 16:36:06    216s] #Complete Detail Routing.
[11/08 16:36:06    216s] #Total wire length = 1888 um.
[11/08 16:36:06    216s] #Total half perimeter of net bounding box = 1797 um.
[11/08 16:36:06    216s] #Total wire length on LAYER Metal1 = 126 um.
[11/08 16:36:06    216s] #Total wire length on LAYER Metal2 = 1115 um.
[11/08 16:36:06    216s] #Total wire length on LAYER Metal3 = 647 um.
[11/08 16:36:06    216s] #Total wire length on LAYER Metal4 = 0 um.
[11/08 16:36:06    216s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 16:36:06    216s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 16:36:06    216s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 16:36:06    216s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 16:36:06    216s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 16:36:06    216s] #Total number of vias = 740
[11/08 16:36:06    216s] #Up-Via Summary (total 740):
[11/08 16:36:06    216s] #           
[11/08 16:36:06    216s] #-----------------------
[11/08 16:36:06    216s] # Metal1            481
[11/08 16:36:06    216s] # Metal2            259
[11/08 16:36:06    216s] #-----------------------
[11/08 16:36:06    216s] #                   740 
[11/08 16:36:06    216s] #
[11/08 16:36:06    216s] #Total number of DRC violations = 0
[11/08 16:36:06    216s] ### Time Record (Detail Routing) is uninstalled.
[11/08 16:36:06    216s] #Cpu time = 00:00:00
[11/08 16:36:06    216s] #Elapsed time = 00:00:00
[11/08 16:36:06    216s] #Increased memory = 1.06 (MB)
[11/08 16:36:06    216s] #Total memory = 1868.96 (MB)
[11/08 16:36:06    216s] #Peak memory = 2070.27 (MB)
[11/08 16:36:06    216s] ### Time Record (Post Route Wire Spreading) is installed.
[11/08 16:36:06    216s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/08 16:36:06    216s] #
[11/08 16:36:06    216s] #Start Post Route wire spreading..
[11/08 16:36:06    216s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/08 16:36:06    216s] #
[11/08 16:36:06    216s] #Start DRC checking..
[11/08 16:36:07    216s] #   number of violations = 0
[11/08 16:36:07    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.30 (MB), peak = 2070.27 (MB)
[11/08 16:36:07    216s] #CELL_VIEW top,init has no DRC violation.
[11/08 16:36:07    216s] #Total number of DRC violations = 0
[11/08 16:36:07    216s] #Total number of process antenna violations = 0
[11/08 16:36:07    216s] #Total number of net violated process antenna rule = 0
[11/08 16:36:07    216s] #
[11/08 16:36:07    216s] #Start data preparation for wire spreading...
[11/08 16:36:07    216s] #
[11/08 16:36:07    216s] #Data preparation is done on Wed Nov  8 16:36:07 2023
[11/08 16:36:07    216s] #
[11/08 16:36:07    216s] ### track-assign engine-init starts on Wed Nov  8 16:36:07 2023 with memory = 1868.30 (MB), peak = 2070.27 (MB)
[11/08 16:36:07    216s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[11/08 16:36:07    216s] #
[11/08 16:36:07    216s] #Start Post Route Wire Spread.
[11/08 16:36:07    216s] #Done with 11 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
[11/08 16:36:07    216s] #Complete Post Route Wire Spread.
[11/08 16:36:07    216s] #
[11/08 16:36:07    216s] #Total wire length = 1899 um.
[11/08 16:36:07    216s] #Total half perimeter of net bounding box = 1797 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal1 = 126 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal2 = 1120 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal3 = 653 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal4 = 0 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 16:36:07    216s] #Total number of vias = 740
[11/08 16:36:07    216s] #Up-Via Summary (total 740):
[11/08 16:36:07    216s] #           
[11/08 16:36:07    216s] #-----------------------
[11/08 16:36:07    216s] # Metal1            481
[11/08 16:36:07    216s] # Metal2            259
[11/08 16:36:07    216s] #-----------------------
[11/08 16:36:07    216s] #                   740 
[11/08 16:36:07    216s] #
[11/08 16:36:07    216s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/08 16:36:07    216s] #
[11/08 16:36:07    216s] #Start DRC checking..
[11/08 16:36:07    216s] #   number of violations = 0
[11/08 16:36:07    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.01 (MB), peak = 2070.27 (MB)
[11/08 16:36:07    216s] #CELL_VIEW top,init has no DRC violation.
[11/08 16:36:07    216s] #Total number of DRC violations = 0
[11/08 16:36:07    216s] #Total number of process antenna violations = 0
[11/08 16:36:07    216s] #Total number of net violated process antenna rule = 0
[11/08 16:36:07    216s] #   number of violations = 0
[11/08 16:36:07    216s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.01 (MB), peak = 2070.27 (MB)
[11/08 16:36:07    216s] #CELL_VIEW top,init has no DRC violation.
[11/08 16:36:07    216s] #Total number of DRC violations = 0
[11/08 16:36:07    216s] #Total number of process antenna violations = 0
[11/08 16:36:07    216s] #Total number of net violated process antenna rule = 0
[11/08 16:36:07    216s] #Post Route wire spread is done.
[11/08 16:36:07    216s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/08 16:36:07    216s] #Total wire length = 1899 um.
[11/08 16:36:07    216s] #Total half perimeter of net bounding box = 1797 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal1 = 126 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal2 = 1120 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal3 = 653 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal4 = 0 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 16:36:07    216s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 16:36:07    216s] #Total number of vias = 740
[11/08 16:36:07    216s] #Up-Via Summary (total 740):
[11/08 16:36:07    216s] #           
[11/08 16:36:07    216s] #-----------------------
[11/08 16:36:07    216s] # Metal1            481
[11/08 16:36:07    216s] # Metal2            259
[11/08 16:36:07    216s] #-----------------------
[11/08 16:36:07    216s] #                   740 
[11/08 16:36:07    216s] #
[11/08 16:36:07    216s] #detailRoute Statistics:
[11/08 16:36:07    216s] #Cpu time = 00:00:01
[11/08 16:36:07    216s] #Elapsed time = 00:00:01
[11/08 16:36:07    216s] #Increased memory = 0.11 (MB)
[11/08 16:36:07    216s] #Total memory = 1868.01 (MB)
[11/08 16:36:07    216s] #Peak memory = 2070.27 (MB)
[11/08 16:36:07    216s] ### global_detail_route design signature (59): route=1532031073 flt_obj=0 vio=1905142130 shield_wire=1
[11/08 16:36:07    216s] ### Time Record (DB Export) is installed.
[11/08 16:36:07    216s] ### export design design signature (60): route=1532031073 fixed_route=932437016 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1824120908 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=2075176537 pin_access=1645482950 inst_pattern=1
[11/08 16:36:07    216s] #	no debugging net set
[11/08 16:36:07    216s] ### Time Record (DB Export) is uninstalled.
[11/08 16:36:07    216s] ### Time Record (Post Callback) is installed.
[11/08 16:36:07    216s] ### Time Record (Post Callback) is uninstalled.
[11/08 16:36:07    216s] #
[11/08 16:36:07    216s] #globalDetailRoute statistics:
[11/08 16:36:07    216s] #Cpu time = 00:00:18
[11/08 16:36:07    216s] #Elapsed time = 00:00:19
[11/08 16:36:07    216s] #Increased memory = 52.80 (MB)
[11/08 16:36:07    216s] #Total memory = 1870.75 (MB)
[11/08 16:36:07    216s] #Peak memory = 2070.27 (MB)
[11/08 16:36:07    216s] #Number of warnings = 2
[11/08 16:36:07    216s] #Total number of warnings = 6
[11/08 16:36:07    216s] #Number of fails = 0
[11/08 16:36:07    216s] #Total number of fails = 0
[11/08 16:36:07    216s] #Complete globalDetailRoute on Wed Nov  8 16:36:07 2023
[11/08 16:36:07    216s] #
[11/08 16:36:07    216s] ### import design signature (61): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1645482950 inst_pattern=1
[11/08 16:36:07    216s] ### Time Record (globalDetailRoute) is uninstalled.
[11/08 16:36:07    216s] #Default setup view is reset to BC.
[11/08 16:36:07    216s] #Default setup view is reset to BC.
[11/08 16:36:07    216s] AAE_INFO: Post Route call back at the end of routeDesign
[11/08 16:36:07    216s] #routeDesign: cpu time = 00:00:18, elapsed time = 00:00:19, memory = 1861.06 (MB), peak = 2070.27 (MB)
[11/08 16:36:07    216s] 
[11/08 16:36:07    216s] *** Summary of all messages that are not suppressed in this session:
[11/08 16:36:07    216s] Severity  ID               Count  Summary                                  
[11/08 16:36:07    216s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[11/08 16:36:07    216s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[11/08 16:36:07    216s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[11/08 16:36:07    216s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/08 16:36:07    216s] WARNING   TCLCMD-1403          1  '%s'                                     
[11/08 16:36:07    216s] *** Message Summary: 10 warning(s), 0 error(s)
[11/08 16:36:07    216s] 
[11/08 16:36:07    216s] ### Time Record (routeDesign) is uninstalled.
[11/08 16:36:07    216s] ### 
[11/08 16:36:07    216s] ###   Scalability Statistics
[11/08 16:36:07    216s] ### 
[11/08 16:36:07    216s] ### --------------------------------+----------------+----------------+----------------+
[11/08 16:36:07    216s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/08 16:36:07    216s] ### --------------------------------+----------------+----------------+----------------+
[11/08 16:36:07    216s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:07    216s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:07    216s] ###   Timing Data Generation        |        00:00:15|        00:00:17|             0.9|
[11/08 16:36:07    216s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:07    216s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:07    216s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[11/08 16:36:07    216s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/08 16:36:07    216s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:07    216s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:07    216s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:07    216s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:07    216s] ###   Entire Command                |        00:00:18|        00:00:19|             0.9|
[11/08 16:36:07    216s] ### --------------------------------+----------------+----------------+----------------+
[11/08 16:36:07    216s] ### 
[11/08 16:36:09    216s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/08 16:36:09    216s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/08 16:36:09    216s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/08 16:36:09    216s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/08 16:36:09    216s] <CMD> routeDesign -globalDetail
[11/08 16:36:09    216s] ### Time Record (routeDesign) is installed.
[11/08 16:36:09    216s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.10 (MB), peak = 2070.27 (MB)
[11/08 16:36:09    216s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/08 16:36:09    216s] #**INFO: setDesignMode -flowEffort standard
[11/08 16:36:09    216s] #**INFO: setDesignMode -powerEffort none
[11/08 16:36:09    216s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/08 16:36:09    216s] **INFO: User settings:
[11/08 16:36:09    216s] setNanoRouteMode -drouteEndIteration                            1
[11/08 16:36:09    216s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[11/08 16:36:09    216s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFDefaultRouteSpec_gpdk090
[11/08 16:36:09    216s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[11/08 16:36:09    216s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[11/08 16:36:09    216s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/08 16:36:09    216s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[11/08 16:36:09    216s] setNanoRouteMode -routeBottomRoutingLayer                       1
[11/08 16:36:09    216s] setNanoRouteMode -routeTopRoutingLayer                          9
[11/08 16:36:09    216s] setNanoRouteMode -routeWithSiDriven                             true
[11/08 16:36:09    216s] setNanoRouteMode -routeWithTimingDriven                         true
[11/08 16:36:09    216s] setNanoRouteMode -timingEngine                                  {}
[11/08 16:36:09    216s] setExtractRCMode -engine                                        preRoute
[11/08 16:36:09    216s] setDelayCalMode -engine                                         aae
[11/08 16:36:09    216s] setDelayCalMode -ignoreNetLoad                                  false
[11/08 16:36:09    216s] 
[11/08 16:36:09    216s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/08 16:36:09    216s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/08 16:36:09    216s] OPERPROF: Starting checkPlace at level 1, MEM:2022.8M, EPOCH TIME: 1699441569.055894
[11/08 16:36:09    216s] Processing tracks to init pin-track alignment.
[11/08 16:36:09    216s] z: 2, totalTracks: 1
[11/08 16:36:09    216s] z: 4, totalTracks: 1
[11/08 16:36:09    216s] z: 6, totalTracks: 1
[11/08 16:36:09    216s] z: 8, totalTracks: 1
[11/08 16:36:09    216s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:09    216s] All LLGs are deleted
[11/08 16:36:09    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:09    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:09    216s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2022.8M, EPOCH TIME: 1699441569.057781
[11/08 16:36:09    216s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2022.8M, EPOCH TIME: 1699441569.058023
[11/08 16:36:09    216s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2022.8M, EPOCH TIME: 1699441569.058074
[11/08 16:36:09    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:09    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:09    216s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2022.8M, EPOCH TIME: 1699441569.058227
[11/08 16:36:09    216s] Max number of tech site patterns supported in site array is 256.
[11/08 16:36:09    216s] Core basic site is gsclib090site
[11/08 16:36:09    216s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2022.8M, EPOCH TIME: 1699441569.058319
[11/08 16:36:09    216s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:36:09    216s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/08 16:36:09    216s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2022.8M, EPOCH TIME: 1699441569.058436
[11/08 16:36:09    216s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:36:09    216s] SiteArray: use 24,576 bytes
[11/08 16:36:09    216s] SiteArray: current memory after site array memory allocation 2022.8M
[11/08 16:36:09    216s] SiteArray: FP blocked sites are writable
[11/08 16:36:09    216s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:36:09    216s] Atter site array init, number of instance map data is 0.
[11/08 16:36:09    216s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2022.8M, EPOCH TIME: 1699441569.058793
[11/08 16:36:09    216s] 
[11/08 16:36:09    216s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:09    216s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2022.8M, EPOCH TIME: 1699441569.058897
[11/08 16:36:09    216s] Begin checking placement ... (start mem=2022.8M, init mem=2022.8M)
[11/08 16:36:09    216s] Begin checking exclusive groups violation ...
[11/08 16:36:09    216s] There are 0 groups to check, max #box is 0, total #box is 0
[11/08 16:36:09    216s] Finished checking exclusive groups violations. Found 0 Vio.
[11/08 16:36:09    216s] 
[11/08 16:36:09    216s] Running CheckPlace using 1 thread in normal mode...
[11/08 16:36:09    216s] 
[11/08 16:36:09    216s] ...checkPlace normal is done!
[11/08 16:36:09    216s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2022.8M, EPOCH TIME: 1699441569.061172
[11/08 16:36:09    216s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2022.8M, EPOCH TIME: 1699441569.061299
[11/08 16:36:09    216s] *info: Placed = 303            (Fixed = 153)
[11/08 16:36:09    216s] *info: Unplaced = 0           
[11/08 16:36:09    216s] Placement Density:60.87%(1128/1853)
[11/08 16:36:09    216s] Placement Density (including fixed std cells):64.33%(1308/2033)
[11/08 16:36:09    216s] All LLGs are deleted
[11/08 16:36:09    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:303).
[11/08 16:36:09    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:09    216s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2022.8M, EPOCH TIME: 1699441569.061551
[11/08 16:36:09    216s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2022.8M, EPOCH TIME: 1699441569.061751
[11/08 16:36:09    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:09    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:09    216s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2022.8M)
[11/08 16:36:09    216s] OPERPROF: Finished checkPlace at level 1, CPU:0.007, REAL:0.007, MEM:2022.8M, EPOCH TIME: 1699441569.062501
[11/08 16:36:09    216s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/08 16:36:09    216s] 
[11/08 16:36:09    216s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/08 16:36:09    216s] *** Changed status on (0) nets in Clock.
[11/08 16:36:09    216s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2022.8M) ***
[11/08 16:36:09    216s] 
[11/08 16:36:09    216s] globalDetailRoute
[11/08 16:36:09    216s] 
[11/08 16:36:09    216s] #Start globalDetailRoute on Wed Nov  8 16:36:09 2023
[11/08 16:36:09    216s] #
[11/08 16:36:09    216s] ### Time Record (globalDetailRoute) is installed.
[11/08 16:36:09    216s] ### Time Record (Pre Callback) is installed.
[11/08 16:36:09    216s] ### Time Record (Pre Callback) is uninstalled.
[11/08 16:36:09    216s] ### Time Record (DB Import) is installed.
[11/08 16:36:09    216s] ### Time Record (Timing Data Generation) is installed.
[11/08 16:36:09    216s] #Warning: design is detail-routed. Trial route is skipped!
[11/08 16:36:09    216s] ### Time Record (Timing Data Generation) is uninstalled.
[11/08 16:36:09    216s] 
[11/08 16:36:09    216s] Trim Metal Layers:
[11/08 16:36:09    216s] LayerId::1 widthSet size::4
[11/08 16:36:09    216s] LayerId::2 widthSet size::4
[11/08 16:36:09    216s] LayerId::3 widthSet size::4
[11/08 16:36:09    216s] LayerId::4 widthSet size::4
[11/08 16:36:09    216s] LayerId::5 widthSet size::4
[11/08 16:36:09    216s] LayerId::6 widthSet size::4
[11/08 16:36:09    216s] LayerId::7 widthSet size::4
[11/08 16:36:09    216s] LayerId::8 widthSet size::4
[11/08 16:36:09    216s] LayerId::9 widthSet size::3
[11/08 16:36:09    216s] Updating RC grid for preRoute extraction ...
[11/08 16:36:09    216s] eee: pegSigSF::1.070000
[11/08 16:36:09    216s] Initializing multi-corner capacitance tables ... 
[11/08 16:36:09    217s] Initializing multi-corner resistance tables ...
[11/08 16:36:09    217s] eee: l::1 avDens::0.081358 usedTrk::43.933334 availTrk::540.000000 sigTrk::43.933334
[11/08 16:36:09    217s] eee: l::2 avDens::0.085175 usedTrk::45.994444 availTrk::540.000000 sigTrk::45.994444
[11/08 16:36:09    217s] eee: l::3 avDens::0.050314 usedTrk::27.169445 availTrk::540.000000 sigTrk::27.169445
[11/08 16:36:09    217s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:09    217s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:09    217s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:36:09    217s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:09    217s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:36:09    217s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:36:09    217s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:09    217s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:36:09    217s] ### Net info: total nets: 173
[11/08 16:36:09    217s] ### Net info: dirty nets: 0
[11/08 16:36:09    217s] ### Net info: marked as disconnected nets: 0
[11/08 16:36:09    217s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/08 16:36:09    217s] #num needed restored net=0
[11/08 16:36:09    217s] #need_extraction net=0 (total=173)
[11/08 16:36:09    217s] ### Net info: fully routed nets: 162
[11/08 16:36:09    217s] ### Net info: trivial (< 2 pins) nets: 11
[11/08 16:36:09    217s] ### Net info: unrouted nets: 0
[11/08 16:36:09    217s] ### Net info: re-extraction nets: 0
[11/08 16:36:09    217s] ### Net info: ignored nets: 0
[11/08 16:36:09    217s] ### Net info: skip routing nets: 0
[11/08 16:36:09    217s] #Start reading timing information from file .timing_file_6628.tif.gz ...
[11/08 16:36:09    217s] #Read in timing information for 18 ports, 150 instances from timing file .timing_file_6628.tif.gz.
[11/08 16:36:09    217s] ### import design signature (62): route=2083053327 fixed_route=932437016 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1928700139 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=2075176537 pin_access=1645482950 inst_pattern=1
[11/08 16:36:09    217s] ### Time Record (DB Import) is uninstalled.
[11/08 16:36:09    217s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/08 16:36:09    217s] #RTESIG:78da9592cd4ec330108439f3142bb78722b5c5ebc48e7d45941302147eae519ab86944e2
[11/08 16:36:09    217s] #       548e73e0edb104422a6a6df56a7fde991dcf6cfeb1c981305c235f8d88b44078ca19a30a
[11/08 16:36:09    217s] #       d98a519ade322cfcd5fb1db99ecd9f5fde58220161d11aa71b6d97308ddac2a89d6b4d73
[11/08 16:36:09    217s] #       f38b2809bbb21b352cb6c3d02da1fe3265df5650eb5d3975ee1f9e7205343c31a30c0812
[11/08 16:36:09    217s] #       588ccefad3338c04f2b879b8ff11c987c9e9d783ae8ae6507f524523af130ece4e7f964f
[11/08 16:36:09    217s] #       202af302b62afaa1d6dd7adb9af044a4def4510ca72064f248371c15629a5c84737a09ce
[11/08 16:36:09    217s] #       9588858022e3f1ad32296225c14c21907ddbec23314ae9ff7e74a5a94b5b7b569ba93f47
[11/08 16:36:09    217s] #       2640cc60748862bee3b125190a012a5272941c48d8bb67445c4baa0073f50d1b141efb
[11/08 16:36:09    217s] #
[11/08 16:36:09    217s] ### Time Record (Data Preparation) is installed.
[11/08 16:36:09    217s] #RTESIG:78da9593414fc32014c73dfb295ed80e35d9268f9616aec679326a3af5da7485758d2d5d
[11/08 16:36:09    217s] #       0a3df8ed256a4c66b6925de1c7fbf1fef066f3f7750e84e10af9d222d202e129678c4a64
[11/08 16:36:09    217s] #       4b466972cbb0f05b6f77e47a367f7e7965b10084a8314ed77a58c068f500563bd798fae6
[11/08 16:36:09    217s] #       17910276656b3544dbbe6f17a03e4dd9351528bd2bc7d6fdc3132e814e57cc2803820422
[11/08 16:36:09    217s] #       eb06bf7a8611401ed70ff73f92bc1f9dde1c7455d407f541250d9c8e39b861fcbbf20944
[11/08 16:36:09    217s] #       665e305445d72bddaeb68d99ae88d45ffa288653103271e49d8e0a31892fc239bd04e732
[11/08 16:36:09    217s] #       0d858069c6c35d65220d7d12cc2402d937f53e10a310feedad2b8d2a07e5596dc6ee1c19
[11/08 16:36:09    217s] #       0331bdd19394641cc87707d362e687219406c33405199806145e18728934ec127282b9fa
[11/08 16:36:09    217s] #       022b2a2bb0
[11/08 16:36:09    217s] #
[11/08 16:36:09    217s] ### Time Record (Data Preparation) is uninstalled.
[11/08 16:36:09    217s] ### Time Record (Global Routing) is installed.
[11/08 16:36:09    217s] ### Time Record (Global Routing) is uninstalled.
[11/08 16:36:09    217s] #Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
[11/08 16:36:09    217s] #Total number of routable nets = 162.
[11/08 16:36:09    217s] #Total number of nets in the design = 173.
[11/08 16:36:09    217s] #162 routable nets have routed wires.
[11/08 16:36:09    217s] #No nets have been global routed.
[11/08 16:36:09    217s] ### Time Record (Data Preparation) is installed.
[11/08 16:36:09    217s] #Start routing data preparation on Wed Nov  8 16:36:09 2023
[11/08 16:36:09    217s] #
[11/08 16:36:09    217s] #Minimum voltage of a net in the design = 0.000.
[11/08 16:36:09    217s] #Maximum voltage of a net in the design = 1.100.
[11/08 16:36:09    217s] #Voltage range [0.000 - 1.100] has 171 nets.
[11/08 16:36:09    217s] #Voltage range [0.900 - 1.100] has 1 net.
[11/08 16:36:09    217s] #Voltage range [0.000 - 0.000] has 1 net.
[11/08 16:36:09    217s] #Build and mark too close pins for the same net.
[11/08 16:36:09    217s] ### Time Record (Cell Pin Access) is installed.
[11/08 16:36:09    217s] #Rebuild pin access data for design.
[11/08 16:36:09    217s] #Initial pin access analysis.
[11/08 16:36:10    218s] #Detail pin access analysis.
[11/08 16:36:10    218s] ### Time Record (Cell Pin Access) is uninstalled.
[11/08 16:36:10    218s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[11/08 16:36:10    218s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:36:10    218s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:36:10    218s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:36:10    218s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:36:10    218s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:36:10    218s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[11/08 16:36:10    218s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/08 16:36:10    218s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[11/08 16:36:10    218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1862.09 (MB), peak = 2070.27 (MB)
[11/08 16:36:10    218s] #Regenerating Ggrids automatically.
[11/08 16:36:10    218s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[11/08 16:36:10    218s] #Using automatically generated G-grids.
[11/08 16:36:10    218s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/08 16:36:10    218s] #Done routing data preparation.
[11/08 16:36:10    218s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1865.88 (MB), peak = 2070.27 (MB)
[11/08 16:36:10    218s] #
[11/08 16:36:10    218s] #Finished routing data preparation on Wed Nov  8 16:36:10 2023
[11/08 16:36:10    218s] #
[11/08 16:36:10    218s] #Cpu time = 00:00:02
[11/08 16:36:10    218s] #Elapsed time = 00:00:02
[11/08 16:36:10    218s] #Increased memory = 7.71 (MB)
[11/08 16:36:10    218s] #Total memory = 1865.88 (MB)
[11/08 16:36:10    218s] #Peak memory = 2070.27 (MB)
[11/08 16:36:10    218s] #
[11/08 16:36:10    218s] ### Time Record (Data Preparation) is uninstalled.
[11/08 16:36:10    218s] ### Time Record (Global Routing) is installed.
[11/08 16:36:10    218s] #
[11/08 16:36:10    218s] #Start global routing on Wed Nov  8 16:36:10 2023
[11/08 16:36:10    218s] #
[11/08 16:36:10    218s] #
[11/08 16:36:10    218s] #Start global routing initialization on Wed Nov  8 16:36:10 2023
[11/08 16:36:10    218s] #
[11/08 16:36:10    218s] #WARNING (NRGR-22) Design is already detail routed.
[11/08 16:36:10    218s] ### Time Record (Global Routing) is uninstalled.
[11/08 16:36:10    218s] ### Time Record (Data Preparation) is installed.
[11/08 16:36:10    218s] ### Time Record (Data Preparation) is uninstalled.
[11/08 16:36:10    218s] ### track-assign external-init starts on Wed Nov  8 16:36:10 2023 with memory = 1865.88 (MB), peak = 2070.27 (MB)
[11/08 16:36:10    218s] ### Time Record (Track Assignment) is installed.
[11/08 16:36:10    218s] ### Time Record (Track Assignment) is uninstalled.
[11/08 16:36:10    218s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[11/08 16:36:10    218s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/08 16:36:10    218s] #Cpu time = 00:00:02
[11/08 16:36:10    218s] #Elapsed time = 00:00:02
[11/08 16:36:10    218s] #Increased memory = 7.71 (MB)
[11/08 16:36:10    218s] #Total memory = 1865.88 (MB)
[11/08 16:36:10    218s] #Peak memory = 2070.27 (MB)
[11/08 16:36:10    218s] ### Time Record (Detail Routing) is installed.
[11/08 16:36:10    218s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/08 16:36:10    218s] #
[11/08 16:36:10    218s] #Start Detail Routing..
[11/08 16:36:10    218s] #start 1st optimization iteration ...
[11/08 16:36:10    218s] ### Routing stats:
[11/08 16:36:10    218s] #   number of violations = 0
[11/08 16:36:10    218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.88 (MB), peak = 2070.27 (MB)
[11/08 16:36:10    218s] #Complete Detail Routing.
[11/08 16:36:10    218s] #Total wire length = 1899 um.
[11/08 16:36:10    218s] #Total half perimeter of net bounding box = 1797 um.
[11/08 16:36:10    218s] #Total wire length on LAYER Metal1 = 126 um.
[11/08 16:36:10    218s] #Total wire length on LAYER Metal2 = 1120 um.
[11/08 16:36:10    218s] #Total wire length on LAYER Metal3 = 653 um.
[11/08 16:36:10    218s] #Total wire length on LAYER Metal4 = 0 um.
[11/08 16:36:10    218s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 16:36:10    218s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 16:36:10    218s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 16:36:10    218s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 16:36:10    218s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 16:36:10    218s] #Total number of vias = 740
[11/08 16:36:10    218s] #Up-Via Summary (total 740):
[11/08 16:36:10    218s] #           
[11/08 16:36:10    218s] #-----------------------
[11/08 16:36:10    218s] # Metal1            481
[11/08 16:36:10    218s] # Metal2            259
[11/08 16:36:10    218s] #-----------------------
[11/08 16:36:10    218s] #                   740 
[11/08 16:36:10    218s] #
[11/08 16:36:10    218s] #Total number of DRC violations = 0
[11/08 16:36:10    218s] ### Time Record (Detail Routing) is uninstalled.
[11/08 16:36:10    218s] #Cpu time = 00:00:00
[11/08 16:36:10    218s] #Elapsed time = 00:00:00
[11/08 16:36:10    218s] #Increased memory = 0.00 (MB)
[11/08 16:36:10    218s] #Total memory = 1865.89 (MB)
[11/08 16:36:10    218s] #Peak memory = 2070.27 (MB)
[11/08 16:36:10    218s] ### Time Record (Post Route Wire Spreading) is installed.
[11/08 16:36:10    218s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/08 16:36:10    218s] #
[11/08 16:36:10    218s] #Start Post Route wire spreading..
[11/08 16:36:10    218s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/08 16:36:10    218s] #
[11/08 16:36:10    218s] #Start DRC checking..
[11/08 16:36:11    218s] #   number of violations = 0
[11/08 16:36:11    218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.93 (MB), peak = 2070.27 (MB)
[11/08 16:36:11    218s] #CELL_VIEW top,init has no DRC violation.
[11/08 16:36:11    218s] #Total number of DRC violations = 0
[11/08 16:36:11    218s] #Total number of process antenna violations = 0
[11/08 16:36:11    218s] #Total number of net violated process antenna rule = 0
[11/08 16:36:11    218s] #
[11/08 16:36:11    218s] #Start data preparation for wire spreading...
[11/08 16:36:11    218s] #
[11/08 16:36:11    218s] #Data preparation is done on Wed Nov  8 16:36:11 2023
[11/08 16:36:11    218s] #
[11/08 16:36:11    218s] ### track-assign engine-init starts on Wed Nov  8 16:36:11 2023 with memory = 1865.93 (MB), peak = 2070.27 (MB)
[11/08 16:36:11    218s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[11/08 16:36:11    218s] #
[11/08 16:36:11    218s] #Start Post Route Wire Spread.
[11/08 16:36:11    218s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/08 16:36:11    218s] #Complete Post Route Wire Spread.
[11/08 16:36:11    218s] #
[11/08 16:36:11    218s] #Total wire length = 1900 um.
[11/08 16:36:11    218s] #Total half perimeter of net bounding box = 1797 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal1 = 126 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal2 = 1121 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal3 = 653 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal4 = 0 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 16:36:11    218s] #Total number of vias = 740
[11/08 16:36:11    218s] #Up-Via Summary (total 740):
[11/08 16:36:11    218s] #           
[11/08 16:36:11    218s] #-----------------------
[11/08 16:36:11    218s] # Metal1            481
[11/08 16:36:11    218s] # Metal2            259
[11/08 16:36:11    218s] #-----------------------
[11/08 16:36:11    218s] #                   740 
[11/08 16:36:11    218s] #
[11/08 16:36:11    218s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[11/08 16:36:11    218s] #
[11/08 16:36:11    218s] #Start DRC checking..
[11/08 16:36:11    218s] #   number of violations = 0
[11/08 16:36:11    218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.11 (MB), peak = 2070.27 (MB)
[11/08 16:36:11    218s] #CELL_VIEW top,init has no DRC violation.
[11/08 16:36:11    218s] #Total number of DRC violations = 0
[11/08 16:36:11    218s] #Total number of process antenna violations = 0
[11/08 16:36:11    218s] #Total number of net violated process antenna rule = 0
[11/08 16:36:11    218s] #   number of violations = 0
[11/08 16:36:11    218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.11 (MB), peak = 2070.27 (MB)
[11/08 16:36:11    218s] #CELL_VIEW top,init has no DRC violation.
[11/08 16:36:11    218s] #Total number of DRC violations = 0
[11/08 16:36:11    218s] #Total number of process antenna violations = 0
[11/08 16:36:11    218s] #Total number of net violated process antenna rule = 0
[11/08 16:36:11    218s] #Post Route wire spread is done.
[11/08 16:36:11    218s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/08 16:36:11    218s] #Total wire length = 1900 um.
[11/08 16:36:11    218s] #Total half perimeter of net bounding box = 1797 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal1 = 126 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal2 = 1121 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal3 = 653 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal4 = 0 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal5 = 0 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal6 = 0 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal7 = 0 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal8 = 0 um.
[11/08 16:36:11    218s] #Total wire length on LAYER Metal9 = 0 um.
[11/08 16:36:11    218s] #Total number of vias = 740
[11/08 16:36:11    218s] #Up-Via Summary (total 740):
[11/08 16:36:11    218s] #           
[11/08 16:36:11    218s] #-----------------------
[11/08 16:36:11    218s] # Metal1            481
[11/08 16:36:11    218s] # Metal2            259
[11/08 16:36:11    218s] #-----------------------
[11/08 16:36:11    218s] #                   740 
[11/08 16:36:11    218s] #
[11/08 16:36:11    218s] #detailRoute Statistics:
[11/08 16:36:11    218s] #Cpu time = 00:00:00
[11/08 16:36:11    218s] #Elapsed time = 00:00:00
[11/08 16:36:11    218s] #Increased memory = -0.78 (MB)
[11/08 16:36:11    218s] #Total memory = 1865.11 (MB)
[11/08 16:36:11    218s] #Peak memory = 2070.27 (MB)
[11/08 16:36:11    218s] ### global_detail_route design signature (81): route=1790586770 flt_obj=0 vio=1905142130 shield_wire=1
[11/08 16:36:11    218s] ### Time Record (DB Export) is installed.
[11/08 16:36:11    218s] ### export design design signature (82): route=1790586770 fixed_route=932437016 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1123258442 dirty_area=0 del_dirty_area=0 cell=1768861756 placement=2075176537 pin_access=1645482950 inst_pattern=1
[11/08 16:36:11    219s] #	no debugging net set
[11/08 16:36:11    219s] ### Time Record (DB Export) is uninstalled.
[11/08 16:36:11    219s] ### Time Record (Post Callback) is installed.
[11/08 16:36:11    219s] ### Time Record (Post Callback) is uninstalled.
[11/08 16:36:11    219s] #
[11/08 16:36:11    219s] #globalDetailRoute statistics:
[11/08 16:36:11    219s] #Cpu time = 00:00:02
[11/08 16:36:11    219s] #Elapsed time = 00:00:02
[11/08 16:36:11    219s] #Increased memory = -0.79 (MB)
[11/08 16:36:11    219s] #Total memory = 1860.81 (MB)
[11/08 16:36:11    219s] #Peak memory = 2070.27 (MB)
[11/08 16:36:11    219s] #Number of warnings = 1
[11/08 16:36:11    219s] #Total number of warnings = 9
[11/08 16:36:11    219s] #Number of fails = 0
[11/08 16:36:11    219s] #Total number of fails = 0
[11/08 16:36:11    219s] #Complete globalDetailRoute on Wed Nov  8 16:36:11 2023
[11/08 16:36:11    219s] #
[11/08 16:36:11    219s] ### import design signature (83): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1645482950 inst_pattern=1
[11/08 16:36:11    219s] ### Time Record (globalDetailRoute) is uninstalled.
[11/08 16:36:11    219s] #Default setup view is reset to BC.
[11/08 16:36:11    219s] #Default setup view is reset to BC.
[11/08 16:36:11    219s] AAE_INFO: Post Route call back at the end of routeDesign
[11/08 16:36:11    219s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1860.77 (MB), peak = 2070.27 (MB)
[11/08 16:36:11    219s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 16:36:11    219s] 
[11/08 16:36:11    219s] ### Time Record (routeDesign) is uninstalled.
[11/08 16:36:11    219s] ### 
[11/08 16:36:11    219s] ###   Scalability Statistics
[11/08 16:36:11    219s] ### 
[11/08 16:36:11    219s] ### --------------------------------+----------------+----------------+----------------+
[11/08 16:36:11    219s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/08 16:36:11    219s] ### --------------------------------+----------------+----------------+----------------+
[11/08 16:36:11    219s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:11    219s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:11    219s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:11    219s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:11    219s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:11    219s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[11/08 16:36:11    219s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[11/08 16:36:11    219s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:11    219s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:11    219s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:11    219s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[11/08 16:36:11    219s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[11/08 16:36:11    219s] ### --------------------------------+----------------+----------------+----------------+
[11/08 16:36:11    219s] ### 
[11/08 16:36:25    220s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/08 16:36:25    220s] <CMD> optDesign -postCTS
[11/08 16:36:25    220s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1861.4M, totSessionCpu=0:03:41 **
[11/08 16:36:25    220s] *** optDesign #1 [begin] : totSession cpu/real = 0:03:40.8/0:20:46.3 (0.2), mem = 2023.6M
[11/08 16:36:25    220s] Info: 1 threads available for lower-level modules during optimization.
[11/08 16:36:25    220s] GigaOpt running with 1 threads.
[11/08 16:36:25    220s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:40.8/0:20:46.3 (0.2), mem = 2023.6M
[11/08 16:36:25    220s] **INFO: User settings:
[11/08 16:36:25    220s] setExtractRCMode -engine                            preRoute
[11/08 16:36:25    220s] setUsefulSkewMode -maxAllowedDelay                  1
[11/08 16:36:25    220s] setUsefulSkewMode -noBoundary                       false
[11/08 16:36:25    220s] setDelayCalMode -engine                             aae
[11/08 16:36:25    220s] setDelayCalMode -ignoreNetLoad                      false
[11/08 16:36:25    220s] setOptMode -fixCap                                  true
[11/08 16:36:25    220s] setOptMode -fixFanoutLoad                           false
[11/08 16:36:25    220s] setOptMode -fixTran                                 true
[11/08 16:36:25    220s] setPlaceMode -place_design_floorplan_mode           false
[11/08 16:36:25    220s] setPlaceMode -place_detail_check_route              false
[11/08 16:36:25    220s] setPlaceMode -place_detail_preserve_routing         true
[11/08 16:36:25    220s] setPlaceMode -place_detail_remove_affected_routing  false
[11/08 16:36:25    220s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/08 16:36:25    220s] setPlaceMode -place_global_clock_gate_aware         true
[11/08 16:36:25    220s] setPlaceMode -place_global_cong_effort              auto
[11/08 16:36:25    220s] setPlaceMode -place_global_ignore_scan              true
[11/08 16:36:25    220s] setPlaceMode -place_global_ignore_spare             false
[11/08 16:36:25    220s] setPlaceMode -place_global_module_aware_spare       false
[11/08 16:36:25    220s] setPlaceMode -place_global_place_io_pins            true
[11/08 16:36:25    220s] setPlaceMode -place_global_reorder_scan             true
[11/08 16:36:25    220s] setPlaceMode -powerDriven                           false
[11/08 16:36:25    220s] setPlaceMode -timingDriven                          true
[11/08 16:36:25    220s] setAnalysisMode -clkSrcPath                         true
[11/08 16:36:25    220s] setAnalysisMode -clockPropagation                   sdcControl
[11/08 16:36:25    220s] setAnalysisMode -virtualIPO                         false
[11/08 16:36:25    220s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[11/08 16:36:25    220s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/08 16:36:25    220s] setRouteMode -earlyGlobalRouteSecondPG              false
[11/08 16:36:25    220s] 
[11/08 16:36:25    220s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/08 16:36:26    220s] Need call spDPlaceInit before registerPrioInstLoc.
[11/08 16:36:26    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:2023.2M, EPOCH TIME: 1699441586.053452
[11/08 16:36:26    220s] Processing tracks to init pin-track alignment.
[11/08 16:36:26    220s] z: 2, totalTracks: 1
[11/08 16:36:26    220s] z: 4, totalTracks: 1
[11/08 16:36:26    220s] z: 6, totalTracks: 1
[11/08 16:36:26    220s] z: 8, totalTracks: 1
[11/08 16:36:26    220s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:26    220s] All LLGs are deleted
[11/08 16:36:26    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2023.2M, EPOCH TIME: 1699441586.055683
[11/08 16:36:26    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2023.2M, EPOCH TIME: 1699441586.055912
[11/08 16:36:26    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2023.2M, EPOCH TIME: 1699441586.056005
[11/08 16:36:26    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    220s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2023.2M, EPOCH TIME: 1699441586.056175
[11/08 16:36:26    220s] Max number of tech site patterns supported in site array is 256.
[11/08 16:36:26    220s] Core basic site is gsclib090site
[11/08 16:36:26    220s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2023.2M, EPOCH TIME: 1699441586.064812
[11/08 16:36:26    220s] After signature check, allow fast init is false, keep pre-filter is true.
[11/08 16:36:26    220s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/08 16:36:26    220s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2023.2M, EPOCH TIME: 1699441586.064977
[11/08 16:36:26    220s] SiteArray: non-trimmed site array dimensions = 17 x 158
[11/08 16:36:26    220s] SiteArray: use 24,576 bytes
[11/08 16:36:26    220s] SiteArray: current memory after site array memory allocation 2023.2M
[11/08 16:36:26    220s] SiteArray: FP blocked sites are writable
[11/08 16:36:26    220s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:36:26    220s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2023.2M, EPOCH TIME: 1699441586.065360
[11/08 16:36:26    220s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2023.2M, EPOCH TIME: 1699441586.065431
[11/08 16:36:26    220s] SiteArray: number of non floorplan blocked sites for llg default is 2686
[11/08 16:36:26    220s] Atter site array init, number of instance map data is 0.
[11/08 16:36:26    220s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2023.2M, EPOCH TIME: 1699441586.066078
[11/08 16:36:26    220s] 
[11/08 16:36:26    220s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:26    220s] OPERPROF:     Starting CMU at level 3, MEM:2023.2M, EPOCH TIME: 1699441586.066491
[11/08 16:36:26    220s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2023.2M, EPOCH TIME: 1699441586.066821
[11/08 16:36:26    220s] 
[11/08 16:36:26    220s] Bad Lib Cell Checking (CMU) is done! (0)
[11/08 16:36:26    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2023.2M, EPOCH TIME: 1699441586.066914
[11/08 16:36:26    220s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2023.2M, EPOCH TIME: 1699441586.066950
[11/08 16:36:26    220s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2023.2M, EPOCH TIME: 1699441586.066987
[11/08 16:36:26    220s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2023.2MB).
[11/08 16:36:26    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2023.2M, EPOCH TIME: 1699441586.067128
[11/08 16:36:26    220s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2023.2M, EPOCH TIME: 1699441586.067216
[11/08 16:36:26    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:26    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    220s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1988.2M, EPOCH TIME: 1699441586.069597
[11/08 16:36:26    220s] Effort level <high> specified for reg2reg path_group
[11/08 16:36:26    220s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/08 16:36:26    220s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/08 16:36:26    220s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1826.5M, totSessionCpu=0:03:41 **
[11/08 16:36:26    220s] *** optDesign -postCTS ***
[11/08 16:36:26    220s] DRC Margin: user margin 0.0; extra margin 0.2
[11/08 16:36:26    220s] Hold Target Slack: user slack 0
[11/08 16:36:26    220s] Setup Target Slack: user slack 0; extra slack 0.0
[11/08 16:36:26    220s] setUsefulSkewMode -ecoRoute false
[11/08 16:36:26    220s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/08 16:36:26    221s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1984.2M, EPOCH TIME: 1699441586.219866
[11/08 16:36:26    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:26    221s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1984.2M, EPOCH TIME: 1699441586.229518
[11/08 16:36:26    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:26    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s] TimeStamp Deleting Cell Server Begin ...
[11/08 16:36:26    221s] Deleting Lib Analyzer.
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s] TimeStamp Deleting Cell Server End ...
[11/08 16:36:26    221s] Multi-VT timing optimization disabled based on library information.
[11/08 16:36:26    221s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/08 16:36:26    221s] Summary for sequential cells identification: 
[11/08 16:36:26    221s]   Identified SBFF number: 112
[11/08 16:36:26    221s]   Identified MBFF number: 0
[11/08 16:36:26    221s]   Identified SB Latch number: 0
[11/08 16:36:26    221s]   Identified MB Latch number: 0
[11/08 16:36:26    221s]   Not identified SBFF number: 8
[11/08 16:36:26    221s]   Not identified MBFF number: 0
[11/08 16:36:26    221s]   Not identified SB Latch number: 0
[11/08 16:36:26    221s]   Not identified MB Latch number: 0
[11/08 16:36:26    221s]   Number of sequential cells which are not FFs: 32
[11/08 16:36:26    221s]  Visiting view : BC
[11/08 16:36:26    221s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/08 16:36:26    221s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/08 16:36:26    221s]  Visiting view : WC
[11/08 16:36:26    221s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/08 16:36:26    221s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/08 16:36:26    221s] TLC MultiMap info (StdDelay):
[11/08 16:36:26    221s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[11/08 16:36:26    221s]   : MAX + SLOW + 1 + Rc := 36ps
[11/08 16:36:26    221s]   : MIN + FAST + 1 + no RcCorner := 11ps
[11/08 16:36:26    221s]   : MIN + FAST + 1 + Rc := 12.1ps
[11/08 16:36:26    221s]  Setting StdDelay to: 12.1ps
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s] TimeStamp Deleting Cell Server Begin ...
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s] TimeStamp Deleting Cell Server End ...
[11/08 16:36:26    221s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1984.2M, EPOCH TIME: 1699441586.284639
[11/08 16:36:26    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    221s] All LLGs are deleted
[11/08 16:36:26    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:26    221s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1984.2M, EPOCH TIME: 1699441586.284736
[11/08 16:36:26    221s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1984.2M, EPOCH TIME: 1699441586.284777
[11/08 16:36:26    221s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1978.2M, EPOCH TIME: 1699441586.285162
[11/08 16:36:26    221s] Start to check current routing status for nets...
[11/08 16:36:26    221s] All nets are already routed correctly.
[11/08 16:36:26    221s] End to check current routing status for nets (mem=1978.2M)
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s] Creating Lib Analyzer ...
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/08 16:36:26    221s] Summary for sequential cells identification: 
[11/08 16:36:26    221s]   Identified SBFF number: 112
[11/08 16:36:26    221s]   Identified MBFF number: 0
[11/08 16:36:26    221s]   Identified SB Latch number: 0
[11/08 16:36:26    221s]   Identified MB Latch number: 0
[11/08 16:36:26    221s]   Not identified SBFF number: 8
[11/08 16:36:26    221s]   Not identified MBFF number: 0
[11/08 16:36:26    221s]   Not identified SB Latch number: 0
[11/08 16:36:26    221s]   Not identified MB Latch number: 0
[11/08 16:36:26    221s]   Number of sequential cells which are not FFs: 32
[11/08 16:36:26    221s]  Visiting view : BC
[11/08 16:36:26    221s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/08 16:36:26    221s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/08 16:36:26    221s]  Visiting view : WC
[11/08 16:36:26    221s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/08 16:36:26    221s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/08 16:36:26    221s] TLC MultiMap info (StdDelay):
[11/08 16:36:26    221s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[11/08 16:36:26    221s]   : MAX + SLOW + 1 + Rc := 36ps
[11/08 16:36:26    221s]   : MIN + FAST + 1 + no RcCorner := 11ps
[11/08 16:36:26    221s]   : MIN + FAST + 1 + Rc := 12.1ps
[11/08 16:36:26    221s]  Setting StdDelay to: 12.1ps
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/08 16:36:26    221s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/08 16:36:26    221s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/08 16:36:26    221s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:26    221s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:42 mem=2002.2M
[11/08 16:36:26    221s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:42 mem=2002.2M
[11/08 16:36:26    221s] Creating Lib Analyzer, finished. 
[11/08 16:36:26    221s] Extraction called for design 'top' of instances=303 and nets=173 using extraction engine 'preRoute' .
[11/08 16:36:26    221s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/08 16:36:26    221s] Type 'man IMPEXT-3530' for more detail.
[11/08 16:36:26    221s] PreRoute RC Extraction called for design top.
[11/08 16:36:26    221s] RC Extraction called in multi-corner(1) mode.
[11/08 16:36:26    221s] RCMode: PreRoute
[11/08 16:36:26    221s]       RC Corner Indexes            0   
[11/08 16:36:26    221s] Capacitance Scaling Factor   : 1.00000 
[11/08 16:36:26    221s] Resistance Scaling Factor    : 1.00000 
[11/08 16:36:26    221s] Clock Cap. Scaling Factor    : 1.00000 
[11/08 16:36:26    221s] Clock Res. Scaling Factor    : 1.00000 
[11/08 16:36:26    221s] Shrink Factor                : 1.00000
[11/08 16:36:26    221s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/08 16:36:26    221s] Using capacitance table file ...
[11/08 16:36:26    221s] 
[11/08 16:36:26    221s] Trim Metal Layers:
[11/08 16:36:26    221s] LayerId::1 widthSet size::4
[11/08 16:36:26    221s] LayerId::2 widthSet size::4
[11/08 16:36:26    221s] LayerId::3 widthSet size::4
[11/08 16:36:26    221s] LayerId::4 widthSet size::4
[11/08 16:36:26    221s] LayerId::5 widthSet size::4
[11/08 16:36:26    221s] LayerId::6 widthSet size::4
[11/08 16:36:26    221s] LayerId::7 widthSet size::4
[11/08 16:36:26    221s] LayerId::8 widthSet size::4
[11/08 16:36:26    221s] LayerId::9 widthSet size::3
[11/08 16:36:26    221s] Updating RC grid for preRoute extraction ...
[11/08 16:36:26    221s] eee: pegSigSF::1.070000
[11/08 16:36:26    221s] Initializing multi-corner capacitance tables ... 
[11/08 16:36:26    221s] Initializing multi-corner resistance tables ...
[11/08 16:36:26    221s] eee: l::1 avDens::0.081358 usedTrk::43.933334 availTrk::540.000000 sigTrk::43.933334
[11/08 16:36:26    221s] eee: l::2 avDens::0.085216 usedTrk::46.016667 availTrk::540.000000 sigTrk::46.016667
[11/08 16:36:26    221s] eee: l::3 avDens::0.050314 usedTrk::27.169445 availTrk::540.000000 sigTrk::27.169445
[11/08 16:36:26    221s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:26    221s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:26    221s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:36:26    221s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:26    221s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:36:26    221s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:36:26    221s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:27    221s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:36:27    221s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2000.191M)
[11/08 16:36:27    221s] AAE DB initialization (MEM=2038.35 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/08 16:36:27    221s] ### Creating TopoMgr, started
[11/08 16:36:27    221s] ### Creating TopoMgr, finished
[11/08 16:36:27    221s] 
[11/08 16:36:27    221s] Footprint cell information for calculating maxBufDist
[11/08 16:36:27    221s] *info: There are 15 candidate Buffer cells
[11/08 16:36:27    221s] *info: There are 19 candidate Inverter cells
[11/08 16:36:27    221s] 
[11/08 16:36:27    222s] #optDebug: Start CG creation (mem=2038.3M)
[11/08 16:36:27    222s]  ...initializing CG  maxDriveDist 561.172000 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 56.117000 
[11/08 16:36:27    222s] (cpu=0:00:00.1, mem=2185.2M)
[11/08 16:36:27    222s]  ...processing cgPrt (cpu=0:00:00.1, mem=2185.2M)
[11/08 16:36:27    222s]  ...processing cgEgp (cpu=0:00:00.1, mem=2185.2M)
[11/08 16:36:27    222s]  ...processing cgPbk (cpu=0:00:00.1, mem=2185.2M)
[11/08 16:36:27    222s]  ...processing cgNrb(cpu=0:00:00.1, mem=2185.2M)
[11/08 16:36:27    222s]  ...processing cgObs (cpu=0:00:00.1, mem=2185.2M)
[11/08 16:36:27    222s]  ...processing cgCon (cpu=0:00:00.1, mem=2185.2M)
[11/08 16:36:27    222s]  ...processing cgPdm (cpu=0:00:00.1, mem=2185.2M)
[11/08 16:36:27    222s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2185.2M)
[11/08 16:36:27    222s] Compute RC Scale Done ...
[11/08 16:36:27    222s] All LLGs are deleted
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2175.7M, EPOCH TIME: 1699441587.374172
[11/08 16:36:27    222s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2175.7M, EPOCH TIME: 1699441587.374401
[11/08 16:36:27    222s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2175.7M, EPOCH TIME: 1699441587.374492
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2175.7M, EPOCH TIME: 1699441587.374668
[11/08 16:36:27    222s] Max number of tech site patterns supported in site array is 256.
[11/08 16:36:27    222s] Core basic site is gsclib090site
[11/08 16:36:27    222s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2175.7M, EPOCH TIME: 1699441587.383616
[11/08 16:36:27    222s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:36:27    222s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:36:27    222s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2175.7M, EPOCH TIME: 1699441587.383772
[11/08 16:36:27    222s] Fast DP-INIT is on for default
[11/08 16:36:27    222s] Atter site array init, number of instance map data is 0.
[11/08 16:36:27    222s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2175.7M, EPOCH TIME: 1699441587.384728
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:27    222s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2175.7M, EPOCH TIME: 1699441587.385044
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] Starting delay calculation for Setup views
[11/08 16:36:27    222s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/08 16:36:27    222s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/08 16:36:27    222s] AAE DB initialization (MEM=2175.68 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/08 16:36:27    222s] #################################################################################
[11/08 16:36:27    222s] # Design Stage: PostRoute
[11/08 16:36:27    222s] # Design Name: top
[11/08 16:36:27    222s] # Design Mode: 90nm
[11/08 16:36:27    222s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:36:27    222s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:36:27    222s] # Signoff Settings: SI Off 
[11/08 16:36:27    222s] #################################################################################
[11/08 16:36:27    222s] Calculate delays in BcWc mode...
[11/08 16:36:27    222s] Topological Sorting (REAL = 0:00:00.0, MEM = 2187.2M, InitMEM = 2187.2M)
[11/08 16:36:27    222s] Start delay calculation (fullDC) (1 T). (MEM=2187.2)
[11/08 16:36:27    222s] Start AAE Lib Loading. (MEM=2187.2)
[11/08 16:36:27    222s] End AAE Lib Loading. (MEM=2206.28 CPU=0:00:00.0 Real=0:00:00.0)
[11/08 16:36:27    222s] End AAE Lib Interpolated Model. (MEM=2206.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:27    222s] Total number of fetched objects 164
[11/08 16:36:27    222s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:27    222s] End delay calculation. (MEM=2184.55 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:27    222s] End delay calculation (fullDC). (MEM=2184.55 CPU=0:00:00.1 REAL=0:00:00.0)
[11/08 16:36:27    222s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2184.6M) ***
[11/08 16:36:27    222s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:42 mem=2176.6M)
[11/08 16:36:27    222s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.542  |  1.221  |  0.542  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   36    |   12    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2191.8M, EPOCH TIME: 1699441587.636769
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:27    222s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2191.8M, EPOCH TIME: 1699441587.647254
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] Density: 60.866%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1977.5M, totSessionCpu=0:03:42 **
[11/08 16:36:27    222s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:03:42.4/0:20:47.9 (0.2), mem = 2112.8M
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] =============================================================================================
[11/08 16:36:27    222s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[11/08 16:36:27    222s] =============================================================================================
[11/08 16:36:27    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:27    222s] ---------------------------------------------------------------------------------------------
[11/08 16:36:27    222s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.9 % )     0:00:00.3 /  0:00:00.3    0.9
[11/08 16:36:27    222s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] [ CellServerInit         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/08 16:36:27    222s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  40.3 % )     0:00:00.7 /  0:00:00.7    1.0
[11/08 16:36:27    222s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  21.4 % )     0:00:00.4 /  0:00:00.3    1.0
[11/08 16:36:27    222s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] [ ExtractRC              ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/08 16:36:27    222s] [ TimingUpdate           ]      1   0:00:00.1  (   3.4 % )     0:00:00.2 /  0:00:00.2    0.9
[11/08 16:36:27    222s] [ FullDelayCalc          ]      1   0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.2    0.9
[11/08 16:36:27    222s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] [ MISC                   ]          0:00:00.3  (  18.3 % )     0:00:00.3 /  0:00:00.3    0.8
[11/08 16:36:27    222s] ---------------------------------------------------------------------------------------------
[11/08 16:36:27    222s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.6    1.0
[11/08 16:36:27    222s] ---------------------------------------------------------------------------------------------
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] ** INFO : this run is activating low effort ccoptDesign flow
[11/08 16:36:27    222s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/08 16:36:27    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=2112.8M
[11/08 16:36:27    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:2112.8M, EPOCH TIME: 1699441587.652205
[11/08 16:36:27    222s] Processing tracks to init pin-track alignment.
[11/08 16:36:27    222s] z: 2, totalTracks: 1
[11/08 16:36:27    222s] z: 4, totalTracks: 1
[11/08 16:36:27    222s] z: 6, totalTracks: 1
[11/08 16:36:27    222s] z: 8, totalTracks: 1
[11/08 16:36:27    222s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:27    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2112.8M, EPOCH TIME: 1699441587.654335
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:27    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2112.8M, EPOCH TIME: 1699441587.664338
[11/08 16:36:27    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2112.8M, EPOCH TIME: 1699441587.664449
[11/08 16:36:27    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2112.8M, EPOCH TIME: 1699441587.664490
[11/08 16:36:27    222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2112.8MB).
[11/08 16:36:27    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2112.8M, EPOCH TIME: 1699441587.664595
[11/08 16:36:27    222s] TotalInstCnt at PhyDesignMc Initialization: 150
[11/08 16:36:27    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=2112.8M
[11/08 16:36:27    222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2112.8M, EPOCH TIME: 1699441587.664868
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2112.8M, EPOCH TIME: 1699441587.666305
[11/08 16:36:27    222s] TotalInstCnt at PhyDesignMc Destruction: 150
[11/08 16:36:27    222s] OPTC: m1 20.0 20.0
[11/08 16:36:27    222s] #optDebug: fT-E <X 2 0 0 1>
[11/08 16:36:27    222s] -congRepairInPostCTS false                 # bool, default=false, private
[11/08 16:36:27    222s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 24.2
[11/08 16:36:27    222s] Begin: GigaOpt Route Type Constraints Refinement
[11/08 16:36:27    222s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:42.4/0:20:48.0 (0.2), mem = 2113.8M
[11/08 16:36:27    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.1
[11/08 16:36:27    222s] ### Creating RouteCongInterface, started
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] #optDebug: {0, 1.000}
[11/08 16:36:27    222s] ### Creating RouteCongInterface, finished
[11/08 16:36:27    222s] Updated routing constraints on 0 nets.
[11/08 16:36:27    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.1
[11/08 16:36:27    222s] Bottom Preferred Layer:
[11/08 16:36:27    222s]     None
[11/08 16:36:27    222s] Via Pillar Rule:
[11/08 16:36:27    222s]     None
[11/08 16:36:27    222s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:42.4/0:20:48.0 (0.2), mem = 2113.8M
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] =============================================================================================
[11/08 16:36:27    222s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.15-s110_1
[11/08 16:36:27    222s] =============================================================================================
[11/08 16:36:27    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:27    222s] ---------------------------------------------------------------------------------------------
[11/08 16:36:27    222s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  63.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] [ MISC                   ]          0:00:00.0  (  36.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] ---------------------------------------------------------------------------------------------
[11/08 16:36:27    222s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] ---------------------------------------------------------------------------------------------
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] End: GigaOpt Route Type Constraints Refinement
[11/08 16:36:27    222s] *** Starting optimizing excluded clock nets MEM= 2113.8M) ***
[11/08 16:36:27    222s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2113.8M) ***
[11/08 16:36:27    222s] *** Starting optimizing excluded clock nets MEM= 2113.8M) ***
[11/08 16:36:27    222s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2113.8M) ***
[11/08 16:36:27    222s] Info: Done creating the CCOpt slew target map.
[11/08 16:36:27    222s] Begin: GigaOpt high fanout net optimization
[11/08 16:36:27    222s] GigaOpt HFN: use maxLocalDensity 1.2
[11/08 16:36:27    222s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/08 16:36:27    222s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:42.5/0:20:48.0 (0.2), mem = 2113.8M
[11/08 16:36:27    222s] Info: 1 clock net  excluded from IPO operation.
[11/08 16:36:27    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.2
[11/08 16:36:27    222s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/08 16:36:27    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=2113.8M
[11/08 16:36:27    222s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/08 16:36:27    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:2113.8M, EPOCH TIME: 1699441587.692658
[11/08 16:36:27    222s] Processing tracks to init pin-track alignment.
[11/08 16:36:27    222s] z: 2, totalTracks: 1
[11/08 16:36:27    222s] z: 4, totalTracks: 1
[11/08 16:36:27    222s] z: 6, totalTracks: 1
[11/08 16:36:27    222s] z: 8, totalTracks: 1
[11/08 16:36:27    222s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:27    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2113.8M, EPOCH TIME: 1699441587.694918
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:27    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2113.8M, EPOCH TIME: 1699441587.704918
[11/08 16:36:27    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2113.8M, EPOCH TIME: 1699441587.704975
[11/08 16:36:27    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2113.8M, EPOCH TIME: 1699441587.705013
[11/08 16:36:27    222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2113.8MB).
[11/08 16:36:27    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2113.8M, EPOCH TIME: 1699441587.705111
[11/08 16:36:27    222s] TotalInstCnt at PhyDesignMc Initialization: 150
[11/08 16:36:27    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=2113.8M
[11/08 16:36:27    222s] ### Creating RouteCongInterface, started
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] #optDebug: {0, 1.000}
[11/08 16:36:27    222s] ### Creating RouteCongInterface, finished
[11/08 16:36:27    222s] {MG  {8 0 3.3 0.277257} }
[11/08 16:36:27    222s] ### Creating LA Mngr. totSessionCpu=0:03:42 mem=2113.8M
[11/08 16:36:27    222s] ### Creating LA Mngr, finished. totSessionCpu=0:03:42 mem=2113.8M
[11/08 16:36:27    222s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/08 16:36:27    222s] Total-nets :: 162, Stn-nets :: 0, ratio :: 0 %, Total-len 1899.5, Stn-len 0
[11/08 16:36:27    222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2152.0M, EPOCH TIME: 1699441587.888884
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2114.0M, EPOCH TIME: 1699441587.890376
[11/08 16:36:27    222s] TotalInstCnt at PhyDesignMc Destruction: 150
[11/08 16:36:27    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.2
[11/08 16:36:27    222s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:42.7/0:20:48.2 (0.2), mem = 2114.0M
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] =============================================================================================
[11/08 16:36:27    222s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.15-s110_1
[11/08 16:36:27    222s] =============================================================================================
[11/08 16:36:27    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:27    222s] ---------------------------------------------------------------------------------------------
[11/08 16:36:27    222s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.0    1.4
[11/08 16:36:27    222s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:27    222s] [ MISC                   ]          0:00:00.2  (  92.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:36:27    222s] ---------------------------------------------------------------------------------------------
[11/08 16:36:27    222s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:36:27    222s] ---------------------------------------------------------------------------------------------
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/08 16:36:27    222s] End: GigaOpt high fanout net optimization
[11/08 16:36:27    222s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/08 16:36:27    222s] Deleting Lib Analyzer.
[11/08 16:36:27    222s] Begin: GigaOpt Global Optimization
[11/08 16:36:27    222s] *info: use new DP (enabled)
[11/08 16:36:27    222s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/08 16:36:27    222s] Info: 1 clock net  excluded from IPO operation.
[11/08 16:36:27    222s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:42.7/0:20:48.2 (0.2), mem = 2130.0M
[11/08 16:36:27    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.3
[11/08 16:36:27    222s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/08 16:36:27    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:43 mem=2130.0M
[11/08 16:36:27    222s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/08 16:36:27    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:2130.0M, EPOCH TIME: 1699441587.932449
[11/08 16:36:27    222s] Processing tracks to init pin-track alignment.
[11/08 16:36:27    222s] z: 2, totalTracks: 1
[11/08 16:36:27    222s] z: 4, totalTracks: 1
[11/08 16:36:27    222s] z: 6, totalTracks: 1
[11/08 16:36:27    222s] z: 8, totalTracks: 1
[11/08 16:36:27    222s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:27    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2130.0M, EPOCH TIME: 1699441587.934680
[11/08 16:36:27    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:27    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2130.0M, EPOCH TIME: 1699441587.944302
[11/08 16:36:27    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2130.0M, EPOCH TIME: 1699441587.944358
[11/08 16:36:27    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2130.0M, EPOCH TIME: 1699441587.944396
[11/08 16:36:27    222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2130.0MB).
[11/08 16:36:27    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2130.0M, EPOCH TIME: 1699441587.944491
[11/08 16:36:27    222s] TotalInstCnt at PhyDesignMc Initialization: 150
[11/08 16:36:27    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:43 mem=2130.0M
[11/08 16:36:27    222s] ### Creating RouteCongInterface, started
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] Creating Lib Analyzer ...
[11/08 16:36:27    222s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/08 16:36:27    222s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/08 16:36:27    222s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/08 16:36:27    222s] 
[11/08 16:36:27    222s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:28    223s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:43 mem=2130.0M
[11/08 16:36:28    223s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:43 mem=2130.0M
[11/08 16:36:28    223s] Creating Lib Analyzer, finished. 
[11/08 16:36:28    223s] 
[11/08 16:36:28    223s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/08 16:36:28    223s] 
[11/08 16:36:28    223s] #optDebug: {0, 1.000}
[11/08 16:36:28    223s] ### Creating RouteCongInterface, finished
[11/08 16:36:28    223s] {MG  {8 0 3.3 0.277257} }
[11/08 16:36:28    223s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=2130.0M
[11/08 16:36:28    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:43 mem=2130.0M
[11/08 16:36:28    223s] *info: 1 clock net excluded
[11/08 16:36:28    223s] *info: 7 no-driver nets excluded.
[11/08 16:36:28    223s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2187.2M, EPOCH TIME: 1699441588.845403
[11/08 16:36:28    223s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2187.2M, EPOCH TIME: 1699441588.845493
[11/08 16:36:28    223s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/08 16:36:28    223s] +--------+--------+---------+------------+--------+----------+---------+-------------------+
[11/08 16:36:28    223s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
[11/08 16:36:28    223s] +--------+--------+---------+------------+--------+----------+---------+-------------------+
[11/08 16:36:28    223s] |   0.000|   0.000|   60.87%|   0:00:00.0| 2188.2M|        BC|       NA| NA                |
[11/08 16:36:28    223s] +--------+--------+---------+------------+--------+----------+---------+-------------------+
[11/08 16:36:28    223s] 
[11/08 16:36:28    223s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2188.2M) ***
[11/08 16:36:28    223s] 
[11/08 16:36:28    223s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2188.2M) ***
[11/08 16:36:28    223s] Bottom Preferred Layer:
[11/08 16:36:28    223s]     None
[11/08 16:36:28    223s] Via Pillar Rule:
[11/08 16:36:28    223s]     None
[11/08 16:36:28    223s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/08 16:36:28    223s] Total-nets :: 162, Stn-nets :: 0, ratio :: 0 %, Total-len 1899.5, Stn-len 0
[11/08 16:36:28    223s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2169.1M, EPOCH TIME: 1699441588.968029
[11/08 16:36:28    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:303).
[11/08 16:36:28    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:28    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:28    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:28    223s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2129.1M, EPOCH TIME: 1699441588.969839
[11/08 16:36:28    223s] TotalInstCnt at PhyDesignMc Destruction: 150
[11/08 16:36:28    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.3
[11/08 16:36:28    223s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:43.7/0:20:49.2 (0.2), mem = 2129.1M
[11/08 16:36:28    223s] 
[11/08 16:36:28    223s] =============================================================================================
[11/08 16:36:28    223s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.15-s110_1
[11/08 16:36:28    223s] =============================================================================================
[11/08 16:36:28    223s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:28    223s] ---------------------------------------------------------------------------------------------
[11/08 16:36:28    223s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:28    223s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  64.7 % )     0:00:00.7 /  0:00:00.7    1.0
[11/08 16:36:28    223s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:28    223s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.5
[11/08 16:36:28    223s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:28    223s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/08 16:36:28    223s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:28    223s] [ TransformInit          ]      1   0:00:00.2  (  18.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:36:28    223s] [ MISC                   ]          0:00:00.2  (  15.2 % )     0:00:00.2 /  0:00:00.1    0.9
[11/08 16:36:28    223s] ---------------------------------------------------------------------------------------------
[11/08 16:36:28    223s]  GlobalOpt #1 TOTAL                 0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/08 16:36:28    223s] ---------------------------------------------------------------------------------------------
[11/08 16:36:28    223s] 
[11/08 16:36:28    223s] End: GigaOpt Global Optimization
[11/08 16:36:28    223s] *** Timing Is met
[11/08 16:36:28    223s] *** Check timing (0:00:00.0)
[11/08 16:36:28    223s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/08 16:36:28    223s] Deleting Lib Analyzer.
[11/08 16:36:28    223s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/08 16:36:28    223s] Info: 1 clock net  excluded from IPO operation.
[11/08 16:36:28    223s] ### Creating LA Mngr. totSessionCpu=0:03:44 mem=2129.1M
[11/08 16:36:28    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:44 mem=2129.1M
[11/08 16:36:28    223s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/08 16:36:28    223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2129.1M, EPOCH TIME: 1699441588.978605
[11/08 16:36:28    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:28    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:28    223s] 
[11/08 16:36:28    223s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:28    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2129.1M, EPOCH TIME: 1699441588.988695
[11/08 16:36:28    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:28    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:29    223s] 
[11/08 16:36:29    223s] Active setup views:
[11/08 16:36:29    223s]  BC
[11/08 16:36:29    223s]   Dominating endpoints: 0
[11/08 16:36:29    223s]   Dominating TNS: -0.000
[11/08 16:36:29    223s] 
[11/08 16:36:29    223s] **INFO: Flow update: Design timing is met.
[11/08 16:36:29    223s] **INFO: Flow update: Design timing is met.
[11/08 16:36:29    223s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/08 16:36:29    223s] Info: 1 clock net  excluded from IPO operation.
[11/08 16:36:29    223s] ### Creating LA Mngr. totSessionCpu=0:03:44 mem=2127.3M
[11/08 16:36:29    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:44 mem=2127.3M
[11/08 16:36:29    223s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/08 16:36:29    223s] ### Creating PhyDesignMc. totSessionCpu=0:03:44 mem=2184.5M
[11/08 16:36:29    223s] OPERPROF: Starting DPlace-Init at level 1, MEM:2184.5M, EPOCH TIME: 1699441589.039215
[11/08 16:36:29    223s] Processing tracks to init pin-track alignment.
[11/08 16:36:29    223s] z: 2, totalTracks: 1
[11/08 16:36:29    223s] z: 4, totalTracks: 1
[11/08 16:36:29    223s] z: 6, totalTracks: 1
[11/08 16:36:29    223s] z: 8, totalTracks: 1
[11/08 16:36:29    223s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:29    223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2184.5M, EPOCH TIME: 1699441589.041311
[11/08 16:36:29    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:29    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:29    223s] 
[11/08 16:36:29    223s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:29    223s] 
[11/08 16:36:29    223s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:29    223s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2184.5M, EPOCH TIME: 1699441589.051086
[11/08 16:36:29    223s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2184.5M, EPOCH TIME: 1699441589.051140
[11/08 16:36:29    223s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2184.5M, EPOCH TIME: 1699441589.051176
[11/08 16:36:29    223s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2184.5MB).
[11/08 16:36:29    223s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2184.5M, EPOCH TIME: 1699441589.051275
[11/08 16:36:29    223s] TotalInstCnt at PhyDesignMc Initialization: 150
[11/08 16:36:29    223s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:44 mem=2184.5M
[11/08 16:36:29    223s] Begin: Area Reclaim Optimization
[11/08 16:36:29    223s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:43.8/0:20:49.3 (0.2), mem = 2184.5M
[11/08 16:36:29    223s] 
[11/08 16:36:29    223s] Creating Lib Analyzer ...
[11/08 16:36:29    223s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/08 16:36:29    223s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/08 16:36:29    223s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/08 16:36:29    223s] 
[11/08 16:36:29    223s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:29    224s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:45 mem=2188.6M
[11/08 16:36:29    224s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:45 mem=2188.6M
[11/08 16:36:29    224s] Creating Lib Analyzer, finished. 
[11/08 16:36:29    224s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.4
[11/08 16:36:29    224s] ### Creating RouteCongInterface, started
[11/08 16:36:29    224s] 
[11/08 16:36:29    224s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/08 16:36:29    224s] 
[11/08 16:36:29    224s] #optDebug: {0, 1.000}
[11/08 16:36:29    224s] ### Creating RouteCongInterface, finished
[11/08 16:36:29    224s] {MG  {8 0 3.3 0.277257} }
[11/08 16:36:29    224s] ### Creating LA Mngr. totSessionCpu=0:03:45 mem=2188.6M
[11/08 16:36:29    224s] ### Creating LA Mngr, finished. totSessionCpu=0:03:45 mem=2188.6M
[11/08 16:36:29    224s] Usable buffer cells for single buffer setup transform:
[11/08 16:36:29    224s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20 
[11/08 16:36:29    224s] Number of usable buffer cells above: 15
[11/08 16:36:29    224s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2188.6M, EPOCH TIME: 1699441589.897852
[11/08 16:36:29    224s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2188.6M, EPOCH TIME: 1699441589.897920
[11/08 16:36:29    224s] Reclaim Optimization WNS Slack 0.024  TNS Slack 0.000 Density 60.87
[11/08 16:36:29    224s] +---------+---------+--------+--------+------------+--------+
[11/08 16:36:29    224s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/08 16:36:29    224s] +---------+---------+--------+--------+------------+--------+
[11/08 16:36:29    224s] |   60.87%|        -|   0.024|   0.000|   0:00:00.0| 2188.6M|
[11/08 16:36:29    224s] |   60.83%|        1|   0.024|   0.000|   0:00:00.0| 2216.1M|
[11/08 16:36:29    224s] #optDebug: <stH: 2.6100 MiSeL: 50.9050>
[11/08 16:36:29    224s] |   60.83%|        0|   0.024|   0.000|   0:00:00.0| 2216.1M|
[11/08 16:36:29    224s] |   60.83%|        0|   0.024|   0.000|   0:00:00.0| 2216.1M|
[11/08 16:36:30    225s] |   51.84%|       73|   0.024|   0.000|   0:00:01.0| 2228.7M|
[11/08 16:36:30    225s] |   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2228.7M|
[11/08 16:36:30    225s] #optDebug: <stH: 2.6100 MiSeL: 50.9050>
[11/08 16:36:30    225s] #optDebug: RTR_SNLTF <10.0000 2.6100> <26.1000> 
[11/08 16:36:30    225s] |   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2228.7M|
[11/08 16:36:30    225s] +---------+---------+--------+--------+------------+--------+
[11/08 16:36:30    225s] Reclaim Optimization End WNS Slack 0.024  TNS Slack 0.000 Density 51.84
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] ** Summary: Restruct = 1 Buffer Deletion = 0 Declone = 0 Resize = 73 **
[11/08 16:36:30    225s] --------------------------------------------------------------
[11/08 16:36:30    225s] |                                   | Total     | Sequential |
[11/08 16:36:30    225s] --------------------------------------------------------------
[11/08 16:36:30    225s] | Num insts resized                 |      73  |      15    |
[11/08 16:36:30    225s] | Num insts undone                  |       0  |       0    |
[11/08 16:36:30    225s] | Num insts Downsized               |      73  |      15    |
[11/08 16:36:30    225s] | Num insts Samesized               |       0  |       0    |
[11/08 16:36:30    225s] | Num insts Upsized                 |       0  |       0    |
[11/08 16:36:30    225s] | Num multiple commits+uncommits    |       0  |       -    |
[11/08 16:36:30    225s] --------------------------------------------------------------
[11/08 16:36:30    225s] Bottom Preferred Layer:
[11/08 16:36:30    225s]     None
[11/08 16:36:30    225s] Via Pillar Rule:
[11/08 16:36:30    225s]     None
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] Number of times islegalLocAvaiable called = 119 skipped = 0, called in commitmove = 73, skipped in commitmove = 0
[11/08 16:36:30    225s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[11/08 16:36:30    225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2228.7M, EPOCH TIME: 1699441590.368280
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2228.7M, EPOCH TIME: 1699441590.369950
[11/08 16:36:30    225s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2228.7M, EPOCH TIME: 1699441590.370565
[11/08 16:36:30    225s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2228.7M, EPOCH TIME: 1699441590.370642
[11/08 16:36:30    225s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2228.7M, EPOCH TIME: 1699441590.372704
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:30    225s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2228.7M, EPOCH TIME: 1699441590.382889
[11/08 16:36:30    225s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2228.7M, EPOCH TIME: 1699441590.382944
[11/08 16:36:30    225s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2228.7M, EPOCH TIME: 1699441590.382981
[11/08 16:36:30    225s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2228.7M, EPOCH TIME: 1699441590.383042
[11/08 16:36:30    225s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2228.7M, EPOCH TIME: 1699441590.383102
[11/08 16:36:30    225s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.013, MEM:2228.7M, EPOCH TIME: 1699441590.383162
[11/08 16:36:30    225s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.012, REAL:0.013, MEM:2228.7M, EPOCH TIME: 1699441590.383191
[11/08 16:36:30    225s] TDRefine: refinePlace mode is spiral
[11/08 16:36:30    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.8
[11/08 16:36:30    225s] OPERPROF: Starting RefinePlace at level 1, MEM:2228.7M, EPOCH TIME: 1699441590.383239
[11/08 16:36:30    225s] *** Starting refinePlace (0:03:45 mem=2228.7M) ***
[11/08 16:36:30    225s] Total net bbox length = 1.581e+03 (7.471e+02 8.336e+02) (ext = 1.892e+02)
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:30    225s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:36:30    225s] (I)      Default pattern map key = top_default.
[11/08 16:36:30    225s] (I)      Default pattern map key = top_default.
[11/08 16:36:30    225s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2228.7M, EPOCH TIME: 1699441590.386052
[11/08 16:36:30    225s] Starting refinePlace ...
[11/08 16:36:30    225s] (I)      Default pattern map key = top_default.
[11/08 16:36:30    225s] One DDP V2 for no tweak run.
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:36:30    225s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:36:30    225s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:36:30    225s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:36:30    225s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2228.7MB) @(0:03:45 - 0:03:45).
[11/08 16:36:30    225s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:36:30    225s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2228.7MB
[11/08 16:36:30    225s] Statistics of distance of Instance movement in refine placement:
[11/08 16:36:30    225s]   maximum (X+Y) =         0.00 um
[11/08 16:36:30    225s]   mean    (X+Y) =         0.00 um
[11/08 16:36:30    225s] Summary Report:
[11/08 16:36:30    225s] Instances move: 0 (out of 149 movable)
[11/08 16:36:30    225s] Instances flipped: 0
[11/08 16:36:30    225s] Mean displacement: 0.00 um
[11/08 16:36:30    225s] Max displacement: 0.00 um 
[11/08 16:36:30    225s] Total instances moved : 0
[11/08 16:36:30    225s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.006, REAL:0.007, MEM:2228.7M, EPOCH TIME: 1699441590.392574
[11/08 16:36:30    225s] Total net bbox length = 1.581e+03 (7.471e+02 8.336e+02) (ext = 1.892e+02)
[11/08 16:36:30    225s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2228.7MB
[11/08 16:36:30    225s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2228.7MB) @(0:03:45 - 0:03:45).
[11/08 16:36:30    225s] *** Finished refinePlace (0:03:45 mem=2228.7M) ***
[11/08 16:36:30    225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.8
[11/08 16:36:30    225s] OPERPROF: Finished RefinePlace at level 1, CPU:0.009, REAL:0.010, MEM:2228.7M, EPOCH TIME: 1699441590.392841
[11/08 16:36:30    225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2228.7M, EPOCH TIME: 1699441590.393355
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2228.7M, EPOCH TIME: 1699441590.395153
[11/08 16:36:30    225s] *** maximum move = 0.00 um ***
[11/08 16:36:30    225s] *** Finished re-routing un-routed nets (2228.7M) ***
[11/08 16:36:30    225s] OPERPROF: Starting DPlace-Init at level 1, MEM:2228.7M, EPOCH TIME: 1699441590.397473
[11/08 16:36:30    225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2228.7M, EPOCH TIME: 1699441590.399409
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:30    225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2228.7M, EPOCH TIME: 1699441590.409063
[11/08 16:36:30    225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2228.7M, EPOCH TIME: 1699441590.409117
[11/08 16:36:30    225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2228.7M, EPOCH TIME: 1699441590.409154
[11/08 16:36:30    225s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2228.7M, EPOCH TIME: 1699441590.409216
[11/08 16:36:30    225s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2228.7M, EPOCH TIME: 1699441590.409276
[11/08 16:36:30    225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2228.7M, EPOCH TIME: 1699441590.409339
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2228.7M) ***
[11/08 16:36:30    225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.4
[11/08 16:36:30    225s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:03:45.2/0:20:50.7 (0.2), mem = 2228.7M
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] =============================================================================================
[11/08 16:36:30    225s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.15-s110_1
[11/08 16:36:30    225s] =============================================================================================
[11/08 16:36:30    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:30    225s] ---------------------------------------------------------------------------------------------
[11/08 16:36:30    225s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:30    225s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  51.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/08 16:36:30    225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:30    225s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:30    225s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:30    225s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:30    225s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/08 16:36:30    225s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[11/08 16:36:30    225s] [ OptGetWeight           ]     81   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:30    225s] [ OptEval                ]     81   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.0    0.7
[11/08 16:36:30    225s] [ OptCommit              ]     81   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:30    225s] [ PostCommitDelayUpdate  ]     81   0:00:00.0  (   1.0 % )     0:00:00.4 /  0:00:00.3    0.9
[11/08 16:36:30    225s] [ IncrDelayCalc          ]    128   0:00:00.3  (  25.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/08 16:36:30    225s] [ RefinePlace            ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/08 16:36:30    225s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:30    225s] [ IncrTimingUpdate       ]     21   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    2.0
[11/08 16:36:30    225s] [ MISC                   ]          0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:36:30    225s] ---------------------------------------------------------------------------------------------
[11/08 16:36:30    225s]  AreaOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[11/08 16:36:30    225s] ---------------------------------------------------------------------------------------------
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2209.6M, EPOCH TIME: 1699441590.411699
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2148.6M, EPOCH TIME: 1699441590.413310
[11/08 16:36:30    225s] TotalInstCnt at PhyDesignMc Destruction: 149
[11/08 16:36:30    225s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2148.57M, totSessionCpu=0:03:45).
[11/08 16:36:30    225s] postCtsLateCongRepair #1 0
[11/08 16:36:30    225s] postCtsLateCongRepair #1 0
[11/08 16:36:30    225s] postCtsLateCongRepair #1 0
[11/08 16:36:30    225s] postCtsLateCongRepair #1 0
[11/08 16:36:30    225s] Starting local wire reclaim
[11/08 16:36:30    225s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2148.6M, EPOCH TIME: 1699441590.440606
[11/08 16:36:30    225s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2148.6M, EPOCH TIME: 1699441590.440680
[11/08 16:36:30    225s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2148.6M, EPOCH TIME: 1699441590.440737
[11/08 16:36:30    225s] Processing tracks to init pin-track alignment.
[11/08 16:36:30    225s] z: 2, totalTracks: 1
[11/08 16:36:30    225s] z: 4, totalTracks: 1
[11/08 16:36:30    225s] z: 6, totalTracks: 1
[11/08 16:36:30    225s] z: 8, totalTracks: 1
[11/08 16:36:30    225s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:30    225s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2148.6M, EPOCH TIME: 1699441590.442752
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:30    225s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2148.6M, EPOCH TIME: 1699441590.452724
[11/08 16:36:30    225s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2148.6M, EPOCH TIME: 1699441590.452782
[11/08 16:36:30    225s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2148.6M, EPOCH TIME: 1699441590.452819
[11/08 16:36:30    225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2148.6MB).
[11/08 16:36:30    225s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:2148.6M, EPOCH TIME: 1699441590.452917
[11/08 16:36:30    225s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.012, REAL:0.012, MEM:2148.6M, EPOCH TIME: 1699441590.452949
[11/08 16:36:30    225s] TDRefine: refinePlace mode is spiral
[11/08 16:36:30    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.9
[11/08 16:36:30    225s] OPERPROF:   Starting RefinePlace at level 2, MEM:2148.6M, EPOCH TIME: 1699441590.453000
[11/08 16:36:30    225s] *** Starting refinePlace (0:03:45 mem=2148.6M) ***
[11/08 16:36:30    225s] Total net bbox length = 1.581e+03 (7.471e+02 8.336e+02) (ext = 1.892e+02)
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:30    225s] (I)      Default pattern map key = top_default.
[11/08 16:36:30    225s] (I)      Default pattern map key = top_default.
[11/08 16:36:30    225s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2148.6M, EPOCH TIME: 1699441590.455767
[11/08 16:36:30    225s] Starting refinePlace ...
[11/08 16:36:30    225s] (I)      Default pattern map key = top_default.
[11/08 16:36:30    225s] One DDP V2 for no tweak run.
[11/08 16:36:30    225s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2148.6M, EPOCH TIME: 1699441590.456834
[11/08 16:36:30    225s] OPERPROF:         Starting spMPad at level 5, MEM:2148.6M, EPOCH TIME: 1699441590.457164
[11/08 16:36:30    225s] OPERPROF:           Starting spContextMPad at level 6, MEM:2148.6M, EPOCH TIME: 1699441590.457216
[11/08 16:36:30    225s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2148.6M, EPOCH TIME: 1699441590.457249
[11/08 16:36:30    225s] MP Top (149): mp=1.050. U=0.518.
[11/08 16:36:30    225s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2148.6M, EPOCH TIME: 1699441590.457367
[11/08 16:36:30    225s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2148.6M, EPOCH TIME: 1699441590.457422
[11/08 16:36:30    225s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2148.6M, EPOCH TIME: 1699441590.457454
[11/08 16:36:30    225s] OPERPROF:             Starting InitSKP at level 7, MEM:2148.6M, EPOCH TIME: 1699441590.457694
[11/08 16:36:30    225s] no activity file in design. spp won't run.
[11/08 16:36:30    225s] no activity file in design. spp won't run.
[11/08 16:36:30    225s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[11/08 16:36:30    225s] OPERPROF:             Finished InitSKP at level 7, CPU:0.005, REAL:0.005, MEM:2148.6M, EPOCH TIME: 1699441590.463167
[11/08 16:36:30    225s] Timing cost in AAE based: 21.6391111677667141
[11/08 16:36:30    225s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.007, REAL:0.007, MEM:2148.6M, EPOCH TIME: 1699441590.464163
[11/08 16:36:30    225s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.007, REAL:0.007, MEM:2148.6M, EPOCH TIME: 1699441590.464213
[11/08 16:36:30    225s] SKP cleared!
[11/08 16:36:30    225s] AAE Timing clean up.
[11/08 16:36:30    225s] Tweakage: fix icg 1, fix clk 0.
[11/08 16:36:30    225s] Tweakage: density cost 1, scale 0.4.
[11/08 16:36:30    225s] Tweakage: activity cost 0, scale 1.0.
[11/08 16:36:30    225s] Tweakage: timing cost on, scale 1.0.
[11/08 16:36:30    225s] OPERPROF:         Starting CoreOperation at level 5, MEM:2148.6M, EPOCH TIME: 1699441590.464472
[11/08 16:36:30    225s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2148.6M, EPOCH TIME: 1699441590.464627
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 6 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 2 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 3 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage swap 0 pairs.
[11/08 16:36:30    225s] Tweakage move 0 insts.
[11/08 16:36:30    225s] Tweakage move 0 insts.
[11/08 16:36:30    225s] Tweakage move 0 insts.
[11/08 16:36:30    225s] Tweakage move 13 insts.
[11/08 16:36:30    225s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.024, REAL:0.024, MEM:2148.6M, EPOCH TIME: 1699441590.488705
[11/08 16:36:30    225s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.024, REAL:0.024, MEM:2148.6M, EPOCH TIME: 1699441590.488765
[11/08 16:36:30    225s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.032, REAL:0.032, MEM:2148.6M, EPOCH TIME: 1699441590.488821
[11/08 16:36:30    225s] Move report: Congestion aware Tweak moves 27 insts, mean move: 2.81 um, max move: 6.67 um 
[11/08 16:36:30    225s] 	Max move on inst (g10466): (15.08, 45.24) --> (16.53, 40.02)
[11/08 16:36:30    225s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=2148.6mb) @(0:03:45 - 0:03:45).
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:36:30    225s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:36:30    225s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:36:30    225s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:36:30    225s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2148.6MB) @(0:03:45 - 0:03:45).
[11/08 16:36:30    225s] Move report: Detail placement moves 27 insts, mean move: 2.81 um, max move: 6.67 um 
[11/08 16:36:30    225s] 	Max move on inst (g10466): (15.08, 45.24) --> (16.53, 40.02)
[11/08 16:36:30    225s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2148.6MB
[11/08 16:36:30    225s] Statistics of distance of Instance movement in refine placement:
[11/08 16:36:30    225s]   maximum (X+Y) =         6.67 um
[11/08 16:36:30    225s]   inst (g10466) with max move: (15.08, 45.24) -> (16.53, 40.02)
[11/08 16:36:30    225s]   mean    (X+Y) =         2.81 um
[11/08 16:36:30    225s] Summary Report:
[11/08 16:36:30    225s] Instances move: 27 (out of 149 movable)
[11/08 16:36:30    225s] Instances flipped: 0
[11/08 16:36:30    225s] Mean displacement: 2.81 um
[11/08 16:36:30    225s] Max displacement: 6.67 um (Instance: g10466) (15.08, 45.24) -> (16.53, 40.02)
[11/08 16:36:30    225s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: INVXL
[11/08 16:36:30    225s] Total instances moved : 27
[11/08 16:36:30    225s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.037, REAL:0.037, MEM:2148.6M, EPOCH TIME: 1699441590.492504
[11/08 16:36:30    225s] Total net bbox length = 1.576e+03 (7.376e+02 8.388e+02) (ext = 1.886e+02)
[11/08 16:36:30    225s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2148.6MB
[11/08 16:36:30    225s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2148.6MB) @(0:03:45 - 0:03:45).
[11/08 16:36:30    225s] *** Finished refinePlace (0:03:45 mem=2148.6M) ***
[11/08 16:36:30    225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.9
[11/08 16:36:30    225s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.040, REAL:0.040, MEM:2148.6M, EPOCH TIME: 1699441590.492791
[11/08 16:36:30    225s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2148.6M, EPOCH TIME: 1699441590.492848
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2148.6M, EPOCH TIME: 1699441590.494682
[11/08 16:36:30    225s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.054, REAL:0.054, MEM:2148.6M, EPOCH TIME: 1699441590.494744
[11/08 16:36:30    225s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:36:30    225s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/08 16:36:30    225s] AAE DB initialization (MEM=2100.44 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/08 16:36:30    225s] #################################################################################
[11/08 16:36:30    225s] # Design Stage: PreRoute
[11/08 16:36:30    225s] # Design Name: top
[11/08 16:36:30    225s] # Design Mode: 90nm
[11/08 16:36:30    225s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:36:30    225s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:36:30    225s] # Signoff Settings: SI Off 
[11/08 16:36:30    225s] #################################################################################
[11/08 16:36:30    225s] Calculate delays in BcWc mode...
[11/08 16:36:30    225s] Topological Sorting (REAL = 0:00:00.0, MEM = 2112.0M, InitMEM = 2112.0M)
[11/08 16:36:30    225s] Start delay calculation (fullDC) (1 T). (MEM=2111.96)
[11/08 16:36:30    225s] Start AAE Lib Loading. (MEM=2111.96)
[11/08 16:36:30    225s] End AAE Lib Loading. (MEM=2131.04 CPU=0:00:00.0 Real=0:00:00.0)
[11/08 16:36:30    225s] End AAE Lib Interpolated Model. (MEM=2131.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:30    225s] Total number of fetched objects 163
[11/08 16:36:30    225s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:30    225s] End delay calculation. (MEM=2157.01 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:30    225s] End delay calculation (fullDC). (MEM=2157.01 CPU=0:00:00.1 REAL=0:00:00.0)
[11/08 16:36:30    225s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2157.0M) ***
[11/08 16:36:30    225s] eGR doReRoute: optGuide
[11/08 16:36:30    225s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2149.0M, EPOCH TIME: 1699441590.725412
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] All LLGs are deleted
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2149.0M, EPOCH TIME: 1699441590.725506
[11/08 16:36:30    225s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2149.0M, EPOCH TIME: 1699441590.725548
[11/08 16:36:30    225s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2102.0M, EPOCH TIME: 1699441590.725769
[11/08 16:36:30    225s] {MMLU 0 0 163}
[11/08 16:36:30    225s] ### Creating LA Mngr. totSessionCpu=0:03:45 mem=2102.0M
[11/08 16:36:30    225s] ### Creating LA Mngr, finished. totSessionCpu=0:03:45 mem=2102.0M
[11/08 16:36:30    225s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/08 16:36:30    225s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/08 16:36:30    225s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2102.01 MB )
[11/08 16:36:30    225s] (I)      ==================== Layers =====================
[11/08 16:36:30    225s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:36:30    225s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:36:30    225s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:36:30    225s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:36:30    225s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:36:30    225s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:36:30    225s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:36:30    225s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:36:30    225s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:36:30    225s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:36:30    225s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:36:30    225s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:36:30    225s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:36:30    225s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:36:30    225s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:36:30    225s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:36:30    225s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:36:30    225s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:36:30    225s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:36:30    225s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:36:30    225s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:36:30    225s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:36:30    225s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:36:30    225s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:36:30    225s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:36:30    225s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:36:30    225s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:36:30    225s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:36:30    225s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:36:30    225s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:36:30    225s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:36:30    225s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:36:30    225s] (I)      Started Import and model ( Curr Mem: 2102.01 MB )
[11/08 16:36:30    225s] (I)      Default pattern map key = top_default.
[11/08 16:36:30    225s] (I)      == Non-default Options ==
[11/08 16:36:30    225s] (I)      Maximum routing layer                              : 9
[11/08 16:36:30    225s] (I)      Minimum routing layer                              : 1
[11/08 16:36:30    225s] (I)      Number of threads                                  : 1
[11/08 16:36:30    225s] (I)      Method to set GCell size                           : row
[11/08 16:36:30    225s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:36:30    225s] (I)      Use row-based GCell size
[11/08 16:36:30    225s] (I)      Use row-based GCell align
[11/08 16:36:30    225s] (I)      layer 0 area = 280000
[11/08 16:36:30    225s] (I)      layer 1 area = 320000
[11/08 16:36:30    225s] (I)      layer 2 area = 320000
[11/08 16:36:30    225s] (I)      layer 3 area = 320000
[11/08 16:36:30    225s] (I)      layer 4 area = 320000
[11/08 16:36:30    225s] (I)      layer 5 area = 320000
[11/08 16:36:30    225s] (I)      layer 6 area = 320000
[11/08 16:36:30    225s] (I)      layer 7 area = 800000
[11/08 16:36:30    225s] (I)      layer 8 area = 800000
[11/08 16:36:30    225s] (I)      GCell unit size   : 5220
[11/08 16:36:30    225s] (I)      GCell multiplier  : 1
[11/08 16:36:30    225s] (I)      GCell row height  : 5220
[11/08 16:36:30    225s] (I)      Actual row height : 5220
[11/08 16:36:30    225s] (I)      GCell align ref   : 12180 12180
[11/08 16:36:30    225s] [NR-eGR] Track table information for default rule: 
[11/08 16:36:30    225s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:36:30    225s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:36:30    225s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:36:30    225s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:36:30    225s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:36:30    225s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:36:30    225s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:36:30    225s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:36:30    225s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:36:30    225s] (I)      =============== Default via ================
[11/08 16:36:30    225s] (I)      +---+------------------+-------------------+
[11/08 16:36:30    225s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:36:30    225s] (I)      +---+------------------+-------------------+
[11/08 16:36:30    225s] (I)      | 1 |    1  VIA1X      |   89  VIA1_2CUT_V |
[11/08 16:36:30    225s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:36:30    225s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:36:30    225s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:36:30    225s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:36:30    225s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:36:30    225s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:36:30    225s] (I)      | 8 |   79  VIA8X      |   83  VIA8_2CUT_E |
[11/08 16:36:30    225s] (I)      +---+------------------+-------------------+
[11/08 16:36:30    225s] [NR-eGR] Read 676 PG shapes
[11/08 16:36:30    225s] [NR-eGR] Read 0 clock shapes
[11/08 16:36:30    225s] [NR-eGR] Read 0 other shapes
[11/08 16:36:30    225s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:36:30    225s] [NR-eGR] #Instance Blockages : 4768
[11/08 16:36:30    225s] [NR-eGR] #PG Blockages       : 676
[11/08 16:36:30    225s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:36:30    225s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:36:30    225s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:36:30    225s] [NR-eGR] #Other Blockages    : 0
[11/08 16:36:30    225s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:36:30    225s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:36:30    225s] [NR-eGR] Read 161 nets ( ignored 0 )
[11/08 16:36:30    225s] (I)      early_global_route_priority property id does not exist.
[11/08 16:36:30    225s] (I)      Read Num Blocks=5444  Num Prerouted Wires=0  Num CS=0
[11/08 16:36:30    225s] (I)      Layer 0 (H) : #blockages 4858 : #preroutes 0
[11/08 16:36:30    225s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:36:30    225s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:36:30    225s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:36:30    225s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:36:30    225s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:36:30    225s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:36:30    225s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:36:30    225s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:36:30    225s] (I)      Number of ignored nets                =      0
[11/08 16:36:30    225s] (I)      Number of connected nets              =      0
[11/08 16:36:30    225s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:36:30    225s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:36:30    225s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:36:30    225s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:36:30    225s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:36:30    225s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:36:30    225s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:36:30    225s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:36:30    225s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:36:30    225s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:36:30    225s] (I)      Ndr track 0 does not exist
[11/08 16:36:30    225s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:36:30    225s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:36:30    225s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:36:30    225s] (I)      Site width          :   580  (dbu)
[11/08 16:36:30    225s] (I)      Row height          :  5220  (dbu)
[11/08 16:36:30    225s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:36:30    225s] (I)      GCell width         :  5220  (dbu)
[11/08 16:36:30    225s] (I)      GCell height        :  5220  (dbu)
[11/08 16:36:30    225s] (I)      Grid                :    22    22     9
[11/08 16:36:30    225s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:36:30    225s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/08 16:36:30    225s] (I)      Horizontal capacity :  5220     0  5220     0  5220     0  5220     0  5220
[11/08 16:36:30    225s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:36:30    225s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:36:30    225s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:36:30    225s] (I)      Default pitch size  :   580   580   580   580   580   580   580  1740  1740
[11/08 16:36:30    225s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:36:30    225s] (I)      Num tracks per GCell:  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/08 16:36:30    225s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:36:30    225s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:36:30    225s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:36:30    225s] (I)      --------------------------------------------------------
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] [NR-eGR] ============ Routing rule table ============
[11/08 16:36:30    225s] [NR-eGR] Rule id: 0  Nets: 161
[11/08 16:36:30    225s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:36:30    225s] (I)                    Layer    1    2    3    4    5    6    7     8     9 
[11/08 16:36:30    225s] (I)                    Pitch  580  580  580  580  580  580  580  1740  1740 
[11/08 16:36:30    225s] (I)             #Used tracks    1    1    1    1    1    1    1     1     1 
[11/08 16:36:30    225s] (I)       #Fully used tracks    1    1    1    1    1    1    1     1     1 
[11/08 16:36:30    225s] [NR-eGR] ========================================
[11/08 16:36:30    225s] [NR-eGR] 
[11/08 16:36:30    225s] (I)      =============== Blocked Tracks ===============
[11/08 16:36:30    225s] (I)      +-------+---------+----------+---------------+
[11/08 16:36:30    225s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:36:30    225s] (I)      +-------+---------+----------+---------------+
[11/08 16:36:30    225s] (I)      |     1 |    4290 |     2453 |        57.18% |
[11/08 16:36:30    225s] (I)      |     2 |    4400 |      288 |         6.55% |
[11/08 16:36:30    225s] (I)      |     3 |    4290 |      144 |         3.36% |
[11/08 16:36:30    225s] (I)      |     4 |    4400 |      288 |         6.55% |
[11/08 16:36:30    225s] (I)      |     5 |    4290 |      144 |         3.36% |
[11/08 16:36:30    225s] (I)      |     6 |    4400 |      309 |         7.02% |
[11/08 16:36:30    225s] (I)      |     7 |    4290 |      174 |         4.06% |
[11/08 16:36:30    225s] (I)      |     8 |    1452 |      287 |        19.77% |
[11/08 16:36:30    225s] (I)      |     9 |    1408 |      358 |        25.43% |
[11/08 16:36:30    225s] (I)      +-------+---------+----------+---------------+
[11/08 16:36:30    225s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2102.01 MB )
[11/08 16:36:30    225s] (I)      Reset routing kernel
[11/08 16:36:30    225s] (I)      Started Global Routing ( Curr Mem: 2102.01 MB )
[11/08 16:36:30    225s] (I)      totalPins=506  totalGlobalPin=476 (94.07%)
[11/08 16:36:30    225s] (I)      total 2D Cap : 29598 = (15525 H, 14073 V)
[11/08 16:36:30    225s] [NR-eGR] Layer group 1: route 161 net(s) in layer range [1, 9]
[11/08 16:36:30    225s] (I)      
[11/08 16:36:30    225s] (I)      ============  Phase 1a Route ============
[11/08 16:36:30    225s] (I)      Usage: 654 = (308 H, 346 V) = (1.98% H, 2.46% V) = (8.039e+02um H, 9.031e+02um V)
[11/08 16:36:30    225s] (I)      
[11/08 16:36:30    225s] (I)      ============  Phase 1b Route ============
[11/08 16:36:30    225s] (I)      Usage: 654 = (308 H, 346 V) = (1.98% H, 2.46% V) = (8.039e+02um H, 9.031e+02um V)
[11/08 16:36:30    225s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.706940e+03um
[11/08 16:36:30    225s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/08 16:36:30    225s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/08 16:36:30    225s] (I)      
[11/08 16:36:30    225s] (I)      ============  Phase 1c Route ============
[11/08 16:36:30    225s] (I)      Usage: 654 = (308 H, 346 V) = (1.98% H, 2.46% V) = (8.039e+02um H, 9.031e+02um V)
[11/08 16:36:30    225s] (I)      
[11/08 16:36:30    225s] (I)      ============  Phase 1d Route ============
[11/08 16:36:30    225s] (I)      Usage: 654 = (308 H, 346 V) = (1.98% H, 2.46% V) = (8.039e+02um H, 9.031e+02um V)
[11/08 16:36:30    225s] (I)      
[11/08 16:36:30    225s] (I)      ============  Phase 1e Route ============
[11/08 16:36:30    225s] (I)      Usage: 654 = (308 H, 346 V) = (1.98% H, 2.46% V) = (8.039e+02um H, 9.031e+02um V)
[11/08 16:36:30    225s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.706940e+03um
[11/08 16:36:30    225s] (I)      
[11/08 16:36:30    225s] (I)      ============  Phase 1l Route ============
[11/08 16:36:30    225s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/08 16:36:30    225s] (I)      Layer  1:       1738         3         0        1764        2394    (42.42%) 
[11/08 16:36:30    225s] (I)      Layer  2:       4105       405         0           0        4158    ( 0.00%) 
[11/08 16:36:30    225s] (I)      Layer  3:       3997       211         0           0        4158    ( 0.00%) 
[11/08 16:36:30    225s] (I)      Layer  4:       4105         5         0           0        4158    ( 0.00%) 
[11/08 16:36:30    225s] (I)      Layer  5:       3997         0         0           0        4158    ( 0.00%) 
[11/08 16:36:30    225s] (I)      Layer  6:       4085         0         0           0        4158    ( 0.00%) 
[11/08 16:36:30    225s] (I)      Layer  7:       3986         0         0           0        4158    ( 0.00%) 
[11/08 16:36:30    225s] (I)      Layer  8:       1142         0         0         102        1284    ( 7.36%) 
[11/08 16:36:30    225s] (I)      Layer  9:       1049         0         0         111        1275    ( 8.01%) 
[11/08 16:36:30    225s] (I)      Total:         28204       624         0        1977       29901    ( 6.20%) 
[11/08 16:36:30    225s] (I)      
[11/08 16:36:30    225s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 16:36:30    225s] [NR-eGR]                        OverCon            
[11/08 16:36:30    225s] [NR-eGR]                         #Gcell     %Gcell
[11/08 16:36:30    225s] [NR-eGR]        Layer             (1-2)    OverCon
[11/08 16:36:30    225s] [NR-eGR] ----------------------------------------------
[11/08 16:36:30    225s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:30    225s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:30    225s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:30    225s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:30    225s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:30    225s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:30    225s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:30    225s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:30    225s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:30    225s] [NR-eGR] ----------------------------------------------
[11/08 16:36:30    225s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/08 16:36:30    225s] [NR-eGR] 
[11/08 16:36:30    225s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2110.01 MB )
[11/08 16:36:30    225s] (I)      total 2D Cap : 29706 = (15589 H, 14117 V)
[11/08 16:36:30    225s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:36:30    225s] (I)      ============= Track Assignment ============
[11/08 16:36:30    225s] (I)      Started Track Assignment (1T) ( Curr Mem: 2110.01 MB )
[11/08 16:36:30    225s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/08 16:36:30    225s] (I)      Run Multi-thread track assignment
[11/08 16:36:30    225s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.01 MB )
[11/08 16:36:30    225s] (I)      Started Export ( Curr Mem: 2110.01 MB )
[11/08 16:36:30    225s] [NR-eGR]                 Length (um)  Vias 
[11/08 16:36:30    225s] [NR-eGR] ----------------------------------
[11/08 16:36:30    225s] [NR-eGR]  Metal1  (1H)           306   496 
[11/08 16:36:30    225s] [NR-eGR]  Metal2  (2V)           925   210 
[11/08 16:36:30    225s] [NR-eGR]  Metal3  (3H)           545     8 
[11/08 16:36:30    225s] [NR-eGR]  Metal4  (4V)            15     0 
[11/08 16:36:30    225s] [NR-eGR]  Metal5  (5H)             0     0 
[11/08 16:36:30    225s] [NR-eGR]  Metal6  (6V)             0     0 
[11/08 16:36:30    225s] [NR-eGR]  Metal7  (7H)             0     0 
[11/08 16:36:30    225s] [NR-eGR]  Metal8  (8V)             0     0 
[11/08 16:36:30    225s] [NR-eGR]  Metal9  (9H)             0     0 
[11/08 16:36:30    225s] [NR-eGR] ----------------------------------
[11/08 16:36:30    225s] [NR-eGR]          Total         1790   714 
[11/08 16:36:30    225s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:36:30    225s] [NR-eGR] Total half perimeter of net bounding box: 1576um
[11/08 16:36:30    225s] [NR-eGR] Total length: 1790um, number of vias: 714
[11/08 16:36:30    225s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:36:30    225s] [NR-eGR] Total eGR-routed clock nets wire length: 138um, number of vias: 38
[11/08 16:36:30    225s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:36:30    225s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2100.49 MB )
[11/08 16:36:30    225s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2089.49 MB )
[11/08 16:36:30    225s] (I)      ===================================== Runtime Summary =====================================
[11/08 16:36:30    225s] (I)       Step                                        %       Start      Finish      Real       CPU 
[11/08 16:36:30    225s] (I)      -------------------------------------------------------------------------------------------
[11/08 16:36:30    225s] (I)       Early Global Route kernel             100.00%  521.17 sec  521.21 sec  0.04 sec  0.04 sec 
[11/08 16:36:30    225s] (I)       +-Import and model                     16.63%  521.17 sec  521.18 sec  0.01 sec  0.01 sec 
[11/08 16:36:30    225s] (I)       | +-Create place DB                     1.27%  521.17 sec  521.17 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | +-Import place data                 1.12%  521.17 sec  521.17 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Read instances and placement    0.46%  521.17 sec  521.17 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Read nets                       0.37%  521.17 sec  521.17 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Create route DB                     9.95%  521.17 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | +-Import route data (1T)            9.42%  521.17 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Read blockages ( Layer 1-9 )    3.44%  521.17 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | | +-Read routing blockages        0.01%  521.17 sec  521.17 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | | +-Read instance blockages       1.94%  521.17 sec  521.17 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | | +-Read PG blockages             0.21%  521.17 sec  521.17 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | | +-Read clock blockages          0.04%  521.17 sec  521.17 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | | +-Read other blockages          0.05%  521.17 sec  521.17 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | | +-Read halo blockages           0.01%  521.17 sec  521.17 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | | +-Read boundary cut boxes       0.00%  521.17 sec  521.17 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Read blackboxes                 0.03%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Read prerouted                  0.18%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Read unlegalized nets           0.02%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Read nets                       0.17%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Set up via pillars              0.02%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Initialize 3D grid graph        0.02%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Model blockage capacity         1.51%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | | +-Initialize 3D capacity        1.28%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Read aux data                       0.00%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Others data preparation             0.09%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Create route kernel                 4.52%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       +-Global Routing                       16.36%  521.18 sec  521.19 sec  0.01 sec  0.01 sec 
[11/08 16:36:30    225s] (I)       | +-Initialization                      0.11%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Net group 1                        14.06%  521.18 sec  521.19 sec  0.01 sec  0.01 sec 
[11/08 16:36:30    225s] (I)       | | +-Generate topology                 0.30%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | +-Phase 1a                          1.16%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Pattern routing (1T)            0.74%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Add via demand to 2D            0.07%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | +-Phase 1b                          0.12%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | +-Phase 1c                          0.04%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | +-Phase 1d                          0.04%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | +-Phase 1e                          0.26%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Route legalization              0.01%  521.18 sec  521.18 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | +-Phase 1l                         10.63%  521.18 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | | +-Layer assignment (1T)          10.33%  521.18 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Clean cong LA                       0.00%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       +-Export 3D cong map                    0.49%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Export 2D cong map                  0.11%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       +-Extract Global 3D Wires               0.06%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       +-Track Assignment (1T)                 4.13%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Initialization                      0.06%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Track Assignment Kernel             3.55%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Free Memory                         0.01%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       +-Export                               50.60%  521.19 sec  521.21 sec  0.02 sec  0.02 sec 
[11/08 16:36:30    225s] (I)       | +-Export DB wires                     1.18%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | +-Export all nets                   0.69%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | | +-Set wire vias                     0.15%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Report wirelength                   3.45%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Update net boxes                    0.37%  521.19 sec  521.19 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)       | +-Update timing                      44.95%  521.19 sec  521.21 sec  0.02 sec  0.02 sec 
[11/08 16:36:30    225s] (I)       +-Postprocess design                    3.53%  521.21 sec  521.21 sec  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)      ==================== Summary by functions =====================
[11/08 16:36:30    225s] (I)       Lv  Step                                %      Real       CPU 
[11/08 16:36:30    225s] (I)      ---------------------------------------------------------------
[11/08 16:36:30    225s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[11/08 16:36:30    225s] (I)        1  Export                         50.60%  0.02 sec  0.02 sec 
[11/08 16:36:30    225s] (I)        1  Import and model               16.63%  0.01 sec  0.01 sec 
[11/08 16:36:30    225s] (I)        1  Global Routing                 16.36%  0.01 sec  0.01 sec 
[11/08 16:36:30    225s] (I)        1  Track Assignment (1T)           4.13%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        1  Postprocess design              3.53%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        1  Export 3D cong map              0.49%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        1  Extract Global 3D Wires         0.06%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Update timing                  44.95%  0.02 sec  0.02 sec 
[11/08 16:36:30    225s] (I)        2  Net group 1                    14.06%  0.01 sec  0.01 sec 
[11/08 16:36:30    225s] (I)        2  Create route DB                 9.95%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Create route kernel             4.52%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Track Assignment Kernel         3.55%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Report wirelength               3.45%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Create place DB                 1.27%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Export DB wires                 1.18%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Update net boxes                0.37%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Initialization                  0.18%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Export 2D cong map              0.11%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Others data preparation         0.09%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        3  Phase 1l                       10.63%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        3  Import route data (1T)          9.42%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        3  Phase 1a                        1.16%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        3  Import place data               1.12%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        3  Export all nets                 0.69%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        3  Generate topology               0.30%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        3  Phase 1e                        0.26%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        3  Set wire vias                   0.15%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        3  Phase 1b                        0.12%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Layer assignment (1T)          10.33%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Read blockages ( Layer 1-9 )    3.44%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Model blockage capacity         1.51%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Pattern routing (1T)            0.74%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Read nets                       0.54%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Read instances and placement    0.46%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Read prerouted                  0.18%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Add via demand to 2D            0.07%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        5  Read instance blockages         1.94%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        5  Initialize 3D capacity          1.28%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        5  Read PG blockages               0.21%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[11/08 16:36:30    225s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/08 16:36:30    225s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/08 16:36:30    225s] Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
[11/08 16:36:30    225s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/08 16:36:30    225s] Type 'man IMPEXT-3530' for more detail.
[11/08 16:36:30    225s] PreRoute RC Extraction called for design top.
[11/08 16:36:30    225s] RC Extraction called in multi-corner(1) mode.
[11/08 16:36:30    225s] RCMode: PreRoute
[11/08 16:36:30    225s]       RC Corner Indexes            0   
[11/08 16:36:30    225s] Capacitance Scaling Factor   : 1.00000 
[11/08 16:36:30    225s] Resistance Scaling Factor    : 1.00000 
[11/08 16:36:30    225s] Clock Cap. Scaling Factor    : 1.00000 
[11/08 16:36:30    225s] Clock Res. Scaling Factor    : 1.00000 
[11/08 16:36:30    225s] Shrink Factor                : 1.00000
[11/08 16:36:30    225s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/08 16:36:30    225s] Using capacitance table file ...
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] Trim Metal Layers:
[11/08 16:36:30    225s] LayerId::1 widthSet size::4
[11/08 16:36:30    225s] LayerId::2 widthSet size::4
[11/08 16:36:30    225s] LayerId::3 widthSet size::4
[11/08 16:36:30    225s] LayerId::4 widthSet size::4
[11/08 16:36:30    225s] LayerId::5 widthSet size::4
[11/08 16:36:30    225s] LayerId::6 widthSet size::4
[11/08 16:36:30    225s] LayerId::7 widthSet size::4
[11/08 16:36:30    225s] LayerId::8 widthSet size::4
[11/08 16:36:30    225s] LayerId::9 widthSet size::3
[11/08 16:36:30    225s] Updating RC grid for preRoute extraction ...
[11/08 16:36:30    225s] eee: pegSigSF::1.070000
[11/08 16:36:30    225s] Initializing multi-corner capacitance tables ... 
[11/08 16:36:30    225s] Initializing multi-corner resistance tables ...
[11/08 16:36:30    225s] eee: l::1 avDens::0.094085 usedTrk::50.805939 availTrk::540.000000 sigTrk::50.805939
[11/08 16:36:30    225s] eee: l::2 avDens::0.070237 usedTrk::37.927778 availTrk::540.000000 sigTrk::37.927778
[11/08 16:36:30    225s] eee: l::3 avDens::0.036949 usedTrk::23.277777 availTrk::630.000000 sigTrk::23.277777
[11/08 16:36:30    225s] eee: l::4 avDens::0.001235 usedTrk::0.555556 availTrk::450.000000 sigTrk::0.555556
[11/08 16:36:30    225s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:30    225s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:36:30    225s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:30    225s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:36:30    225s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:36:30    225s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:30    225s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=1.000000 uaWlH=0.008101 aWlH=0.000000 lMod=0 pMax=0.805700 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:36:30    225s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2089.492M)
[11/08 16:36:30    225s] Compute RC Scale Done ...
[11/08 16:36:30    225s] OPERPROF: Starting HotSpotCal at level 1, MEM:2108.6M, EPOCH TIME: 1699441590.817087
[11/08 16:36:30    225s] [hotspot] +------------+---------------+---------------+
[11/08 16:36:30    225s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 16:36:30    225s] [hotspot] +------------+---------------+---------------+
[11/08 16:36:30    225s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 16:36:30    225s] [hotspot] +------------+---------------+---------------+
[11/08 16:36:30    225s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 16:36:30    225s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 16:36:30    225s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2108.6M, EPOCH TIME: 1699441590.817314
[11/08 16:36:30    225s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/08 16:36:30    225s] Begin: GigaOpt Route Type Constraints Refinement
[11/08 16:36:30    225s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:45.6/0:20:51.1 (0.2), mem = 2108.6M
[11/08 16:36:30    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.5
[11/08 16:36:30    225s] ### Creating RouteCongInterface, started
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] #optDebug: {0, 1.000}
[11/08 16:36:30    225s] ### Creating RouteCongInterface, finished
[11/08 16:36:30    225s] Updated routing constraints on 0 nets.
[11/08 16:36:30    225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.5
[11/08 16:36:30    225s] Bottom Preferred Layer:
[11/08 16:36:30    225s]     None
[11/08 16:36:30    225s] Via Pillar Rule:
[11/08 16:36:30    225s]     None
[11/08 16:36:30    225s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:45.6/0:20:51.1 (0.2), mem = 2108.6M
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] =============================================================================================
[11/08 16:36:30    225s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.15-s110_1
[11/08 16:36:30    225s] =============================================================================================
[11/08 16:36:30    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:30    225s] ---------------------------------------------------------------------------------------------
[11/08 16:36:30    225s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  50.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:30    225s] [ MISC                   ]          0:00:00.0  (  50.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:30    225s] ---------------------------------------------------------------------------------------------
[11/08 16:36:30    225s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:30    225s] ---------------------------------------------------------------------------------------------
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] End: GigaOpt Route Type Constraints Refinement
[11/08 16:36:30    225s] skip EGR on cluster skew clock nets.
[11/08 16:36:30    225s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:36:30    225s] #################################################################################
[11/08 16:36:30    225s] # Design Stage: PreRoute
[11/08 16:36:30    225s] # Design Name: top
[11/08 16:36:30    225s] # Design Mode: 90nm
[11/08 16:36:30    225s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:36:30    225s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:36:30    225s] # Signoff Settings: SI Off 
[11/08 16:36:30    225s] #################################################################################
[11/08 16:36:30    225s] Calculate delays in BcWc mode...
[11/08 16:36:30    225s] Topological Sorting (REAL = 0:00:00.0, MEM = 2118.1M, InitMEM = 2118.1M)
[11/08 16:36:30    225s] Start delay calculation (fullDC) (1 T). (MEM=2118.09)
[11/08 16:36:30    225s] End AAE Lib Interpolated Model. (MEM=2118.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:30    225s] Total number of fetched objects 163
[11/08 16:36:30    225s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:30    225s] End delay calculation. (MEM=2148.24 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:30    225s] End delay calculation (fullDC). (MEM=2148.24 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:30    225s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2148.2M) ***
[11/08 16:36:30    225s] Begin: GigaOpt postEco DRV Optimization
[11/08 16:36:30    225s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/08 16:36:30    225s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:45.7/0:20:51.2 (0.2), mem = 2148.2M
[11/08 16:36:30    225s] Info: 1 clock net  excluded from IPO operation.
[11/08 16:36:30    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.6
[11/08 16:36:30    225s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/08 16:36:30    225s] ### Creating PhyDesignMc. totSessionCpu=0:03:46 mem=2148.2M
[11/08 16:36:30    225s] OPERPROF: Starting DPlace-Init at level 1, MEM:2148.2M, EPOCH TIME: 1699441590.930436
[11/08 16:36:30    225s] Processing tracks to init pin-track alignment.
[11/08 16:36:30    225s] z: 2, totalTracks: 1
[11/08 16:36:30    225s] z: 4, totalTracks: 1
[11/08 16:36:30    225s] z: 6, totalTracks: 1
[11/08 16:36:30    225s] z: 8, totalTracks: 1
[11/08 16:36:30    225s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:30    225s] All LLGs are deleted
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2148.2M, EPOCH TIME: 1699441590.932717
[11/08 16:36:30    225s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2148.2M, EPOCH TIME: 1699441590.932944
[11/08 16:36:30    225s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2148.2M, EPOCH TIME: 1699441590.933033
[11/08 16:36:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:30    225s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2148.2M, EPOCH TIME: 1699441590.933190
[11/08 16:36:30    225s] Max number of tech site patterns supported in site array is 256.
[11/08 16:36:30    225s] Core basic site is gsclib090site
[11/08 16:36:30    225s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2148.2M, EPOCH TIME: 1699441590.941965
[11/08 16:36:30    225s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:36:30    225s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:36:30    225s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2148.2M, EPOCH TIME: 1699441590.942092
[11/08 16:36:30    225s] Fast DP-INIT is on for default
[11/08 16:36:30    225s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:36:30    225s] Atter site array init, number of instance map data is 0.
[11/08 16:36:30    225s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2148.2M, EPOCH TIME: 1699441590.943052
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:30    225s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2148.2M, EPOCH TIME: 1699441590.943561
[11/08 16:36:30    225s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2148.2M, EPOCH TIME: 1699441590.943602
[11/08 16:36:30    225s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2148.2M, EPOCH TIME: 1699441590.943637
[11/08 16:36:30    225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2148.2MB).
[11/08 16:36:30    225s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2148.2M, EPOCH TIME: 1699441590.943731
[11/08 16:36:30    225s] TotalInstCnt at PhyDesignMc Initialization: 149
[11/08 16:36:30    225s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=2148.2M
[11/08 16:36:30    225s] ### Creating RouteCongInterface, started
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[11/08 16:36:30    225s] 
[11/08 16:36:30    225s] #optDebug: {0, 1.000}
[11/08 16:36:30    225s] ### Creating RouteCongInterface, finished
[11/08 16:36:30    225s] {MG  {8 0 4.5 0.3745} }
[11/08 16:36:30    225s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=2148.2M
[11/08 16:36:30    225s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=2148.2M
[11/08 16:36:31    225s] [GPS-DRV] Optimizer parameters ============================= 
[11/08 16:36:31    225s] [GPS-DRV] maxDensity (design): 0.95
[11/08 16:36:31    225s] [GPS-DRV] maxLocalDensity: 0.98
[11/08 16:36:31    225s] [GPS-DRV] All active and enabled setup views
[11/08 16:36:31    225s] [GPS-DRV]     BC
[11/08 16:36:31    225s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/08 16:36:31    225s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/08 16:36:31    225s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/08 16:36:31    225s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/08 16:36:31    225s] [GPS-DRV] timing-driven DRV settings
[11/08 16:36:31    225s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/08 16:36:31    225s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2182.6M, EPOCH TIME: 1699441591.091011
[11/08 16:36:31    225s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2182.6M, EPOCH TIME: 1699441591.091075
[11/08 16:36:31    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/08 16:36:31    225s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/08 16:36:31    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/08 16:36:31    225s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/08 16:36:31    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/08 16:36:31    225s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/08 16:36:31    225s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0| 51.84%|          |         |
[11/08 16:36:31    225s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/08 16:36:31    225s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0| 51.84%| 0:00:00.0|  2198.6M|
[11/08 16:36:31    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/08 16:36:31    225s] Bottom Preferred Layer:
[11/08 16:36:31    225s]     None
[11/08 16:36:31    225s] Via Pillar Rule:
[11/08 16:36:31    225s]     None
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2198.6M) ***
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s] Total-nets :: 161, Stn-nets :: 0, ratio :: 0 %, Total-len 1789.89, Stn-len 0
[11/08 16:36:31    225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2179.5M, EPOCH TIME: 1699441591.096766
[11/08 16:36:31    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[11/08 16:36:31    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:31    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:31    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:31    225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2134.5M, EPOCH TIME: 1699441591.098380
[11/08 16:36:31    225s] TotalInstCnt at PhyDesignMc Destruction: 149
[11/08 16:36:31    225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.6
[11/08 16:36:31    225s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:45.9/0:20:51.4 (0.2), mem = 2134.5M
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s] =============================================================================================
[11/08 16:36:31    225s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.15-s110_1
[11/08 16:36:31    225s] =============================================================================================
[11/08 16:36:31    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:31    225s] ---------------------------------------------------------------------------------------------
[11/08 16:36:31    225s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:31    225s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:31    225s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.6 % )     0:00:00.0 /  0:00:00.0    1.4
[11/08 16:36:31    225s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:31    225s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:31    225s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:31    225s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:31    225s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:31    225s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:31    225s] [ MISC                   ]          0:00:00.1  (  88.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/08 16:36:31    225s] ---------------------------------------------------------------------------------------------
[11/08 16:36:31    225s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:36:31    225s] ---------------------------------------------------------------------------------------------
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s] End: GigaOpt postEco DRV Optimization
[11/08 16:36:31    225s] **INFO: Flow update: Design timing is met.
[11/08 16:36:31    225s] Running refinePlace -preserveRouting true -hardFence false
[11/08 16:36:31    225s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2134.5M, EPOCH TIME: 1699441591.100318
[11/08 16:36:31    225s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2134.5M, EPOCH TIME: 1699441591.100401
[11/08 16:36:31    225s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2134.5M, EPOCH TIME: 1699441591.100473
[11/08 16:36:31    225s] Processing tracks to init pin-track alignment.
[11/08 16:36:31    225s] z: 2, totalTracks: 1
[11/08 16:36:31    225s] z: 4, totalTracks: 1
[11/08 16:36:31    225s] z: 6, totalTracks: 1
[11/08 16:36:31    225s] z: 8, totalTracks: 1
[11/08 16:36:31    225s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:31    225s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2134.5M, EPOCH TIME: 1699441591.102457
[11/08 16:36:31    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:31    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:31    225s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2134.5M, EPOCH TIME: 1699441591.112484
[11/08 16:36:31    225s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2134.5M, EPOCH TIME: 1699441591.112545
[11/08 16:36:31    225s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2134.5M, EPOCH TIME: 1699441591.112581
[11/08 16:36:31    225s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2134.5MB).
[11/08 16:36:31    225s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:2134.5M, EPOCH TIME: 1699441591.112676
[11/08 16:36:31    225s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.012, REAL:0.012, MEM:2134.5M, EPOCH TIME: 1699441591.112707
[11/08 16:36:31    225s] TDRefine: refinePlace mode is spiral
[11/08 16:36:31    225s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.10
[11/08 16:36:31    225s] OPERPROF:   Starting RefinePlace at level 2, MEM:2134.5M, EPOCH TIME: 1699441591.112756
[11/08 16:36:31    225s] *** Starting refinePlace (0:03:46 mem=2134.5M) ***
[11/08 16:36:31    225s] Total net bbox length = 1.576e+03 (7.376e+02 8.388e+02) (ext = 1.886e+02)
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:31    225s] (I)      Default pattern map key = top_default.
[11/08 16:36:31    225s] (I)      Default pattern map key = top_default.
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s] Starting Small incrNP...
[11/08 16:36:31    225s] User Input Parameters:
[11/08 16:36:31    225s] - Congestion Driven    : Off
[11/08 16:36:31    225s] - Timing Driven        : Off
[11/08 16:36:31    225s] - Area-Violation Based : Off
[11/08 16:36:31    225s] - Start Rollback Level : -5
[11/08 16:36:31    225s] - Legalized            : On
[11/08 16:36:31    225s] - Window Based         : Off
[11/08 16:36:31    225s] - eDen incr mode       : Off
[11/08 16:36:31    225s] - Small incr mode      : On
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2134.5M, EPOCH TIME: 1699441591.115623
[11/08 16:36:31    225s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2134.5M, EPOCH TIME: 1699441591.115717
[11/08 16:36:31    225s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2134.5M, EPOCH TIME: 1699441591.115791
[11/08 16:36:31    225s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[11/08 16:36:31    225s] Density distribution unevenness ratio = 3.054%
[11/08 16:36:31    225s] Density distribution unevenness ratio (U70) = 0.000%
[11/08 16:36:31    225s] Density distribution unevenness ratio (U80) = 0.000%
[11/08 16:36:31    225s] Density distribution unevenness ratio (U90) = 0.000%
[11/08 16:36:31    225s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:2134.5M, EPOCH TIME: 1699441591.115859
[11/08 16:36:31    225s] cost 0.578231, thresh 1.000000
[11/08 16:36:31    225s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2134.5M)
[11/08 16:36:31    225s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:36:31    225s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2134.5M, EPOCH TIME: 1699441591.115959
[11/08 16:36:31    225s] Starting refinePlace ...
[11/08 16:36:31    225s] (I)      Default pattern map key = top_default.
[11/08 16:36:31    225s] One DDP V2 for no tweak run.
[11/08 16:36:31    225s] (I)      Default pattern map key = top_default.
[11/08 16:36:31    225s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2134.5M, EPOCH TIME: 1699441591.118623
[11/08 16:36:31    225s] DDP initSite1 nrRow 17 nrJob 17
[11/08 16:36:31    225s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2134.5M, EPOCH TIME: 1699441591.118672
[11/08 16:36:31    225s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2134.5M, EPOCH TIME: 1699441591.118707
[11/08 16:36:31    225s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2134.5M, EPOCH TIME: 1699441591.118740
[11/08 16:36:31    225s] DDP markSite nrRow 17 nrJob 17
[11/08 16:36:31    225s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2134.5M, EPOCH TIME: 1699441591.118780
[11/08 16:36:31    225s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2134.5M, EPOCH TIME: 1699441591.118811
[11/08 16:36:31    225s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/08 16:36:31    225s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2134.5M, EPOCH TIME: 1699441591.119578
[11/08 16:36:31    225s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2134.5M, EPOCH TIME: 1699441591.119613
[11/08 16:36:31    225s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2134.5M, EPOCH TIME: 1699441591.119676
[11/08 16:36:31    225s] ** Cut row section cpu time 0:00:00.0.
[11/08 16:36:31    225s]  ** Cut row section real time 0:00:00.0.
[11/08 16:36:31    225s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2134.5M, EPOCH TIME: 1699441591.119720
[11/08 16:36:31    225s]   Spread Effort: high, pre-route mode, useDDP on.
[11/08 16:36:31    225s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2134.5MB) @(0:03:46 - 0:03:46).
[11/08 16:36:31    225s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:36:31    225s] wireLenOptFixPriorityInst 0 inst fixed
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:36:31    225s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:36:31    225s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:36:31    225s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:36:31    225s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2134.5MB) @(0:03:46 - 0:03:46).
[11/08 16:36:31    225s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:36:31    225s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2134.5MB
[11/08 16:36:31    225s] Statistics of distance of Instance movement in refine placement:
[11/08 16:36:31    225s]   maximum (X+Y) =         0.00 um
[11/08 16:36:31    225s]   mean    (X+Y) =         0.00 um
[11/08 16:36:31    225s] Summary Report:
[11/08 16:36:31    225s] Instances move: 0 (out of 149 movable)
[11/08 16:36:31    225s] Instances flipped: 0
[11/08 16:36:31    225s] Mean displacement: 0.00 um
[11/08 16:36:31    225s] Max displacement: 0.00 um 
[11/08 16:36:31    225s] Total instances moved : 0
[11/08 16:36:31    225s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.008, REAL:0.008, MEM:2134.5M, EPOCH TIME: 1699441591.123903
[11/08 16:36:31    225s] Total net bbox length = 1.576e+03 (7.376e+02 8.388e+02) (ext = 1.886e+02)
[11/08 16:36:31    225s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2134.5MB
[11/08 16:36:31    225s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2134.5MB) @(0:03:46 - 0:03:46).
[11/08 16:36:31    225s] *** Finished refinePlace (0:03:46 mem=2134.5M) ***
[11/08 16:36:31    225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.10
[11/08 16:36:31    225s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.011, REAL:0.011, MEM:2134.5M, EPOCH TIME: 1699441591.124134
[11/08 16:36:31    225s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2134.5M, EPOCH TIME: 1699441591.124172
[11/08 16:36:31    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[11/08 16:36:31    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:31    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:31    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:31    225s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2134.5M, EPOCH TIME: 1699441591.125644
[11/08 16:36:31    225s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.025, REAL:0.025, MEM:2134.5M, EPOCH TIME: 1699441591.125694
[11/08 16:36:31    225s] **INFO: Flow update: Design timing is met.
[11/08 16:36:31    225s] **INFO: Flow update: Design timing is met.
[11/08 16:36:31    225s] **INFO: Flow update: Design timing is met.
[11/08 16:36:31    225s] #optDebug: fT-D <X 1 0 0 0>
[11/08 16:36:31    225s] Register exp ratio and priority group on 0 nets on 163 nets : 
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s] Active setup views:
[11/08 16:36:31    225s]  BC
[11/08 16:36:31    225s]   Dominating endpoints: 0
[11/08 16:36:31    225s]   Dominating TNS: -0.000
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s] Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
[11/08 16:36:31    225s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/08 16:36:31    225s] Type 'man IMPEXT-3530' for more detail.
[11/08 16:36:31    225s] PreRoute RC Extraction called for design top.
[11/08 16:36:31    225s] RC Extraction called in multi-corner(1) mode.
[11/08 16:36:31    225s] RCMode: PreRoute
[11/08 16:36:31    225s]       RC Corner Indexes            0   
[11/08 16:36:31    225s] Capacitance Scaling Factor   : 1.00000 
[11/08 16:36:31    225s] Resistance Scaling Factor    : 1.00000 
[11/08 16:36:31    225s] Clock Cap. Scaling Factor    : 1.00000 
[11/08 16:36:31    225s] Clock Res. Scaling Factor    : 1.00000 
[11/08 16:36:31    225s] Shrink Factor                : 1.00000
[11/08 16:36:31    225s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/08 16:36:31    225s] Using capacitance table file ...
[11/08 16:36:31    225s] 
[11/08 16:36:31    225s] Trim Metal Layers:
[11/08 16:36:31    225s] LayerId::1 widthSet size::4
[11/08 16:36:31    225s] LayerId::2 widthSet size::4
[11/08 16:36:31    225s] LayerId::3 widthSet size::4
[11/08 16:36:31    225s] LayerId::4 widthSet size::4
[11/08 16:36:31    225s] LayerId::5 widthSet size::4
[11/08 16:36:31    225s] LayerId::6 widthSet size::4
[11/08 16:36:31    225s] LayerId::7 widthSet size::4
[11/08 16:36:31    225s] LayerId::8 widthSet size::4
[11/08 16:36:31    225s] LayerId::9 widthSet size::3
[11/08 16:36:31    225s] Updating RC grid for preRoute extraction ...
[11/08 16:36:31    225s] eee: pegSigSF::1.070000
[11/08 16:36:31    225s] Initializing multi-corner capacitance tables ... 
[11/08 16:36:31    225s] Initializing multi-corner resistance tables ...
[11/08 16:36:31    225s] eee: l::1 avDens::0.094085 usedTrk::50.805939 availTrk::540.000000 sigTrk::50.805939
[11/08 16:36:31    225s] eee: l::2 avDens::0.070237 usedTrk::37.927778 availTrk::540.000000 sigTrk::37.927778
[11/08 16:36:31    225s] eee: l::3 avDens::0.036949 usedTrk::23.277777 availTrk::630.000000 sigTrk::23.277777
[11/08 16:36:31    225s] eee: l::4 avDens::0.001235 usedTrk::0.555556 availTrk::450.000000 sigTrk::0.555556
[11/08 16:36:31    225s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:31    225s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:36:31    225s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:31    225s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:36:31    225s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:36:31    225s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:31    225s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=1.000000 uaWlH=0.008101 aWlH=0.000000 lMod=0 pMax=0.805700 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:36:31    225s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2116.145M)
[11/08 16:36:31    225s] Starting delay calculation for Setup views
[11/08 16:36:31    225s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:36:31    225s] #################################################################################
[11/08 16:36:31    225s] # Design Stage: PreRoute
[11/08 16:36:31    225s] # Design Name: top
[11/08 16:36:31    225s] # Design Mode: 90nm
[11/08 16:36:31    225s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:36:31    225s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:36:31    225s] # Signoff Settings: SI Off 
[11/08 16:36:31    225s] #################################################################################
[11/08 16:36:31    226s] Calculate delays in BcWc mode...
[11/08 16:36:31    226s] Topological Sorting (REAL = 0:00:00.0, MEM = 2133.4M, InitMEM = 2133.4M)
[11/08 16:36:31    226s] Start delay calculation (fullDC) (1 T). (MEM=2133.44)
[11/08 16:36:31    226s] End AAE Lib Interpolated Model. (MEM=2133.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:31    226s] Total number of fetched objects 163
[11/08 16:36:31    226s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:31    226s] End delay calculation. (MEM=2149.88 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:31    226s] End delay calculation (fullDC). (MEM=2149.88 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:31    226s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2149.9M) ***
[11/08 16:36:31    226s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:46 mem=2149.9M)
[11/08 16:36:31    226s] Reported timing to dir ./timingReports
[11/08 16:36:31    226s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2010.4M, totSessionCpu=0:03:46 **
[11/08 16:36:31    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2106.9M, EPOCH TIME: 1699441591.314648
[11/08 16:36:31    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:31    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:31    226s] 
[11/08 16:36:31    226s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:31    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2106.9M, EPOCH TIME: 1699441591.324629
[11/08 16:36:31    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:31    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:33    226s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.719  |  1.096  |  0.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   36    |   12    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2122.3M, EPOCH TIME: 1699441593.160204
[11/08 16:36:33    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:33    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:33    226s] 
[11/08 16:36:33    226s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:33    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2122.3M, EPOCH TIME: 1699441593.170352
[11/08 16:36:33    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:33    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:33    226s] Density: 51.838%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2122.3M, EPOCH TIME: 1699441593.173635
[11/08 16:36:33    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:33    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:33    226s] 
[11/08 16:36:33    226s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:33    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2122.3M, EPOCH TIME: 1699441593.183435
[11/08 16:36:33    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:33    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:33    226s] **optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 2011.4M, totSessionCpu=0:03:46 **
[11/08 16:36:33    226s] 
[11/08 16:36:33    226s] TimeStamp Deleting Cell Server Begin ...
[11/08 16:36:33    226s] Deleting Lib Analyzer.
[11/08 16:36:33    226s] 
[11/08 16:36:33    226s] TimeStamp Deleting Cell Server End ...
[11/08 16:36:33    226s] *** Finished optDesign ***
[11/08 16:36:33    226s] 
[11/08 16:36:33    226s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:07.1 real=0:00:09.0)
[11/08 16:36:33    226s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[11/08 16:36:33    226s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.4 real=0:00:01.4)
[11/08 16:36:33    226s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[11/08 16:36:33    226s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/08 16:36:33    226s] Info: Destroy the CCOpt slew target map.
[11/08 16:36:33    226s] clean pInstBBox. size 0
[11/08 16:36:33    226s] All LLGs are deleted
[11/08 16:36:33    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:33    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:33    226s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2122.3M, EPOCH TIME: 1699441593.230989
[11/08 16:36:33    226s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2122.3M, EPOCH TIME: 1699441593.231057
[11/08 16:36:33    226s] Info: pop threads available for lower-level modules during optimization.
[11/08 16:36:33    226s] *** optDesign #1 [finish] : cpu/real = 0:00:05.4/0:00:07.2 (0.7), totSession cpu/real = 0:03:46.2/0:20:53.5 (0.2), mem = 2122.3M
[11/08 16:36:33    226s] 
[11/08 16:36:33    226s] =============================================================================================
[11/08 16:36:33    226s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[11/08 16:36:33    226s] =============================================================================================
[11/08 16:36:33    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:33    226s] ---------------------------------------------------------------------------------------------
[11/08 16:36:33    226s] [ InitOpt                ]      1   0:00:01.3  (  18.6 % )     0:00:01.7 /  0:00:01.6    1.0
[11/08 16:36:33    226s] [ GlobalOpt              ]      1   0:00:01.0  (  14.3 % )     0:00:01.0 /  0:00:01.0    1.0
[11/08 16:36:33    226s] [ DrvOpt                 ]      2   0:00:00.4  (   5.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/08 16:36:33    226s] [ AreaOpt                ]      1   0:00:01.3  (  18.2 % )     0:00:01.4 /  0:00:01.4    1.0
[11/08 16:36:33    226s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:33    226s] [ OptSummaryReport       ]      2   0:00:00.1  (   1.0 % )     0:00:02.1 /  0:00:00.3    0.2
[11/08 16:36:33    226s] [ DrvReport              ]      2   0:00:01.8  (  24.8 % )     0:00:01.8 /  0:00:00.0    0.0
[11/08 16:36:33    226s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:33    226s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:33    226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:33    226s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/08 16:36:33    226s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:33    226s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:33    226s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:33    226s] [ RefinePlace            ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/08 16:36:33    226s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/08 16:36:33    226s] [ ExtractRC              ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/08 16:36:33    226s] [ TimingUpdate           ]     24   0:00:00.1  (   1.7 % )     0:00:00.4 /  0:00:00.3    0.9
[11/08 16:36:33    226s] [ FullDelayCalc          ]      4   0:00:00.4  (   5.4 % )     0:00:00.4 /  0:00:00.4    1.0
[11/08 16:36:33    226s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:33    226s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/08 16:36:33    226s] [ MISC                   ]          0:00:00.5  (   6.9 % )     0:00:00.5 /  0:00:00.5    0.9
[11/08 16:36:33    226s] ---------------------------------------------------------------------------------------------
[11/08 16:36:33    226s]  optDesign #1 TOTAL                 0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:05.4    0.7
[11/08 16:36:33    226s] ---------------------------------------------------------------------------------------------
[11/08 16:36:33    226s] 
[11/08 16:36:34    226s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/08 16:36:34    226s] <CMD> optDesign -postCTS
[11/08 16:36:34    226s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1922.3M, totSessionCpu=0:03:46 **
[11/08 16:36:34    226s] *** optDesign #2 [begin] : totSession cpu/real = 0:03:46.3/0:20:54.5 (0.2), mem = 2056.3M
[11/08 16:36:34    226s] Info: 1 threads available for lower-level modules during optimization.
[11/08 16:36:34    226s] GigaOpt running with 1 threads.
[11/08 16:36:34    226s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:46.3/0:20:54.5 (0.2), mem = 2056.3M
[11/08 16:36:34    226s] **INFO: User settings:
[11/08 16:36:34    226s] setExtractRCMode -engine                            preRoute
[11/08 16:36:34    226s] setUsefulSkewMode -ecoRoute                         false
[11/08 16:36:34    226s] setUsefulSkewMode -maxAllowedDelay                  1
[11/08 16:36:34    226s] setUsefulSkewMode -noBoundary                       false
[11/08 16:36:34    226s] setDelayCalMode -enable_high_fanout                 true
[11/08 16:36:34    226s] setDelayCalMode -engine                             aae
[11/08 16:36:34    226s] setDelayCalMode -ignoreNetLoad                      false
[11/08 16:36:34    226s] setDelayCalMode -socv_accuracy_mode                 low
[11/08 16:36:34    226s] setOptMode -activeHoldViews                         { WC }
[11/08 16:36:34    226s] setOptMode -activeSetupViews                        { BC }
[11/08 16:36:34    226s] setOptMode -autoSetupViews                          { BC}
[11/08 16:36:34    226s] setOptMode -autoTDGRSetupViews                      { BC}
[11/08 16:36:34    226s] setOptMode -drcMargin                               0
[11/08 16:36:34    226s] setOptMode -fixCap                                  true
[11/08 16:36:34    226s] setOptMode -fixDrc                                  true
[11/08 16:36:34    226s] setOptMode -fixFanoutLoad                           false
[11/08 16:36:34    226s] setOptMode -fixTran                                 true
[11/08 16:36:34    226s] setOptMode -setupTargetSlack                        0
[11/08 16:36:34    226s] setPlaceMode -place_design_floorplan_mode           false
[11/08 16:36:34    226s] setPlaceMode -place_detail_check_route              false
[11/08 16:36:34    226s] setPlaceMode -place_detail_preserve_routing         true
[11/08 16:36:34    226s] setPlaceMode -place_detail_remove_affected_routing  false
[11/08 16:36:34    226s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/08 16:36:34    226s] setPlaceMode -place_global_clock_gate_aware         true
[11/08 16:36:34    226s] setPlaceMode -place_global_cong_effort              auto
[11/08 16:36:34    226s] setPlaceMode -place_global_ignore_scan              true
[11/08 16:36:34    226s] setPlaceMode -place_global_ignore_spare             false
[11/08 16:36:34    226s] setPlaceMode -place_global_module_aware_spare       false
[11/08 16:36:34    226s] setPlaceMode -place_global_place_io_pins            true
[11/08 16:36:34    226s] setPlaceMode -place_global_reorder_scan             true
[11/08 16:36:34    226s] setPlaceMode -powerDriven                           false
[11/08 16:36:34    226s] setPlaceMode -timingDriven                          true
[11/08 16:36:34    226s] setAnalysisMode -clkSrcPath                         true
[11/08 16:36:34    226s] setAnalysisMode -clockPropagation                   sdcControl
[11/08 16:36:34    226s] setAnalysisMode -virtualIPO                         false
[11/08 16:36:34    226s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[11/08 16:36:34    226s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/08 16:36:34    226s] setRouteMode -earlyGlobalRouteSecondPG              false
[11/08 16:36:34    226s] 
[11/08 16:36:34    226s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/08 16:36:34    226s] 
[11/08 16:36:34    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/08 16:36:34    226s] Summary for sequential cells identification: 
[11/08 16:36:34    226s]   Identified SBFF number: 112
[11/08 16:36:34    226s]   Identified MBFF number: 0
[11/08 16:36:34    226s]   Identified SB Latch number: 0
[11/08 16:36:34    226s]   Identified MB Latch number: 0
[11/08 16:36:34    226s]   Not identified SBFF number: 8
[11/08 16:36:34    226s]   Not identified MBFF number: 0
[11/08 16:36:34    226s]   Not identified SB Latch number: 0
[11/08 16:36:34    226s]   Not identified MB Latch number: 0
[11/08 16:36:34    226s]   Number of sequential cells which are not FFs: 32
[11/08 16:36:34    226s]  Visiting view : BC
[11/08 16:36:34    226s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/08 16:36:34    226s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/08 16:36:34    226s]  Visiting view : WC
[11/08 16:36:34    226s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/08 16:36:34    226s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/08 16:36:34    226s] TLC MultiMap info (StdDelay):
[11/08 16:36:34    226s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[11/08 16:36:34    226s]   : MAX + SLOW + 1 + Rc := 36ps
[11/08 16:36:34    226s]   : MIN + FAST + 1 + no RcCorner := 11ps
[11/08 16:36:34    226s]   : MIN + FAST + 1 + Rc := 12.1ps
[11/08 16:36:34    226s]  Setting StdDelay to: 12.1ps
[11/08 16:36:34    226s] 
[11/08 16:36:34    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/08 16:36:34    226s] Need call spDPlaceInit before registerPrioInstLoc.
[11/08 16:36:34    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:2060.3M, EPOCH TIME: 1699441594.238099
[11/08 16:36:34    226s] Processing tracks to init pin-track alignment.
[11/08 16:36:34    226s] z: 2, totalTracks: 1
[11/08 16:36:34    226s] z: 4, totalTracks: 1
[11/08 16:36:34    226s] z: 6, totalTracks: 1
[11/08 16:36:34    226s] z: 8, totalTracks: 1
[11/08 16:36:34    226s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:34    226s] All LLGs are deleted
[11/08 16:36:34    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:34    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:34    226s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2060.3M, EPOCH TIME: 1699441594.240258
[11/08 16:36:34    226s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2060.3M, EPOCH TIME: 1699441594.240486
[11/08 16:36:34    226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2060.3M, EPOCH TIME: 1699441594.240577
[11/08 16:36:34    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:34    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:34    226s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2060.3M, EPOCH TIME: 1699441594.240748
[11/08 16:36:34    226s] Max number of tech site patterns supported in site array is 256.
[11/08 16:36:34    226s] Core basic site is gsclib090site
[11/08 16:36:34    226s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2060.3M, EPOCH TIME: 1699441594.249444
[11/08 16:36:34    226s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:36:34    226s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:36:34    226s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2060.3M, EPOCH TIME: 1699441594.249570
[11/08 16:36:34    226s] Fast DP-INIT is on for default
[11/08 16:36:34    226s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:36:34    226s] Atter site array init, number of instance map data is 0.
[11/08 16:36:34    226s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2060.3M, EPOCH TIME: 1699441594.250539
[11/08 16:36:34    226s] 
[11/08 16:36:34    226s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:34    226s] OPERPROF:     Starting CMU at level 3, MEM:2060.3M, EPOCH TIME: 1699441594.250828
[11/08 16:36:34    226s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2060.3M, EPOCH TIME: 1699441594.251171
[11/08 16:36:34    226s] 
[11/08 16:36:34    226s] Bad Lib Cell Checking (CMU) is done! (0)
[11/08 16:36:34    226s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2060.3M, EPOCH TIME: 1699441594.251275
[11/08 16:36:34    226s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2060.3M, EPOCH TIME: 1699441594.251339
[11/08 16:36:34    226s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2060.3M, EPOCH TIME: 1699441594.251426
[11/08 16:36:34    226s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2060.3MB).
[11/08 16:36:34    226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2060.3M, EPOCH TIME: 1699441594.251571
[11/08 16:36:34    226s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2060.3M, EPOCH TIME: 1699441594.251696
[11/08 16:36:34    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:34    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:34    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:34    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:34    226s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2056.3M, EPOCH TIME: 1699441594.253183
[11/08 16:36:34    226s] 
[11/08 16:36:34    226s] Creating Lib Analyzer ...
[11/08 16:36:34    226s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/08 16:36:34    226s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/08 16:36:34    226s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/08 16:36:34    226s] 
[11/08 16:36:34    226s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:34    227s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:47 mem=2078.3M
[11/08 16:36:34    227s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:47 mem=2078.3M
[11/08 16:36:34    227s] Creating Lib Analyzer, finished. 
[11/08 16:36:34    227s] Effort level <high> specified for reg2reg path_group
[11/08 16:36:35    227s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1928.1M, totSessionCpu=0:03:47 **
[11/08 16:36:35    227s] *** optDesign -postCTS ***
[11/08 16:36:35    227s] DRC Margin: user margin 0.0; extra margin 0.2
[11/08 16:36:35    227s] Hold Target Slack: user slack 0
[11/08 16:36:35    227s] Setup Target Slack: user slack 0; extra slack 0.0
[11/08 16:36:35    227s] setUsefulSkewMode -ecoRoute false
[11/08 16:36:35    227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2080.3M, EPOCH TIME: 1699441595.053702
[11/08 16:36:35    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    227s] 
[11/08 16:36:35    227s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:35    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2080.3M, EPOCH TIME: 1699441595.063333
[11/08 16:36:35    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:35    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    227s] 
[11/08 16:36:35    227s] TimeStamp Deleting Cell Server Begin ...
[11/08 16:36:35    227s] Deleting Lib Analyzer.
[11/08 16:36:35    227s] 
[11/08 16:36:35    227s] TimeStamp Deleting Cell Server End ...
[11/08 16:36:35    227s] Multi-VT timing optimization disabled based on library information.
[11/08 16:36:35    227s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/08 16:36:35    227s] 
[11/08 16:36:35    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/08 16:36:35    227s] Summary for sequential cells identification: 
[11/08 16:36:35    227s]   Identified SBFF number: 112
[11/08 16:36:35    227s]   Identified MBFF number: 0
[11/08 16:36:35    227s]   Identified SB Latch number: 0
[11/08 16:36:35    227s]   Identified MB Latch number: 0
[11/08 16:36:35    227s]   Not identified SBFF number: 8
[11/08 16:36:35    227s]   Not identified MBFF number: 0
[11/08 16:36:35    227s]   Not identified SB Latch number: 0
[11/08 16:36:35    227s]   Not identified MB Latch number: 0
[11/08 16:36:35    227s]   Number of sequential cells which are not FFs: 32
[11/08 16:36:35    227s]  Visiting view : BC
[11/08 16:36:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/08 16:36:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/08 16:36:35    227s]  Visiting view : WC
[11/08 16:36:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/08 16:36:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/08 16:36:35    227s] TLC MultiMap info (StdDelay):
[11/08 16:36:35    227s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[11/08 16:36:35    227s]   : MAX + SLOW + 1 + Rc := 36ps
[11/08 16:36:35    227s]   : MIN + FAST + 1 + no RcCorner := 11ps
[11/08 16:36:35    227s]   : MIN + FAST + 1 + Rc := 12.1ps
[11/08 16:36:35    227s]  Setting StdDelay to: 12.1ps
[11/08 16:36:35    227s] 
[11/08 16:36:35    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/08 16:36:35    227s] 
[11/08 16:36:35    227s] TimeStamp Deleting Cell Server Begin ...
[11/08 16:36:35    227s] 
[11/08 16:36:35    227s] TimeStamp Deleting Cell Server End ...
[11/08 16:36:35    227s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2080.3M, EPOCH TIME: 1699441595.115438
[11/08 16:36:35    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    227s] All LLGs are deleted
[11/08 16:36:35    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2080.3M, EPOCH TIME: 1699441595.115534
[11/08 16:36:35    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2080.3M, EPOCH TIME: 1699441595.115575
[11/08 16:36:35    227s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2074.3M, EPOCH TIME: 1699441595.115911
[11/08 16:36:35    227s] Start to check current routing status for nets...
[11/08 16:36:35    227s] All nets are already routed correctly.
[11/08 16:36:35    227s] End to check current routing status for nets (mem=2074.3M)
[11/08 16:36:35    227s] 
[11/08 16:36:35    227s] Creating Lib Analyzer ...
[11/08 16:36:35    227s] 
[11/08 16:36:35    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/08 16:36:35    227s] Summary for sequential cells identification: 
[11/08 16:36:35    227s]   Identified SBFF number: 112
[11/08 16:36:35    227s]   Identified MBFF number: 0
[11/08 16:36:35    227s]   Identified SB Latch number: 0
[11/08 16:36:35    227s]   Identified MB Latch number: 0
[11/08 16:36:35    227s]   Not identified SBFF number: 8
[11/08 16:36:35    227s]   Not identified MBFF number: 0
[11/08 16:36:35    227s]   Not identified SB Latch number: 0
[11/08 16:36:35    227s]   Not identified MB Latch number: 0
[11/08 16:36:35    227s]   Number of sequential cells which are not FFs: 32
[11/08 16:36:35    227s]  Visiting view : BC
[11/08 16:36:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/08 16:36:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/08 16:36:35    227s]  Visiting view : WC
[11/08 16:36:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/08 16:36:35    227s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/08 16:36:35    227s] TLC MultiMap info (StdDelay):
[11/08 16:36:35    227s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[11/08 16:36:35    227s]   : MAX + SLOW + 1 + Rc := 36ps
[11/08 16:36:35    227s]   : MIN + FAST + 1 + no RcCorner := 11ps
[11/08 16:36:35    227s]   : MIN + FAST + 1 + Rc := 12.1ps
[11/08 16:36:35    227s]  Setting StdDelay to: 12.1ps
[11/08 16:36:35    227s] 
[11/08 16:36:35    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/08 16:36:35    227s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/08 16:36:35    227s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/08 16:36:35    227s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/08 16:36:35    227s] 
[11/08 16:36:35    227s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:35    227s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:48 mem=2082.3M
[11/08 16:36:35    227s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:48 mem=2082.3M
[11/08 16:36:35    227s] Creating Lib Analyzer, finished. 
[11/08 16:36:35    227s] #optDebug: Start CG creation (mem=2110.9M)
[11/08 16:36:35    227s]  ...initializing CG  maxDriveDist 561.172000 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 56.117000 
[11/08 16:36:35    228s] (cpu=0:00:00.1, mem=2250.0M)
[11/08 16:36:35    228s]  ...processing cgPrt (cpu=0:00:00.1, mem=2250.0M)
[11/08 16:36:35    228s]  ...processing cgEgp (cpu=0:00:00.1, mem=2250.0M)
[11/08 16:36:35    228s]  ...processing cgPbk (cpu=0:00:00.1, mem=2250.0M)
[11/08 16:36:35    228s]  ...processing cgNrb(cpu=0:00:00.1, mem=2250.0M)
[11/08 16:36:35    228s]  ...processing cgObs (cpu=0:00:00.1, mem=2250.0M)
[11/08 16:36:35    228s]  ...processing cgCon (cpu=0:00:00.1, mem=2250.0M)
[11/08 16:36:35    228s]  ...processing cgPdm (cpu=0:00:00.1, mem=2250.0M)
[11/08 16:36:35    228s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2250.0M)
[11/08 16:36:35    228s] Compute RC Scale Done ...
[11/08 16:36:35    228s] All LLGs are deleted
[11/08 16:36:35    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2240.5M, EPOCH TIME: 1699441595.909058
[11/08 16:36:35    228s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2240.5M, EPOCH TIME: 1699441595.909279
[11/08 16:36:35    228s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2240.5M, EPOCH TIME: 1699441595.909371
[11/08 16:36:35    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2240.5M, EPOCH TIME: 1699441595.909529
[11/08 16:36:35    228s] Max number of tech site patterns supported in site array is 256.
[11/08 16:36:35    228s] Core basic site is gsclib090site
[11/08 16:36:35    228s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2240.5M, EPOCH TIME: 1699441595.918216
[11/08 16:36:35    228s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:36:35    228s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:36:35    228s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2240.5M, EPOCH TIME: 1699441595.918414
[11/08 16:36:35    228s] Fast DP-INIT is on for default
[11/08 16:36:35    228s] Atter site array init, number of instance map data is 0.
[11/08 16:36:35    228s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2240.5M, EPOCH TIME: 1699441595.919352
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:35    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2240.5M, EPOCH TIME: 1699441595.919679
[11/08 16:36:35    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:35    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.719  |  1.096  |  0.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   36    |   12    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2240.5M, EPOCH TIME: 1699441595.934499
[11/08 16:36:35    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:35    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2240.5M, EPOCH TIME: 1699441595.944599
[11/08 16:36:35    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:35    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] Density: 51.838%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2013.2M, totSessionCpu=0:03:48 **
[11/08 16:36:35    228s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:03:48.1/0:20:56.2 (0.2), mem = 2141.5M
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s] =============================================================================================
[11/08 16:36:35    228s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.15-s110_1
[11/08 16:36:35    228s] =============================================================================================
[11/08 16:36:35    228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:35    228s] ---------------------------------------------------------------------------------------------
[11/08 16:36:35    228s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:35    228s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/08 16:36:35    228s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:35    228s] [ CellServerInit         ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[11/08 16:36:35    228s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  80.3 % )     0:00:01.4 /  0:00:01.4    1.0
[11/08 16:36:35    228s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:35    228s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/08 16:36:35    228s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:35    228s] [ TimingUpdate           ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[11/08 16:36:35    228s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:35    228s] [ MISC                   ]          0:00:00.2  (  10.0 % )     0:00:00.2 /  0:00:00.2    0.9
[11/08 16:36:35    228s] ---------------------------------------------------------------------------------------------
[11/08 16:36:35    228s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[11/08 16:36:35    228s] ---------------------------------------------------------------------------------------------
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s] ** INFO : this run is activating low effort ccoptDesign flow
[11/08 16:36:35    228s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/08 16:36:35    228s] ### Creating PhyDesignMc. totSessionCpu=0:03:48 mem=2141.5M
[11/08 16:36:35    228s] OPERPROF: Starting DPlace-Init at level 1, MEM:2141.5M, EPOCH TIME: 1699441595.947775
[11/08 16:36:35    228s] Processing tracks to init pin-track alignment.
[11/08 16:36:35    228s] z: 2, totalTracks: 1
[11/08 16:36:35    228s] z: 4, totalTracks: 1
[11/08 16:36:35    228s] z: 6, totalTracks: 1
[11/08 16:36:35    228s] z: 8, totalTracks: 1
[11/08 16:36:35    228s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:35    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2141.5M, EPOCH TIME: 1699441595.949747
[11/08 16:36:35    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:35    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2141.5M, EPOCH TIME: 1699441595.959422
[11/08 16:36:35    228s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2141.5M, EPOCH TIME: 1699441595.959474
[11/08 16:36:35    228s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2141.5M, EPOCH TIME: 1699441595.959510
[11/08 16:36:35    228s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2141.5MB).
[11/08 16:36:35    228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2141.5M, EPOCH TIME: 1699441595.959604
[11/08 16:36:35    228s] TotalInstCnt at PhyDesignMc Initialization: 149
[11/08 16:36:35    228s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:48 mem=2141.5M
[11/08 16:36:35    228s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2141.5M, EPOCH TIME: 1699441595.959862
[11/08 16:36:35    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:35    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2141.5M, EPOCH TIME: 1699441595.961203
[11/08 16:36:35    228s] TotalInstCnt at PhyDesignMc Destruction: 149
[11/08 16:36:35    228s] OPTC: m1 20.0 20.0
[11/08 16:36:35    228s] #optDebug: fT-E <X 2 0 0 1>
[11/08 16:36:35    228s] -congRepairInPostCTS false                 # bool, default=false, private
[11/08 16:36:35    228s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 24.2
[11/08 16:36:35    228s] Begin: GigaOpt Route Type Constraints Refinement
[11/08 16:36:35    228s] *** CongRefineRouteType #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:48.1/0:20:56.2 (0.2), mem = 2141.5M
[11/08 16:36:35    228s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.7
[11/08 16:36:35    228s] ### Creating RouteCongInterface, started
[11/08 16:36:35    228s] {MMLU 0 0 163}
[11/08 16:36:35    228s] ### Creating LA Mngr. totSessionCpu=0:03:48 mem=2141.5M
[11/08 16:36:35    228s] ### Creating LA Mngr, finished. totSessionCpu=0:03:48 mem=2141.5M
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s] #optDebug: {0, 1.000}
[11/08 16:36:35    228s] ### Creating RouteCongInterface, finished
[11/08 16:36:35    228s] Updated routing constraints on 0 nets.
[11/08 16:36:35    228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.7
[11/08 16:36:35    228s] Bottom Preferred Layer:
[11/08 16:36:35    228s]     None
[11/08 16:36:35    228s] Via Pillar Rule:
[11/08 16:36:35    228s]     None
[11/08 16:36:35    228s] *** CongRefineRouteType #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (8.2), totSession cpu/real = 0:03:48.1/0:20:56.2 (0.2), mem = 2141.5M
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s] =============================================================================================
[11/08 16:36:35    228s]  Step TAT Report : CongRefineRouteType #1 / optDesign #2                        21.15-s110_1
[11/08 16:36:35    228s] =============================================================================================
[11/08 16:36:35    228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:35    228s] ---------------------------------------------------------------------------------------------
[11/08 16:36:35    228s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  63.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:35    228s] [ MISC                   ]          0:00:00.0  (  36.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:35    228s] ---------------------------------------------------------------------------------------------
[11/08 16:36:35    228s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:35    228s] ---------------------------------------------------------------------------------------------
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s] End: GigaOpt Route Type Constraints Refinement
[11/08 16:36:35    228s] *** Starting optimizing excluded clock nets MEM= 2141.5M) ***
[11/08 16:36:35    228s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2141.5M) ***
[11/08 16:36:35    228s] *** Starting optimizing excluded clock nets MEM= 2141.5M) ***
[11/08 16:36:35    228s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2141.5M) ***
[11/08 16:36:35    228s] Info: Done creating the CCOpt slew target map.
[11/08 16:36:35    228s] Begin: GigaOpt high fanout net optimization
[11/08 16:36:35    228s] GigaOpt HFN: use maxLocalDensity 1.2
[11/08 16:36:35    228s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/08 16:36:35    228s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:48.1/0:20:56.3 (0.2), mem = 2141.5M
[11/08 16:36:35    228s] Info: 1 clock net  excluded from IPO operation.
[11/08 16:36:35    228s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.8
[11/08 16:36:35    228s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/08 16:36:35    228s] ### Creating PhyDesignMc. totSessionCpu=0:03:48 mem=2141.5M
[11/08 16:36:35    228s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/08 16:36:35    228s] OPERPROF: Starting DPlace-Init at level 1, MEM:2141.5M, EPOCH TIME: 1699441595.981943
[11/08 16:36:35    228s] Processing tracks to init pin-track alignment.
[11/08 16:36:35    228s] z: 2, totalTracks: 1
[11/08 16:36:35    228s] z: 4, totalTracks: 1
[11/08 16:36:35    228s] z: 6, totalTracks: 1
[11/08 16:36:35    228s] z: 8, totalTracks: 1
[11/08 16:36:35    228s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:35    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2141.5M, EPOCH TIME: 1699441595.984005
[11/08 16:36:35    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:35    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2141.5M, EPOCH TIME: 1699441595.994029
[11/08 16:36:35    228s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2141.5M, EPOCH TIME: 1699441595.994088
[11/08 16:36:35    228s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2141.5M, EPOCH TIME: 1699441595.994125
[11/08 16:36:35    228s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2141.5MB).
[11/08 16:36:35    228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2141.5M, EPOCH TIME: 1699441595.994220
[11/08 16:36:35    228s] TotalInstCnt at PhyDesignMc Initialization: 149
[11/08 16:36:35    228s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:48 mem=2141.5M
[11/08 16:36:35    228s] ### Creating RouteCongInterface, started
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[11/08 16:36:35    228s] 
[11/08 16:36:35    228s] #optDebug: {0, 1.000}
[11/08 16:36:35    228s] ### Creating RouteCongInterface, finished
[11/08 16:36:35    228s] {MG  {8 0 4.5 0.3745} }
[11/08 16:36:35    228s] ### Creating LA Mngr. totSessionCpu=0:03:48 mem=2141.5M
[11/08 16:36:35    228s] ### Creating LA Mngr, finished. totSessionCpu=0:03:48 mem=2141.5M
[11/08 16:36:36    228s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/08 16:36:36    228s] Total-nets :: 161, Stn-nets :: 0, ratio :: 0 %, Total-len 1789.89, Stn-len 0
[11/08 16:36:36    228s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2179.6M, EPOCH TIME: 1699441596.175470
[11/08 16:36:36    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:36    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:36    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:36    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:36    228s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2141.6M, EPOCH TIME: 1699441596.176944
[11/08 16:36:36    228s] TotalInstCnt at PhyDesignMc Destruction: 149
[11/08 16:36:36    228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.8
[11/08 16:36:36    228s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:48.3/0:20:56.4 (0.2), mem = 2141.6M
[11/08 16:36:36    228s] 
[11/08 16:36:36    228s] =============================================================================================
[11/08 16:36:36    228s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.15-s110_1
[11/08 16:36:36    228s] =============================================================================================
[11/08 16:36:36    228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:36    228s] ---------------------------------------------------------------------------------------------
[11/08 16:36:36    228s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:36    228s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.0    1.5
[11/08 16:36:36    228s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:36    228s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:36    228s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:36    228s] [ MISC                   ]          0:00:00.2  (  92.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:36:36    228s] ---------------------------------------------------------------------------------------------
[11/08 16:36:36    228s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:36:36    228s] ---------------------------------------------------------------------------------------------
[11/08 16:36:36    228s] 
[11/08 16:36:36    228s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/08 16:36:36    228s] End: GigaOpt high fanout net optimization
[11/08 16:36:36    228s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/08 16:36:36    228s] Deleting Lib Analyzer.
[11/08 16:36:36    228s] Begin: GigaOpt Global Optimization
[11/08 16:36:36    228s] *info: use new DP (enabled)
[11/08 16:36:36    228s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/08 16:36:36    228s] Info: 1 clock net  excluded from IPO operation.
[11/08 16:36:36    228s] *** GlobalOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:48.3/0:20:56.5 (0.2), mem = 2141.6M
[11/08 16:36:36    228s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.9
[11/08 16:36:36    228s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/08 16:36:36    228s] ### Creating PhyDesignMc. totSessionCpu=0:03:48 mem=2141.6M
[11/08 16:36:36    228s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/08 16:36:36    228s] OPERPROF: Starting DPlace-Init at level 1, MEM:2141.6M, EPOCH TIME: 1699441596.216670
[11/08 16:36:36    228s] Processing tracks to init pin-track alignment.
[11/08 16:36:36    228s] z: 2, totalTracks: 1
[11/08 16:36:36    228s] z: 4, totalTracks: 1
[11/08 16:36:36    228s] z: 6, totalTracks: 1
[11/08 16:36:36    228s] z: 8, totalTracks: 1
[11/08 16:36:36    228s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:36    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2141.6M, EPOCH TIME: 1699441596.218878
[11/08 16:36:36    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:36    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:36    228s] 
[11/08 16:36:36    228s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:36    228s] 
[11/08 16:36:36    228s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:36    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2141.6M, EPOCH TIME: 1699441596.229444
[11/08 16:36:36    228s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2141.6M, EPOCH TIME: 1699441596.229506
[11/08 16:36:36    228s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2141.6M, EPOCH TIME: 1699441596.229542
[11/08 16:36:36    228s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2141.6MB).
[11/08 16:36:36    228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2141.6M, EPOCH TIME: 1699441596.229636
[11/08 16:36:36    228s] TotalInstCnt at PhyDesignMc Initialization: 149
[11/08 16:36:36    228s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:48 mem=2141.6M
[11/08 16:36:36    228s] ### Creating RouteCongInterface, started
[11/08 16:36:36    228s] 
[11/08 16:36:36    228s] Creating Lib Analyzer ...
[11/08 16:36:36    228s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/08 16:36:36    228s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/08 16:36:36    228s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/08 16:36:36    228s] 
[11/08 16:36:36    228s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:36    229s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:49 mem=2141.6M
[11/08 16:36:36    229s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:49 mem=2141.6M
[11/08 16:36:36    229s] Creating Lib Analyzer, finished. 
[11/08 16:36:36    229s] 
[11/08 16:36:36    229s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/08 16:36:36    229s] 
[11/08 16:36:36    229s] #optDebug: {0, 1.000}
[11/08 16:36:36    229s] ### Creating RouteCongInterface, finished
[11/08 16:36:36    229s] {MG  {8 0 4.5 0.3745} }
[11/08 16:36:36    229s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=2141.6M
[11/08 16:36:36    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:49 mem=2141.6M
[11/08 16:36:37    229s] *info: 1 clock net excluded
[11/08 16:36:37    229s] *info: 7 no-driver nets excluded.
[11/08 16:36:37    229s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2198.9M, EPOCH TIME: 1699441597.150481
[11/08 16:36:37    229s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2198.9M, EPOCH TIME: 1699441597.150567
[11/08 16:36:37    229s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/08 16:36:37    229s] +--------+--------+---------+------------+--------+----------+---------+-------------------+
[11/08 16:36:37    229s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
[11/08 16:36:37    229s] +--------+--------+---------+------------+--------+----------+---------+-------------------+
[11/08 16:36:37    229s] |   0.000|   0.000|   51.84%|   0:00:00.0| 2198.9M|        BC|       NA| NA                |
[11/08 16:36:37    229s] +--------+--------+---------+------------+--------+----------+---------+-------------------+
[11/08 16:36:37    229s] 
[11/08 16:36:37    229s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2198.9M) ***
[11/08 16:36:37    229s] 
[11/08 16:36:37    229s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2198.9M) ***
[11/08 16:36:37    229s] Bottom Preferred Layer:
[11/08 16:36:37    229s]     None
[11/08 16:36:37    229s] Via Pillar Rule:
[11/08 16:36:37    229s]     None
[11/08 16:36:37    229s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/08 16:36:37    229s] Total-nets :: 161, Stn-nets :: 0, ratio :: 0 %, Total-len 1789.89, Stn-len 0
[11/08 16:36:37    229s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2179.8M, EPOCH TIME: 1699441597.270187
[11/08 16:36:37    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[11/08 16:36:37    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:37    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:37    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:37    229s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2139.8M, EPOCH TIME: 1699441597.272624
[11/08 16:36:37    229s] TotalInstCnt at PhyDesignMc Destruction: 149
[11/08 16:36:37    229s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.9
[11/08 16:36:37    229s] *** GlobalOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:03:49.4/0:20:57.5 (0.2), mem = 2139.8M
[11/08 16:36:37    229s] 
[11/08 16:36:37    229s] =============================================================================================
[11/08 16:36:37    229s]  Step TAT Report : GlobalOpt #1 / optDesign #2                                  21.15-s110_1
[11/08 16:36:37    229s] =============================================================================================
[11/08 16:36:37    229s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:37    229s] ---------------------------------------------------------------------------------------------
[11/08 16:36:37    229s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:37    229s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  65.5 % )     0:00:00.7 /  0:00:00.7    1.0
[11/08 16:36:37    229s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:37    229s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[11/08 16:36:37    229s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:37    229s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.7 /  0:00:00.7    1.0
[11/08 16:36:37    229s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:37    229s] [ TransformInit          ]      1   0:00:00.2  (  17.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:36:37    229s] [ MISC                   ]          0:00:00.2  (  14.8 % )     0:00:00.2 /  0:00:00.1    1.0
[11/08 16:36:37    229s] ---------------------------------------------------------------------------------------------
[11/08 16:36:37    229s]  GlobalOpt #1 TOTAL                 0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    1.0
[11/08 16:36:37    229s] ---------------------------------------------------------------------------------------------
[11/08 16:36:37    229s] 
[11/08 16:36:37    229s] End: GigaOpt Global Optimization
[11/08 16:36:37    229s] *** Timing Is met
[11/08 16:36:37    229s] *** Check timing (0:00:00.0)
[11/08 16:36:37    229s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/08 16:36:37    229s] Deleting Lib Analyzer.
[11/08 16:36:37    229s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/08 16:36:37    229s] Info: 1 clock net  excluded from IPO operation.
[11/08 16:36:37    229s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=2139.8M
[11/08 16:36:37    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:49 mem=2139.8M
[11/08 16:36:37    229s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/08 16:36:37    229s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2139.8M, EPOCH TIME: 1699441597.280251
[11/08 16:36:37    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:37    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:37    229s] 
[11/08 16:36:37    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:37    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2139.8M, EPOCH TIME: 1699441597.290420
[11/08 16:36:37    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:37    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:37    229s] **INFO: Flow update: Design timing is met.
[11/08 16:36:37    229s] **INFO: Flow update: Design timing is met.
[11/08 16:36:37    229s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/08 16:36:37    229s] Info: 1 clock net  excluded from IPO operation.
[11/08 16:36:37    229s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=2137.8M
[11/08 16:36:37    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:49 mem=2137.8M
[11/08 16:36:37    229s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/08 16:36:37    229s] ### Creating PhyDesignMc. totSessionCpu=0:03:49 mem=2195.0M
[11/08 16:36:37    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:2195.0M, EPOCH TIME: 1699441597.332880
[11/08 16:36:37    229s] Processing tracks to init pin-track alignment.
[11/08 16:36:37    229s] z: 2, totalTracks: 1
[11/08 16:36:37    229s] z: 4, totalTracks: 1
[11/08 16:36:37    229s] z: 6, totalTracks: 1
[11/08 16:36:37    229s] z: 8, totalTracks: 1
[11/08 16:36:37    229s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:37    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2195.0M, EPOCH TIME: 1699441597.334901
[11/08 16:36:37    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:37    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:37    229s] 
[11/08 16:36:37    229s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:37    229s] 
[11/08 16:36:37    229s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:37    229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2195.0M, EPOCH TIME: 1699441597.344807
[11/08 16:36:37    229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2195.0M, EPOCH TIME: 1699441597.344861
[11/08 16:36:37    229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2195.0M, EPOCH TIME: 1699441597.344898
[11/08 16:36:37    229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2195.0MB).
[11/08 16:36:37    229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2195.0M, EPOCH TIME: 1699441597.344992
[11/08 16:36:37    229s] TotalInstCnt at PhyDesignMc Initialization: 149
[11/08 16:36:37    229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:49 mem=2195.0M
[11/08 16:36:37    229s] Begin: Area Reclaim Optimization
[11/08 16:36:37    229s] *** AreaOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:49.5/0:20:57.6 (0.2), mem = 2195.0M
[11/08 16:36:37    229s] 
[11/08 16:36:37    229s] Creating Lib Analyzer ...
[11/08 16:36:37    229s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[11/08 16:36:37    229s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/08 16:36:37    229s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/08 16:36:37    229s] 
[11/08 16:36:37    229s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:37    230s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:50 mem=2199.0M
[11/08 16:36:37    230s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:50 mem=2199.0M
[11/08 16:36:37    230s] Creating Lib Analyzer, finished. 
[11/08 16:36:37    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.10
[11/08 16:36:37    230s] ### Creating RouteCongInterface, started
[11/08 16:36:37    230s] 
[11/08 16:36:37    230s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/08 16:36:37    230s] 
[11/08 16:36:37    230s] #optDebug: {0, 1.000}
[11/08 16:36:37    230s] ### Creating RouteCongInterface, finished
[11/08 16:36:38    230s] {MG  {8 0 4.5 0.3745} }
[11/08 16:36:38    230s] ### Creating LA Mngr. totSessionCpu=0:03:50 mem=2199.0M
[11/08 16:36:38    230s] ### Creating LA Mngr, finished. totSessionCpu=0:03:50 mem=2199.0M
[11/08 16:36:38    230s] Usable buffer cells for single buffer setup transform:
[11/08 16:36:38    230s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20 
[11/08 16:36:38    230s] Number of usable buffer cells above: 15
[11/08 16:36:38    230s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2199.0M, EPOCH TIME: 1699441598.145083
[11/08 16:36:38    230s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2199.0M, EPOCH TIME: 1699441598.145148
[11/08 16:36:38    230s] Reclaim Optimization WNS Slack 0.024  TNS Slack 0.000 Density 51.84
[11/08 16:36:38    230s] +---------+---------+--------+--------+------------+--------+
[11/08 16:36:38    230s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/08 16:36:38    230s] +---------+---------+--------+--------+------------+--------+
[11/08 16:36:38    230s] |   51.84%|        -|   0.024|   0.000|   0:00:00.0| 2199.0M|
[11/08 16:36:38    230s] |   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2199.0M|
[11/08 16:36:38    230s] #optDebug: <stH: 2.6100 MiSeL: 50.9050>
[11/08 16:36:38    230s] |   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2199.0M|
[11/08 16:36:38    230s] |   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2199.0M|
[11/08 16:36:38    230s] |   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2199.0M|
[11/08 16:36:38    230s] #optDebug: <stH: 2.6100 MiSeL: 50.9050>
[11/08 16:36:38    230s] #optDebug: RTR_SNLTF <10.0000 2.6100> <26.1000> 
[11/08 16:36:38    230s] |   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2199.0M|
[11/08 16:36:38    230s] +---------+---------+--------+--------+------------+--------+
[11/08 16:36:38    230s] Reclaim Optimization End WNS Slack 0.024  TNS Slack 0.000 Density 51.84
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/08 16:36:38    230s] --------------------------------------------------------------
[11/08 16:36:38    230s] |                                   | Total     | Sequential |
[11/08 16:36:38    230s] --------------------------------------------------------------
[11/08 16:36:38    230s] | Num insts resized                 |       0  |       0    |
[11/08 16:36:38    230s] | Num insts undone                  |       0  |       0    |
[11/08 16:36:38    230s] | Num insts Downsized               |       0  |       0    |
[11/08 16:36:38    230s] | Num insts Samesized               |       0  |       0    |
[11/08 16:36:38    230s] | Num insts Upsized                 |       0  |       0    |
[11/08 16:36:38    230s] | Num multiple commits+uncommits    |       0  |       -    |
[11/08 16:36:38    230s] --------------------------------------------------------------
[11/08 16:36:38    230s] Bottom Preferred Layer:
[11/08 16:36:38    230s]     None
[11/08 16:36:38    230s] Via Pillar Rule:
[11/08 16:36:38    230s]     None
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/08 16:36:38    230s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[11/08 16:36:38    230s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2199.0M, EPOCH TIME: 1699441598.188340
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2199.0M, EPOCH TIME: 1699441598.190038
[11/08 16:36:38    230s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2199.0M, EPOCH TIME: 1699441598.190586
[11/08 16:36:38    230s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2199.0M, EPOCH TIME: 1699441598.190660
[11/08 16:36:38    230s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2199.0M, EPOCH TIME: 1699441598.192557
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:38    230s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2199.0M, EPOCH TIME: 1699441598.202655
[11/08 16:36:38    230s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2199.0M, EPOCH TIME: 1699441598.202719
[11/08 16:36:38    230s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2199.0M, EPOCH TIME: 1699441598.202757
[11/08 16:36:38    230s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2199.0M, EPOCH TIME: 1699441598.202819
[11/08 16:36:38    230s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2199.0M, EPOCH TIME: 1699441598.202878
[11/08 16:36:38    230s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:2199.0M, EPOCH TIME: 1699441598.202938
[11/08 16:36:38    230s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.012, REAL:0.012, MEM:2199.0M, EPOCH TIME: 1699441598.202967
[11/08 16:36:38    230s] TDRefine: refinePlace mode is spiral
[11/08 16:36:38    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.11
[11/08 16:36:38    230s] OPERPROF: Starting RefinePlace at level 1, MEM:2199.0M, EPOCH TIME: 1699441598.203016
[11/08 16:36:38    230s] *** Starting refinePlace (0:03:50 mem=2199.0M) ***
[11/08 16:36:38    230s] Total net bbox length = 1.576e+03 (7.376e+02 8.388e+02) (ext = 1.886e+02)
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:38    230s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:36:38    230s] (I)      Default pattern map key = top_default.
[11/08 16:36:38    230s] (I)      Default pattern map key = top_default.
[11/08 16:36:38    230s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2199.0M, EPOCH TIME: 1699441598.205778
[11/08 16:36:38    230s] Starting refinePlace ...
[11/08 16:36:38    230s] (I)      Default pattern map key = top_default.
[11/08 16:36:38    230s] One DDP V2 for no tweak run.
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:36:38    230s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:36:38    230s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:36:38    230s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:36:38    230s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2199.0MB) @(0:03:50 - 0:03:50).
[11/08 16:36:38    230s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 16:36:38    230s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2199.0MB
[11/08 16:36:38    230s] Statistics of distance of Instance movement in refine placement:
[11/08 16:36:38    230s]   maximum (X+Y) =         0.00 um
[11/08 16:36:38    230s]   mean    (X+Y) =         0.00 um
[11/08 16:36:38    230s] Summary Report:
[11/08 16:36:38    230s] Instances move: 0 (out of 149 movable)
[11/08 16:36:38    230s] Instances flipped: 0
[11/08 16:36:38    230s] Mean displacement: 0.00 um
[11/08 16:36:38    230s] Max displacement: 0.00 um 
[11/08 16:36:38    230s] Total instances moved : 0
[11/08 16:36:38    230s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.005, REAL:0.005, MEM:2199.0M, EPOCH TIME: 1699441598.210749
[11/08 16:36:38    230s] Total net bbox length = 1.576e+03 (7.376e+02 8.388e+02) (ext = 1.886e+02)
[11/08 16:36:38    230s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2199.0MB
[11/08 16:36:38    230s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2199.0MB) @(0:03:50 - 0:03:50).
[11/08 16:36:38    230s] *** Finished refinePlace (0:03:50 mem=2199.0M) ***
[11/08 16:36:38    230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.11
[11/08 16:36:38    230s] OPERPROF: Finished RefinePlace at level 1, CPU:0.008, REAL:0.008, MEM:2199.0M, EPOCH TIME: 1699441598.210996
[11/08 16:36:38    230s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2199.0M, EPOCH TIME: 1699441598.211484
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2199.0M, EPOCH TIME: 1699441598.212948
[11/08 16:36:38    230s] *** maximum move = 0.00 um ***
[11/08 16:36:38    230s] *** Finished re-routing un-routed nets (2199.0M) ***
[11/08 16:36:38    230s] OPERPROF: Starting DPlace-Init at level 1, MEM:2199.0M, EPOCH TIME: 1699441598.213837
[11/08 16:36:38    230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2199.0M, EPOCH TIME: 1699441598.215753
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:38    230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2199.0M, EPOCH TIME: 1699441598.225587
[11/08 16:36:38    230s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2199.0M, EPOCH TIME: 1699441598.225640
[11/08 16:36:38    230s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2199.0M, EPOCH TIME: 1699441598.225677
[11/08 16:36:38    230s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2199.0M, EPOCH TIME: 1699441598.225738
[11/08 16:36:38    230s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2199.0M, EPOCH TIME: 1699441598.225797
[11/08 16:36:38    230s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2199.0M, EPOCH TIME: 1699441598.225856
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2199.0M) ***
[11/08 16:36:38    230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.10
[11/08 16:36:38    230s] *** AreaOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:03:50.4/0:20:58.5 (0.2), mem = 2199.0M
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] =============================================================================================
[11/08 16:36:38    230s]  Step TAT Report : AreaOpt #1 / optDesign #2                                    21.15-s110_1
[11/08 16:36:38    230s] =============================================================================================
[11/08 16:36:38    230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:38    230s] ---------------------------------------------------------------------------------------------
[11/08 16:36:38    230s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  73.7 % )     0:00:00.6 /  0:00:00.7    1.0
[11/08 16:36:38    230s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/08 16:36:38    230s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[11/08 16:36:38    230s] [ OptGetWeight           ]     60   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] [ OptEval                ]     60   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.2
[11/08 16:36:38    230s] [ OptCommit              ]     60   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] [ PostCommitDelayUpdate  ]     60   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] [ RefinePlace            ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/08 16:36:38    230s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] [ MISC                   ]          0:00:00.1  (  17.0 % )     0:00:00.1 /  0:00:00.2    1.0
[11/08 16:36:38    230s] ---------------------------------------------------------------------------------------------
[11/08 16:36:38    230s]  AreaOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/08 16:36:38    230s] ---------------------------------------------------------------------------------------------
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2180.0M, EPOCH TIME: 1699441598.228172
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2141.0M, EPOCH TIME: 1699441598.229704
[11/08 16:36:38    230s] TotalInstCnt at PhyDesignMc Destruction: 149
[11/08 16:36:38    230s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2140.96M, totSessionCpu=0:03:50).
[11/08 16:36:38    230s] postCtsLateCongRepair #1 0
[11/08 16:36:38    230s] postCtsLateCongRepair #1 0
[11/08 16:36:38    230s] postCtsLateCongRepair #1 0
[11/08 16:36:38    230s] postCtsLateCongRepair #1 0
[11/08 16:36:38    230s] Starting local wire reclaim
[11/08 16:36:38    230s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2141.0M, EPOCH TIME: 1699441598.254390
[11/08 16:36:38    230s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2141.0M, EPOCH TIME: 1699441598.254480
[11/08 16:36:38    230s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2141.0M, EPOCH TIME: 1699441598.254538
[11/08 16:36:38    230s] Processing tracks to init pin-track alignment.
[11/08 16:36:38    230s] z: 2, totalTracks: 1
[11/08 16:36:38    230s] z: 4, totalTracks: 1
[11/08 16:36:38    230s] z: 6, totalTracks: 1
[11/08 16:36:38    230s] z: 8, totalTracks: 1
[11/08 16:36:38    230s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:38    230s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2141.0M, EPOCH TIME: 1699441598.256582
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:38    230s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2141.0M, EPOCH TIME: 1699441598.266623
[11/08 16:36:38    230s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2141.0M, EPOCH TIME: 1699441598.266684
[11/08 16:36:38    230s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2141.0M, EPOCH TIME: 1699441598.266720
[11/08 16:36:38    230s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2141.0MB).
[11/08 16:36:38    230s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:2141.0M, EPOCH TIME: 1699441598.266817
[11/08 16:36:38    230s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.012, REAL:0.012, MEM:2141.0M, EPOCH TIME: 1699441598.266848
[11/08 16:36:38    230s] TDRefine: refinePlace mode is spiral
[11/08 16:36:38    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6628.12
[11/08 16:36:38    230s] OPERPROF:   Starting RefinePlace at level 2, MEM:2141.0M, EPOCH TIME: 1699441598.266896
[11/08 16:36:38    230s] *** Starting refinePlace (0:03:50 mem=2141.0M) ***
[11/08 16:36:38    230s] Total net bbox length = 1.576e+03 (7.376e+02 8.388e+02) (ext = 1.886e+02)
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:38    230s] (I)      Default pattern map key = top_default.
[11/08 16:36:38    230s] (I)      Default pattern map key = top_default.
[11/08 16:36:38    230s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2141.0M, EPOCH TIME: 1699441598.269647
[11/08 16:36:38    230s] Starting refinePlace ...
[11/08 16:36:38    230s] (I)      Default pattern map key = top_default.
[11/08 16:36:38    230s] One DDP V2 for no tweak run.
[11/08 16:36:38    230s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2141.0M, EPOCH TIME: 1699441598.270711
[11/08 16:36:38    230s] OPERPROF:         Starting spMPad at level 5, MEM:2141.0M, EPOCH TIME: 1699441598.271031
[11/08 16:36:38    230s] OPERPROF:           Starting spContextMPad at level 6, MEM:2141.0M, EPOCH TIME: 1699441598.271082
[11/08 16:36:38    230s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2141.0M, EPOCH TIME: 1699441598.271116
[11/08 16:36:38    230s] MP Top (149): mp=1.050. U=0.518.
[11/08 16:36:38    230s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2141.0M, EPOCH TIME: 1699441598.271226
[11/08 16:36:38    230s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2141.0M, EPOCH TIME: 1699441598.271282
[11/08 16:36:38    230s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2141.0M, EPOCH TIME: 1699441598.271314
[11/08 16:36:38    230s] OPERPROF:             Starting InitSKP at level 7, MEM:2141.0M, EPOCH TIME: 1699441598.271561
[11/08 16:36:38    230s] no activity file in design. spp won't run.
[11/08 16:36:38    230s] no activity file in design. spp won't run.
[11/08 16:36:38    230s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[11/08 16:36:38    230s] OPERPROF:             Finished InitSKP at level 7, CPU:0.005, REAL:0.005, MEM:2141.0M, EPOCH TIME: 1699441598.276763
[11/08 16:36:38    230s] Timing cost in AAE based: 21.6190350396300346
[11/08 16:36:38    230s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.006, REAL:0.006, MEM:2141.0M, EPOCH TIME: 1699441598.277759
[11/08 16:36:38    230s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.007, REAL:0.007, MEM:2141.0M, EPOCH TIME: 1699441598.277807
[11/08 16:36:38    230s] SKP cleared!
[11/08 16:36:38    230s] AAE Timing clean up.
[11/08 16:36:38    230s] Tweakage: fix icg 1, fix clk 0.
[11/08 16:36:38    230s] Tweakage: density cost 1, scale 0.4.
[11/08 16:36:38    230s] Tweakage: activity cost 0, scale 1.0.
[11/08 16:36:38    230s] Tweakage: timing cost on, scale 1.0.
[11/08 16:36:38    230s] OPERPROF:         Starting CoreOperation at level 5, MEM:2141.0M, EPOCH TIME: 1699441598.277902
[11/08 16:36:38    230s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2141.0M, EPOCH TIME: 1699441598.278047
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 5 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 3 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 1 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage swap 0 pairs.
[11/08 16:36:38    230s] Tweakage move 0 insts.
[11/08 16:36:38    230s] Tweakage move 0 insts.
[11/08 16:36:38    230s] Tweakage move 0 insts.
[11/08 16:36:38    230s] Tweakage move 7 insts.
[11/08 16:36:38    230s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.022, REAL:0.022, MEM:2141.0M, EPOCH TIME: 1699441598.300248
[11/08 16:36:38    230s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.022, REAL:0.022, MEM:2141.0M, EPOCH TIME: 1699441598.300311
[11/08 16:36:38    230s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.030, REAL:0.030, MEM:2141.0M, EPOCH TIME: 1699441598.300376
[11/08 16:36:38    230s] Move report: Congestion aware Tweak moves 12 insts, mean move: 1.40 um, max move: 3.77 um 
[11/08 16:36:38    230s] 	Max move on inst (g10514__1705): (22.91, 24.36) --> (21.75, 26.97)
[11/08 16:36:38    230s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=2141.0mb) @(0:03:50 - 0:03:50).
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 16:36:38    230s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/08 16:36:38    230s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:36:38    230s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/08 16:36:38    230s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2141.0MB) @(0:03:50 - 0:03:50).
[11/08 16:36:38    230s] Move report: Detail placement moves 12 insts, mean move: 1.40 um, max move: 3.77 um 
[11/08 16:36:38    230s] 	Max move on inst (g10514__1705): (22.91, 24.36) --> (21.75, 26.97)
[11/08 16:36:38    230s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2141.0MB
[11/08 16:36:38    230s] Statistics of distance of Instance movement in refine placement:
[11/08 16:36:38    230s]   maximum (X+Y) =         3.77 um
[11/08 16:36:38    230s]   inst (g10514__1705) with max move: (22.91, 24.36) -> (21.75, 26.97)
[11/08 16:36:38    230s]   mean    (X+Y) =         1.40 um
[11/08 16:36:38    230s] Summary Report:
[11/08 16:36:38    230s] Instances move: 12 (out of 149 movable)
[11/08 16:36:38    230s] Instances flipped: 0
[11/08 16:36:38    230s] Mean displacement: 1.40 um
[11/08 16:36:38    230s] Max displacement: 3.77 um (Instance: g10514__1705) (22.91, 24.36) -> (21.75, 26.97)
[11/08 16:36:38    230s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: OAI21X1
[11/08 16:36:38    230s] Total instances moved : 12
[11/08 16:36:38    230s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.034, REAL:0.034, MEM:2141.0M, EPOCH TIME: 1699441598.304065
[11/08 16:36:38    230s] Total net bbox length = 1.576e+03 (7.405e+02 8.353e+02) (ext = 1.880e+02)
[11/08 16:36:38    230s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2141.0MB
[11/08 16:36:38    230s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2141.0MB) @(0:03:50 - 0:03:50).
[11/08 16:36:38    230s] *** Finished refinePlace (0:03:50 mem=2141.0M) ***
[11/08 16:36:38    230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6628.12
[11/08 16:36:38    230s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.037, REAL:0.037, MEM:2141.0M, EPOCH TIME: 1699441598.304301
[11/08 16:36:38    230s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2141.0M, EPOCH TIME: 1699441598.304347
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2141.0M, EPOCH TIME: 1699441598.305822
[11/08 16:36:38    230s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.051, REAL:0.051, MEM:2141.0M, EPOCH TIME: 1699441598.305870
[11/08 16:36:38    230s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:36:38    230s] #################################################################################
[11/08 16:36:38    230s] # Design Stage: PreRoute
[11/08 16:36:38    230s] # Design Name: top
[11/08 16:36:38    230s] # Design Mode: 90nm
[11/08 16:36:38    230s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:36:38    230s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:36:38    230s] # Signoff Settings: SI Off 
[11/08 16:36:38    230s] #################################################################################
[11/08 16:36:38    230s] Calculate delays in BcWc mode...
[11/08 16:36:38    230s] Topological Sorting (REAL = 0:00:00.0, MEM = 2141.0M, InitMEM = 2141.0M)
[11/08 16:36:38    230s] Start delay calculation (fullDC) (1 T). (MEM=2140.96)
[11/08 16:36:38    230s] End AAE Lib Interpolated Model. (MEM=2140.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:38    230s] Total number of fetched objects 163
[11/08 16:36:38    230s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:38    230s] End delay calculation. (MEM=2157.39 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:38    230s] End delay calculation (fullDC). (MEM=2157.39 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:38    230s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2157.4M) ***
[11/08 16:36:38    230s] eGR doReRoute: optGuide
[11/08 16:36:38    230s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2157.4M, EPOCH TIME: 1699441598.480633
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] All LLGs are deleted
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2157.4M, EPOCH TIME: 1699441598.480703
[11/08 16:36:38    230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2157.4M, EPOCH TIME: 1699441598.480743
[11/08 16:36:38    230s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2111.4M, EPOCH TIME: 1699441598.480947
[11/08 16:36:38    230s] {MMLU 0 0 163}
[11/08 16:36:38    230s] ### Creating LA Mngr. totSessionCpu=0:03:51 mem=2111.4M
[11/08 16:36:38    230s] ### Creating LA Mngr, finished. totSessionCpu=0:03:51 mem=2111.4M
[11/08 16:36:38    230s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/08 16:36:38    230s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/08 16:36:38    230s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2111.39 MB )
[11/08 16:36:38    230s] (I)      ==================== Layers =====================
[11/08 16:36:38    230s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:36:38    230s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/08 16:36:38    230s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:36:38    230s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/08 16:36:38    230s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/08 16:36:38    230s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/08 16:36:38    230s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/08 16:36:38    230s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/08 16:36:38    230s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/08 16:36:38    230s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/08 16:36:38    230s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/08 16:36:38    230s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/08 16:36:38    230s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/08 16:36:38    230s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/08 16:36:38    230s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/08 16:36:38    230s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/08 16:36:38    230s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/08 16:36:38    230s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/08 16:36:38    230s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/08 16:36:38    230s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/08 16:36:38    230s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/08 16:36:38    230s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:36:38    230s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/08 16:36:38    230s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/08 16:36:38    230s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/08 16:36:38    230s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/08 16:36:38    230s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/08 16:36:38    230s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/08 16:36:38    230s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/08 16:36:38    230s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/08 16:36:38    230s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/08 16:36:38    230s] (I)      +-----+----+---------+---------+--------+-------+
[11/08 16:36:38    230s] (I)      Started Import and model ( Curr Mem: 2111.39 MB )
[11/08 16:36:38    230s] (I)      Default pattern map key = top_default.
[11/08 16:36:38    230s] (I)      == Non-default Options ==
[11/08 16:36:38    230s] (I)      Maximum routing layer                              : 9
[11/08 16:36:38    230s] (I)      Minimum routing layer                              : 1
[11/08 16:36:38    230s] (I)      Number of threads                                  : 1
[11/08 16:36:38    230s] (I)      Method to set GCell size                           : row
[11/08 16:36:38    230s] (I)      Counted 375 PG shapes. We will not process PG shapes layer by layer.
[11/08 16:36:38    230s] (I)      Use row-based GCell size
[11/08 16:36:38    230s] (I)      Use row-based GCell align
[11/08 16:36:38    230s] (I)      layer 0 area = 280000
[11/08 16:36:38    230s] (I)      layer 1 area = 320000
[11/08 16:36:38    230s] (I)      layer 2 area = 320000
[11/08 16:36:38    230s] (I)      layer 3 area = 320000
[11/08 16:36:38    230s] (I)      layer 4 area = 320000
[11/08 16:36:38    230s] (I)      layer 5 area = 320000
[11/08 16:36:38    230s] (I)      layer 6 area = 320000
[11/08 16:36:38    230s] (I)      layer 7 area = 800000
[11/08 16:36:38    230s] (I)      layer 8 area = 800000
[11/08 16:36:38    230s] (I)      GCell unit size   : 5220
[11/08 16:36:38    230s] (I)      GCell multiplier  : 1
[11/08 16:36:38    230s] (I)      GCell row height  : 5220
[11/08 16:36:38    230s] (I)      Actual row height : 5220
[11/08 16:36:38    230s] (I)      GCell align ref   : 12180 12180
[11/08 16:36:38    230s] [NR-eGR] Track table information for default rule: 
[11/08 16:36:38    230s] [NR-eGR] Metal1 has single uniform track structure
[11/08 16:36:38    230s] [NR-eGR] Metal2 has single uniform track structure
[11/08 16:36:38    230s] [NR-eGR] Metal3 has single uniform track structure
[11/08 16:36:38    230s] [NR-eGR] Metal4 has single uniform track structure
[11/08 16:36:38    230s] [NR-eGR] Metal5 has single uniform track structure
[11/08 16:36:38    230s] [NR-eGR] Metal6 has single uniform track structure
[11/08 16:36:38    230s] [NR-eGR] Metal7 has single uniform track structure
[11/08 16:36:38    230s] [NR-eGR] Metal8 has single uniform track structure
[11/08 16:36:38    230s] [NR-eGR] Metal9 has single uniform track structure
[11/08 16:36:38    230s] (I)      =============== Default via ================
[11/08 16:36:38    230s] (I)      +---+------------------+-------------------+
[11/08 16:36:38    230s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/08 16:36:38    230s] (I)      +---+------------------+-------------------+
[11/08 16:36:38    230s] (I)      | 1 |    1  VIA1X      |   89  VIA1_2CUT_V |
[11/08 16:36:38    230s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/08 16:36:38    230s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/08 16:36:38    230s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/08 16:36:38    230s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/08 16:36:38    230s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/08 16:36:38    230s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/08 16:36:38    230s] (I)      | 8 |   79  VIA8X      |   83  VIA8_2CUT_E |
[11/08 16:36:38    230s] (I)      +---+------------------+-------------------+
[11/08 16:36:38    230s] [NR-eGR] Read 676 PG shapes
[11/08 16:36:38    230s] [NR-eGR] Read 0 clock shapes
[11/08 16:36:38    230s] [NR-eGR] Read 0 other shapes
[11/08 16:36:38    230s] [NR-eGR] #Routing Blockages  : 0
[11/08 16:36:38    230s] [NR-eGR] #Instance Blockages : 4768
[11/08 16:36:38    230s] [NR-eGR] #PG Blockages       : 676
[11/08 16:36:38    230s] [NR-eGR] #Halo Blockages     : 0
[11/08 16:36:38    230s] [NR-eGR] #Boundary Blockages : 0
[11/08 16:36:38    230s] [NR-eGR] #Clock Blockages    : 0
[11/08 16:36:38    230s] [NR-eGR] #Other Blockages    : 0
[11/08 16:36:38    230s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/08 16:36:38    230s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 16:36:38    230s] [NR-eGR] Read 161 nets ( ignored 0 )
[11/08 16:36:38    230s] (I)      early_global_route_priority property id does not exist.
[11/08 16:36:38    230s] (I)      Read Num Blocks=5444  Num Prerouted Wires=0  Num CS=0
[11/08 16:36:38    230s] (I)      Layer 0 (H) : #blockages 4858 : #preroutes 0
[11/08 16:36:38    230s] (I)      Layer 1 (V) : #blockages 72 : #preroutes 0
[11/08 16:36:38    230s] (I)      Layer 2 (H) : #blockages 72 : #preroutes 0
[11/08 16:36:38    230s] (I)      Layer 3 (V) : #blockages 72 : #preroutes 0
[11/08 16:36:38    230s] (I)      Layer 4 (H) : #blockages 72 : #preroutes 0
[11/08 16:36:38    230s] (I)      Layer 5 (V) : #blockages 78 : #preroutes 0
[11/08 16:36:38    230s] (I)      Layer 6 (H) : #blockages 80 : #preroutes 0
[11/08 16:36:38    230s] (I)      Layer 7 (V) : #blockages 89 : #preroutes 0
[11/08 16:36:38    230s] (I)      Layer 8 (H) : #blockages 51 : #preroutes 0
[11/08 16:36:38    230s] (I)      Number of ignored nets                =      0
[11/08 16:36:38    230s] (I)      Number of connected nets              =      0
[11/08 16:36:38    230s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/08 16:36:38    230s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/08 16:36:38    230s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/08 16:36:38    230s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/08 16:36:38    230s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 16:36:38    230s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/08 16:36:38    230s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/08 16:36:38    230s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 16:36:38    230s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 16:36:38    230s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/08 16:36:38    230s] (I)      Ndr track 0 does not exist
[11/08 16:36:38    230s] (I)      ---------------------Grid Graph Info--------------------
[11/08 16:36:38    230s] (I)      Routing area        : (0, 0) - (116000, 113100)
[11/08 16:36:38    230s] (I)      Core area           : (12180, 12180) - (103820, 100920)
[11/08 16:36:38    230s] (I)      Site width          :   580  (dbu)
[11/08 16:36:38    230s] (I)      Row height          :  5220  (dbu)
[11/08 16:36:38    230s] (I)      GCell row height    :  5220  (dbu)
[11/08 16:36:38    230s] (I)      GCell width         :  5220  (dbu)
[11/08 16:36:38    230s] (I)      GCell height        :  5220  (dbu)
[11/08 16:36:38    230s] (I)      Grid                :    22    22     9
[11/08 16:36:38    230s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 16:36:38    230s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/08 16:36:38    230s] (I)      Horizontal capacity :  5220     0  5220     0  5220     0  5220     0  5220
[11/08 16:36:38    230s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/08 16:36:38    230s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/08 16:36:38    230s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/08 16:36:38    230s] (I)      Default pitch size  :   580   580   580   580   580   580   580  1740  1740
[11/08 16:36:38    230s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/08 16:36:38    230s] (I)      Num tracks per GCell:  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/08 16:36:38    230s] (I)      Total num of tracks :   195   200   195   200   195   200   195    66    64
[11/08 16:36:38    230s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 16:36:38    230s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 16:36:38    230s] (I)      --------------------------------------------------------
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] [NR-eGR] ============ Routing rule table ============
[11/08 16:36:38    230s] [NR-eGR] Rule id: 0  Nets: 161
[11/08 16:36:38    230s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/08 16:36:38    230s] (I)                    Layer    1    2    3    4    5    6    7     8     9 
[11/08 16:36:38    230s] (I)                    Pitch  580  580  580  580  580  580  580  1740  1740 
[11/08 16:36:38    230s] (I)             #Used tracks    1    1    1    1    1    1    1     1     1 
[11/08 16:36:38    230s] (I)       #Fully used tracks    1    1    1    1    1    1    1     1     1 
[11/08 16:36:38    230s] [NR-eGR] ========================================
[11/08 16:36:38    230s] [NR-eGR] 
[11/08 16:36:38    230s] (I)      =============== Blocked Tracks ===============
[11/08 16:36:38    230s] (I)      +-------+---------+----------+---------------+
[11/08 16:36:38    230s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/08 16:36:38    230s] (I)      +-------+---------+----------+---------------+
[11/08 16:36:38    230s] (I)      |     1 |    4290 |     2454 |        57.20% |
[11/08 16:36:38    230s] (I)      |     2 |    4400 |      288 |         6.55% |
[11/08 16:36:38    230s] (I)      |     3 |    4290 |      144 |         3.36% |
[11/08 16:36:38    230s] (I)      |     4 |    4400 |      288 |         6.55% |
[11/08 16:36:38    230s] (I)      |     5 |    4290 |      144 |         3.36% |
[11/08 16:36:38    230s] (I)      |     6 |    4400 |      309 |         7.02% |
[11/08 16:36:38    230s] (I)      |     7 |    4290 |      174 |         4.06% |
[11/08 16:36:38    230s] (I)      |     8 |    1452 |      287 |        19.77% |
[11/08 16:36:38    230s] (I)      |     9 |    1408 |      358 |        25.43% |
[11/08 16:36:38    230s] (I)      +-------+---------+----------+---------------+
[11/08 16:36:38    230s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2111.39 MB )
[11/08 16:36:38    230s] (I)      Reset routing kernel
[11/08 16:36:38    230s] (I)      Started Global Routing ( Curr Mem: 2111.39 MB )
[11/08 16:36:38    230s] (I)      totalPins=506  totalGlobalPin=477 (94.27%)
[11/08 16:36:38    230s] (I)      total 2D Cap : 29592 = (15519 H, 14073 V)
[11/08 16:36:38    230s] [NR-eGR] Layer group 1: route 161 net(s) in layer range [1, 9]
[11/08 16:36:38    230s] (I)      
[11/08 16:36:38    230s] (I)      ============  Phase 1a Route ============
[11/08 16:36:38    230s] (I)      Usage: 654 = (309 H, 345 V) = (1.99% H, 2.45% V) = (8.065e+02um H, 9.005e+02um V)
[11/08 16:36:38    230s] (I)      
[11/08 16:36:38    230s] (I)      ============  Phase 1b Route ============
[11/08 16:36:38    230s] (I)      Usage: 654 = (309 H, 345 V) = (1.99% H, 2.45% V) = (8.065e+02um H, 9.005e+02um V)
[11/08 16:36:38    230s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.706940e+03um
[11/08 16:36:38    230s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/08 16:36:38    230s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/08 16:36:38    230s] (I)      
[11/08 16:36:38    230s] (I)      ============  Phase 1c Route ============
[11/08 16:36:38    230s] (I)      Usage: 654 = (309 H, 345 V) = (1.99% H, 2.45% V) = (8.065e+02um H, 9.005e+02um V)
[11/08 16:36:38    230s] (I)      
[11/08 16:36:38    230s] (I)      ============  Phase 1d Route ============
[11/08 16:36:38    230s] (I)      Usage: 654 = (309 H, 345 V) = (1.99% H, 2.45% V) = (8.065e+02um H, 9.005e+02um V)
[11/08 16:36:38    230s] (I)      
[11/08 16:36:38    230s] (I)      ============  Phase 1e Route ============
[11/08 16:36:38    230s] (I)      Usage: 654 = (309 H, 345 V) = (1.99% H, 2.45% V) = (8.065e+02um H, 9.005e+02um V)
[11/08 16:36:38    230s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.706940e+03um
[11/08 16:36:38    230s] (I)      
[11/08 16:36:38    230s] (I)      ============  Phase 1l Route ============
[11/08 16:36:38    230s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/08 16:36:38    230s] (I)      Layer  1:       1733         3         0        1773        2385    (42.64%) 
[11/08 16:36:38    230s] (I)      Layer  2:       4105       402         0           0        4158    ( 0.00%) 
[11/08 16:36:38    230s] (I)      Layer  3:       3997       212         0           0        4158    ( 0.00%) 
[11/08 16:36:38    230s] (I)      Layer  4:       4105         5         0           0        4158    ( 0.00%) 
[11/08 16:36:38    230s] (I)      Layer  5:       3997         0         0           0        4158    ( 0.00%) 
[11/08 16:36:38    230s] (I)      Layer  6:       4085         0         0           0        4158    ( 0.00%) 
[11/08 16:36:38    230s] (I)      Layer  7:       3986         0         0           0        4158    ( 0.00%) 
[11/08 16:36:38    230s] (I)      Layer  8:       1142         0         0         102        1284    ( 7.36%) 
[11/08 16:36:38    230s] (I)      Layer  9:       1049         0         0         111        1275    ( 8.01%) 
[11/08 16:36:38    230s] (I)      Total:         28199       622         0        1986       29892    ( 6.23%) 
[11/08 16:36:38    230s] (I)      
[11/08 16:36:38    230s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 16:36:38    230s] [NR-eGR]                        OverCon            
[11/08 16:36:38    230s] [NR-eGR]                         #Gcell     %Gcell
[11/08 16:36:38    230s] [NR-eGR]        Layer             (1-2)    OverCon
[11/08 16:36:38    230s] [NR-eGR] ----------------------------------------------
[11/08 16:36:38    230s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:38    230s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:38    230s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:38    230s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:38    230s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:38    230s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:38    230s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:38    230s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:38    230s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/08 16:36:38    230s] [NR-eGR] ----------------------------------------------
[11/08 16:36:38    230s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/08 16:36:38    230s] [NR-eGR] 
[11/08 16:36:38    230s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2119.39 MB )
[11/08 16:36:38    230s] (I)      total 2D Cap : 29701 = (15584 H, 14117 V)
[11/08 16:36:38    230s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 16:36:38    230s] (I)      ============= Track Assignment ============
[11/08 16:36:38    230s] (I)      Started Track Assignment (1T) ( Curr Mem: 2119.39 MB )
[11/08 16:36:38    230s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/08 16:36:38    230s] (I)      Run Multi-thread track assignment
[11/08 16:36:38    230s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2119.39 MB )
[11/08 16:36:38    230s] (I)      Started Export ( Curr Mem: 2119.39 MB )
[11/08 16:36:38    230s] [NR-eGR]                 Length (um)  Vias 
[11/08 16:36:38    230s] [NR-eGR] ----------------------------------
[11/08 16:36:38    230s] [NR-eGR]  Metal1  (1H)           305   496 
[11/08 16:36:38    230s] [NR-eGR]  Metal2  (2V)           922   214 
[11/08 16:36:38    230s] [NR-eGR]  Metal3  (3H)           546     8 
[11/08 16:36:38    230s] [NR-eGR]  Metal4  (4V)            15     0 
[11/08 16:36:38    230s] [NR-eGR]  Metal5  (5H)             0     0 
[11/08 16:36:38    230s] [NR-eGR]  Metal6  (6V)             0     0 
[11/08 16:36:38    230s] [NR-eGR]  Metal7  (7H)             0     0 
[11/08 16:36:38    230s] [NR-eGR]  Metal8  (8V)             0     0 
[11/08 16:36:38    230s] [NR-eGR]  Metal9  (9H)             0     0 
[11/08 16:36:38    230s] [NR-eGR] ----------------------------------
[11/08 16:36:38    230s] [NR-eGR]          Total         1788   718 
[11/08 16:36:38    230s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:36:38    230s] [NR-eGR] Total half perimeter of net bounding box: 1576um
[11/08 16:36:38    230s] [NR-eGR] Total length: 1788um, number of vias: 718
[11/08 16:36:38    230s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:36:38    230s] [NR-eGR] Total eGR-routed clock nets wire length: 140um, number of vias: 36
[11/08 16:36:38    230s] [NR-eGR] --------------------------------------------------------------------------
[11/08 16:36:38    230s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2109.88 MB )
[11/08 16:36:38    230s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2100.88 MB )
[11/08 16:36:38    230s] (I)      ===================================== Runtime Summary =====================================
[11/08 16:36:38    230s] (I)       Step                                        %       Start      Finish      Real       CPU 
[11/08 16:36:38    230s] (I)      -------------------------------------------------------------------------------------------
[11/08 16:36:38    230s] (I)       Early Global Route kernel             100.00%  528.92 sec  528.97 sec  0.04 sec  0.04 sec 
[11/08 16:36:38    230s] (I)       +-Import and model                     16.46%  528.93 sec  528.93 sec  0.01 sec  0.01 sec 
[11/08 16:36:38    230s] (I)       | +-Create place DB                     1.19%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | +-Import place data                 1.05%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Read instances and placement    0.41%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Read nets                       0.36%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Create route DB                     9.96%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | +-Import route data (1T)            9.43%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Read blockages ( Layer 1-9 )    3.46%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | | +-Read routing blockages        0.01%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | | +-Read instance blockages       1.93%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | | +-Read PG blockages             0.24%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | | +-Read clock blockages          0.05%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | | +-Read other blockages          0.04%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | | +-Read halo blockages           0.01%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | | +-Read boundary cut boxes       0.00%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Read blackboxes                 0.03%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Read prerouted                  0.17%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Read unlegalized nets           0.03%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Read nets                       0.14%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Set up via pillars              0.01%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Initialize 3D grid graph        0.02%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Model blockage capacity         1.57%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | | +-Initialize 3D capacity        1.32%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Read aux data                       0.00%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Others data preparation             0.08%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Create route kernel                 4.44%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       +-Global Routing                       15.38%  528.93 sec  528.94 sec  0.01 sec  0.01 sec 
[11/08 16:36:38    230s] (I)       | +-Initialization                      0.11%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Net group 1                        13.15%  528.93 sec  528.94 sec  0.01 sec  0.01 sec 
[11/08 16:36:38    230s] (I)       | | +-Generate topology                 0.26%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | +-Phase 1a                          1.09%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Pattern routing (1T)            0.69%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Add via demand to 2D            0.07%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | +-Phase 1b                          0.11%  528.93 sec  528.93 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | +-Phase 1c                          0.04%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | +-Phase 1d                          0.03%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | +-Phase 1e                          0.23%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Route legalization              0.00%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | +-Phase 1l                          9.93%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | | +-Layer assignment (1T)           9.68%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Clean cong LA                       0.00%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       +-Export 3D cong map                    0.50%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Export 2D cong map                  0.12%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       +-Extract Global 3D Wires               0.10%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       +-Track Assignment (1T)                 3.96%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Initialization                      0.06%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Track Assignment Kernel             3.39%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Free Memory                         0.00%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       +-Export                               51.47%  528.94 sec  528.97 sec  0.02 sec  0.02 sec 
[11/08 16:36:38    230s] (I)       | +-Export DB wires                     1.13%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | +-Export all nets                   0.66%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | | +-Set wire vias                     0.14%  528.94 sec  528.94 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Report wirelength                   3.46%  528.94 sec  528.95 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Update net boxes                    0.36%  528.95 sec  528.95 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)       | +-Update timing                      45.82%  528.95 sec  528.97 sec  0.02 sec  0.02 sec 
[11/08 16:36:38    230s] (I)       +-Postprocess design                    4.13%  528.97 sec  528.97 sec  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)      ==================== Summary by functions =====================
[11/08 16:36:38    230s] (I)       Lv  Step                                %      Real       CPU 
[11/08 16:36:38    230s] (I)      ---------------------------------------------------------------
[11/08 16:36:38    230s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[11/08 16:36:38    230s] (I)        1  Export                         51.47%  0.02 sec  0.02 sec 
[11/08 16:36:38    230s] (I)        1  Import and model               16.46%  0.01 sec  0.01 sec 
[11/08 16:36:38    230s] (I)        1  Global Routing                 15.38%  0.01 sec  0.01 sec 
[11/08 16:36:38    230s] (I)        1  Postprocess design              4.13%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        1  Track Assignment (1T)           3.96%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        1  Export 3D cong map              0.50%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        1  Extract Global 3D Wires         0.10%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Update timing                  45.82%  0.02 sec  0.02 sec 
[11/08 16:36:38    230s] (I)        2  Net group 1                    13.15%  0.01 sec  0.01 sec 
[11/08 16:36:38    230s] (I)        2  Create route DB                 9.96%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Create route kernel             4.44%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Report wirelength               3.46%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Track Assignment Kernel         3.39%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Create place DB                 1.19%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Export DB wires                 1.13%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Update net boxes                0.36%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Initialization                  0.17%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Export 2D cong map              0.12%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        3  Phase 1l                        9.93%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        3  Import route data (1T)          9.43%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        3  Phase 1a                        1.09%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        3  Import place data               1.05%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        3  Export all nets                 0.66%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        3  Generate topology               0.26%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        3  Phase 1e                        0.23%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        3  Set wire vias                   0.14%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        3  Phase 1b                        0.11%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Layer assignment (1T)           9.68%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Read blockages ( Layer 1-9 )    3.46%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Model blockage capacity         1.57%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Pattern routing (1T)            0.69%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Read nets                       0.50%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Read instances and placement    0.41%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Read prerouted                  0.17%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Add via demand to 2D            0.07%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Read unlegalized nets           0.03%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        5  Read instance blockages         1.93%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        5  Initialize 3D capacity          1.32%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        5  Read PG blockages               0.24%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[11/08 16:36:38    230s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/08 16:36:38    230s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/08 16:36:38    230s] Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
[11/08 16:36:38    230s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/08 16:36:38    230s] Type 'man IMPEXT-3530' for more detail.
[11/08 16:36:38    230s] PreRoute RC Extraction called for design top.
[11/08 16:36:38    230s] RC Extraction called in multi-corner(1) mode.
[11/08 16:36:38    230s] RCMode: PreRoute
[11/08 16:36:38    230s]       RC Corner Indexes            0   
[11/08 16:36:38    230s] Capacitance Scaling Factor   : 1.00000 
[11/08 16:36:38    230s] Resistance Scaling Factor    : 1.00000 
[11/08 16:36:38    230s] Clock Cap. Scaling Factor    : 1.00000 
[11/08 16:36:38    230s] Clock Res. Scaling Factor    : 1.00000 
[11/08 16:36:38    230s] Shrink Factor                : 1.00000
[11/08 16:36:38    230s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/08 16:36:38    230s] Using capacitance table file ...
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] Trim Metal Layers:
[11/08 16:36:38    230s] LayerId::1 widthSet size::4
[11/08 16:36:38    230s] LayerId::2 widthSet size::4
[11/08 16:36:38    230s] LayerId::3 widthSet size::4
[11/08 16:36:38    230s] LayerId::4 widthSet size::4
[11/08 16:36:38    230s] LayerId::5 widthSet size::4
[11/08 16:36:38    230s] LayerId::6 widthSet size::4
[11/08 16:36:38    230s] LayerId::7 widthSet size::4
[11/08 16:36:38    230s] LayerId::8 widthSet size::4
[11/08 16:36:38    230s] LayerId::9 widthSet size::3
[11/08 16:36:38    230s] Updating RC grid for preRoute extraction ...
[11/08 16:36:38    230s] eee: pegSigSF::1.070000
[11/08 16:36:38    230s] Initializing multi-corner capacitance tables ... 
[11/08 16:36:38    230s] Initializing multi-corner resistance tables ...
[11/08 16:36:38    230s] eee: l::1 avDens::0.094019 usedTrk::50.770306 availTrk::540.000000 sigTrk::50.770306
[11/08 16:36:38    230s] eee: l::2 avDens::0.070051 usedTrk::37.827778 availTrk::540.000000 sigTrk::37.827778
[11/08 16:36:38    230s] eee: l::3 avDens::0.037019 usedTrk::23.322222 availTrk::630.000000 sigTrk::23.322222
[11/08 16:36:38    230s] eee: l::4 avDens::0.001235 usedTrk::0.555556 availTrk::450.000000 sigTrk::0.555556
[11/08 16:36:38    230s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:38    230s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:36:38    230s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:38    230s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:36:38    230s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:36:38    230s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:38    230s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=1.000000 uaWlH=0.008112 aWlH=0.000000 lMod=0 pMax=0.805700 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:36:38    230s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2100.875M)
[11/08 16:36:38    230s] Compute RC Scale Done ...
[11/08 16:36:38    230s] OPERPROF: Starting HotSpotCal at level 1, MEM:2120.0M, EPOCH TIME: 1699441598.571141
[11/08 16:36:38    230s] [hotspot] +------------+---------------+---------------+
[11/08 16:36:38    230s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 16:36:38    230s] [hotspot] +------------+---------------+---------------+
[11/08 16:36:38    230s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 16:36:38    230s] [hotspot] +------------+---------------+---------------+
[11/08 16:36:38    230s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 16:36:38    230s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 16:36:38    230s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2120.0M, EPOCH TIME: 1699441598.571438
[11/08 16:36:38    230s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/08 16:36:38    230s] Begin: GigaOpt Route Type Constraints Refinement
[11/08 16:36:38    230s] *** CongRefineRouteType #2 [begin] (optDesign #2) : totSession cpu/real = 0:03:50.7/0:20:58.8 (0.2), mem = 2120.0M
[11/08 16:36:38    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.11
[11/08 16:36:38    230s] ### Creating RouteCongInterface, started
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] #optDebug: {0, 1.000}
[11/08 16:36:38    230s] ### Creating RouteCongInterface, finished
[11/08 16:36:38    230s] Updated routing constraints on 0 nets.
[11/08 16:36:38    230s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.11
[11/08 16:36:38    230s] Bottom Preferred Layer:
[11/08 16:36:38    230s]     None
[11/08 16:36:38    230s] Via Pillar Rule:
[11/08 16:36:38    230s]     None
[11/08 16:36:38    230s] *** CongRefineRouteType #2 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:50.7/0:20:58.8 (0.2), mem = 2120.0M
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] =============================================================================================
[11/08 16:36:38    230s]  Step TAT Report : CongRefineRouteType #2 / optDesign #2                        21.15-s110_1
[11/08 16:36:38    230s] =============================================================================================
[11/08 16:36:38    230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:38    230s] ---------------------------------------------------------------------------------------------
[11/08 16:36:38    230s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  42.9 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] [ MISC                   ]          0:00:00.0  (  57.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] ---------------------------------------------------------------------------------------------
[11/08 16:36:38    230s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    230s] ---------------------------------------------------------------------------------------------
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] End: GigaOpt Route Type Constraints Refinement
[11/08 16:36:38    230s] skip EGR on cluster skew clock nets.
[11/08 16:36:38    230s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:36:38    230s] #################################################################################
[11/08 16:36:38    230s] # Design Stage: PreRoute
[11/08 16:36:38    230s] # Design Name: top
[11/08 16:36:38    230s] # Design Mode: 90nm
[11/08 16:36:38    230s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:36:38    230s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:36:38    230s] # Signoff Settings: SI Off 
[11/08 16:36:38    230s] #################################################################################
[11/08 16:36:38    230s] Calculate delays in BcWc mode...
[11/08 16:36:38    230s] Topological Sorting (REAL = 0:00:00.0, MEM = 2129.5M, InitMEM = 2129.5M)
[11/08 16:36:38    230s] Start delay calculation (fullDC) (1 T). (MEM=2129.47)
[11/08 16:36:38    230s] End AAE Lib Interpolated Model. (MEM=2129.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:38    230s] Total number of fetched objects 163
[11/08 16:36:38    230s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:38    230s] End delay calculation. (MEM=2159.62 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:38    230s] End delay calculation (fullDC). (MEM=2159.62 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:38    230s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2159.6M) ***
[11/08 16:36:38    230s] Begin: GigaOpt postEco DRV Optimization
[11/08 16:36:38    230s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/08 16:36:38    230s] *** DrvOpt #2 [begin] (optDesign #2) : totSession cpu/real = 0:03:50.9/0:20:59.0 (0.2), mem = 2159.6M
[11/08 16:36:38    230s] Info: 1 clock net  excluded from IPO operation.
[11/08 16:36:38    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6628.12
[11/08 16:36:38    230s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/08 16:36:38    230s] ### Creating PhyDesignMc. totSessionCpu=0:03:51 mem=2159.6M
[11/08 16:36:38    230s] OPERPROF: Starting DPlace-Init at level 1, MEM:2159.6M, EPOCH TIME: 1699441598.724740
[11/08 16:36:38    230s] Processing tracks to init pin-track alignment.
[11/08 16:36:38    230s] z: 2, totalTracks: 1
[11/08 16:36:38    230s] z: 4, totalTracks: 1
[11/08 16:36:38    230s] z: 6, totalTracks: 1
[11/08 16:36:38    230s] z: 8, totalTracks: 1
[11/08 16:36:38    230s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/08 16:36:38    230s] All LLGs are deleted
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2159.6M, EPOCH TIME: 1699441598.727041
[11/08 16:36:38    230s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2159.6M, EPOCH TIME: 1699441598.727269
[11/08 16:36:38    230s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2159.6M, EPOCH TIME: 1699441598.727399
[11/08 16:36:38    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    230s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2159.6M, EPOCH TIME: 1699441598.727559
[11/08 16:36:38    230s] Max number of tech site patterns supported in site array is 256.
[11/08 16:36:38    230s] Core basic site is gsclib090site
[11/08 16:36:38    230s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2159.6M, EPOCH TIME: 1699441598.736675
[11/08 16:36:38    230s] After signature check, allow fast init is true, keep pre-filter is true.
[11/08 16:36:38    230s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/08 16:36:38    230s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2159.6M, EPOCH TIME: 1699441598.736823
[11/08 16:36:38    230s] Fast DP-INIT is on for default
[11/08 16:36:38    230s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 16:36:38    230s] Atter site array init, number of instance map data is 0.
[11/08 16:36:38    230s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2159.6M, EPOCH TIME: 1699441598.737736
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s]  Skipping Bad Lib Cell Checking (CMU) !
[11/08 16:36:38    230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2159.6M, EPOCH TIME: 1699441598.738208
[11/08 16:36:38    230s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2159.6M, EPOCH TIME: 1699441598.738248
[11/08 16:36:38    230s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2159.6M, EPOCH TIME: 1699441598.738282
[11/08 16:36:38    230s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2159.6MB).
[11/08 16:36:38    230s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2159.6M, EPOCH TIME: 1699441598.738385
[11/08 16:36:38    230s] TotalInstCnt at PhyDesignMc Initialization: 149
[11/08 16:36:38    230s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:51 mem=2159.6M
[11/08 16:36:38    230s] ### Creating RouteCongInterface, started
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[11/08 16:36:38    230s] 
[11/08 16:36:38    230s] #optDebug: {0, 1.000}
[11/08 16:36:38    230s] ### Creating RouteCongInterface, finished
[11/08 16:36:38    230s] {MG  {8 0 4.5 0.3745} }
[11/08 16:36:38    230s] ### Creating LA Mngr. totSessionCpu=0:03:51 mem=2159.6M
[11/08 16:36:38    230s] ### Creating LA Mngr, finished. totSessionCpu=0:03:51 mem=2159.6M
[11/08 16:36:38    231s] [GPS-DRV] Optimizer parameters ============================= 
[11/08 16:36:38    231s] [GPS-DRV] maxDensity (design): 0.95
[11/08 16:36:38    231s] [GPS-DRV] maxLocalDensity: 0.98
[11/08 16:36:38    231s] [GPS-DRV] All active and enabled setup views
[11/08 16:36:38    231s] [GPS-DRV]     BC
[11/08 16:36:38    231s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/08 16:36:38    231s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/08 16:36:38    231s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/08 16:36:38    231s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/08 16:36:38    231s] [GPS-DRV] timing-driven DRV settings
[11/08 16:36:38    231s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/08 16:36:38    231s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2194.0M, EPOCH TIME: 1699441598.885125
[11/08 16:36:38    231s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2194.0M, EPOCH TIME: 1699441598.885189
[11/08 16:36:38    231s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/08 16:36:38    231s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/08 16:36:38    231s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/08 16:36:38    231s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/08 16:36:38    231s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/08 16:36:38    231s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/08 16:36:38    231s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0| 51.84%|          |         |
[11/08 16:36:38    231s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/08 16:36:38    231s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0| 51.84%| 0:00:00.0|  2210.0M|
[11/08 16:36:38    231s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/08 16:36:38    231s] Bottom Preferred Layer:
[11/08 16:36:38    231s]     None
[11/08 16:36:38    231s] Via Pillar Rule:
[11/08 16:36:38    231s]     None
[11/08 16:36:38    231s] 
[11/08 16:36:38    231s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2210.0M) ***
[11/08 16:36:38    231s] 
[11/08 16:36:38    231s] Total-nets :: 161, Stn-nets :: 0, ratio :: 0 %, Total-len 1787.51, Stn-len 0
[11/08 16:36:38    231s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2190.9M, EPOCH TIME: 1699441598.890769
[11/08 16:36:38    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[11/08 16:36:38    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:38    231s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2143.9M, EPOCH TIME: 1699441598.892426
[11/08 16:36:38    231s] TotalInstCnt at PhyDesignMc Destruction: 149
[11/08 16:36:38    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6628.12
[11/08 16:36:38    231s] *** DrvOpt #2 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:51.0/0:20:59.2 (0.2), mem = 2143.9M
[11/08 16:36:38    231s] 
[11/08 16:36:38    231s] =============================================================================================
[11/08 16:36:38    231s]  Step TAT Report : DrvOpt #2 / optDesign #2                                     21.15-s110_1
[11/08 16:36:38    231s] =============================================================================================
[11/08 16:36:38    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:38    231s] ---------------------------------------------------------------------------------------------
[11/08 16:36:38    231s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    231s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.8 % )     0:00:00.0 /  0:00:00.0    0.7
[11/08 16:36:38    231s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    231s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    231s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    231s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    231s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:38    231s] [ MISC                   ]          0:00:00.1  (  87.7 % )     0:00:00.1 /  0:00:00.2    1.1
[11/08 16:36:38    231s] ---------------------------------------------------------------------------------------------
[11/08 16:36:38    231s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:36:38    231s] ---------------------------------------------------------------------------------------------
[11/08 16:36:38    231s] 
[11/08 16:36:38    231s] End: GigaOpt postEco DRV Optimization
[11/08 16:36:38    231s] **INFO: Flow update: Design timing is met.
[11/08 16:36:38    231s] **INFO: Skipping refine place as no non-legal commits were detected
[11/08 16:36:38    231s] **INFO: Flow update: Design timing is met.
[11/08 16:36:38    231s] **INFO: Flow update: Design timing is met.
[11/08 16:36:38    231s] **INFO: Flow update: Design timing is met.
[11/08 16:36:38    231s] #optDebug: fT-D <X 1 0 0 0>
[11/08 16:36:38    231s] Register exp ratio and priority group on 0 nets on 163 nets : 
[11/08 16:36:38    231s] 
[11/08 16:36:38    231s] Active setup views:
[11/08 16:36:38    231s]  BC
[11/08 16:36:38    231s]   Dominating endpoints: 0
[11/08 16:36:38    231s]   Dominating TNS: -0.000
[11/08 16:36:38    231s] 
[11/08 16:36:38    231s] Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
[11/08 16:36:38    231s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/08 16:36:38    231s] Type 'man IMPEXT-3530' for more detail.
[11/08 16:36:38    231s] PreRoute RC Extraction called for design top.
[11/08 16:36:38    231s] RC Extraction called in multi-corner(1) mode.
[11/08 16:36:38    231s] RCMode: PreRoute
[11/08 16:36:38    231s]       RC Corner Indexes            0   
[11/08 16:36:38    231s] Capacitance Scaling Factor   : 1.00000 
[11/08 16:36:38    231s] Resistance Scaling Factor    : 1.00000 
[11/08 16:36:38    231s] Clock Cap. Scaling Factor    : 1.00000 
[11/08 16:36:38    231s] Clock Res. Scaling Factor    : 1.00000 
[11/08 16:36:38    231s] Shrink Factor                : 1.00000
[11/08 16:36:38    231s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/08 16:36:38    231s] Using capacitance table file ...
[11/08 16:36:38    231s] 
[11/08 16:36:38    231s] Trim Metal Layers:
[11/08 16:36:38    231s] LayerId::1 widthSet size::4
[11/08 16:36:38    231s] LayerId::2 widthSet size::4
[11/08 16:36:38    231s] LayerId::3 widthSet size::4
[11/08 16:36:38    231s] LayerId::4 widthSet size::4
[11/08 16:36:38    231s] LayerId::5 widthSet size::4
[11/08 16:36:38    231s] LayerId::6 widthSet size::4
[11/08 16:36:38    231s] LayerId::7 widthSet size::4
[11/08 16:36:38    231s] LayerId::8 widthSet size::4
[11/08 16:36:38    231s] LayerId::9 widthSet size::3
[11/08 16:36:38    231s] Updating RC grid for preRoute extraction ...
[11/08 16:36:38    231s] eee: pegSigSF::1.070000
[11/08 16:36:38    231s] Initializing multi-corner capacitance tables ... 
[11/08 16:36:38    231s] Initializing multi-corner resistance tables ...
[11/08 16:36:38    231s] eee: l::1 avDens::0.094019 usedTrk::50.770306 availTrk::540.000000 sigTrk::50.770306
[11/08 16:36:38    231s] eee: l::2 avDens::0.070051 usedTrk::37.827778 availTrk::540.000000 sigTrk::37.827778
[11/08 16:36:38    231s] eee: l::3 avDens::0.037019 usedTrk::23.322222 availTrk::630.000000 sigTrk::23.322222
[11/08 16:36:38    231s] eee: l::4 avDens::0.001235 usedTrk::0.555556 availTrk::450.000000 sigTrk::0.555556
[11/08 16:36:38    231s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:38    231s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:36:38    231s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:36:38    231s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:36:38    231s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:36:38    231s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:36:38    231s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=1.000000 uaWlH=0.008112 aWlH=0.000000 lMod=0 pMax=0.805700 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:36:38    231s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2126.527M)
[11/08 16:36:38    231s] Starting delay calculation for Setup views
[11/08 16:36:39    231s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/08 16:36:39    231s] #################################################################################
[11/08 16:36:39    231s] # Design Stage: PreRoute
[11/08 16:36:39    231s] # Design Name: top
[11/08 16:36:39    231s] # Design Mode: 90nm
[11/08 16:36:39    231s] # Analysis Mode: MMMC Non-OCV 
[11/08 16:36:39    231s] # Parasitics Mode: No SPEF/RCDB 
[11/08 16:36:39    231s] # Signoff Settings: SI Off 
[11/08 16:36:39    231s] #################################################################################
[11/08 16:36:39    231s] Calculate delays in BcWc mode...
[11/08 16:36:39    231s] Topological Sorting (REAL = 0:00:00.0, MEM = 2142.1M, InitMEM = 2142.1M)
[11/08 16:36:39    231s] Start delay calculation (fullDC) (1 T). (MEM=2142.07)
[11/08 16:36:39    231s] End AAE Lib Interpolated Model. (MEM=2142.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:39    231s] Total number of fetched objects 163
[11/08 16:36:39    231s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/08 16:36:39    231s] End delay calculation. (MEM=2158.5 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:39    231s] End delay calculation (fullDC). (MEM=2158.5 CPU=0:00:00.0 REAL=0:00:00.0)
[11/08 16:36:39    231s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2158.5M) ***
[11/08 16:36:39    231s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:03:51 mem=2158.5M)
[11/08 16:36:39    231s] Reported timing to dir ./timingReports
[11/08 16:36:39    231s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2024.2M, totSessionCpu=0:03:51 **
[11/08 16:36:39    231s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2115.5M, EPOCH TIME: 1699441599.121720
[11/08 16:36:39    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:39    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:39    231s] 
[11/08 16:36:39    231s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:39    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2115.5M, EPOCH TIME: 1699441599.131873
[11/08 16:36:39    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:39    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:40    231s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.719  |  1.097  |  0.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   36    |   12    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2130.9M, EPOCH TIME: 1699441600.970043
[11/08 16:36:40    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:40    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:40    231s] 
[11/08 16:36:40    231s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:40    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2130.9M, EPOCH TIME: 1699441600.980161
[11/08 16:36:40    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:40    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:40    231s] Density: 51.838%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2130.9M, EPOCH TIME: 1699441600.983442
[11/08 16:36:40    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:40    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:40    231s] 
[11/08 16:36:40    231s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/08 16:36:40    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2130.9M, EPOCH TIME: 1699441600.993240
[11/08 16:36:40    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:153).
[11/08 16:36:40    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:40    231s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2026.5M, totSessionCpu=0:03:51 **
[11/08 16:36:40    231s] 
[11/08 16:36:40    231s] TimeStamp Deleting Cell Server Begin ...
[11/08 16:36:40    231s] Deleting Lib Analyzer.
[11/08 16:36:41    231s] 
[11/08 16:36:41    231s] TimeStamp Deleting Cell Server End ...
[11/08 16:36:41    231s] *** Finished optDesign ***
[11/08 16:36:41    231s] 
[11/08 16:36:41    231s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.2 real=0:00:08.0)
[11/08 16:36:41    231s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[11/08 16:36:41    231s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.9 real=0:00:00.9)
[11/08 16:36:41    231s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[11/08 16:36:41    231s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/08 16:36:41    231s] Info: Destroy the CCOpt slew target map.
[11/08 16:36:41    231s] clean pInstBBox. size 0
[11/08 16:36:41    231s] All LLGs are deleted
[11/08 16:36:41    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:41    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/08 16:36:41    231s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2130.9M, EPOCH TIME: 1699441601.035893
[11/08 16:36:41    231s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2130.9M, EPOCH TIME: 1699441601.035963
[11/08 16:36:41    231s] Info: pop threads available for lower-level modules during optimization.
[11/08 16:36:41    231s] *** optDesign #2 [finish] : cpu/real = 0:00:05.0/0:00:06.8 (0.7), totSession cpu/real = 0:03:51.4/0:21:01.3 (0.2), mem = 2130.9M
[11/08 16:36:41    231s] 
[11/08 16:36:41    231s] =============================================================================================
[11/08 16:36:41    231s]  Final TAT Report : optDesign #2                                                21.15-s110_1
[11/08 16:36:41    231s] =============================================================================================
[11/08 16:36:41    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/08 16:36:41    231s] ---------------------------------------------------------------------------------------------
[11/08 16:36:41    231s] [ InitOpt                ]      1   0:00:01.7  (  24.6 % )     0:00:01.7 /  0:00:01.7    1.0
[11/08 16:36:41    231s] [ GlobalOpt              ]      1   0:00:01.1  (  15.5 % )     0:00:01.1 /  0:00:01.0    1.0
[11/08 16:36:41    231s] [ DrvOpt                 ]      2   0:00:00.4  (   5.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/08 16:36:41    231s] [ AreaOpt                ]      1   0:00:00.8  (  12.3 % )     0:00:00.9 /  0:00:00.9    1.0
[11/08 16:36:41    231s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:41    231s] [ OptSummaryReport       ]      2   0:00:00.1  (   1.1 % )     0:00:01.9 /  0:00:00.1    0.1
[11/08 16:36:41    231s] [ DrvReport              ]      2   0:00:01.8  (  26.3 % )     0:00:01.8 /  0:00:00.0    0.0
[11/08 16:36:41    231s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:41    231s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:41    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:41    231s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[11/08 16:36:41    231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:41    231s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:41    231s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:41    231s] [ RefinePlace            ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/08 16:36:41    231s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    1.0
[11/08 16:36:41    231s] [ ExtractRC              ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/08 16:36:41    231s] [ TimingUpdate           ]     23   0:00:00.1  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:36:41    231s] [ FullDelayCalc          ]      3   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/08 16:36:41    231s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/08 16:36:41    231s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/08 16:36:41    231s] [ MISC                   ]          0:00:00.5  (   7.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/08 16:36:41    231s] ---------------------------------------------------------------------------------------------
[11/08 16:36:41    231s]  optDesign #2 TOTAL                 0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:05.0    0.7
[11/08 16:36:41    231s] ---------------------------------------------------------------------------------------------
[11/08 16:36:41    231s] 
[11/08 16:37:11    234s] <CMD> report_area
[11/08 16:37:54    239s] <CMD> report_power
[11/08 16:37:54    239s] env CDS_WORKAREA is set to /home/licet/macpro
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Power Net Detected:
[11/08 16:37:54    239s]         Voltage	    Name
[11/08 16:37:54    239s]              0V	    VSS
[11/08 16:37:54    239s]            1.1V	    VDD
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Begin Power Analysis
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s]              0V	    VSS
[11/08 16:37:54    239s]            1.1V	    VDD
[11/08 16:37:54    239s] Begin Processing Timing Library for Power Calculation
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Begin Processing Timing Library for Power Calculation
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Begin Processing Power Net/Grid for Power Calculation
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.45MB/3650.22MB/2034.06MB)
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Begin Processing Timing Window Data for Power Calculation
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] clk(500MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.45MB/3650.22MB/2034.06MB)
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Begin Processing User Attributes
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.82MB/3650.22MB/2034.06MB)
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Begin Processing Signal Activity
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.82MB/3650.22MB/2034.06MB)
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Begin Power Computation
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s]       ----------------------------------------------------------
[11/08 16:37:54    239s]       # of cell(s) missing both power/leakage table: 0
[11/08 16:37:54    239s]       # of cell(s) missing power table: 0
[11/08 16:37:54    239s]       # of cell(s) missing leakage table: 0
[11/08 16:37:54    239s]       ----------------------------------------------------------
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s]       # of MSMV cell(s) missing power_level: 0
[11/08 16:37:54    239s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.88MB/3650.22MB/2034.06MB)
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Begin Processing User Attributes
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.88MB/3650.22MB/2034.06MB)
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.88MB/3650.22MB/2034.06MB)
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] *



[11/08 16:37:54    239s] Total Power
[11/08 16:37:54    239s] -----------------------------------------------------------------------------------------
[11/08 16:37:54    239s] Total Internal Power:        0.39526972 	   71.4134%
[11/08 16:37:54    239s] Total Switching Power:       0.14829223 	   26.7920%
[11/08 16:37:54    239s] Total Leakage Power:         0.00993300 	    1.7946%
[11/08 16:37:54    239s] Total Power:                 0.55349495
[11/08 16:37:54    239s] -----------------------------------------------------------------------------------------
[11/08 16:37:54    239s] Processing average sequential pin duty cycle 
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/08 16:37:54    239s] Summary for sequential cells identification: 
[11/08 16:37:54    239s]   Identified SBFF number: 112
[11/08 16:37:54    239s]   Identified MBFF number: 0
[11/08 16:37:54    239s]   Identified SB Latch number: 0
[11/08 16:37:54    239s]   Identified MB Latch number: 0
[11/08 16:37:54    239s]   Not identified SBFF number: 8
[11/08 16:37:54    239s]   Not identified MBFF number: 0
[11/08 16:37:54    239s]   Not identified SB Latch number: 0
[11/08 16:37:54    239s]   Not identified MB Latch number: 0
[11/08 16:37:54    239s]   Number of sequential cells which are not FFs: 32
[11/08 16:37:54    239s]  Visiting view : BC
[11/08 16:37:54    239s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/08 16:37:54    239s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/08 16:37:54    239s]  Visiting view : WC
[11/08 16:37:54    239s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/08 16:37:54    239s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/08 16:37:54    239s] TLC MultiMap info (StdDelay):
[11/08 16:37:54    239s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[11/08 16:37:54    239s]   : MAX + SLOW + 1 + Rc := 36ps
[11/08 16:37:54    239s]   : MIN + FAST + 1 + no RcCorner := 11ps
[11/08 16:37:54    239s]   : MIN + FAST + 1 + Rc := 12.1ps
[11/08 16:37:54    239s]  Setting StdDelay to: 12.1ps
[11/08 16:37:54    239s] 
[11/08 16:37:54    239s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/08 16:40:34    258s] <CMD> reset_parasitics
[11/08 16:40:34    258s] Reset Parastics called with the command reset_parasiticsPerforming RC Extraction ...
[11/08 16:40:34    258s] <CMD> extractRC
[11/08 16:40:34    258s] Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
[11/08 16:40:34    258s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/08 16:40:34    258s] Type 'man IMPEXT-3530' for more detail.
[11/08 16:40:34    258s] PreRoute RC Extraction called for design top.
[11/08 16:40:34    258s] RC Extraction called in multi-corner(1) mode.
[11/08 16:40:34    258s] RCMode: PreRoute
[11/08 16:40:34    258s]       RC Corner Indexes            0   
[11/08 16:40:34    258s] Capacitance Scaling Factor   : 1.00000 
[11/08 16:40:34    258s] Resistance Scaling Factor    : 1.00000 
[11/08 16:40:34    258s] Clock Cap. Scaling Factor    : 1.00000 
[11/08 16:40:34    258s] Clock Res. Scaling Factor    : 1.00000 
[11/08 16:40:34    258s] Shrink Factor                : 1.00000
[11/08 16:40:34    258s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/08 16:40:34    258s] Using capacitance table file ...
[11/08 16:40:34    258s] 
[11/08 16:40:34    258s] Trim Metal Layers:
[11/08 16:40:34    258s] LayerId::1 widthSet size::4
[11/08 16:40:34    258s] LayerId::2 widthSet size::4
[11/08 16:40:34    258s] LayerId::3 widthSet size::4
[11/08 16:40:34    258s] LayerId::4 widthSet size::4
[11/08 16:40:34    258s] LayerId::5 widthSet size::4
[11/08 16:40:34    258s] LayerId::6 widthSet size::4
[11/08 16:40:34    258s] LayerId::7 widthSet size::4
[11/08 16:40:34    258s] LayerId::8 widthSet size::4
[11/08 16:40:34    258s] LayerId::9 widthSet size::3
[11/08 16:40:34    258s] Updating RC grid for preRoute extraction ...
[11/08 16:40:34    258s] eee: pegSigSF::1.070000
[11/08 16:40:34    258s] Initializing multi-corner capacitance tables ... 
[11/08 16:40:34    258s] Initializing multi-corner resistance tables ...
[11/08 16:40:34    258s] eee: l::1 avDens::0.094019 usedTrk::50.770306 availTrk::540.000000 sigTrk::50.770306
[11/08 16:40:34    258s] eee: l::2 avDens::0.070051 usedTrk::37.827778 availTrk::540.000000 sigTrk::37.827778
[11/08 16:40:34    258s] eee: l::3 avDens::0.037019 usedTrk::23.322222 availTrk::630.000000 sigTrk::23.322222
[11/08 16:40:34    258s] eee: l::4 avDens::0.001235 usedTrk::0.555556 availTrk::450.000000 sigTrk::0.555556
[11/08 16:40:34    258s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:40:34    258s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:40:34    258s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:40:34    258s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:40:34    258s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:40:34    258s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:40:34    258s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=1.000000 uaWlH=0.008112 aWlH=0.000000 lMod=0 pMax=0.805700 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:40:34    258s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2066.926M)
[11/08 16:40:35    258s] <CMD> reset_parasitics
[11/08 16:40:35    258s] Reset Parastics called with the command reset_parasiticsPerforming RC Extraction ...
[11/08 16:40:35    258s] <CMD> extractRC
[11/08 16:40:35    258s] Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
[11/08 16:40:35    258s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/08 16:40:35    258s] Type 'man IMPEXT-3530' for more detail.
[11/08 16:40:35    258s] PreRoute RC Extraction called for design top.
[11/08 16:40:35    258s] RC Extraction called in multi-corner(1) mode.
[11/08 16:40:35    258s] RCMode: PreRoute
[11/08 16:40:35    258s]       RC Corner Indexes            0   
[11/08 16:40:35    258s] Capacitance Scaling Factor   : 1.00000 
[11/08 16:40:35    258s] Resistance Scaling Factor    : 1.00000 
[11/08 16:40:35    258s] Clock Cap. Scaling Factor    : 1.00000 
[11/08 16:40:35    258s] Clock Res. Scaling Factor    : 1.00000 
[11/08 16:40:35    258s] Shrink Factor                : 1.00000
[11/08 16:40:35    258s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/08 16:40:35    258s] Using capacitance table file ...
[11/08 16:40:35    258s] 
[11/08 16:40:35    258s] Trim Metal Layers:
[11/08 16:40:35    258s] LayerId::1 widthSet size::4
[11/08 16:40:35    258s] LayerId::2 widthSet size::4
[11/08 16:40:35    258s] LayerId::3 widthSet size::4
[11/08 16:40:35    258s] LayerId::4 widthSet size::4
[11/08 16:40:35    258s] LayerId::5 widthSet size::4
[11/08 16:40:35    258s] LayerId::6 widthSet size::4
[11/08 16:40:35    258s] LayerId::7 widthSet size::4
[11/08 16:40:35    258s] LayerId::8 widthSet size::4
[11/08 16:40:35    258s] LayerId::9 widthSet size::3
[11/08 16:40:35    258s] Updating RC grid for preRoute extraction ...
[11/08 16:40:35    258s] eee: pegSigSF::1.070000
[11/08 16:40:35    258s] Initializing multi-corner capacitance tables ... 
[11/08 16:40:35    258s] Initializing multi-corner resistance tables ...
[11/08 16:40:35    258s] eee: l::1 avDens::0.094019 usedTrk::50.770306 availTrk::540.000000 sigTrk::50.770306
[11/08 16:40:35    258s] eee: l::2 avDens::0.070051 usedTrk::37.827778 availTrk::540.000000 sigTrk::37.827778
[11/08 16:40:35    258s] eee: l::3 avDens::0.037019 usedTrk::23.322222 availTrk::630.000000 sigTrk::23.322222
[11/08 16:40:35    258s] eee: l::4 avDens::0.001235 usedTrk::0.555556 availTrk::450.000000 sigTrk::0.555556
[11/08 16:40:35    258s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:40:35    258s] eee: l::6 avDens::0.002611 usedTrk::0.704981 availTrk::270.000000 sigTrk::0.704981
[11/08 16:40:35    258s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 16:40:35    258s] eee: l::8 avDens::0.047784 usedTrk::11.468199 availTrk::240.000000 sigTrk::11.468199
[11/08 16:40:35    258s] eee: l::9 avDens::0.096274 usedTrk::25.994061 availTrk::270.000000 sigTrk::25.994061
[11/08 16:40:35    258s] {RT Rc 0 9 9 {8 0} 1}
[11/08 16:40:35    258s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.400000 uaWl=1.000000 uaWlH=0.008112 aWlH=0.000000 lMod=0 pMax=0.805700 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/08 16:40:35    258s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2049.410M)
[11/08 16:40:40    259s] <CMD> getMultiCpuUsage -localCpu
[11/08 16:40:40    259s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/08 16:40:40    259s] <CMD> get_verify_drc_mode -quiet -area
[11/08 16:40:40    259s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/08 16:40:40    259s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/08 16:40:40    259s] <CMD> get_verify_drc_mode -check_only -quiet
[11/08 16:40:40    259s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/08 16:40:40    259s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/08 16:40:40    259s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/08 16:40:40    259s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/08 16:40:40    259s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/08 16:40:40    259s] <CMD> get_verify_drc_mode -limit -quiet
[11/08 16:40:44    259s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
[11/08 16:40:44    259s] <CMD> verify_drc
[11/08 16:40:44    259s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/08 16:40:44    259s] #-check_same_via_cell true               # bool, default=false, user setting
[11/08 16:40:44    259s] #-report top.drc.rpt                     # string, default="", user setting
[11/08 16:40:44    259s]  *** Starting Verify DRC (MEM: 2055.4) ***
[11/08 16:40:44    259s] 
[11/08 16:40:44    259s]   VERIFY DRC ...... Starting Verification
[11/08 16:40:44    259s]   VERIFY DRC ...... Initializing
[11/08 16:40:44    259s]   VERIFY DRC ...... Deleting Existing Violations
[11/08 16:40:44    259s]   VERIFY DRC ...... Creating Sub-Areas
[11/08 16:40:44    259s]   VERIFY DRC ...... Using new threading
[11/08 16:40:44    259s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 58.000 56.550} 1 of 1
[11/08 16:40:44    259s]   VERIFY DRC ...... Sub-Area : 1 complete 993 Viols.
[11/08 16:40:44    259s] 
[11/08 16:40:44    259s]   Verification Complete : 993 Viols.
[11/08 16:40:44    259s] 
[11/08 16:40:44    259s]  Violation Summary By Layer and Type:
[11/08 16:40:44    259s] 
[11/08 16:40:44    259s] 	          Short   MetSpc      Mar outOfDie   CShort   AdjCut   CutSpc   Totals
[11/08 16:40:44    259s] 	Metal1      497      362        0        0        0        0        0      859
[11/08 16:40:44    259s] 	Via1          0        0        0        0       12        4        1       17
[11/08 16:40:44    259s] 	Metal2       41        0       56       11        0        0        0      108
[11/08 16:40:44    259s] 	Via2          0        0        0        0        1        0        0        1
[11/08 16:40:44    259s] 	Metal3        0        0        1        7        0        0        0        8
[11/08 16:40:44    259s] 	Totals      538      362       57       18       13        4        1      993
[11/08 16:40:44    259s] 
[11/08 16:40:44    259s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[11/08 16:40:44    259s] 
[11/08 16:40:44    259s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/08 16:40:45    259s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
[11/08 16:40:45    259s] <CMD> verify_drc
[11/08 16:40:45    259s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/08 16:40:45    259s] #-check_same_via_cell true               # bool, default=false, user setting
[11/08 16:40:45    259s] #-report top.drc.rpt                     # string, default="", user setting
[11/08 16:40:45    259s]  *** Starting Verify DRC (MEM: 2309.5) ***
[11/08 16:40:45    259s] 
[11/08 16:40:45    259s]   VERIFY DRC ...... Starting Verification
[11/08 16:40:45    259s]   VERIFY DRC ...... Initializing
[11/08 16:40:45    259s]   VERIFY DRC ...... Deleting Existing Violations
[11/08 16:40:45    259s]   VERIFY DRC ...... Creating Sub-Areas
[11/08 16:40:45    259s]   VERIFY DRC ...... Using new threading
[11/08 16:40:45    259s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 58.000 56.550} 1 of 1
[11/08 16:40:45    259s]   VERIFY DRC ...... Sub-Area : 1 complete 993 Viols.
[11/08 16:40:45    259s] 
[11/08 16:40:45    259s]   Verification Complete : 993 Viols.
[11/08 16:40:45    259s] 
[11/08 16:40:45    259s]  Violation Summary By Layer and Type:
[11/08 16:40:45    259s] 
[11/08 16:40:45    259s] 	          Short   MetSpc      Mar outOfDie   CShort   AdjCut   CutSpc   Totals
[11/08 16:40:45    259s] 	Metal1      497      362        0        0        0        0        0      859
[11/08 16:40:45    259s] 	Via1          0        0        0        0       12        4        1       17
[11/08 16:40:45    259s] 	Metal2       41        0       56       11        0        0        0      108
[11/08 16:40:45    259s] 	Via2          0        0        0        0        1        0        0        1
[11/08 16:40:45    259s] 	Metal3        0        0        1        7        0        0        0        8
[11/08 16:40:45    259s] 	Totals      538      362       57       18       13        4        1      993
[11/08 16:40:45    259s] 
[11/08 16:40:45    259s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[11/08 16:40:45    259s] 
[11/08 16:40:45    259s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/08 16:40:48    260s] <CMD> zoomSelected
[11/08 16:40:51    260s] <CMD> zoomBox -2.26300 10.00150 65.96750 48.24050
[11/08 16:40:51    260s] <CMD> zoomBox -42.10750 -19.27650 138.80500 82.11400
[11/08 16:40:52    260s] <CMD> zoomBox -39.99700 -12.73900 113.77850 73.44300
[11/08 16:42:15    270s] <CMD> ui_view_box
[11/08 16:42:15    270s] <CMD> ui_view_box
[11/08 16:42:15    270s] <CMD> dbquery -area {-39.997 -12.739 113.7785 73.443} -objType inst
[11/08 16:42:15    270s] <CMD> dbquery -area {-39.997 -12.739 113.7785 73.443} -objType regular
[11/08 16:42:15    270s] <CMD> dbquery -area {-39.997 -12.739 113.7785 73.443} -objType special
[11/08 16:44:13    312s] <CMD> saveDesign top.enc
[11/08 16:44:13    312s] #% Begin save design ... (date=11/08 16:44:13, mem=1994.6M)
[11/08 16:44:13    312s] % Begin Save ccopt configuration ... (date=11/08 16:44:13, mem=1994.6M)
[11/08 16:44:13    313s] % End Save ccopt configuration ... (date=11/08 16:44:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1995.3M, current mem=1995.3M)
[11/08 16:44:13    313s] % Begin Save netlist data ... (date=11/08 16:44:13, mem=1995.3M)
[11/08 16:44:13    313s] Writing Binary DB to top.enc.dat/top.v.bin in single-threaded mode...
[11/08 16:44:13    313s] % End Save netlist data ... (date=11/08 16:44:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1995.9M, current mem=1995.9M)
[11/08 16:44:13    313s] Saving symbol-table file ...
[11/08 16:44:14    313s] Saving congestion map file top.enc.dat/top.route.congmap.gz ...
[11/08 16:44:14    313s] % Begin Save AAE data ... (date=11/08 16:44:14, mem=1996.1M)
[11/08 16:44:14    313s] Saving AAE Data ...
[11/08 16:44:14    313s] % End Save AAE data ... (date=11/08 16:44:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1996.1M, current mem=1996.1M)
[11/08 16:44:14    313s] Saving preference file top.enc.dat/gui.pref.tcl ...
[11/08 16:44:14    313s] Saving mode setting ...
[11/08 16:44:14    313s] Saving global file ...
[11/08 16:44:14    313s] % Begin Save floorplan data ... (date=11/08 16:44:14, mem=1997.6M)
[11/08 16:44:14    313s] Saving floorplan file ...
[11/08 16:44:14    313s] % End Save floorplan data ... (date=11/08 16:44:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1997.7M, current mem=1997.7M)
[11/08 16:44:14    313s] Saving PG file top.enc.dat/top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Nov  8 16:44:14 2023)
[11/08 16:44:14    313s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2119.2M) ***
[11/08 16:44:14    313s] Saving Drc markers ...
[11/08 16:44:15    313s] ... 993 markers are saved ...
[11/08 16:44:15    313s] ... 993 geometry drc markers are saved ...
[11/08 16:44:15    313s] ... 0 antenna drc markers are saved ...
[11/08 16:44:15    313s] % Begin Save placement data ... (date=11/08 16:44:15, mem=1997.7M)
[11/08 16:44:15    313s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 16:44:15    313s] Save Adaptive View Pruning View Names to Binary file
[11/08 16:44:15    313s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2122.2M) ***
[11/08 16:44:15    313s] % End Save placement data ... (date=11/08 16:44:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.0M, current mem=1998.0M)
[11/08 16:44:15    313s] % Begin Save routing data ... (date=11/08 16:44:15, mem=1998.0M)
[11/08 16:44:15    313s] Saving route file ...
[11/08 16:44:15    313s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2119.2M) ***
[11/08 16:44:15    313s] % End Save routing data ... (date=11/08 16:44:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.2M, current mem=1998.2M)
[11/08 16:44:15    313s] Saving property file top.enc.dat/top.prop
[11/08 16:44:15    313s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2122.2M) ***
[11/08 16:44:15    313s] #Saving pin access data to file top.enc.dat/top.apa ...
[11/08 16:44:15    313s] #
[11/08 16:44:15    313s] % Begin Save power constraints data ... (date=11/08 16:44:15, mem=1999.5M)
[11/08 16:44:15    313s] % End Save power constraints data ... (date=11/08 16:44:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1999.5M, current mem=1999.5M)
[11/08 16:44:16    313s] Generated self-contained design top.enc.dat
[11/08 16:44:16    313s] #% End save design ... (date=11/08 16:44:16, total cpu=0:00:00.4, real=0:00:03.0, peak res=2002.4M, current mem=2002.4M)
[11/08 16:44:16    313s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 16:44:16    313s] 
[11/08 16:44:26    314s] <CMD> saveDesign top.enc
[11/08 16:44:26    314s] #% Begin save design ... (date=11/08 16:44:26, mem=2003.6M)
[11/08 16:44:26    314s] % Begin Save ccopt configuration ... (date=11/08 16:44:26, mem=2003.6M)
[11/08 16:44:26    314s] % End Save ccopt configuration ... (date=11/08 16:44:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.6M, current mem=2003.6M)
[11/08 16:44:26    314s] % Begin Save netlist data ... (date=11/08 16:44:26, mem=2003.6M)
[11/08 16:44:26    314s] Writing Binary DB to top.enc.dat.tmp/top.v.bin in single-threaded mode...
[11/08 16:44:26    314s] % End Save netlist data ... (date=11/08 16:44:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.7M, current mem=2003.7M)
[11/08 16:44:26    314s] Saving symbol-table file ...
[11/08 16:44:26    314s] Saving congestion map file top.enc.dat.tmp/top.route.congmap.gz ...
[11/08 16:44:27    314s] % Begin Save AAE data ... (date=11/08 16:44:27, mem=2003.7M)
[11/08 16:44:27    314s] Saving AAE Data ...
[11/08 16:44:27    314s] % End Save AAE data ... (date=11/08 16:44:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.7M, current mem=2003.7M)
[11/08 16:44:27    314s] Saving preference file top.enc.dat.tmp/gui.pref.tcl ...
[11/08 16:44:27    314s] Saving mode setting ...
[11/08 16:44:27    314s] Saving global file ...
[11/08 16:44:27    314s] % Begin Save floorplan data ... (date=11/08 16:44:27, mem=2003.8M)
[11/08 16:44:27    314s] Saving floorplan file ...
[11/08 16:44:27    314s] % End Save floorplan data ... (date=11/08 16:44:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.8M, current mem=2003.8M)
[11/08 16:44:27    314s] Saving PG file top.enc.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Nov  8 16:44:27 2023)
[11/08 16:44:27    314s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2143.9M) ***
[11/08 16:44:27    314s] Saving Drc markers ...
[11/08 16:44:28    314s] ... 993 markers are saved ...
[11/08 16:44:28    314s] ... 993 geometry drc markers are saved ...
[11/08 16:44:28    314s] ... 0 antenna drc markers are saved ...
[11/08 16:44:28    314s] % Begin Save placement data ... (date=11/08 16:44:28, mem=2003.8M)
[11/08 16:44:28    314s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 16:44:28    314s] Save Adaptive View Pruning View Names to Binary file
[11/08 16:44:28    314s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2146.9M) ***
[11/08 16:44:28    314s] % End Save placement data ... (date=11/08 16:44:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.8M, current mem=2003.8M)
[11/08 16:44:28    314s] % Begin Save routing data ... (date=11/08 16:44:28, mem=2003.8M)
[11/08 16:44:28    314s] Saving route file ...
[11/08 16:44:28    314s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2143.9M) ***
[11/08 16:44:28    314s] % End Save routing data ... (date=11/08 16:44:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.8M, current mem=2003.8M)
[11/08 16:44:28    314s] Saving property file top.enc.dat.tmp/top.prop
[11/08 16:44:28    314s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2146.9M) ***
[11/08 16:44:28    314s] #Saving pin access data to file top.enc.dat.tmp/top.apa ...
[11/08 16:44:28    314s] #
[11/08 16:44:28    314s] % Begin Save power constraints data ... (date=11/08 16:44:28, mem=2003.8M)
[11/08 16:44:28    314s] % End Save power constraints data ... (date=11/08 16:44:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.8M, current mem=2003.8M)
[11/08 16:44:28    314s] Generated self-contained design top.enc.dat.tmp
[11/08 16:44:28    315s] #% End save design ... (date=11/08 16:44:28, total cpu=0:00:00.4, real=0:00:02.0, peak res=2006.0M, current mem=2006.0M)
[11/08 16:44:28    315s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 16:44:28    315s] 
[11/08 16:44:28    315s] <CMD> saveDesign top.enc
[11/08 16:44:29    315s] #% Begin save design ... (date=11/08 16:44:28, mem=2006.0M)
[11/08 16:44:29    315s] % Begin Save ccopt configuration ... (date=11/08 16:44:29, mem=2006.0M)
[11/08 16:44:29    315s] % End Save ccopt configuration ... (date=11/08 16:44:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
[11/08 16:44:29    315s] % Begin Save netlist data ... (date=11/08 16:44:29, mem=2006.0M)
[11/08 16:44:29    315s] Writing Binary DB to top.enc.dat.tmp/top.v.bin in single-threaded mode...
[11/08 16:44:29    315s] % End Save netlist data ... (date=11/08 16:44:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
[11/08 16:44:29    315s] Saving symbol-table file ...
[11/08 16:44:29    315s] Saving congestion map file top.enc.dat.tmp/top.route.congmap.gz ...
[11/08 16:44:29    315s] % Begin Save AAE data ... (date=11/08 16:44:29, mem=2006.0M)
[11/08 16:44:29    315s] Saving AAE Data ...
[11/08 16:44:29    315s] % End Save AAE data ... (date=11/08 16:44:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
[11/08 16:44:29    315s] Saving preference file top.enc.dat.tmp/gui.pref.tcl ...
[11/08 16:44:29    315s] Saving mode setting ...
[11/08 16:44:29    315s] Saving global file ...
[11/08 16:44:29    315s] % Begin Save floorplan data ... (date=11/08 16:44:29, mem=2006.0M)
[11/08 16:44:29    315s] Saving floorplan file ...
[11/08 16:44:30    315s] % End Save floorplan data ... (date=11/08 16:44:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=2006.0M, current mem=2006.0M)
[11/08 16:44:30    315s] Saving PG file top.enc.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Nov  8 16:44:30 2023)
[11/08 16:44:30    315s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2156.5M) ***
[11/08 16:44:30    315s] Saving Drc markers ...
[11/08 16:44:30    315s] ... 993 markers are saved ...
[11/08 16:44:30    315s] ... 993 geometry drc markers are saved ...
[11/08 16:44:30    315s] ... 0 antenna drc markers are saved ...
[11/08 16:44:30    315s] % Begin Save placement data ... (date=11/08 16:44:30, mem=2006.0M)
[11/08 16:44:30    315s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 16:44:30    315s] Save Adaptive View Pruning View Names to Binary file
[11/08 16:44:30    315s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2159.5M) ***
[11/08 16:44:30    315s] % End Save placement data ... (date=11/08 16:44:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
[11/08 16:44:30    315s] % Begin Save routing data ... (date=11/08 16:44:30, mem=2006.0M)
[11/08 16:44:30    315s] Saving route file ...
[11/08 16:44:30    315s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2156.5M) ***
[11/08 16:44:30    315s] % End Save routing data ... (date=11/08 16:44:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
[11/08 16:44:30    315s] Saving property file top.enc.dat.tmp/top.prop
[11/08 16:44:30    315s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2159.5M) ***
[11/08 16:44:30    315s] #Saving pin access data to file top.enc.dat.tmp/top.apa ...
[11/08 16:44:31    315s] #
[11/08 16:44:31    315s] % Begin Save power constraints data ... (date=11/08 16:44:31, mem=2006.0M)
[11/08 16:44:31    315s] % End Save power constraints data ... (date=11/08 16:44:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
[11/08 16:44:31    315s] Generated self-contained design top.enc.dat.tmp
[11/08 16:44:31    315s] #% End save design ... (date=11/08 16:44:31, total cpu=0:00:00.4, real=0:00:02.0, peak res=2006.0M, current mem=2006.0M)
[11/08 16:44:31    315s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 16:44:31    315s] 
[11/08 16:44:31    315s] <CMD> saveDesign top.enc
[11/08 16:44:31    315s] #% Begin save design ... (date=11/08 16:44:31, mem=2006.0M)
[11/08 16:44:31    315s] % Begin Save ccopt configuration ... (date=11/08 16:44:31, mem=2006.0M)
[11/08 16:44:31    315s] % End Save ccopt configuration ... (date=11/08 16:44:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
[11/08 16:44:31    315s] % Begin Save netlist data ... (date=11/08 16:44:31, mem=2006.0M)
[11/08 16:44:31    315s] Writing Binary DB to top.enc.dat.tmp/top.v.bin in single-threaded mode...
[11/08 16:44:31    315s] % End Save netlist data ... (date=11/08 16:44:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
[11/08 16:44:31    315s] Saving symbol-table file ...
[11/08 16:44:31    315s] Saving congestion map file top.enc.dat.tmp/top.route.congmap.gz ...
[11/08 16:44:31    315s] % Begin Save AAE data ... (date=11/08 16:44:31, mem=2008.8M)
[11/08 16:44:31    315s] Saving AAE Data ...
[11/08 16:44:31    315s] % End Save AAE data ... (date=11/08 16:44:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:31    315s] Saving preference file top.enc.dat.tmp/gui.pref.tcl ...
[11/08 16:44:31    315s] Saving mode setting ...
[11/08 16:44:31    315s] Saving global file ...
[11/08 16:44:32    315s] % Begin Save floorplan data ... (date=11/08 16:44:32, mem=2008.8M)
[11/08 16:44:32    315s] Saving floorplan file ...
[11/08 16:44:32    315s] % End Save floorplan data ... (date=11/08 16:44:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:32    315s] Saving PG file top.enc.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Nov  8 16:44:32 2023)
[11/08 16:44:32    315s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2156.1M) ***
[11/08 16:44:32    315s] Saving Drc markers ...
[11/08 16:44:32    315s] ... 993 markers are saved ...
[11/08 16:44:32    315s] ... 993 geometry drc markers are saved ...
[11/08 16:44:32    315s] ... 0 antenna drc markers are saved ...
[11/08 16:44:32    315s] % Begin Save placement data ... (date=11/08 16:44:32, mem=2008.8M)
[11/08 16:44:32    315s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 16:44:32    315s] Save Adaptive View Pruning View Names to Binary file
[11/08 16:44:32    315s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2159.1M) ***
[11/08 16:44:32    315s] % End Save placement data ... (date=11/08 16:44:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:32    315s] % Begin Save routing data ... (date=11/08 16:44:32, mem=2008.8M)
[11/08 16:44:32    315s] Saving route file ...
[11/08 16:44:33    315s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2156.1M) ***
[11/08 16:44:33    315s] % End Save routing data ... (date=11/08 16:44:33, total cpu=0:00:00.0, real=0:00:01.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:33    315s] Saving property file top.enc.dat.tmp/top.prop
[11/08 16:44:33    315s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2159.1M) ***
[11/08 16:44:33    315s] #Saving pin access data to file top.enc.dat.tmp/top.apa ...
[11/08 16:44:33    315s] #
[11/08 16:44:33    315s] % Begin Save power constraints data ... (date=11/08 16:44:33, mem=2008.8M)
[11/08 16:44:33    315s] % End Save power constraints data ... (date=11/08 16:44:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:33    315s] Generated self-contained design top.enc.dat.tmp
[11/08 16:44:33    315s] #% End save design ... (date=11/08 16:44:33, total cpu=0:00:00.4, real=0:00:02.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:33    315s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 16:44:33    315s] 
[11/08 16:44:33    315s] <CMD> saveDesign top.enc
[11/08 16:44:33    315s] #% Begin save design ... (date=11/08 16:44:33, mem=2008.8M)
[11/08 16:44:33    315s] % Begin Save ccopt configuration ... (date=11/08 16:44:33, mem=2008.8M)
[11/08 16:44:33    315s] % End Save ccopt configuration ... (date=11/08 16:44:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:33    315s] % Begin Save netlist data ... (date=11/08 16:44:33, mem=2008.8M)
[11/08 16:44:33    315s] Writing Binary DB to top.enc.dat.tmp/top.v.bin in single-threaded mode...
[11/08 16:44:33    315s] % End Save netlist data ... (date=11/08 16:44:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:33    315s] Saving symbol-table file ...
[11/08 16:44:33    315s] Saving congestion map file top.enc.dat.tmp/top.route.congmap.gz ...
[11/08 16:44:34    315s] % Begin Save AAE data ... (date=11/08 16:44:34, mem=2008.8M)
[11/08 16:44:34    315s] Saving AAE Data ...
[11/08 16:44:34    315s] % End Save AAE data ... (date=11/08 16:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:34    315s] Saving preference file top.enc.dat.tmp/gui.pref.tcl ...
[11/08 16:44:34    315s] Saving mode setting ...
[11/08 16:44:34    315s] Saving global file ...
[11/08 16:44:34    315s] % Begin Save floorplan data ... (date=11/08 16:44:34, mem=2008.8M)
[11/08 16:44:34    315s] Saving floorplan file ...
[11/08 16:44:34    315s] % End Save floorplan data ... (date=11/08 16:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:34    315s] Saving PG file top.enc.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Nov  8 16:44:34 2023)
[11/08 16:44:34    315s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2156.6M) ***
[11/08 16:44:34    315s] Saving Drc markers ...
[11/08 16:44:35    315s] ... 993 markers are saved ...
[11/08 16:44:35    315s] ... 993 geometry drc markers are saved ...
[11/08 16:44:35    315s] ... 0 antenna drc markers are saved ...
[11/08 16:44:35    315s] % Begin Save placement data ... (date=11/08 16:44:35, mem=2008.8M)
[11/08 16:44:35    315s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 16:44:35    315s] Save Adaptive View Pruning View Names to Binary file
[11/08 16:44:35    315s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2159.6M) ***
[11/08 16:44:35    316s] % End Save placement data ... (date=11/08 16:44:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:35    316s] % Begin Save routing data ... (date=11/08 16:44:35, mem=2008.8M)
[11/08 16:44:35    316s] Saving route file ...
[11/08 16:44:35    316s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2156.6M) ***
[11/08 16:44:35    316s] % End Save routing data ... (date=11/08 16:44:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:35    316s] Saving property file top.enc.dat.tmp/top.prop
[11/08 16:44:35    316s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2159.6M) ***
[11/08 16:44:35    316s] #Saving pin access data to file top.enc.dat.tmp/top.apa ...
[11/08 16:44:35    316s] #
[11/08 16:44:35    316s] % Begin Save power constraints data ... (date=11/08 16:44:35, mem=2008.8M)
[11/08 16:44:35    316s] % End Save power constraints data ... (date=11/08 16:44:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:35    316s] Generated self-contained design top.enc.dat.tmp
[11/08 16:44:35    316s] #% End save design ... (date=11/08 16:44:35, total cpu=0:00:00.4, real=0:00:02.0, peak res=2008.8M, current mem=2008.8M)
[11/08 16:44:35    316s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 16:44:35    316s] 
[11/08 16:45:33    324s] <CMD> saveNetlist top_route.v
[11/08 16:45:33    324s] Writing Netlist "top_route.v" ...
[11/08 16:45:58    327s] <CMD> streamOut top.gds -libName DesignLib -units 2000 -mode ALL
[11/08 16:45:58    327s] Parse flat map file...
[11/08 16:45:58    327s] Writing GDSII file ...
[11/08 16:45:58    327s] 	****** db unit per micron = 2000 ******
[11/08 16:45:58    327s] 	****** output gds2 file unit per micron = 2000 ******
[11/08 16:45:58    327s] 	****** unit scaling factor = 1 ******
[11/08 16:45:58    327s] Output for instance
[11/08 16:45:58    327s] Output for bump
[11/08 16:45:58    327s] Output for physical terminals
[11/08 16:45:58    327s] Output for logical terminals
[11/08 16:45:58    327s] Output for regular nets
[11/08 16:45:58    327s] Output for special nets and metal fills
[11/08 16:45:58    327s] Output for via structure generation total number 16
[11/08 16:45:58    327s] Statistics for GDS generated (version 3)
[11/08 16:45:58    327s] ----------------------------------------
[11/08 16:45:58    327s] Stream Out Layer Mapping Information:
[11/08 16:45:58    327s] GDS Layer Number          GDS Layer Name
[11/08 16:45:58    327s] ----------------------------------------
[11/08 16:45:58    327s]     191                             COMP
[11/08 16:45:58    327s]     192                          DIEAREA
[11/08 16:45:58    327s]     181                           Metal9
[11/08 16:45:58    327s]     179                           Metal9
[11/08 16:45:58    327s]     178                           Metal9
[11/08 16:45:58    327s]     177                           Metal9
[11/08 16:45:58    327s]     176                           Metal9
[11/08 16:45:58    327s]     175                             Via8
[11/08 16:45:58    327s]     174                             Via8
[11/08 16:45:58    327s]     170                             Via8
[11/08 16:45:58    327s]     160                           Metal8
[11/08 16:45:58    327s]     158                           Metal8
[11/08 16:45:58    327s]     157                           Metal8
[11/08 16:45:58    327s]     156                           Metal8
[11/08 16:45:58    327s]     155                           Metal8
[11/08 16:45:58    327s]     154                             Via7
[11/08 16:45:58    327s]     153                             Via7
[11/08 16:45:58    327s]     149                             Via7
[11/08 16:45:58    327s]     139                           Metal7
[11/08 16:45:58    327s]     137                           Metal7
[11/08 16:45:58    327s]     136                           Metal7
[11/08 16:45:58    327s]     135                           Metal7
[11/08 16:45:58    327s]     134                           Metal7
[11/08 16:45:58    327s]     133                             Via6
[11/08 16:45:58    327s]     132                             Via6
[11/08 16:45:58    327s]     131                             Via6
[11/08 16:45:58    327s]     130                             Via6
[11/08 16:45:58    327s]     129                             Via6
[11/08 16:45:58    327s]     128                             Via6
[11/08 16:45:58    327s]     127                             Via6
[11/08 16:45:58    327s]     122                           Metal6
[11/08 16:45:58    327s]     121                           Metal6
[11/08 16:45:58    327s]     120                           Metal6
[11/08 16:45:58    327s]     119                           Metal6
[11/08 16:45:58    327s]     118                           Metal6
[11/08 16:45:58    327s]     53                            Metal3
[11/08 16:45:58    327s]     52                            Metal3
[11/08 16:45:58    327s]     185                           Metal9
[11/08 16:45:58    327s]     48                              Via2
[11/08 16:45:58    327s]     29                            Metal2
[11/08 16:45:58    327s]     180                           Metal9
[11/08 16:45:58    327s]     47                              Via2
[11/08 16:45:58    327s]     182                           Metal9
[11/08 16:45:58    327s]     44                              Via2
[11/08 16:45:58    327s]     43                              Via2
[11/08 16:45:58    327s]     172                             Via8
[11/08 16:45:58    327s]     38                            Metal2
[11/08 16:45:58    327s]     95                            Metal5
[11/08 16:45:58    327s]     36                            Metal2
[11/08 16:45:58    327s]     93                            Metal5
[11/08 16:45:58    327s]     112                             Via5
[11/08 16:45:58    327s]     55                            Metal3
[11/08 16:45:58    327s]     113                           Metal6
[11/08 16:45:58    327s]     32                            Metal2
[11/08 16:45:58    327s]     54                            Metal3
[11/08 16:45:58    327s]     31                            Metal2
[11/08 16:45:58    327s]     107                             Via5
[11/08 16:45:58    327s]     30                            Metal2
[11/08 16:45:58    327s]     49                              Via2
[11/08 16:45:58    327s]     106                             Via5
[11/08 16:45:58    327s]     33                            Metal2
[11/08 16:45:58    327s]     109                             Via5
[11/08 16:45:58    327s]     10                            Metal1
[11/08 16:45:58    327s]     86                              Via4
[11/08 16:45:58    327s]     50                            Metal3
[11/08 16:45:58    327s]     69                              Via3
[11/08 16:45:58    327s]     143                           Metal7
[11/08 16:45:58    327s]     6                               Cont
[11/08 16:45:58    327s]     169                             Via8
[11/08 16:45:58    327s]     35                            Metal2
[11/08 16:45:58    327s]     8                             Metal1
[11/08 16:45:58    327s]     164                           Metal8
[11/08 16:45:58    327s]     27                              Via1
[11/08 16:45:58    327s]     141                           Metal7
[11/08 16:45:58    327s]     3                               Cont
[11/08 16:45:58    327s]     51                            Metal3
[11/08 16:45:58    327s]     70                              Via3
[11/08 16:45:58    327s]     7                               Cont
[11/08 16:45:58    327s]     64                              Via3
[11/08 16:45:58    327s]     173                             Via8
[11/08 16:45:58    327s]     34                            Metal2
[11/08 16:45:58    327s]     92                            Metal5
[11/08 16:45:58    327s]     111                             Via5
[11/08 16:45:58    327s]     11                            Metal1
[11/08 16:45:58    327s]     142                           Metal7
[11/08 16:45:58    327s]     4                               Cont
[11/08 16:45:58    327s]     9                             Metal1
[11/08 16:45:58    327s]     28                              Via1
[11/08 16:45:58    327s]     85                              Via4
[11/08 16:45:58    327s]     138                           Metal7
[11/08 16:45:58    327s]     5                               Cont
[11/08 16:45:58    327s]     12                            Metal1
[11/08 16:45:58    327s]     88                              Via4
[11/08 16:45:58    327s]     183                           Metal9
[11/08 16:45:58    327s]     45                              Via2
[11/08 16:45:58    327s]     22                              Via1
[11/08 16:45:58    327s]     152                             Via7
[11/08 16:45:58    327s]     13                            Metal1
[11/08 16:45:58    327s]     71                            Metal4
[11/08 16:45:58    327s]     90                              Via4
[11/08 16:45:58    327s]     184                           Metal9
[11/08 16:45:58    327s]     46                              Via2
[11/08 16:45:58    327s]     161                           Metal8
[11/08 16:45:58    327s]     23                              Via1
[11/08 16:45:58    327s]     171                             Via8
[11/08 16:45:58    327s]     37                            Metal2
[11/08 16:45:58    327s]     94                            Metal5
[11/08 16:45:58    327s]     148                             Via7
[11/08 16:45:58    327s]     14                            Metal1
[11/08 16:45:58    327s]     15                            Metal1
[11/08 16:45:58    327s]     72                            Metal4
[11/08 16:45:58    327s]     91                              Via4
[11/08 16:45:58    327s]     150                             Via7
[11/08 16:45:58    327s]     16                            Metal1
[11/08 16:45:58    327s]     73                            Metal4
[11/08 16:45:58    327s]     159                           Metal8
[11/08 16:45:58    327s]     26                              Via1
[11/08 16:45:58    327s]     151                             Via7
[11/08 16:45:58    327s]     17                            Metal1
[11/08 16:45:58    327s]     74                            Metal4
[11/08 16:45:58    327s]     1                               Cont
[11/08 16:45:58    327s]     162                           Metal8
[11/08 16:45:58    327s]     24                              Via1
[11/08 16:45:58    327s]     140                           Metal7
[11/08 16:45:58    327s]     2                               Cont
[11/08 16:45:58    327s]     163                           Metal8
[11/08 16:45:58    327s]     25                              Via1
[11/08 16:45:58    327s]     56                            Metal3
[11/08 16:45:58    327s]     57                            Metal3
[11/08 16:45:58    327s]     114                           Metal6
[11/08 16:45:58    327s]     58                            Metal3
[11/08 16:45:58    327s]     115                           Metal6
[11/08 16:45:58    327s]     59                            Metal3
[11/08 16:45:58    327s]     116                           Metal6
[11/08 16:45:58    327s]     65                              Via3
[11/08 16:45:58    327s]     66                              Via3
[11/08 16:45:58    327s]     67                              Via3
[11/08 16:45:58    327s]     68                              Via3
[11/08 16:45:58    327s]     75                            Metal4
[11/08 16:45:58    327s]     76                            Metal4
[11/08 16:45:58    327s]     77                            Metal4
[11/08 16:45:58    327s]     78                            Metal4
[11/08 16:45:58    327s]     79                            Metal4
[11/08 16:45:58    327s]     80                            Metal4
[11/08 16:45:58    327s]     87                              Via4
[11/08 16:45:58    327s]     89                              Via4
[11/08 16:45:58    327s]     96                            Metal5
[11/08 16:45:58    327s]     97                            Metal5
[11/08 16:45:58    327s]     98                            Metal5
[11/08 16:45:58    327s]     99                            Metal5
[11/08 16:45:58    327s]     100                           Metal5
[11/08 16:45:58    327s]     101                           Metal5
[11/08 16:45:58    327s]     108                             Via5
[11/08 16:45:58    327s]     110                             Via5
[11/08 16:45:58    327s]     117                           Metal6
[11/08 16:45:58    327s]     189                           Metal9
[11/08 16:45:58    327s]     188                           Metal9
[11/08 16:45:58    327s]     187                           Metal9
[11/08 16:45:58    327s]     186                           Metal9
[11/08 16:45:58    327s]     168                           Metal8
[11/08 16:45:58    327s]     167                           Metal8
[11/08 16:45:58    327s]     166                           Metal8
[11/08 16:45:58    327s]     165                           Metal8
[11/08 16:45:58    327s]     147                           Metal7
[11/08 16:45:58    327s]     146                           Metal7
[11/08 16:45:58    327s]     145                           Metal7
[11/08 16:45:58    327s]     144                           Metal7
[11/08 16:45:58    327s]     63                            Metal3
[11/08 16:45:58    327s]     62                            Metal3
[11/08 16:45:58    327s]     39                            Metal2
[11/08 16:45:58    327s]     105                           Metal5
[11/08 16:45:58    327s]     103                           Metal5
[11/08 16:45:58    327s]     123                           Metal6
[11/08 16:45:58    327s]     42                            Metal2
[11/08 16:45:58    327s]     41                            Metal2
[11/08 16:45:58    327s]     40                            Metal2
[11/08 16:45:58    327s]     20                            Metal1
[11/08 16:45:58    327s]     60                            Metal3
[11/08 16:45:58    327s]     18                            Metal1
[11/08 16:45:58    327s]     61                            Metal3
[11/08 16:45:58    327s]     102                           Metal5
[11/08 16:45:58    327s]     21                            Metal1
[11/08 16:45:58    327s]     19                            Metal1
[11/08 16:45:58    327s]     81                            Metal4
[11/08 16:45:58    327s]     104                           Metal5
[11/08 16:45:58    327s]     82                            Metal4
[11/08 16:45:58    327s]     83                            Metal4
[11/08 16:45:58    327s]     84                            Metal4
[11/08 16:45:58    327s]     124                           Metal6
[11/08 16:45:58    327s]     125                           Metal6
[11/08 16:45:58    327s]     126                           Metal6
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Stream Out Information Processed for GDS version 3:
[11/08 16:45:58    327s] Units: 2000 DBU
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Object                             Count
[11/08 16:45:58    327s] ----------------------------------------
[11/08 16:45:58    327s] Instances                            302
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Ports/Pins                            18
[11/08 16:45:58    327s]     metal layer Metal2                11
[11/08 16:45:58    327s]     metal layer Metal3                 7
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Nets                                 774
[11/08 16:45:58    327s]     metal layer Metal1               308
[11/08 16:45:58    327s]     metal layer Metal2               332
[11/08 16:45:58    327s]     metal layer Metal3               130
[11/08 16:45:58    327s]     metal layer Metal4                 4
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s]     Via Instances                    718
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Special Nets                          74
[11/08 16:45:58    327s]     metal layer Metal1                54
[11/08 16:45:58    327s]     metal layer Metal6                 2
[11/08 16:45:58    327s]     metal layer Metal8                 8
[11/08 16:45:58    327s]     metal layer Metal9                10
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s]     Via Instances                    301
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Metal Fills                            0
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s]     Via Instances                      0
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Metal FillOPCs                         0
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s]     Via Instances                      0
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Metal FillDRCs                         0
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s]     Via Instances                      0
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Text                                 181
[11/08 16:45:58    327s]     metal layer Metal1                71
[11/08 16:45:58    327s]     metal layer Metal2                93
[11/08 16:45:58    327s]     metal layer Metal3                14
[11/08 16:45:58    327s]     metal layer Metal4                 1
[11/08 16:45:58    327s]     metal layer Metal8                 2
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Blockages                              0
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Custom Text                            0
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Custom Box                             0
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] Trim Metal                             0
[11/08 16:45:58    327s] 
[11/08 16:45:58    327s] ######Streamout is finished!
[11/08 16:45:59    328s] <CMD> streamOut top.gds -libName DesignLib -units 2000 -mode ALL
[11/08 16:45:59    328s] Parse flat map file...
[11/08 16:45:59    328s] Writing GDSII file ...
[11/08 16:45:59    328s] 	****** db unit per micron = 2000 ******
[11/08 16:45:59    328s] 	****** output gds2 file unit per micron = 2000 ******
[11/08 16:45:59    328s] 	****** unit scaling factor = 1 ******
[11/08 16:45:59    328s] Output for instance
[11/08 16:45:59    328s] Output for bump
[11/08 16:45:59    328s] Output for physical terminals
[11/08 16:45:59    328s] Output for logical terminals
[11/08 16:45:59    328s] Output for regular nets
[11/08 16:45:59    328s] Output for special nets and metal fills
[11/08 16:45:59    328s] Output for via structure generation total number 16
[11/08 16:45:59    328s] Statistics for GDS generated (version 3)
[11/08 16:45:59    328s] ----------------------------------------
[11/08 16:45:59    328s] Stream Out Layer Mapping Information:
[11/08 16:45:59    328s] GDS Layer Number          GDS Layer Name
[11/08 16:45:59    328s] ----------------------------------------
[11/08 16:45:59    328s]     191                             COMP
[11/08 16:45:59    328s]     192                          DIEAREA
[11/08 16:45:59    328s]     181                           Metal9
[11/08 16:45:59    328s]     179                           Metal9
[11/08 16:45:59    328s]     178                           Metal9
[11/08 16:45:59    328s]     177                           Metal9
[11/08 16:45:59    328s]     176                           Metal9
[11/08 16:45:59    328s]     175                             Via8
[11/08 16:45:59    328s]     174                             Via8
[11/08 16:45:59    328s]     170                             Via8
[11/08 16:45:59    328s]     160                           Metal8
[11/08 16:45:59    328s]     158                           Metal8
[11/08 16:45:59    328s]     157                           Metal8
[11/08 16:45:59    328s]     156                           Metal8
[11/08 16:45:59    328s]     155                           Metal8
[11/08 16:45:59    328s]     154                             Via7
[11/08 16:45:59    328s]     153                             Via7
[11/08 16:45:59    328s]     149                             Via7
[11/08 16:45:59    328s]     139                           Metal7
[11/08 16:45:59    328s]     137                           Metal7
[11/08 16:45:59    328s]     136                           Metal7
[11/08 16:45:59    328s]     135                           Metal7
[11/08 16:45:59    328s]     134                           Metal7
[11/08 16:45:59    328s]     133                             Via6
[11/08 16:45:59    328s]     132                             Via6
[11/08 16:45:59    328s]     131                             Via6
[11/08 16:45:59    328s]     130                             Via6
[11/08 16:45:59    328s]     129                             Via6
[11/08 16:45:59    328s]     128                             Via6
[11/08 16:45:59    328s]     127                             Via6
[11/08 16:45:59    328s]     122                           Metal6
[11/08 16:45:59    328s]     121                           Metal6
[11/08 16:45:59    328s]     120                           Metal6
[11/08 16:45:59    328s]     119                           Metal6
[11/08 16:45:59    328s]     118                           Metal6
[11/08 16:45:59    328s]     53                            Metal3
[11/08 16:45:59    328s]     52                            Metal3
[11/08 16:45:59    328s]     185                           Metal9
[11/08 16:45:59    328s]     48                              Via2
[11/08 16:45:59    328s]     29                            Metal2
[11/08 16:45:59    328s]     180                           Metal9
[11/08 16:45:59    328s]     47                              Via2
[11/08 16:45:59    328s]     182                           Metal9
[11/08 16:45:59    328s]     44                              Via2
[11/08 16:45:59    328s]     43                              Via2
[11/08 16:45:59    328s]     172                             Via8
[11/08 16:45:59    328s]     38                            Metal2
[11/08 16:45:59    328s]     95                            Metal5
[11/08 16:45:59    328s]     36                            Metal2
[11/08 16:45:59    328s]     93                            Metal5
[11/08 16:45:59    328s]     112                             Via5
[11/08 16:45:59    328s]     55                            Metal3
[11/08 16:45:59    328s]     113                           Metal6
[11/08 16:45:59    328s]     32                            Metal2
[11/08 16:45:59    328s]     54                            Metal3
[11/08 16:45:59    328s]     31                            Metal2
[11/08 16:45:59    328s]     107                             Via5
[11/08 16:45:59    328s]     30                            Metal2
[11/08 16:45:59    328s]     49                              Via2
[11/08 16:45:59    328s]     106                             Via5
[11/08 16:45:59    328s]     33                            Metal2
[11/08 16:45:59    328s]     109                             Via5
[11/08 16:45:59    328s]     10                            Metal1
[11/08 16:45:59    328s]     86                              Via4
[11/08 16:45:59    328s]     50                            Metal3
[11/08 16:45:59    328s]     69                              Via3
[11/08 16:45:59    328s]     143                           Metal7
[11/08 16:45:59    328s]     6                               Cont
[11/08 16:45:59    328s]     169                             Via8
[11/08 16:45:59    328s]     35                            Metal2
[11/08 16:45:59    328s]     8                             Metal1
[11/08 16:45:59    328s]     164                           Metal8
[11/08 16:45:59    328s]     27                              Via1
[11/08 16:45:59    328s]     141                           Metal7
[11/08 16:45:59    328s]     3                               Cont
[11/08 16:45:59    328s]     51                            Metal3
[11/08 16:45:59    328s]     70                              Via3
[11/08 16:45:59    328s]     7                               Cont
[11/08 16:45:59    328s]     64                              Via3
[11/08 16:45:59    328s]     173                             Via8
[11/08 16:45:59    328s]     34                            Metal2
[11/08 16:45:59    328s]     92                            Metal5
[11/08 16:45:59    328s]     111                             Via5
[11/08 16:45:59    328s]     11                            Metal1
[11/08 16:45:59    328s]     142                           Metal7
[11/08 16:45:59    328s]     4                               Cont
[11/08 16:45:59    328s]     9                             Metal1
[11/08 16:45:59    328s]     28                              Via1
[11/08 16:45:59    328s]     85                              Via4
[11/08 16:45:59    328s]     138                           Metal7
[11/08 16:45:59    328s]     5                               Cont
[11/08 16:45:59    328s]     12                            Metal1
[11/08 16:45:59    328s]     88                              Via4
[11/08 16:45:59    328s]     183                           Metal9
[11/08 16:45:59    328s]     45                              Via2
[11/08 16:45:59    328s]     22                              Via1
[11/08 16:45:59    328s]     152                             Via7
[11/08 16:45:59    328s]     13                            Metal1
[11/08 16:45:59    328s]     71                            Metal4
[11/08 16:45:59    328s]     90                              Via4
[11/08 16:45:59    328s]     184                           Metal9
[11/08 16:45:59    328s]     46                              Via2
[11/08 16:45:59    328s]     161                           Metal8
[11/08 16:45:59    328s]     23                              Via1
[11/08 16:45:59    328s]     171                             Via8
[11/08 16:45:59    328s]     37                            Metal2
[11/08 16:45:59    328s]     94                            Metal5
[11/08 16:45:59    328s]     148                             Via7
[11/08 16:45:59    328s]     14                            Metal1
[11/08 16:45:59    328s]     15                            Metal1
[11/08 16:45:59    328s]     72                            Metal4
[11/08 16:45:59    328s]     91                              Via4
[11/08 16:45:59    328s]     150                             Via7
[11/08 16:45:59    328s]     16                            Metal1
[11/08 16:45:59    328s]     73                            Metal4
[11/08 16:45:59    328s]     159                           Metal8
[11/08 16:45:59    328s]     26                              Via1
[11/08 16:45:59    328s]     151                             Via7
[11/08 16:45:59    328s]     17                            Metal1
[11/08 16:45:59    328s]     74                            Metal4
[11/08 16:45:59    328s]     1                               Cont
[11/08 16:45:59    328s]     162                           Metal8
[11/08 16:45:59    328s]     24                              Via1
[11/08 16:45:59    328s]     140                           Metal7
[11/08 16:45:59    328s]     2                               Cont
[11/08 16:45:59    328s]     163                           Metal8
[11/08 16:45:59    328s]     25                              Via1
[11/08 16:45:59    328s]     56                            Metal3
[11/08 16:45:59    328s]     57                            Metal3
[11/08 16:45:59    328s]     114                           Metal6
[11/08 16:45:59    328s]     58                            Metal3
[11/08 16:45:59    328s]     115                           Metal6
[11/08 16:45:59    328s]     59                            Metal3
[11/08 16:45:59    328s]     116                           Metal6
[11/08 16:45:59    328s]     65                              Via3
[11/08 16:45:59    328s]     66                              Via3
[11/08 16:45:59    328s]     67                              Via3
[11/08 16:45:59    328s]     68                              Via3
[11/08 16:45:59    328s]     75                            Metal4
[11/08 16:45:59    328s]     76                            Metal4
[11/08 16:45:59    328s]     77                            Metal4
[11/08 16:45:59    328s]     78                            Metal4
[11/08 16:45:59    328s]     79                            Metal4
[11/08 16:45:59    328s]     80                            Metal4
[11/08 16:45:59    328s]     87                              Via4
[11/08 16:45:59    328s]     89                              Via4
[11/08 16:45:59    328s]     96                            Metal5
[11/08 16:45:59    328s]     97                            Metal5
[11/08 16:45:59    328s]     98                            Metal5
[11/08 16:45:59    328s]     99                            Metal5
[11/08 16:45:59    328s]     100                           Metal5
[11/08 16:45:59    328s]     101                           Metal5
[11/08 16:45:59    328s]     108                             Via5
[11/08 16:45:59    328s]     110                             Via5
[11/08 16:45:59    328s]     117                           Metal6
[11/08 16:45:59    328s]     189                           Metal9
[11/08 16:45:59    328s]     188                           Metal9
[11/08 16:45:59    328s]     187                           Metal9
[11/08 16:45:59    328s]     186                           Metal9
[11/08 16:45:59    328s]     168                           Metal8
[11/08 16:45:59    328s]     167                           Metal8
[11/08 16:45:59    328s]     166                           Metal8
[11/08 16:45:59    328s]     165                           Metal8
[11/08 16:45:59    328s]     147                           Metal7
[11/08 16:45:59    328s]     146                           Metal7
[11/08 16:45:59    328s]     145                           Metal7
[11/08 16:45:59    328s]     144                           Metal7
[11/08 16:45:59    328s]     63                            Metal3
[11/08 16:45:59    328s]     62                            Metal3
[11/08 16:45:59    328s]     39                            Metal2
[11/08 16:45:59    328s]     105                           Metal5
[11/08 16:45:59    328s]     103                           Metal5
[11/08 16:45:59    328s]     123                           Metal6
[11/08 16:45:59    328s]     42                            Metal2
[11/08 16:45:59    328s]     41                            Metal2
[11/08 16:45:59    328s]     40                            Metal2
[11/08 16:45:59    328s]     20                            Metal1
[11/08 16:45:59    328s]     60                            Metal3
[11/08 16:45:59    328s]     18                            Metal1
[11/08 16:45:59    328s]     61                            Metal3
[11/08 16:45:59    328s]     102                           Metal5
[11/08 16:45:59    328s]     21                            Metal1
[11/08 16:45:59    328s]     19                            Metal1
[11/08 16:45:59    328s]     81                            Metal4
[11/08 16:45:59    328s]     104                           Metal5
[11/08 16:45:59    328s]     82                            Metal4
[11/08 16:45:59    328s]     83                            Metal4
[11/08 16:45:59    328s]     84                            Metal4
[11/08 16:45:59    328s]     124                           Metal6
[11/08 16:45:59    328s]     125                           Metal6
[11/08 16:45:59    328s]     126                           Metal6
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Stream Out Information Processed for GDS version 3:
[11/08 16:45:59    328s] Units: 2000 DBU
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Object                             Count
[11/08 16:45:59    328s] ----------------------------------------
[11/08 16:45:59    328s] Instances                            302
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Ports/Pins                            18
[11/08 16:45:59    328s]     metal layer Metal2                11
[11/08 16:45:59    328s]     metal layer Metal3                 7
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Nets                                 774
[11/08 16:45:59    328s]     metal layer Metal1               308
[11/08 16:45:59    328s]     metal layer Metal2               332
[11/08 16:45:59    328s]     metal layer Metal3               130
[11/08 16:45:59    328s]     metal layer Metal4                 4
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s]     Via Instances                    718
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Special Nets                          74
[11/08 16:45:59    328s]     metal layer Metal1                54
[11/08 16:45:59    328s]     metal layer Metal6                 2
[11/08 16:45:59    328s]     metal layer Metal8                 8
[11/08 16:45:59    328s]     metal layer Metal9                10
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s]     Via Instances                    301
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Metal Fills                            0
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s]     Via Instances                      0
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Metal FillOPCs                         0
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s]     Via Instances                      0
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Metal FillDRCs                         0
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s]     Via Instances                      0
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Text                                 181
[11/08 16:45:59    328s]     metal layer Metal1                71
[11/08 16:45:59    328s]     metal layer Metal2                93
[11/08 16:45:59    328s]     metal layer Metal3                14
[11/08 16:45:59    328s]     metal layer Metal4                 1
[11/08 16:45:59    328s]     metal layer Metal8                 2
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Blockages                              0
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Custom Text                            0
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Custom Box                             0
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] Trim Metal                             0
[11/08 16:45:59    328s] 
[11/08 16:45:59    328s] ######Streamout is finished!
[11/08 16:47:07    335s] <CMD> zoomBox -23.76600 -5.74150 87.33800 56.52550
[11/08 16:47:08    336s] <CMD> zoomBox 2.55650 5.60600 44.46100 29.09100
[11/08 16:47:09    336s] <CMD> zoomBox 6.97950 7.51250 37.25650 24.48100
[11/08 16:47:10    336s] <CMD> zoomBox 7.90200 10.09200 26.49700 20.51350
[11/08 16:47:11    336s] <CMD> zoomBox 9.59150 11.43650 19.29900 16.87700
[11/08 16:47:11    336s] <CMD> zoomBox 10.31550 11.91750 16.27800 15.25900
[11/08 16:47:12    336s] <CMD> zoomBox 10.48850 12.03200 15.55650 14.87250
[11/08 16:47:12    336s] <CMD> zoomBox 10.56500 12.23100 14.87350 14.64550
[11/08 16:47:12    336s] <CMD> zoomBox 10.62750 12.40300 14.29000 14.45550
[11/08 16:47:13    336s] <CMD> zoomBox 10.72600 12.67350 13.37250 14.15650
[11/08 16:47:14    336s] <CMD> selectMarker 11.0350 13.2700 11.1150 13.3400 1 1 2
[11/08 16:47:17    337s] <CMD> gui_select -rect {11.05500 13.30650 11.25400 13.28650}
[11/08 16:47:17    337s] <CMD> deselectAll
[11/08 16:47:18    337s] <CMD> selectMarker 11.0350 13.2700 11.1150 13.3400 1 1 2
[11/08 16:47:22    338s] <CMD> highlight -index 1
[11/08 16:47:23    338s] <CMD> deselectAll
[11/08 16:47:23    338s] <CMD> selectMarker 11.0350 13.2700 11.1150 13.3400 1 1 2
[11/08 16:47:24    338s] <CMD> deselectAll
[11/08 16:47:24    338s] <CMD> selectObject Pin {p03_ain_reg[3]/SE}
[11/08 16:47:25    338s] <CMD> zoomBox 11.21500 13.02250 12.21450 13.58250
[11/08 16:47:26    338s] <CMD> zoomBox 10.94250 12.82800 12.85800 13.90150
[11/08 16:47:26    338s] <CMD> zoomBox 10.42000 12.45500 14.09050 14.51200
[11/08 16:47:27    338s] <CMD> zoomBox 9.73400 11.96600 15.71000 15.31500
[11/08 16:47:27    338s] <CMD> zoomBox 8.10500 10.80350 19.55450 17.22050
[11/08 16:47:56    342s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/08 16:47:56    342s] <CMD> get_verify_drc_mode -quiet -area
[11/08 16:47:56    342s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/08 16:47:56    342s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/08 16:47:56    342s] <CMD> get_verify_drc_mode -check_only -quiet
[11/08 16:47:56    342s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/08 16:47:56    342s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/08 16:47:56    342s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/08 16:47:56    342s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/08 16:47:56    342s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/08 16:47:56    342s] <CMD> get_verify_drc_mode -limit -quiet
[11/08 16:47:59    342s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
[11/08 16:47:59    342s] <CMD> verify_drc
[11/08 16:47:59    342s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/08 16:47:59    342s] #-check_same_via_cell true               # bool, default=false, user setting
[11/08 16:47:59    342s] #-report top.drc.rpt                     # string, default="", user setting
[11/08 16:47:59    342s]  *** Starting Verify DRC (MEM: 2172.6) ***
[11/08 16:47:59    342s] 
[11/08 16:47:59    342s]   VERIFY DRC ...... Starting Verification
[11/08 16:47:59    342s]   VERIFY DRC ...... Initializing
[11/08 16:47:59    342s]   VERIFY DRC ...... Deleting Existing Violations
[11/08 16:47:59    342s]   VERIFY DRC ...... Creating Sub-Areas
[11/08 16:47:59    342s]   VERIFY DRC ...... Using new threading
[11/08 16:47:59    342s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 58.000 56.550} 1 of 1
[11/08 16:47:59    343s]   VERIFY DRC ...... Sub-Area : 1 complete 993 Viols.
[11/08 16:47:59    343s] 
[11/08 16:47:59    343s]   Verification Complete : 993 Viols.
[11/08 16:47:59    343s] 
[11/08 16:47:59    343s]  Violation Summary By Layer and Type:
[11/08 16:47:59    343s] 
[11/08 16:47:59    343s] 	          Short   MetSpc      Mar outOfDie   CShort   AdjCut   CutSpc   Totals
[11/08 16:47:59    343s] 	Metal1      497      362        0        0        0        0        0      859
[11/08 16:47:59    343s] 	Via1          0        0        0        0       12        4        1       17
[11/08 16:47:59    343s] 	Metal2       41        0       56       11        0        0        0      108
[11/08 16:47:59    343s] 	Via2          0        0        0        0        1        0        0        1
[11/08 16:47:59    343s] 	Metal3        0        0        1        7        0        0        0        8
[11/08 16:47:59    343s] 	Totals      538      362       57       18       13        4        1      993
[11/08 16:47:59    343s] 
[11/08 16:47:59    343s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 264.1M) ***
[11/08 16:47:59    343s] 
[11/08 16:47:59    343s] <CMD> set_verify_drc_mode -area {0 0 0 0}
