###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Tue Oct 31 22:18:45 2017
#  Design:            top_level
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin UEXECUTE_REGS/X/Q_reg[0]/CK 
Endpoint:   UEXECUTE_REGS/X/Q_reg[0]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.194
- Setup                         0.030
+ Phase Shift                   1.700
= Required Time                 1.864
- Arrival Time                  1.680
= Slack Time                    0.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                    Net                    |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                           |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------+-----------+-------+---------+----------| 
     | clock                                             |   ^   | clock                                     |           |       |   0.000 |    0.184 | 
     | clock__L1_I0/A                                    |   ^   | clock                                     | CLKBUF_X3 | 0.002 |   0.002 |    0.185 | 
     | clock__L1_I0/Z                                    |   ^   | clock__L1_N0                              | CLKBUF_X3 | 0.038 |   0.039 |    0.223 | 
     | clock__L2_I1/A                                    |   ^   | clock__L1_N0                              | CLKBUF_X3 | 0.002 |   0.041 |    0.225 | 
     | clock__L2_I1/Z                                    |   ^   | clock__L2_N1                              | CLKBUF_X3 | 0.076 |   0.117 |    0.301 | 
     | clock__L3_I23/A                                   |   ^   | clock__L2_N1                              | CLKBUF_X3 | 0.004 |   0.121 |    0.304 | 
     | clock__L3_I23/Z                                   |   ^   | clock__L3_N23                             | CLKBUF_X3 | 0.064 |   0.185 |    0.369 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK                      |   ^   | clock__L3_N23                             | DFFR_X2   | 0.002 |   0.187 |    0.371 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q                       |   ^   | D22D3[1]                                  | DFFR_X2   | 0.151 |   0.338 |    0.522 | 
     | UFW_LOGIC/U20/A                                   |   ^   | D22D3[1]                                  | INV_X1    | 0.001 |   0.339 |    0.523 | 
     | UFW_LOGIC/U20/ZN                                  |   v   | UFW_LOGIC/n94                             | INV_X1    | 0.023 |   0.363 |    0.546 | 
     | UFW_LOGIC/U69/B1                                  |   v   | UFW_LOGIC/n94                             | OAI221_X1 | 0.000 |   0.363 |    0.546 | 
     | UFW_LOGIC/U69/ZN                                  |   ^   | UFW_LOGIC/n62                             | OAI221_X1 | 0.065 |   0.428 |    0.611 | 
     | UFW_LOGIC/U15/A2                                  |   ^   | UFW_LOGIC/n62                             | NOR4_X1   | 0.000 |   0.428 |    0.611 | 
     | UFW_LOGIC/U15/ZN                                  |   v   | UFW_LOGIC/n102                            | NOR4_X1   | 0.017 |   0.445 |    0.629 | 
     | UFW_LOGIC/U29/A1                                  |   v   | UFW_LOGIC/n102                            | NOR4_X1   | 0.000 |   0.445 |    0.629 | 
     | UFW_LOGIC/U29/ZN                                  |   ^   | dummy_S_FWA2exe[1]                        | NOR4_X1   | 0.047 |   0.492 |    0.676 | 
     | FE_OFC0_dummy_S_FWA2exe_1_/A                      |   ^   | dummy_S_FWA2exe[1]                        | CLKBUF_X1 | 0.000 |   0.492 |    0.676 | 
     | FE_OFC0_dummy_S_FWA2exe_1_/Z                      |   ^   | FE_OFN0_dummy_S_FWA2exe_1_                | CLKBUF_X1 | 0.063 |   0.556 |    0.740 | 
     | UEXECUTE_BLOCK/MUX_FWA/U75/A1                     |   ^   | FE_OFN0_dummy_S_FWA2exe_1_                | NOR2_X2   | 0.000 |   0.556 |    0.740 | 
     | UEXECUTE_BLOCK/MUX_FWA/U75/ZN                     |   v   | UEXECUTE_BLOCK/MUX_FWA/n37                | NOR2_X2   | 0.023 |   0.579 |    0.763 | 
     | UEXECUTE_BLOCK/MUX_FWA/FE_OFC129_n37/A            |   v   | UEXECUTE_BLOCK/MUX_FWA/n37                | CLKBUF_X1 | 0.001 |   0.580 |    0.764 | 
     | UEXECUTE_BLOCK/MUX_FWA/FE_OFC129_n37/Z            |   v   | UEXECUTE_BLOCK/MUX_FWA/FE_OFN129_n37      | CLKBUF_X1 | 0.144 |   0.724 |    0.907 | 
     | UEXECUTE_BLOCK/MUX_FWA/U20/C1                     |   v   | UEXECUTE_BLOCK/MUX_FWA/FE_OFN129_n37      | AOI222_X1 | 0.002 |   0.726 |    0.910 | 
     | UEXECUTE_BLOCK/MUX_FWA/U20/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWA/n46                | AOI222_X1 | 0.142 |   0.868 |    1.052 | 
     | UEXECUTE_BLOCK/MUX_FWA/U60/A                      |   ^   | UEXECUTE_BLOCK/MUX_FWA/n46                | INV_X1    | 0.000 |   0.868 |    1.052 | 
     | UEXECUTE_BLOCK/MUX_FWA/U60/ZN                     |   v   | UEXECUTE_BLOCK/FWA2alu[2]                 | INV_X1    | 0.039 |   0.907 |    1.091 | 
     | UEXECUTE_BLOCK/ALU/U154/B                         |   v   | UEXECUTE_BLOCK/FWA2alu[2]                 | MUX2_X1   | 0.002 |   0.908 |    1.092 | 
     | UEXECUTE_BLOCK/ALU/U154/Z                         |   v   | UEXECUTE_BLOCK/ALU/mux_A[2]               | MUX2_X1   | 0.084 |   0.993 |    1.176 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/U1/A       |   v   | UEXECUTE_BLOCK/ALU/mux_A[2]               | INV_X1    | 0.001 |   0.993 |    1.177 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/U1/ZN      |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/n2 | INV_X1    | 0.021 |   1.014 |    1.198 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/U3/B       |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/n2 | XNOR2_X1  | 0.000 |   1.014 |    1.198 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/U3/ZN      |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/p_net[2]      | XNOR2_X1  | 0.037 |   1.052 |    1.236 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xPG_1_1/U2/A2         |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/p_net[2]      | AND2_X1   | 0.000 |   1.052 |    1.236 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xPG_1_1/U2/ZN         |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[1][1]    | AND2_X1   | 0.035 |   1.086 |    1.270 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/A2          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[1][1]    | NAND2_X1  | 0.000 |   1.086 |    1.270 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6     | NAND2_X1  | 0.013 |   1.100 |    1.284 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6     | NAND2_X1  | 0.000 |   1.100 |    1.284 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]     | NAND2_X1  | 0.036 |   1.136 |    1.320 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]     | NAND2_X1  | 0.001 |   1.136 |    1.320 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6     | NAND2_X1  | 0.021 |   1.158 |    1.342 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6     | NAND2_X2  | 0.000 |   1.158 |    1.342 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]     | NAND2_X2  | 0.029 |   1.187 |    1.371 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/B1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]     | AOI21_X2  | 0.001 |   1.188 |    1.372 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5     | AOI21_X2  | 0.023 |   1.211 |    1.395 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/A           |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5     | INV_X4    | 0.000 |   1.211 |    1.395 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[4]     | INV_X4    | 0.023 |   1.234 |    1.418 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/U3/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[4]     | NAND2_X1  | 0.005 |   1.239 |    1.423 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/U3/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/n5     | NAND2_X1  | 0.015 |   1.254 |    1.438 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/U2/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/n5     | NAND2_X1  | 0.000 |   1.254 |    1.438 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_5/U2/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[6]     | NAND2_X1  | 0.032 |   1.287 |    1.470 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_6/outmux/U3/S |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[6]     | MUX2_X1   | 0.000 |   1.287 |    1.470 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_6/outmux/U3/Z |   v   | UEXECUTE_BLOCK/ALU/n150                   | MUX2_X1   | 0.076 |   1.363 |    1.546 | 
     | UEXECUTE_BLOCK/ALU/COMP/U24/A4                    |   v   | UEXECUTE_BLOCK/ALU/n150                   | NOR4_X2   | 0.000 |   1.363 |    1.546 | 
     | UEXECUTE_BLOCK/ALU/COMP/U24/ZN                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n19               | NOR4_X2   | 0.080 |   1.443 |    1.626 | 
     | UEXECUTE_BLOCK/ALU/COMP/U11/A3                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n19               | AND4_X1   | 0.000 |   1.443 |    1.626 | 
     | UEXECUTE_BLOCK/ALU/COMP/U11/ZN                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n67               | AND4_X1   | 0.061 |   1.504 |    1.688 | 
     | UEXECUTE_BLOCK/ALU/COMP/U9/A1                     |   ^   | UEXECUTE_BLOCK/ALU/COMP/n67               | AND2_X1   | 0.000 |   1.504 |    1.688 | 
     | UEXECUTE_BLOCK/ALU/COMP/U9/ZN                     |   ^   | UEXECUTE_BLOCK/ALU/COMP/n71               | AND2_X1   | 0.044 |   1.548 |    1.731 | 
     | UEXECUTE_BLOCK/ALU/COMP/U16/A                     |   ^   | UEXECUTE_BLOCK/ALU/COMP/n71               | XNOR2_X1  | 0.000 |   1.548 |    1.731 | 
     | UEXECUTE_BLOCK/ALU/COMP/U16/ZN                    |   v   | UEXECUTE_BLOCK/ALU/COMP/n75               | XNOR2_X1  | 0.016 |   1.564 |    1.748 | 
     | UEXECUTE_BLOCK/ALU/COMP/U28/B1                    |   v   | UEXECUTE_BLOCK/ALU/COMP/n75               | AOI22_X1  | 0.000 |   1.564 |    1.748 | 
     | UEXECUTE_BLOCK/ALU/COMP/U28/ZN                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n73               | AOI22_X1  | 0.041 |   1.605 |    1.789 | 
     | UEXECUTE_BLOCK/ALU/COMP/U21/A1                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n73               | NAND2_X1  | 0.000 |   1.605 |    1.789 | 
     | UEXECUTE_BLOCK/ALU/COMP/U21/ZN                    |   v   | UEXECUTE_BLOCK/ALU/comp_out               | NAND2_X1  | 0.024 |   1.629 |    1.813 | 
     | UEXECUTE_BLOCK/ALU/FE_RC_0_0/B1                   |   v   | UEXECUTE_BLOCK/ALU/comp_out               | OAI21_X2  | 0.000 |   1.629 |    1.813 | 
     | UEXECUTE_BLOCK/ALU/FE_RC_0_0/ZN                   |   ^   | UEXECUTE_BLOCK/ALU/n355                   | OAI21_X2  | 0.041 |   1.670 |    1.853 | 
     | UEXECUTE_BLOCK/ALU/U207/A                         |   ^   | UEXECUTE_BLOCK/ALU/n355                   | INV_X1    | 0.001 |   1.671 |    1.854 | 
     | UEXECUTE_BLOCK/ALU/U207/ZN                        |   v   | X2mem[0]                                  | INV_X1    | 0.009 |   1.680 |    1.864 | 
     | UEXECUTE_REGS/X/Q_reg[0]/D                        |   v   | X2mem[0]                                  | DFFR_X1   | 0.000 |   1.680 |    1.864 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.184 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.182 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.144 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.143 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.067 | 
     | clock__L3_I40/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.006 |   0.123 |   -0.060 | 
     | clock__L3_I40/Z             |   ^   | clock__L3_N40 | CLKBUF_X3 | 0.069 |   0.193 |    0.009 | 
     | UEXECUTE_REGS/X/Q_reg[0]/CK |   ^   | clock__L3_N40 | DFFR_X1   | 0.002 |   0.194 |    0.010 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[11]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[11]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.186
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.853
- Arrival Time                  1.645
= Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.208 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.210 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.248 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.249 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.325 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.329 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.393 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.395 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.546 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.547 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.571 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.571 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.604 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.604 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.650 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.650 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.762 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.762 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.772 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.772 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.828 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.840 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.892 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.892 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.939 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.941 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.973 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.973 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    0.996 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    0.996 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.023 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.023 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.072 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.072 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.194 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.195 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.405 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.409 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.492 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.492 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.562 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.562 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.615 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.615 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.648 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.648 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.681 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.681 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.758 | 
     | UFETCH_BLOCK/MUXPREDICTION/U62/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.553 |    1.762 | 
     | UFETCH_BLOCK/MUXPREDICTION/U62/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n90          | AOI22_X1  | 0.030 |   1.583 |    1.791 | 
     | UFETCH_BLOCK/MUXPREDICTION/U1/A2          |   v   | UFETCH_BLOCK/MUXPREDICTION/n90          | NAND2_X1  | 0.000 |   1.583 |    1.791 | 
     | UFETCH_BLOCK/MUXPREDICTION/U1/ZN          |   ^   | UFETCH_BLOCK/PC_BUS[11]                 | NAND2_X1  | 0.023 |   1.606 |    1.814 | 
     | UFETCH_BLOCK/PC/U2/A2                     |   ^   | UFETCH_BLOCK/PC_BUS[11]                 | NAND2_X1  | 0.000 |   1.606 |    1.814 | 
     | UFETCH_BLOCK/PC/U2/ZN                     |   v   | UFETCH_BLOCK/PC/n1                      | NAND2_X1  | 0.015 |   1.621 |    1.829 | 
     | UFETCH_BLOCK/PC/U3/A                      |   v   | UFETCH_BLOCK/PC/n1                      | OAI21_X1  | 0.000 |   1.621 |    1.829 | 
     | UFETCH_BLOCK/PC/U3/ZN                     |   ^   | UFETCH_BLOCK/PC/n76                     | OAI21_X1  | 0.024 |   1.645 |    1.853 | 
     | UFETCH_BLOCK/PC/Q_reg[11]/D               |   ^   | UFETCH_BLOCK/PC/n76                     | DFFR_X1   | 0.000 |   1.645 |    1.853 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.208 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.206 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.169 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.167 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.091 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.120 |   -0.088 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.064 |   0.184 |   -0.024 | 
     | UFETCH_BLOCK/PC/Q_reg[11]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.186 |   -0.022 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[13]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[13]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.186
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.853
- Arrival Time                  1.644
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.209 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.211 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.248 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.250 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.326 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.330 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.394 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.396 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.547 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.548 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.572 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.572 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.605 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.605 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.651 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.651 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.763 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.763 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.773 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.773 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.829 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.840 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.893 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.893 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.940 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.941 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.974 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.974 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    0.997 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    0.997 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.023 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.023 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.072 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.072 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.112 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.112 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.195 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.196 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.406 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.410 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.493 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.493 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.563 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.563 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.615 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.615 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.649 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.649 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.682 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.682 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.759 | 
     | UFETCH_BLOCK/MUXPREDICTION/U113/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.763 | 
     | UFETCH_BLOCK/MUXPREDICTION/U113/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n137         | AOI22_X1  | 0.031 |   1.584 |    1.793 | 
     | UFETCH_BLOCK/MUXPREDICTION/U101/A1        |   v   | UFETCH_BLOCK/MUXPREDICTION/n137         | NAND2_X1  | 0.000 |   1.584 |    1.793 | 
     | UFETCH_BLOCK/MUXPREDICTION/U101/ZN        |   ^   | UFETCH_BLOCK/PC_BUS[13]                 | NAND2_X1  | 0.020 |   1.604 |    1.813 | 
     | UFETCH_BLOCK/PC/U71/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[13]                 | NAND2_X1  | 0.000 |   1.604 |    1.813 | 
     | UFETCH_BLOCK/PC/U71/ZN                    |   v   | UFETCH_BLOCK/PC/n20                     | NAND2_X1  | 0.018 |   1.622 |    1.831 | 
     | UFETCH_BLOCK/PC/U70/A                     |   v   | UFETCH_BLOCK/PC/n20                     | OAI21_X1  | 0.000 |   1.622 |    1.831 | 
     | UFETCH_BLOCK/PC/U70/ZN                    |   ^   | UFETCH_BLOCK/PC/n78                     | OAI21_X1  | 0.022 |   1.644 |    1.853 | 
     | UFETCH_BLOCK/PC/Q_reg[13]/D               |   ^   | UFETCH_BLOCK/PC/n78                     | DFFR_X1   | 0.000 |   1.644 |    1.853 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.209 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.207 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.170 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.168 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.092 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.120 |   -0.089 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.064 |   0.184 |   -0.025 | 
     | UFETCH_BLOCK/PC/Q_reg[13]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.186 |   -0.023 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[23]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[23]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.185
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.852
- Arrival Time                  1.642
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.210 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.212 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.250 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.251 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.328 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.331 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.395 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.398 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.548 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.550 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.573 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.573 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.607 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.607 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.652 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.652 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.765 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.765 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.774 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.774 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.830 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.842 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.895 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.895 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.941 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.943 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.976 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.976 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    0.998 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    0.998 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.025 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.025 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.074 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.074 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.113 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.113 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.196 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.197 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.286 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.286 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.407 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.411 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.494 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.494 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.564 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.564 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.617 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.617 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.650 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.651 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.683 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.683 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.760 | 
     | UFETCH_BLOCK/MUXPREDICTION/U66/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.553 |    1.763 | 
     | UFETCH_BLOCK/MUXPREDICTION/U66/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n96          | AOI22_X1  | 0.030 |   1.583 |    1.794 | 
     | UFETCH_BLOCK/MUXPREDICTION/U67/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n96          | NAND2_X1  | 0.000 |   1.583 |    1.794 | 
     | UFETCH_BLOCK/MUXPREDICTION/U67/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[23]                 | NAND2_X1  | 0.020 |   1.603 |    1.814 | 
     | UFETCH_BLOCK/PC/U34/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[23]                 | NAND2_X1  | 0.000 |   1.603 |    1.814 | 
     | UFETCH_BLOCK/PC/U34/ZN                    |   v   | UFETCH_BLOCK/PC/n10                     | NAND2_X1  | 0.015 |   1.618 |    1.828 | 
     | UFETCH_BLOCK/PC/U35/A                     |   v   | UFETCH_BLOCK/PC/n10                     | OAI21_X1  | 0.000 |   1.618 |    1.828 | 
     | UFETCH_BLOCK/PC/U35/ZN                    |   ^   | UFETCH_BLOCK/PC/n88                     | OAI21_X1  | 0.024 |   1.642 |    1.852 | 
     | UFETCH_BLOCK/PC/Q_reg[23]/D               |   ^   | UFETCH_BLOCK/PC/n88                     | DFFR_X1   | 0.000 |   1.642 |    1.852 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.210 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.209 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.171 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.169 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.093 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.120 |   -0.091 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.064 |   0.184 |   -0.026 | 
     | UFETCH_BLOCK/PC/Q_reg[23]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.001 |   0.185 |   -0.025 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[12]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[12]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.185
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.852
- Arrival Time                  1.641
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.211 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.213 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.250 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.252 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.328 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.332 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.396 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.398 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.549 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.550 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.574 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.574 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.607 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.607 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.653 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.653 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.765 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.765 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.775 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.775 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.831 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.843 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.895 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.895 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.942 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.943 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.976 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.976 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.197 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.198 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.286 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.286 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.408 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.412 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.495 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.495 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.565 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.565 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.617 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.617 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.651 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.651 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.684 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.684 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.761 | 
     | UFETCH_BLOCK/MUXPREDICTION/U86/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.765 | 
     | UFETCH_BLOCK/MUXPREDICTION/U86/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n119         | AOI22_X1  | 0.030 |   1.584 |    1.795 | 
     | UFETCH_BLOCK/MUXPREDICTION/U87/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n119         | NAND2_X1  | 0.000 |   1.584 |    1.795 | 
     | UFETCH_BLOCK/MUXPREDICTION/U87/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[12]                 | NAND2_X1  | 0.022 |   1.606 |    1.817 | 
     | UFETCH_BLOCK/PC/U5/A1                     |   ^   | UFETCH_BLOCK/PC_BUS[12]                 | NAND2_X1  | 0.000 |   1.606 |    1.817 | 
     | UFETCH_BLOCK/PC/U5/ZN                     |   v   | UFETCH_BLOCK/PC/n22                     | NAND2_X1  | 0.013 |   1.619 |    1.830 | 
     | UFETCH_BLOCK/PC/U6/A                      |   v   | UFETCH_BLOCK/PC/n22                     | OAI21_X1  | 0.000 |   1.619 |    1.830 | 
     | UFETCH_BLOCK/PC/U6/ZN                     |   ^   | UFETCH_BLOCK/PC/n77                     | OAI21_X1  | 0.022 |   1.641 |    1.852 | 
     | UFETCH_BLOCK/PC/Q_reg[12]/D               |   ^   | UFETCH_BLOCK/PC/n77                     | DFFR_X1   | 0.000 |   1.641 |    1.852 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.211 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.209 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.172 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.170 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.094 | 
     | clock__L3_I22/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.122 |   -0.090 | 
     | clock__L3_I22/Z              |   ^   | clock__L3_N22 | CLKBUF_X3 | 0.062 |   0.183 |   -0.028 | 
     | UFETCH_BLOCK/PC/Q_reg[12]/CK |   ^   | clock__L3_N22 | DFFR_X1   | 0.002 |   0.185 |   -0.026 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[4]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[4]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.187
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.854
- Arrival Time                  1.643
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.211 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.213 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.251 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.252 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.328 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.332 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.396 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.398 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.549 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.551 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.574 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.574 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.608 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.608 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.653 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.653 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.766 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.766 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.775 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.775 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.831 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.843 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.895 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.895 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.942 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.944 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.977 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.977 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.197 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.198 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.260 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.260 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.287 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.287 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.408 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.412 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.495 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.495 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.565 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.565 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.618 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.618 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.651 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.651 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.684 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.684 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.761 | 
     | UFETCH_BLOCK/MUXPREDICTION/U89/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.765 | 
     | UFETCH_BLOCK/MUXPREDICTION/U89/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n123         | AOI22_X1  | 0.031 |   1.585 |    1.796 | 
     | UFETCH_BLOCK/MUXPREDICTION/U90/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n123         | NAND2_X1  | 0.000 |   1.585 |    1.796 | 
     | UFETCH_BLOCK/MUXPREDICTION/U90/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[4]                  | NAND2_X1  | 0.020 |   1.605 |    1.816 | 
     | UFETCH_BLOCK/PC/U48/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[4]                  | NAND2_X1  | 0.000 |   1.605 |    1.816 | 
     | UFETCH_BLOCK/PC/U48/ZN                    |   v   | UFETCH_BLOCK/PC/n29                     | NAND2_X1  | 0.014 |   1.619 |    1.831 | 
     | UFETCH_BLOCK/PC/U49/A                     |   v   | UFETCH_BLOCK/PC/n29                     | OAI21_X1  | 0.000 |   1.619 |    1.831 | 
     | UFETCH_BLOCK/PC/U49/ZN                    |   ^   | UFETCH_BLOCK/PC/n69                     | OAI21_X1  | 0.023 |   1.643 |    1.854 | 
     | UFETCH_BLOCK/PC/Q_reg[4]/D                |   ^   | UFETCH_BLOCK/PC/n69                     | DFFR_X1   | 0.000 |   1.643 |    1.854 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.211 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.210 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.172 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.170 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.094 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.121 |   -0.091 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.065 |   0.186 |   -0.025 | 
     | UFETCH_BLOCK/PC/Q_reg[4]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.001 |   0.187 |   -0.025 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[0]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[0]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.185
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.852
- Arrival Time                  1.640
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.212 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.213 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.251 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.252 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.329 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.332 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.396 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.399 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.549 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.551 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.574 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.574 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.608 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.608 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.654 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.654 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.766 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.766 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.776 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.776 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.831 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.843 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.896 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.896 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.943 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.944 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.977 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.977 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.197 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.199 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.260 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.260 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.287 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.287 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.408 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.413 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.495 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.495 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.565 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.565 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.618 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.618 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.652 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.652 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.684 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.684 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.761 | 
     | UFETCH_BLOCK/MUXPREDICTION/U111/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.765 | 
     | UFETCH_BLOCK/MUXPREDICTION/U111/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n135         | AOI22_X1  | 0.030 |   1.584 |    1.796 | 
     | UFETCH_BLOCK/MUXPREDICTION/U95/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n135         | NAND2_X1  | 0.000 |   1.584 |    1.796 | 
     | UFETCH_BLOCK/MUXPREDICTION/U95/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[0]                  | NAND2_X1  | 0.019 |   1.603 |    1.815 | 
     | UFETCH_BLOCK/PC/U64/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[0]                  | NAND2_X1  | 0.000 |   1.603 |    1.815 | 
     | UFETCH_BLOCK/PC/U64/ZN                    |   v   | UFETCH_BLOCK/PC/n33                     | NAND2_X1  | 0.014 |   1.617 |    1.829 | 
     | UFETCH_BLOCK/PC/U50/A                     |   v   | UFETCH_BLOCK/PC/n33                     | OAI21_X1  | 0.000 |   1.617 |    1.829 | 
     | UFETCH_BLOCK/PC/U50/ZN                    |   ^   | UFETCH_BLOCK/PC/n65                     | OAI21_X1  | 0.023 |   1.640 |    1.852 | 
     | UFETCH_BLOCK/PC/Q_reg[0]/D                |   ^   | UFETCH_BLOCK/PC/n65                     | DFFR_X1   | 0.000 |   1.640 |    1.852 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.211 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.210 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.172 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.171 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.094 | 
     | clock__L3_I22/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.122 |   -0.090 | 
     | clock__L3_I22/Z             |   ^   | clock__L3_N22 | CLKBUF_X3 | 0.062 |   0.183 |   -0.028 | 
     | UFETCH_BLOCK/PC/Q_reg[0]/CK |   ^   | clock__L3_N22 | DFFR_X1   | 0.002 |   0.185 |   -0.027 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[2]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[2]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.186
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.853
- Arrival Time                  1.641
= Slack Time                    0.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.212 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.213 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.251 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.253 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.329 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.332 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.397 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.399 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.550 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.551 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.574 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.574 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.608 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.608 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.654 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.654 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.766 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.766 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.776 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.776 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.832 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.843 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.896 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.896 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.943 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.944 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.977 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.977 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.198 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.199 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.260 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.260 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.287 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.287 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.409 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.413 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.495 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.495 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.566 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.566 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.618 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.618 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.652 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.652 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.684 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.684 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.762 | 
     | UFETCH_BLOCK/MUXPREDICTION/U77/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.766 | 
     | UFETCH_BLOCK/MUXPREDICTION/U77/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n108         | AOI22_X1  | 0.030 |   1.584 |    1.796 | 
     | UFETCH_BLOCK/MUXPREDICTION/U78/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n108         | NAND2_X1  | 0.000 |   1.584 |    1.796 | 
     | UFETCH_BLOCK/MUXPREDICTION/U78/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[2]                  | NAND2_X1  | 0.020 |   1.604 |    1.815 | 
     | UFETCH_BLOCK/PC/U38/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[2]                  | NAND2_X1  | 0.000 |   1.604 |    1.815 | 
     | UFETCH_BLOCK/PC/U38/ZN                    |   v   | UFETCH_BLOCK/PC/n31                     | NAND2_X1  | 0.014 |   1.617 |    1.829 | 
     | UFETCH_BLOCK/PC/U39/A                     |   v   | UFETCH_BLOCK/PC/n31                     | OAI21_X1  | 0.000 |   1.617 |    1.829 | 
     | UFETCH_BLOCK/PC/U39/ZN                    |   ^   | UFETCH_BLOCK/PC/n67                     | OAI21_X1  | 0.023 |   1.641 |    1.853 | 
     | UFETCH_BLOCK/PC/Q_reg[2]/D                |   ^   | UFETCH_BLOCK/PC/n67                     | DFFR_X1   | 0.000 |   1.641 |    1.853 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.212 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.210 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.172 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.171 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.095 | 
     | clock__L3_I23/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.121 |   -0.091 | 
     | clock__L3_I23/Z             |   ^   | clock__L3_N23 | CLKBUF_X3 | 0.064 |   0.185 |   -0.027 | 
     | UFETCH_BLOCK/PC/Q_reg[2]/CK |   ^   | clock__L3_N23 | DFFR_X1   | 0.001 |   0.186 |   -0.026 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[20]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[20]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.185
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.852
- Arrival Time                  1.641
= Slack Time                    0.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.212 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.213 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.251 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.253 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.329 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.332 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.397 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.399 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.550 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.551 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.574 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.574 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.608 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.608 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.654 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.654 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.766 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.766 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.776 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.776 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.832 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.843 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.896 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.896 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.943 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.944 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.977 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.977 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.198 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.199 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.260 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.260 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.287 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.287 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.409 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.413 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.495 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.495 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.566 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.566 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.618 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.618 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.652 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.652 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.684 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.684 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.762 | 
     | UFETCH_BLOCK/MUXPREDICTION/U107/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.551 |    1.763 | 
     | UFETCH_BLOCK/MUXPREDICTION/U107/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n141         | AOI22_X1  | 0.031 |   1.582 |    1.794 | 
     | UFETCH_BLOCK/MUXPREDICTION/U98/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n141         | NAND2_X1  | 0.000 |   1.582 |    1.794 | 
     | UFETCH_BLOCK/MUXPREDICTION/U98/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[20]                 | NAND2_X1  | 0.022 |   1.604 |    1.815 | 
     | UFETCH_BLOCK/PC/U61/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[20]                 | NAND2_X1  | 0.000 |   1.604 |    1.815 | 
     | UFETCH_BLOCK/PC/U61/ZN                    |   v   | UFETCH_BLOCK/PC/n13                     | NAND2_X1  | 0.015 |   1.619 |    1.831 | 
     | UFETCH_BLOCK/PC/U60/A                     |   v   | UFETCH_BLOCK/PC/n13                     | OAI21_X1  | 0.000 |   1.619 |    1.831 | 
     | UFETCH_BLOCK/PC/U60/ZN                    |   ^   | UFETCH_BLOCK/PC/n85                     | OAI21_X1  | 0.022 |   1.641 |    1.852 | 
     | UFETCH_BLOCK/PC/Q_reg[20]/D               |   ^   | UFETCH_BLOCK/PC/n85                     | DFFR_X1   | 0.000 |   1.641 |    1.852 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.212 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.210 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.172 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.171 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.095 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.120 |   -0.092 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.064 |   0.184 |   -0.028 | 
     | UFETCH_BLOCK/PC/Q_reg[20]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.001 |   0.185 |   -0.026 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[1]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[1]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.186
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.852
- Arrival Time                  1.640
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.213 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.214 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.252 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.254 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.330 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.333 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.398 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.400 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.551 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.552 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.575 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.575 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.609 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.609 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.655 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.655 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.767 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.767 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.777 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.777 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.833 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.844 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.897 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.897 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.944 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.945 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.978 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.978 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.000 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.000 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.115 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.115 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.199 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.200 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.261 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.261 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.288 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.288 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.410 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.414 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.496 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.496 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.566 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.566 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.619 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.619 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.653 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.653 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.685 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.685 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.762 | 
     | UFETCH_BLOCK/MUXPREDICTION/U112/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.552 |    1.764 | 
     | UFETCH_BLOCK/MUXPREDICTION/U112/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n139         | AOI22_X1  | 0.031 |   1.582 |    1.795 | 
     | UFETCH_BLOCK/MUXPREDICTION/U96/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n139         | NAND2_X1  | 0.000 |   1.582 |    1.795 | 
     | UFETCH_BLOCK/MUXPREDICTION/U96/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[1]                  | NAND2_X1  | 0.020 |   1.602 |    1.815 | 
     | UFETCH_BLOCK/PC/U68/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[1]                  | NAND2_X1  | 0.000 |   1.602 |    1.815 | 
     | UFETCH_BLOCK/PC/U68/ZN                    |   v   | UFETCH_BLOCK/PC/n32                     | NAND2_X1  | 0.014 |   1.616 |    1.829 | 
     | UFETCH_BLOCK/PC/U67/A                     |   v   | UFETCH_BLOCK/PC/n32                     | OAI21_X1  | 0.000 |   1.616 |    1.829 | 
     | UFETCH_BLOCK/PC/U67/ZN                    |   ^   | UFETCH_BLOCK/PC/n66                     | OAI21_X1  | 0.024 |   1.640 |    1.852 | 
     | UFETCH_BLOCK/PC/Q_reg[1]/D                |   ^   | UFETCH_BLOCK/PC/n66                     | DFFR_X1   | 0.000 |   1.640 |    1.852 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.213 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.211 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.173 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.172 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.095 | 
     | clock__L3_I25/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.120 |   -0.093 | 
     | clock__L3_I25/Z             |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.064 |   0.184 |   -0.029 | 
     | UFETCH_BLOCK/PC/Q_reg[1]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.186 |   -0.027 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[21]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[21]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.189
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.856
- Arrival Time                  1.643
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.213 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.214 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.252 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.254 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.330 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.333 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.398 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.400 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.551 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.552 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.575 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.575 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.609 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.609 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.655 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.655 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.767 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.767 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.777 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.777 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.833 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.844 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.897 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.897 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.944 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.945 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.978 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.978 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.000 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.000 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.115 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.115 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.199 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.200 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.261 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.261 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.288 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.288 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.410 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.414 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.496 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.496 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.567 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.567 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.619 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.619 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.653 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.653 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.685 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.685 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.762 | 
     | UFETCH_BLOCK/MUXPREDICTION/U110/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.001 |   1.551 |    1.764 | 
     | UFETCH_BLOCK/MUXPREDICTION/U110/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n143         | AOI22_X1  | 0.031 |   1.582 |    1.794 | 
     | UFETCH_BLOCK/MUXPREDICTION/U100/A1        |   v   | UFETCH_BLOCK/MUXPREDICTION/n143         | NAND2_X1  | 0.000 |   1.582 |    1.794 | 
     | UFETCH_BLOCK/MUXPREDICTION/U100/ZN        |   ^   | UFETCH_BLOCK/PC_BUS[21]                 | NAND2_X1  | 0.023 |   1.605 |    1.818 | 
     | UFETCH_BLOCK/PC/U69/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[21]                 | NAND2_X1  | 0.000 |   1.605 |    1.818 | 
     | UFETCH_BLOCK/PC/U69/ZN                    |   v   | UFETCH_BLOCK/PC/n12                     | NAND2_X1  | 0.015 |   1.620 |    1.832 | 
     | UFETCH_BLOCK/PC/U51/A                     |   v   | UFETCH_BLOCK/PC/n12                     | OAI21_X1  | 0.000 |   1.620 |    1.832 | 
     | UFETCH_BLOCK/PC/U51/ZN                    |   ^   | UFETCH_BLOCK/PC/n86                     | OAI21_X1  | 0.023 |   1.643 |    1.856 | 
     | UFETCH_BLOCK/PC/Q_reg[21]/D               |   ^   | UFETCH_BLOCK/PC/n86                     | DFFR_X1   | 0.000 |   1.643 |    1.856 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.213 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.211 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.173 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.172 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.096 | 
     | clock__L3_I24/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.122 |   -0.091 | 
     | clock__L3_I24/Z              |   ^   | clock__L3_N24 | CLKBUF_X3 | 0.066 |   0.188 |   -0.025 | 
     | UFETCH_BLOCK/PC/Q_reg[21]/CK |   ^   | clock__L3_N24 | DFFR_X1   | 0.001 |   0.189 |   -0.024 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[10]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[10]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.186
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.853
- Arrival Time                  1.639
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.214 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.215 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.253 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.254 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.331 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.334 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.398 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.401 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.552 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.553 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.576 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.576 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.610 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.610 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.656 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.656 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.768 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.768 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.778 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.778 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.833 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.845 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.898 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.898 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.945 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.946 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.979 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.979 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.001 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.001 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.077 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.077 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.116 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.116 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.200 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.262 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.262 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.289 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.289 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.411 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.415 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.497 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.497 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.567 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.567 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.620 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.620 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.654 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.654 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.686 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.686 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.763 | 
     | UFETCH_BLOCK/MUXPREDICTION/U63/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.553 |    1.766 | 
     | UFETCH_BLOCK/MUXPREDICTION/U63/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n92          | AOI22_X1  | 0.031 |   1.584 |    1.798 | 
     | UFETCH_BLOCK/MUXPREDICTION/U50/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n92          | NAND2_X1  | 0.000 |   1.584 |    1.798 | 
     | UFETCH_BLOCK/MUXPREDICTION/U50/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[10]                 | NAND2_X1  | 0.021 |   1.604 |    1.818 | 
     | UFETCH_BLOCK/PC/U32/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[10]                 | NAND2_X1  | 0.000 |   1.604 |    1.818 | 
     | UFETCH_BLOCK/PC/U32/ZN                    |   v   | UFETCH_BLOCK/PC/n23                     | NAND2_X1  | 0.014 |   1.618 |    1.832 | 
     | UFETCH_BLOCK/PC/U14/A                     |   v   | UFETCH_BLOCK/PC/n23                     | OAI21_X1  | 0.000 |   1.618 |    1.832 | 
     | UFETCH_BLOCK/PC/U14/ZN                    |   ^   | UFETCH_BLOCK/PC/n75                     | OAI21_X1  | 0.021 |   1.639 |    1.853 | 
     | UFETCH_BLOCK/PC/Q_reg[10]/D               |   ^   | UFETCH_BLOCK/PC/n75                     | DFFR_X1   | 0.000 |   1.639 |    1.853 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.214 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.212 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.174 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.173 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.096 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.120 |   -0.094 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.064 |   0.184 |   -0.029 | 
     | UFETCH_BLOCK/PC/Q_reg[10]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.186 |   -0.028 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[15]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[15]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.186
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.853
- Arrival Time                  1.638
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.214 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.216 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.254 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.255 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.331 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.335 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.399 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.401 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.552 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.554 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.577 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.577 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.656 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.656 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.778 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.778 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.834 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.846 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.898 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.898 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.945 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.947 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.117 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.117 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.200 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.411 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.415 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.498 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.498 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.568 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.568 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.621 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.621 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.654 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.654 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.687 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.687 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.764 | 
     | UFETCH_BLOCK/MUXPREDICTION/U56/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.552 |    1.766 | 
     | UFETCH_BLOCK/MUXPREDICTION/U56/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n82          | AOI22_X1  | 0.031 |   1.583 |    1.797 | 
     | UFETCH_BLOCK/MUXPREDICTION/U54/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n82          | NAND2_X1  | 0.000 |   1.583 |    1.797 | 
     | UFETCH_BLOCK/MUXPREDICTION/U54/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[15]                 | NAND2_X1  | 0.021 |   1.603 |    1.818 | 
     | UFETCH_BLOCK/PC/U19/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[15]                 | NAND2_X1  | 0.000 |   1.603 |    1.818 | 
     | UFETCH_BLOCK/PC/U19/ZN                    |   v   | UFETCH_BLOCK/PC/n18                     | NAND2_X1  | 0.014 |   1.617 |    1.831 | 
     | UFETCH_BLOCK/PC/U13/A                     |   v   | UFETCH_BLOCK/PC/n18                     | OAI21_X1  | 0.000 |   1.617 |    1.831 | 
     | UFETCH_BLOCK/PC/U13/ZN                    |   ^   | UFETCH_BLOCK/PC/n80                     | OAI21_X1  | 0.021 |   1.638 |    1.853 | 
     | UFETCH_BLOCK/PC/Q_reg[15]/D               |   ^   | UFETCH_BLOCK/PC/n80                     | DFFR_X1   | 0.000 |   1.638 |    1.853 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.214 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.213 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.175 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.173 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.097 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.120 |   -0.095 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.064 |   0.184 |   -0.030 | 
     | UFETCH_BLOCK/PC/Q_reg[15]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.186 |   -0.028 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[27]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[27]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.187
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.854
- Arrival Time                  1.640
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.214 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.216 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.254 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.255 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.331 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.335 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.399 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.401 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.552 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.554 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.577 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.577 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.656 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.656 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.778 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.778 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.834 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.846 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.898 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.898 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.945 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.947 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.117 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.117 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.200 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.411 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.415 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.498 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.498 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.568 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.568 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.621 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.621 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.654 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.654 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.687 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.687 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.764 | 
     | UFETCH_BLOCK/MUXPREDICTION/U70/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.768 | 
     | UFETCH_BLOCK/MUXPREDICTION/U70/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n100         | AOI22_X1  | 0.030 |   1.584 |    1.798 | 
     | UFETCH_BLOCK/MUXPREDICTION/U71/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n100         | NAND2_X1  | 0.000 |   1.584 |    1.798 | 
     | UFETCH_BLOCK/MUXPREDICTION/U71/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[27]                 | NAND2_X1  | 0.019 |   1.603 |    1.817 | 
     | UFETCH_BLOCK/PC/U28/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[27]                 | NAND2_X1  | 0.000 |   1.603 |    1.817 | 
     | UFETCH_BLOCK/PC/U28/ZN                    |   v   | UFETCH_BLOCK/PC/n6                      | NAND2_X1  | 0.014 |   1.617 |    1.831 | 
     | UFETCH_BLOCK/PC/U29/A                     |   v   | UFETCH_BLOCK/PC/n6                      | OAI21_X1  | 0.000 |   1.617 |    1.831 | 
     | UFETCH_BLOCK/PC/U29/ZN                    |   ^   | UFETCH_BLOCK/PC/n92                     | OAI21_X1  | 0.023 |   1.640 |    1.854 | 
     | UFETCH_BLOCK/PC/Q_reg[27]/D               |   ^   | UFETCH_BLOCK/PC/n92                     | DFFR_X1   | 0.000 |   1.640 |    1.854 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.214 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.213 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.175 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.173 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.097 | 
     | clock__L3_I34/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.122 |   -0.092 | 
     | clock__L3_I34/Z              |   ^   | clock__L3_N34 | CLKBUF_X3 | 0.064 |   0.185 |   -0.029 | 
     | UFETCH_BLOCK/PC/Q_reg[27]/CK |   ^   | clock__L3_N34 | DFFR_X1   | 0.002 |   0.187 |   -0.027 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[18]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[18]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.185
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.852
- Arrival Time                  1.637
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.216 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.254 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.255 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.332 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.335 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.399 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.402 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.553 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.554 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.577 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.577 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.834 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.846 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.946 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.947 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.117 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.117 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.412 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.416 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.498 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.498 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.568 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.568 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.621 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.621 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.687 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.687 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.764 | 
     | UFETCH_BLOCK/MUXPREDICTION/U72/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.553 |    1.768 | 
     | UFETCH_BLOCK/MUXPREDICTION/U72/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n102         | AOI22_X1  | 0.030 |   1.583 |    1.798 | 
     | UFETCH_BLOCK/MUXPREDICTION/U53/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n102         | NAND2_X1  | 0.000 |   1.583 |    1.798 | 
     | UFETCH_BLOCK/MUXPREDICTION/U53/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[18]                 | NAND2_X1  | 0.020 |   1.603 |    1.817 | 
     | UFETCH_BLOCK/PC/U33/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[18]                 | NAND2_X1  | 0.000 |   1.603 |    1.817 | 
     | UFETCH_BLOCK/PC/U33/ZN                    |   v   | UFETCH_BLOCK/PC/n15                     | NAND2_X1  | 0.013 |   1.616 |    1.830 | 
     | UFETCH_BLOCK/PC/U15/A                     |   v   | UFETCH_BLOCK/PC/n15                     | OAI21_X1  | 0.000 |   1.616 |    1.830 | 
     | UFETCH_BLOCK/PC/U15/ZN                    |   ^   | UFETCH_BLOCK/PC/n83                     | OAI21_X1  | 0.022 |   1.637 |    1.852 | 
     | UFETCH_BLOCK/PC/Q_reg[18]/D               |   ^   | UFETCH_BLOCK/PC/n83                     | DFFR_X1   | 0.000 |   1.637 |    1.852 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.213 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.175 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.174 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.097 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.120 |   -0.095 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.064 |   0.184 |   -0.030 | 
     | UFETCH_BLOCK/PC/Q_reg[18]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.001 |   0.185 |   -0.029 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[5]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[5]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.187
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.854
- Arrival Time                  1.639
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.216 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.254 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.256 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.332 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.335 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.400 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.402 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.553 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.554 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.577 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.577 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.835 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.846 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.946 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.947 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.117 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.117 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.412 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.416 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.498 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.498 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.568 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.568 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.621 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.621 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.687 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.687 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.764 | 
     | UFETCH_BLOCK/MUXPREDICTION/U80/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.769 | 
     | UFETCH_BLOCK/MUXPREDICTION/U80/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n113         | AOI22_X1  | 0.030 |   1.584 |    1.799 | 
     | UFETCH_BLOCK/MUXPREDICTION/U81/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n113         | NAND2_X1  | 0.000 |   1.584 |    1.799 | 
     | UFETCH_BLOCK/MUXPREDICTION/U81/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[5]                  | NAND2_X1  | 0.020 |   1.604 |    1.819 | 
     | UFETCH_BLOCK/PC/U41/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[5]                  | NAND2_X1  | 0.000 |   1.604 |    1.819 | 
     | UFETCH_BLOCK/PC/U41/ZN                    |   v   | UFETCH_BLOCK/PC/n28                     | NAND2_X1  | 0.013 |   1.618 |    1.832 | 
     | UFETCH_BLOCK/PC/U42/A                     |   v   | UFETCH_BLOCK/PC/n28                     | OAI21_X1  | 0.000 |   1.618 |    1.832 | 
     | UFETCH_BLOCK/PC/U42/ZN                    |   ^   | UFETCH_BLOCK/PC/n70                     | OAI21_X1  | 0.021 |   1.639 |    1.854 | 
     | UFETCH_BLOCK/PC/Q_reg[5]/D                |   ^   | UFETCH_BLOCK/PC/n70                     | DFFR_X1   | 0.000 |   1.639 |    1.854 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.213 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.175 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.174 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.097 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.121 |   -0.094 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.065 |   0.186 |   -0.029 | 
     | UFETCH_BLOCK/PC/Q_reg[5]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.001 |   0.187 |   -0.028 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[19]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[19]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.185
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.852
- Arrival Time                  1.638
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.216 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.254 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.256 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.332 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.335 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.400 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.402 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.553 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.554 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.577 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.577 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.835 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.846 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.946 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.947 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.117 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.117 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.412 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.416 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.498 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.498 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.569 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.569 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.621 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.621 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.687 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.687 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.764 | 
     | UFETCH_BLOCK/MUXPREDICTION/U84/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.553 |    1.767 | 
     | UFETCH_BLOCK/MUXPREDICTION/U84/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n117         | AOI22_X1  | 0.030 |   1.583 |    1.797 | 
     | UFETCH_BLOCK/MUXPREDICTION/U85/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n117         | NAND2_X1  | 0.000 |   1.583 |    1.797 | 
     | UFETCH_BLOCK/MUXPREDICTION/U85/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[19]                 | NAND2_X1  | 0.020 |   1.603 |    1.818 | 
     | UFETCH_BLOCK/PC/U44/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[19]                 | NAND2_X1  | 0.000 |   1.603 |    1.818 | 
     | UFETCH_BLOCK/PC/U44/ZN                    |   v   | UFETCH_BLOCK/PC/n14                     | NAND2_X1  | 0.013 |   1.616 |    1.831 | 
     | UFETCH_BLOCK/PC/U45/A                     |   v   | UFETCH_BLOCK/PC/n14                     | OAI21_X1  | 0.000 |   1.616 |    1.831 | 
     | UFETCH_BLOCK/PC/U45/ZN                    |   ^   | UFETCH_BLOCK/PC/n84                     | OAI21_X1  | 0.021 |   1.638 |    1.852 | 
     | UFETCH_BLOCK/PC/Q_reg[19]/D               |   ^   | UFETCH_BLOCK/PC/n84                     | DFFR_X1   | 0.000 |   1.638 |    1.852 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.213 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.175 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.174 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.098 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.120 |   -0.095 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.064 |   0.184 |   -0.031 | 
     | UFETCH_BLOCK/PC/Q_reg[19]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.001 |   0.185 |   -0.029 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[14]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[14]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.186
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.853
- Arrival Time                  1.638
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.217 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.254 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.256 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.332 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.336 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.400 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.402 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.553 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.554 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.611 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.769 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.835 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.846 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.946 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.947 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.263 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.290 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.412 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.416 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.499 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.499 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.569 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.569 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.621 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.621 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.765 | 
     | UFETCH_BLOCK/MUXPREDICTION/U59/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.552 |    1.767 | 
     | UFETCH_BLOCK/MUXPREDICTION/U59/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n86          | AOI22_X1  | 0.030 |   1.583 |    1.798 | 
     | UFETCH_BLOCK/MUXPREDICTION/U51/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n86          | NAND2_X1  | 0.000 |   1.583 |    1.798 | 
     | UFETCH_BLOCK/MUXPREDICTION/U51/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[14]                 | NAND2_X1  | 0.021 |   1.603 |    1.818 | 
     | UFETCH_BLOCK/PC/U27/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[14]                 | NAND2_X1  | 0.000 |   1.603 |    1.818 | 
     | UFETCH_BLOCK/PC/U27/ZN                    |   v   | UFETCH_BLOCK/PC/n19                     | NAND2_X1  | 0.013 |   1.617 |    1.832 | 
     | UFETCH_BLOCK/PC/U16/A                     |   v   | UFETCH_BLOCK/PC/n19                     | OAI21_X1  | 0.000 |   1.617 |    1.832 | 
     | UFETCH_BLOCK/PC/U16/ZN                    |   ^   | UFETCH_BLOCK/PC/n79                     | OAI21_X1  | 0.021 |   1.638 |    1.853 | 
     | UFETCH_BLOCK/PC/Q_reg[14]/D               |   ^   | UFETCH_BLOCK/PC/n79                     | DFFR_X1   | 0.000 |   1.638 |    1.853 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.213 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.176 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.174 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.098 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.120 |   -0.095 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.064 |   0.184 |   -0.031 | 
     | UFETCH_BLOCK/PC/Q_reg[14]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.186 |   -0.029 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[16]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[16]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.185
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.852
- Arrival Time                  1.637
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.217 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.255 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.256 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.332 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.336 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.400 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.402 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.553 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.555 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.835 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.847 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.946 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.980 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.412 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.416 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.499 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.499 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.569 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.569 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.622 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.622 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.765 | 
     | UFETCH_BLOCK/MUXPREDICTION/U79/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.551 |    1.767 | 
     | UFETCH_BLOCK/MUXPREDICTION/U79/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n111         | AOI22_X1  | 0.030 |   1.581 |    1.797 | 
     | UFETCH_BLOCK/MUXPREDICTION/U52/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n111         | NAND2_X1  | 0.000 |   1.581 |    1.797 | 
     | UFETCH_BLOCK/MUXPREDICTION/U52/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[16]                 | NAND2_X1  | 0.020 |   1.601 |    1.816 | 
     | UFETCH_BLOCK/PC/U40/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[16]                 | NAND2_X1  | 0.000 |   1.601 |    1.816 | 
     | UFETCH_BLOCK/PC/U40/ZN                    |   v   | UFETCH_BLOCK/PC/n17                     | NAND2_X1  | 0.013 |   1.614 |    1.830 | 
     | UFETCH_BLOCK/PC/U17/A                     |   v   | UFETCH_BLOCK/PC/n17                     | OAI21_X1  | 0.000 |   1.614 |    1.830 | 
     | UFETCH_BLOCK/PC/U17/ZN                    |   ^   | UFETCH_BLOCK/PC/n81                     | OAI21_X1  | 0.022 |   1.637 |    1.852 | 
     | UFETCH_BLOCK/PC/Q_reg[16]/D               |   ^   | UFETCH_BLOCK/PC/n81                     | DFFR_X1   | 0.000 |   1.637 |    1.852 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.176 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.174 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.098 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.120 |   -0.096 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.064 |   0.184 |   -0.031 | 
     | UFETCH_BLOCK/PC/Q_reg[16]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.001 |   0.185 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[8]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[8]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.187
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.854
- Arrival Time                  1.638
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.217 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.255 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.256 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.332 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.336 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.400 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.402 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.553 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.555 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.835 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.847 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.946 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.412 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.416 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.499 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.499 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.569 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.569 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.622 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.622 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.765 | 
     | UFETCH_BLOCK/MUXPREDICTION/U104/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.769 | 
     | UFETCH_BLOCK/MUXPREDICTION/U104/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n155         | AOI22_X1  | 0.030 |   1.584 |    1.799 | 
     | UFETCH_BLOCK/MUXPREDICTION/U102/A1        |   v   | UFETCH_BLOCK/MUXPREDICTION/n155         | NAND2_X1  | 0.000 |   1.584 |    1.799 | 
     | UFETCH_BLOCK/MUXPREDICTION/U102/ZN        |   ^   | UFETCH_BLOCK/PC_BUS[8]                  | NAND2_X1  | 0.020 |   1.604 |    1.819 | 
     | UFETCH_BLOCK/PC/U63/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[8]                  | NAND2_X1  | 0.000 |   1.604 |    1.819 | 
     | UFETCH_BLOCK/PC/U63/ZN                    |   v   | UFETCH_BLOCK/PC/n25                     | NAND2_X1  | 0.013 |   1.617 |    1.832 | 
     | UFETCH_BLOCK/PC/U62/A                     |   v   | UFETCH_BLOCK/PC/n25                     | OAI21_X1  | 0.000 |   1.617 |    1.832 | 
     | UFETCH_BLOCK/PC/U62/ZN                    |   ^   | UFETCH_BLOCK/PC/n73                     | OAI21_X1  | 0.021 |   1.638 |    1.854 | 
     | UFETCH_BLOCK/PC/Q_reg[8]/D                |   ^   | UFETCH_BLOCK/PC/n73                     | DFFR_X1   | 0.000 |   1.638 |    1.854 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.176 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.174 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.098 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.121 |   -0.095 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.065 |   0.186 |   -0.029 | 
     | UFETCH_BLOCK/PC/Q_reg[8]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.001 |   0.187 |   -0.029 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[25]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[25]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.190
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.856
- Arrival Time                  1.641
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.217 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.255 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.256 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.333 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.336 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.400 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.403 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.553 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.555 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.657 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.835 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.847 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.899 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.946 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.412 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.416 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.499 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.499 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.569 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.569 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.622 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.622 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.765 | 
     | UFETCH_BLOCK/MUXPREDICTION/U108/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.769 | 
     | UFETCH_BLOCK/MUXPREDICTION/U108/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n147         | AOI22_X1  | 0.030 |   1.584 |    1.799 | 
     | UFETCH_BLOCK/MUXPREDICTION/U97/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n147         | NAND2_X1  | 0.000 |   1.584 |    1.799 | 
     | UFETCH_BLOCK/MUXPREDICTION/U97/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[25]                 | NAND2_X1  | 0.019 |   1.603 |    1.818 | 
     | UFETCH_BLOCK/PC/U59/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[25]                 | NAND2_X1  | 0.000 |   1.603 |    1.818 | 
     | UFETCH_BLOCK/PC/U59/ZN                    |   v   | UFETCH_BLOCK/PC/n8                      | NAND2_X1  | 0.014 |   1.617 |    1.832 | 
     | UFETCH_BLOCK/PC/U58/A                     |   v   | UFETCH_BLOCK/PC/n8                      | OAI21_X1  | 0.000 |   1.617 |    1.832 | 
     | UFETCH_BLOCK/PC/U58/ZN                    |   ^   | UFETCH_BLOCK/PC/n90                     | OAI21_X1  | 0.024 |   1.641 |    1.856 | 
     | UFETCH_BLOCK/PC/Q_reg[25]/D               |   ^   | UFETCH_BLOCK/PC/n90                     | DFFR_X1   | 0.000 |   1.641 |    1.856 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.176 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.174 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.098 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.122 |   -0.093 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.064 |   0.187 |   -0.029 | 
     | UFETCH_BLOCK/PC/Q_reg[25]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.003 |   0.190 |   -0.026 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[3]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[3]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.187
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.854
- Arrival Time                  1.638
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.217 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.255 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.256 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.333 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.336 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.400 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.403 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.553 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.555 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.835 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.847 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.946 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.412 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.416 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.499 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.499 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.569 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.569 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.622 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.622 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.655 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.765 | 
     | UFETCH_BLOCK/MUXPREDICTION/U75/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.769 | 
     | UFETCH_BLOCK/MUXPREDICTION/U75/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n106         | AOI22_X1  | 0.030 |   1.584 |    1.799 | 
     | UFETCH_BLOCK/MUXPREDICTION/U76/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n106         | NAND2_X1  | 0.000 |   1.584 |    1.799 | 
     | UFETCH_BLOCK/MUXPREDICTION/U76/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[3]                  | NAND2_X1  | 0.020 |   1.604 |    1.819 | 
     | UFETCH_BLOCK/PC/U36/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[3]                  | NAND2_X1  | 0.000 |   1.604 |    1.819 | 
     | UFETCH_BLOCK/PC/U36/ZN                    |   v   | UFETCH_BLOCK/PC/n30                     | NAND2_X1  | 0.014 |   1.617 |    1.833 | 
     | UFETCH_BLOCK/PC/U37/A                     |   v   | UFETCH_BLOCK/PC/n30                     | OAI21_X1  | 0.000 |   1.617 |    1.833 | 
     | UFETCH_BLOCK/PC/U37/ZN                    |   ^   | UFETCH_BLOCK/PC/n68                     | OAI21_X1  | 0.021 |   1.638 |    1.854 | 
     | UFETCH_BLOCK/PC/Q_reg[3]/D                |   ^   | UFETCH_BLOCK/PC/n68                     | DFFR_X1   | 0.000 |   1.638 |    1.854 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.176 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.174 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.098 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.121 |   -0.095 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.065 |   0.186 |   -0.029 | 
     | UFETCH_BLOCK/PC/Q_reg[3]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.001 |   0.187 |   -0.029 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[9]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[9]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.188
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.856
- Arrival Time                  1.640
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.217 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.255 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.256 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.333 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.336 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.400 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.403 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.553 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.555 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.779 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.835 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.847 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.946 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.203 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.412 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.417 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.499 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.499 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.569 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.569 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.622 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.622 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.765 | 
     | UFETCH_BLOCK/MUXPREDICTION/U60/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.769 | 
     | UFETCH_BLOCK/MUXPREDICTION/U60/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n88          | AOI22_X1  | 0.031 |   1.584 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U61/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n88          | NAND2_X1  | 0.000 |   1.584 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U61/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[9]                  | NAND2_X1  | 0.020 |   1.605 |    1.820 | 
     | UFETCH_BLOCK/PC/U21/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[9]                  | NAND2_X1  | 0.000 |   1.605 |    1.820 | 
     | UFETCH_BLOCK/PC/U21/ZN                    |   v   | UFETCH_BLOCK/PC/n24                     | NAND2_X1  | 0.014 |   1.619 |    1.834 | 
     | UFETCH_BLOCK/PC/U22/A                     |   v   | UFETCH_BLOCK/PC/n24                     | OAI21_X1  | 0.000 |   1.619 |    1.834 | 
     | UFETCH_BLOCK/PC/U22/ZN                    |   ^   | UFETCH_BLOCK/PC/n74                     | OAI21_X1  | 0.021 |   1.640 |    1.856 | 
     | UFETCH_BLOCK/PC/Q_reg[9]/D                |   ^   | UFETCH_BLOCK/PC/n74                     | DFFR_X1   | 0.000 |   1.640 |    1.856 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.176 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.175 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.098 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.121 |   -0.095 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.065 |   0.186 |   -0.029 | 
     | UFETCH_BLOCK/PC/Q_reg[9]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.002 |   0.188 |   -0.027 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[30]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[30]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.189
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.856
- Arrival Time                  1.641
= Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.216 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.217 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.255 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.257 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.333 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.336 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.401 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.403 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.554 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.555 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.578 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.780 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.780 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.836 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.847 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.947 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.203 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.413 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.417 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.499 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.499 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.569 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.569 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.622 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.622 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.688 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.765 | 
     | UFETCH_BLOCK/MUXPREDICTION/U106/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.770 | 
     | UFETCH_BLOCK/MUXPREDICTION/U106/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n151         | AOI22_X1  | 0.030 |   1.584 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U92/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n151         | NAND2_X1  | 0.000 |   1.584 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U92/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[30]                 | NAND2_X1  | 0.019 |   1.603 |    1.819 | 
     | UFETCH_BLOCK/PC/U55/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[30]                 | NAND2_X1  | 0.000 |   1.603 |    1.819 | 
     | UFETCH_BLOCK/PC/U55/ZN                    |   v   | UFETCH_BLOCK/PC/n3                      | NAND2_X1  | 0.014 |   1.617 |    1.833 | 
     | UFETCH_BLOCK/PC/U54/A                     |   v   | UFETCH_BLOCK/PC/n3                      | OAI21_X1  | 0.000 |   1.617 |    1.833 | 
     | UFETCH_BLOCK/PC/U54/ZN                    |   ^   | UFETCH_BLOCK/PC/n95                     | OAI21_X1  | 0.023 |   1.641 |    1.856 | 
     | UFETCH_BLOCK/PC/Q_reg[30]/D               |   ^   | UFETCH_BLOCK/PC/n95                     | DFFR_X1   | 0.000 |   1.641 |    1.856 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.216 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.176 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.175 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.098 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.122 |   -0.094 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.064 |   0.187 |   -0.029 | 
     | UFETCH_BLOCK/PC/Q_reg[30]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.002 |   0.189 |   -0.027 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[26]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[26]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.190
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.857
- Arrival Time                  1.641
= Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.216 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.218 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.255 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.257 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.333 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.337 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.401 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.403 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.554 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.555 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.579 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.579 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.780 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.780 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.836 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.847 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.947 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.119 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.119 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.203 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.413 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.417 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.500 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.500 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.570 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.570 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.622 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.622 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.689 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.689 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.766 | 
     | UFETCH_BLOCK/MUXPREDICTION/U68/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.770 | 
     | UFETCH_BLOCK/MUXPREDICTION/U68/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n98          | AOI22_X1  | 0.031 |   1.584 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U69/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n98          | NAND2_X1  | 0.000 |   1.584 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U69/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[26]                 | NAND2_X1  | 0.019 |   1.604 |    1.820 | 
     | UFETCH_BLOCK/PC/U23/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[26]                 | NAND2_X1  | 0.000 |   1.604 |    1.820 | 
     | UFETCH_BLOCK/PC/U23/ZN                    |   v   | UFETCH_BLOCK/PC/n7                      | NAND2_X1  | 0.014 |   1.618 |    1.834 | 
     | UFETCH_BLOCK/PC/U24/A                     |   v   | UFETCH_BLOCK/PC/n7                      | OAI21_X1  | 0.000 |   1.618 |    1.834 | 
     | UFETCH_BLOCK/PC/U24/ZN                    |   ^   | UFETCH_BLOCK/PC/n91                     | OAI21_X1  | 0.023 |   1.641 |    1.857 | 
     | UFETCH_BLOCK/PC/Q_reg[26]/D               |   ^   | UFETCH_BLOCK/PC/n91                     | DFFR_X1   | 0.000 |   1.641 |    1.857 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.216 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.177 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.175 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.099 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.122 |   -0.094 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.064 |   0.187 |   -0.029 | 
     | UFETCH_BLOCK/PC/Q_reg[26]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.003 |   0.190 |   -0.026 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[22]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[22]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.189
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.855
- Arrival Time                  1.639
= Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.216 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.218 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.255 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.257 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.333 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.337 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.401 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.403 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.554 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.555 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.579 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.579 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.780 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.780 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.836 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.847 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.947 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.119 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.119 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.203 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.264 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.291 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.413 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.417 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.500 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.500 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.570 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.570 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.622 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.622 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.689 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.689 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.766 | 
     | UFETCH_BLOCK/MUXPREDICTION/U82/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.552 |    1.768 | 
     | UFETCH_BLOCK/MUXPREDICTION/U82/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n115         | AOI22_X1  | 0.030 |   1.582 |    1.798 | 
     | UFETCH_BLOCK/MUXPREDICTION/U83/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n115         | NAND2_X1  | 0.000 |   1.582 |    1.798 | 
     | UFETCH_BLOCK/MUXPREDICTION/U83/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[22]                 | NAND2_X1  | 0.022 |   1.604 |    1.820 | 
     | UFETCH_BLOCK/PC/U46/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[22]                 | NAND2_X1  | 0.000 |   1.604 |    1.820 | 
     | UFETCH_BLOCK/PC/U46/ZN                    |   v   | UFETCH_BLOCK/PC/n11                     | NAND2_X1  | 0.014 |   1.617 |    1.833 | 
     | UFETCH_BLOCK/PC/U47/A                     |   v   | UFETCH_BLOCK/PC/n11                     | OAI21_X1  | 0.000 |   1.617 |    1.833 | 
     | UFETCH_BLOCK/PC/U47/ZN                    |   ^   | UFETCH_BLOCK/PC/n87                     | OAI21_X1  | 0.022 |   1.639 |    1.855 | 
     | UFETCH_BLOCK/PC/Q_reg[22]/D               |   ^   | UFETCH_BLOCK/PC/n87                     | DFFR_X1   | 0.000 |   1.639 |    1.855 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.216 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.177 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.175 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.099 | 
     | clock__L3_I24/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.122 |   -0.094 | 
     | clock__L3_I24/Z              |   ^   | clock__L3_N24 | CLKBUF_X3 | 0.066 |   0.188 |   -0.028 | 
     | UFETCH_BLOCK/PC/Q_reg[22]/CK |   ^   | clock__L3_N24 | DFFR_X1   | 0.001 |   0.189 |   -0.027 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[28]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[28]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.189
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.856
- Arrival Time                  1.640
= Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.216 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.218 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.256 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.257 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.333 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.337 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.401 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.403 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.554 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.555 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.579 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.579 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.612 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.658 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.770 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.780 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.780 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.836 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.848 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.900 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.947 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.949 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.981 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.031 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.031 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.080 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.080 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.119 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.119 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.202 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.203 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.265 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.265 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.292 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.292 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.413 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.417 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.500 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.500 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.570 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.570 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.623 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.623 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.656 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.689 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.689 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.766 | 
     | UFETCH_BLOCK/MUXPREDICTION/U105/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.770 | 
     | UFETCH_BLOCK/MUXPREDICTION/U105/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n149         | AOI22_X1  | 0.030 |   1.584 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U93/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n149         | NAND2_X1  | 0.000 |   1.584 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U93/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[28]                 | NAND2_X1  | 0.020 |   1.603 |    1.819 | 
     | UFETCH_BLOCK/PC/U53/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[28]                 | NAND2_X1  | 0.000 |   1.603 |    1.819 | 
     | UFETCH_BLOCK/PC/U53/ZN                    |   v   | UFETCH_BLOCK/PC/n5                      | NAND2_X1  | 0.014 |   1.617 |    1.833 | 
     | UFETCH_BLOCK/PC/U52/A                     |   v   | UFETCH_BLOCK/PC/n5                      | OAI21_X1  | 0.000 |   1.617 |    1.833 | 
     | UFETCH_BLOCK/PC/U52/ZN                    |   ^   | UFETCH_BLOCK/PC/n93                     | OAI21_X1  | 0.023 |   1.640 |    1.856 | 
     | UFETCH_BLOCK/PC/Q_reg[28]/D               |   ^   | UFETCH_BLOCK/PC/n93                     | DFFR_X1   | 0.000 |   1.640 |    1.856 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.216 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.177 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.175 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.099 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.122 |   -0.094 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.064 |   0.187 |   -0.030 | 
     | UFETCH_BLOCK/PC/Q_reg[28]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.002 |   0.189 |   -0.027 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[7]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[7]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.188
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.855
- Arrival Time                  1.639
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.217 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.218 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.256 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.257 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.334 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.337 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.401 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.404 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.555 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.556 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.579 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.579 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.613 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.613 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.659 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.659 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.771 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.771 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.781 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.781 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.836 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.848 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.901 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.901 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.949 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.982 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.982 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.031 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.031 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.080 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.080 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.119 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.119 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.203 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.204 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.265 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.265 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.292 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.292 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.414 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.418 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.500 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.500 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.570 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.570 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.623 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.623 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.657 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.657 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.689 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.689 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.766 | 
     | UFETCH_BLOCK/MUXPREDICTION/U64/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.553 |    1.769 | 
     | UFETCH_BLOCK/MUXPREDICTION/U64/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n94          | AOI22_X1  | 0.030 |   1.583 |    1.799 | 
     | UFETCH_BLOCK/MUXPREDICTION/U65/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n94          | NAND2_X1  | 0.000 |   1.583 |    1.799 | 
     | UFETCH_BLOCK/MUXPREDICTION/U65/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[7]                  | NAND2_X1  | 0.021 |   1.604 |    1.820 | 
     | UFETCH_BLOCK/PC/U25/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[7]                  | NAND2_X1  | 0.000 |   1.604 |    1.820 | 
     | UFETCH_BLOCK/PC/U25/ZN                    |   v   | UFETCH_BLOCK/PC/n26                     | NAND2_X1  | 0.013 |   1.617 |    1.834 | 
     | UFETCH_BLOCK/PC/U26/A                     |   v   | UFETCH_BLOCK/PC/n26                     | OAI21_X1  | 0.000 |   1.617 |    1.834 | 
     | UFETCH_BLOCK/PC/U26/ZN                    |   ^   | UFETCH_BLOCK/PC/n72                     | OAI21_X1  | 0.022 |   1.639 |    1.855 | 
     | UFETCH_BLOCK/PC/Q_reg[7]/D                |   ^   | UFETCH_BLOCK/PC/n72                     | DFFR_X1   | 0.000 |   1.639 |    1.855 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.217 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.215 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.177 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.176 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.099 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.121 |   -0.096 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.065 |   0.186 |   -0.031 | 
     | UFETCH_BLOCK/PC/Q_reg[7]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.002 |   0.188 |   -0.028 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[6]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[6]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.187
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.854
- Arrival Time                  1.637
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.217 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.218 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.256 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.257 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.334 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.337 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.401 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.404 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.555 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.556 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.579 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.579 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.613 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.613 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.659 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.659 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.771 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.771 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.781 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.781 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.836 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.848 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.901 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.901 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.949 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.982 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.982 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.031 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.031 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.080 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.080 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.119 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.119 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.203 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.204 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.265 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.265 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.292 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.292 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.414 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.418 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.500 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.500 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.570 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.570 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.623 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.623 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.657 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.657 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.689 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.689 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.766 | 
     | UFETCH_BLOCK/MUXPREDICTION/U103/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.770 | 
     | UFETCH_BLOCK/MUXPREDICTION/U103/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n153         | AOI22_X1  | 0.030 |   1.584 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U94/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n153         | NAND2_X1  | 0.000 |   1.584 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U94/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[6]                  | NAND2_X1  | 0.019 |   1.603 |    1.820 | 
     | UFETCH_BLOCK/PC/U66/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[6]                  | NAND2_X1  | 0.000 |   1.603 |    1.820 | 
     | UFETCH_BLOCK/PC/U66/ZN                    |   v   | UFETCH_BLOCK/PC/n27                     | NAND2_X1  | 0.013 |   1.616 |    1.832 | 
     | UFETCH_BLOCK/PC/U65/A                     |   v   | UFETCH_BLOCK/PC/n27                     | OAI21_X1  | 0.000 |   1.616 |    1.832 | 
     | UFETCH_BLOCK/PC/U65/ZN                    |   ^   | UFETCH_BLOCK/PC/n71                     | OAI21_X1  | 0.021 |   1.637 |    1.854 | 
     | UFETCH_BLOCK/PC/Q_reg[6]/D                |   ^   | UFETCH_BLOCK/PC/n71                     | DFFR_X1   | 0.000 |   1.637 |    1.854 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.217 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.215 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.177 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.176 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.099 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.121 |   -0.096 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.065 |   0.186 |   -0.031 | 
     | UFETCH_BLOCK/PC/Q_reg[6]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.001 |   0.187 |   -0.030 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[29]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[29]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.187
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.854
- Arrival Time                  1.637
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.217 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.219 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.256 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.258 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.334 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.338 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.402 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.404 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.555 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.556 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.580 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.580 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.613 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.613 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.659 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.659 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.771 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.771 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.781 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.781 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.837 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.849 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.901 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.901 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.949 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.982 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.982 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.032 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.032 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.081 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.081 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.120 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.120 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.203 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.204 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.266 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.266 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.293 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.293 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.414 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.418 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.501 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.501 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.571 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.571 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.623 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.623 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.657 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.657 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.690 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.690 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.767 | 
     | UFETCH_BLOCK/MUXPREDICTION/U73/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.771 | 
     | UFETCH_BLOCK/MUXPREDICTION/U73/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n104         | AOI22_X1  | 0.030 |   1.584 |    1.801 | 
     | UFETCH_BLOCK/MUXPREDICTION/U74/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n104         | NAND2_X1  | 0.000 |   1.584 |    1.801 | 
     | UFETCH_BLOCK/MUXPREDICTION/U74/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[29]                 | NAND2_X1  | 0.020 |   1.603 |    1.820 | 
     | UFETCH_BLOCK/PC/U30/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[29]                 | NAND2_X1  | 0.000 |   1.603 |    1.820 | 
     | UFETCH_BLOCK/PC/U30/ZN                    |   v   | UFETCH_BLOCK/PC/n4                      | NAND2_X1  | 0.013 |   1.616 |    1.833 | 
     | UFETCH_BLOCK/PC/U31/A                     |   v   | UFETCH_BLOCK/PC/n4                      | OAI21_X1  | 0.000 |   1.616 |    1.833 | 
     | UFETCH_BLOCK/PC/U31/ZN                    |   ^   | UFETCH_BLOCK/PC/n94                     | OAI21_X1  | 0.021 |   1.637 |    1.854 | 
     | UFETCH_BLOCK/PC/Q_reg[29]/D               |   ^   | UFETCH_BLOCK/PC/n94                     | DFFR_X1   | 0.000 |   1.637 |    1.854 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.217 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.215 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.178 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.176 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.100 | 
     | clock__L3_I34/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.122 |   -0.095 | 
     | clock__L3_I34/Z              |   ^   | clock__L3_N34 | CLKBUF_X3 | 0.064 |   0.185 |   -0.032 | 
     | UFETCH_BLOCK/PC/Q_reg[29]/CK |   ^   | clock__L3_N34 | DFFR_X1   | 0.002 |   0.187 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[17]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[17]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.189
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.856
- Arrival Time                  1.638
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.217 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.219 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.257 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.258 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.335 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.338 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.402 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.405 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.555 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.557 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.580 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.580 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.614 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.614 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.660 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.660 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.772 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.772 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.781 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.781 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.837 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.849 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.902 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.902 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.948 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.950 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.983 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.983 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.032 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.032 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.081 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.081 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.120 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.120 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.203 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.205 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.266 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.266 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.293 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.293 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.414 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.419 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.501 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.501 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.571 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.571 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.624 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.624 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.658 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.658 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.690 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.690 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.767 | 
     | UFETCH_BLOCK/MUXPREDICTION/U88/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.552 |    1.770 | 
     | UFETCH_BLOCK/MUXPREDICTION/U88/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n121         | AOI22_X1  | 0.030 |   1.583 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U49/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n121         | NAND2_X1  | 0.000 |   1.583 |    1.800 | 
     | UFETCH_BLOCK/MUXPREDICTION/U49/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[17]                 | NAND2_X1  | 0.020 |   1.602 |    1.820 | 
     | UFETCH_BLOCK/PC/U43/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[17]                 | NAND2_X1  | 0.000 |   1.602 |    1.820 | 
     | UFETCH_BLOCK/PC/U43/ZN                    |   v   | UFETCH_BLOCK/PC/n16                     | NAND2_X1  | 0.014 |   1.617 |    1.834 | 
     | UFETCH_BLOCK/PC/U18/A                     |   v   | UFETCH_BLOCK/PC/n16                     | OAI21_X1  | 0.000 |   1.617 |    1.834 | 
     | UFETCH_BLOCK/PC/U18/ZN                    |   ^   | UFETCH_BLOCK/PC/n82                     | OAI21_X1  | 0.022 |   1.638 |    1.856 | 
     | UFETCH_BLOCK/PC/Q_reg[17]/D               |   ^   | UFETCH_BLOCK/PC/n82                     | DFFR_X1   | 0.000 |   1.638 |    1.856 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.217 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.216 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.178 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.177 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.100 | 
     | clock__L3_I24/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.122 |   -0.096 | 
     | clock__L3_I24/Z              |   ^   | clock__L3_N24 | CLKBUF_X3 | 0.066 |   0.188 |   -0.030 | 
     | UFETCH_BLOCK/PC/Q_reg[17]/CK |   ^   | clock__L3_N24 | DFFR_X1   | 0.001 |   0.189 |   -0.029 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[31]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[31]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.189
- Setup                         0.030
+ Phase Shift                   1.700
= Required Time                 1.859
- Arrival Time                  1.640
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.218 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.220 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.258 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.259 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.336 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.339 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.403 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.406 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.556 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.558 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.581 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.581 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.615 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.615 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.661 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.661 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.773 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.773 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.782 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.782 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.838 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.632 |    0.850 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.903 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.903 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.949 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.951 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.984 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.984 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.006 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.006 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.815 |    1.033 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.815 |    1.033 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.864 |    1.082 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.864 |    1.082 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.121 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.121 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.204 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.206 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.267 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.267 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.294 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.294 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.415 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.419 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.502 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.502 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.572 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.572 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.625 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.625 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.658 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.659 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.691 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.691 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.768 | 
     | UFETCH_BLOCK/MUXPREDICTION/U57/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.554 |    1.772 | 
     | UFETCH_BLOCK/MUXPREDICTION/U57/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n84          | AOI22_X1  | 0.031 |   1.585 |    1.803 | 
     | UFETCH_BLOCK/MUXPREDICTION/U55/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n84          | NAND2_X1  | 0.000 |   1.585 |    1.803 | 
     | UFETCH_BLOCK/MUXPREDICTION/U55/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[31]                 | NAND2_X1  | 0.020 |   1.605 |    1.824 | 
     | UFETCH_BLOCK/PC/U20/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[31]                 | NAND2_X1  | 0.000 |   1.605 |    1.824 | 
     | UFETCH_BLOCK/PC/U20/ZN                    |   v   | UFETCH_BLOCK/PC/n2                      | NAND2_X1  | 0.015 |   1.620 |    1.839 | 
     | UFETCH_BLOCK/PC/U8/A2                     |   v   | UFETCH_BLOCK/PC/n2                      | NAND2_X1  | 0.000 |   1.620 |    1.839 | 
     | UFETCH_BLOCK/PC/U8/ZN                     |   ^   | UFETCH_BLOCK/PC/n97                     | NAND2_X1  | 0.020 |   1.640 |    1.859 | 
     | UFETCH_BLOCK/PC/Q_reg[31]/D               |   ^   | UFETCH_BLOCK/PC/n97                     | DFFR_X1   | 0.000 |   1.640 |    1.859 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.218 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.217 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.179 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.178 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.101 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.122 |   -0.096 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.064 |   0.187 |   -0.032 | 
     | UFETCH_BLOCK/PC/Q_reg[31]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.002 |   0.189 |   -0.029 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[24]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[24]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.190
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.857
- Arrival Time                  1.637
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.220 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.221 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.038 |   0.039 |    0.259 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.002 |   0.041 |    0.261 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.076 |   0.117 |    0.337 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.004 |   0.121 |    0.340 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.064 |   0.185 |    0.405 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.187 |    0.407 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.151 |   0.338 |    0.558 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.339 |    0.559 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.363 |    0.582 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.363 |    0.582 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.034 |   0.396 |    0.616 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.396 |    0.616 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.046 |   0.442 |    0.662 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.442 |    0.662 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.112 |   0.554 |    0.774 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.554 |    0.774 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.564 |    0.784 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.564 |    0.784 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.056 |   0.620 |    0.840 | 
     | UJUMP_LOGIC/MUX_FWA/U92/B1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | AOI22_X1  | 0.012 |   0.631 |    0.851 | 
     | UJUMP_LOGIC/MUX_FWA/U92/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | AOI22_X1  | 0.053 |   0.684 |    0.904 | 
     | UJUMP_LOGIC/MUX_FWA/U98/A1                |   ^   | UJUMP_LOGIC/MUX_FWA/n30                 | NAND2_X1  | 0.000 |   0.684 |    0.904 | 
     | UJUMP_LOGIC/MUX_FWA/U98/ZN                |   v   | dummy_A[27]                             | NAND2_X1  | 0.047 |   0.731 |    0.951 | 
     | UJUMP_LOGIC/ZC/U21/A1                     |   v   | dummy_A[27]                             | NOR2_X1   | 0.001 |   0.732 |    0.952 | 
     | UJUMP_LOGIC/ZC/U21/ZN                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NOR2_X1   | 0.033 |   0.765 |    0.985 | 
     | UJUMP_LOGIC/ZC/U14/A2                     |   ^   | UJUMP_LOGIC/ZC/n36                      | NAND3_X1  | 0.000 |   0.765 |    0.985 | 
     | UJUMP_LOGIC/ZC/U14/ZN                     |   v   | UJUMP_LOGIC/ZC/n34                      | NAND3_X1  | 0.022 |   0.788 |    1.007 | 
     | UJUMP_LOGIC/ZC/U30/A2                     |   v   | UJUMP_LOGIC/ZC/n34                      | NOR2_X1   | 0.000 |   0.788 |    1.007 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.027 |   0.814 |    1.034 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.814 |    1.034 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.049 |   0.863 |    1.083 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.863 |    1.083 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.039 |   0.903 |    1.122 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.903 |    1.122 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.083 |   0.986 |    1.206 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.987 |    1.207 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.048 |    1.268 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.048 |    1.268 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.075 |    1.295 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.075 |    1.295 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.122 |   1.197 |    1.417 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.201 |    1.421 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.083 |   1.284 |    1.503 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.284 |    1.503 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.070 |   1.354 |    1.573 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.354 |    1.573 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.406 |    1.626 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.406 |    1.626 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.034 |   1.440 |    1.660 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.440 |    1.660 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.032 |   1.473 |    1.692 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.473 |    1.692 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.077 |   1.550 |    1.769 | 
     | UFETCH_BLOCK/MUXPREDICTION/U109/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.553 |    1.773 | 
     | UFETCH_BLOCK/MUXPREDICTION/U109/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n145         | AOI22_X1  | 0.030 |   1.584 |    1.803 | 
     | UFETCH_BLOCK/MUXPREDICTION/U99/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n145         | NAND2_X1  | 0.000 |   1.584 |    1.803 | 
     | UFETCH_BLOCK/MUXPREDICTION/U99/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[24]                 | NAND2_X1  | 0.019 |   1.603 |    1.823 | 
     | UFETCH_BLOCK/PC/U57/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[24]                 | NAND2_X1  | 0.000 |   1.603 |    1.823 | 
     | UFETCH_BLOCK/PC/U57/ZN                    |   v   | UFETCH_BLOCK/PC/n9                      | NAND2_X1  | 0.013 |   1.616 |    1.835 | 
     | UFETCH_BLOCK/PC/U56/A                     |   v   | UFETCH_BLOCK/PC/n9                      | OAI21_X1  | 0.000 |   1.616 |    1.835 | 
     | UFETCH_BLOCK/PC/U56/ZN                    |   ^   | UFETCH_BLOCK/PC/n89                     | OAI21_X1  | 0.021 |   1.637 |    1.857 | 
     | UFETCH_BLOCK/PC/Q_reg[24]/D               |   ^   | UFETCH_BLOCK/PC/n89                     | DFFR_X1   | 0.000 |   1.637 |    1.857 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.220 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.218 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.180 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.041 |   -0.179 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.076 |   0.117 |   -0.102 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.122 |   -0.098 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.064 |   0.187 |   -0.033 | 
     | UFETCH_BLOCK/PC/Q_reg[24]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.003 |   0.190 |   -0.030 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RF/OUT2_reg[10]/CK 
Endpoint:   RF/OUT2_reg[10]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.035
+ Phase Shift                   1.700
= Required Time                 1.855
- Arrival Time                  1.595
= Slack Time                    0.260
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.260 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.262 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.300 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.302 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.116 |    0.377 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.381 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.446 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.449 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.295 |    0.556 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.295 |    0.556 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.603 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.603 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.634 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.634 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.656 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.656 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.675 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.675 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.748 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.748 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.784 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.784 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.604 |    0.865 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.604 |    0.865 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.884 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.884 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    0.988 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    0.988 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.078 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.079 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.099 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.099 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.152 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.152 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.171 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.171 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.290 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.292 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.336 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.336 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.369 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.369 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.399 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.400 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.548 | 
     | RF/U2205/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.002 |   1.290 |    1.550 | 
     | RF/U2205/ZN                  |   ^   | RF/n4854                  | AOI22_X1  | 0.077 |   1.367 |    1.627 | 
     | RF/U2193/A                   |   ^   | RF/n4854                  | OAI211_X1 | 0.000 |   1.367 |    1.627 | 
     | RF/U2193/ZN                  |   v   | RF/n4850                  | OAI211_X1 | 0.044 |   1.410 |    1.670 | 
     | RF/U2190/A                   |   v   | RF/n4850                  | AOI211_X1 | 0.000 |   1.410 |    1.670 | 
     | RF/U2190/ZN                  |   ^   | RF/n4849                  | AOI211_X1 | 0.146 |   1.556 |    1.816 | 
     | RF/U2189/A4                  |   ^   | RF/n4849                  | NAND4_X1  | 0.001 |   1.557 |    1.817 | 
     | RF/U2189/ZN                  |   v   | RF/n2748                  | NAND4_X1  | 0.039 |   1.595 |    1.855 | 
     | RF/OUT2_reg[10]/D            |   v   | RF/n2748                  | DFF_X1    | 0.000 |   1.595 |    1.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.260 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.258 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.221 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.218 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.116 |   -0.144 | 
     | clock__L3_I10/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.123 |   -0.137 | 
     | clock__L3_I10/Z    |   ^   | clock__L3_N10 | CLKBUF_X3 | 0.067 |   0.190 |   -0.070 | 
     | RF/OUT2_reg[10]/CK |   ^   | clock__L3_N10 | DFF_X1    | 0.001 |   0.191 |   -0.070 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RF/OUT2_reg[30]/CK 
Endpoint:   RF/OUT2_reg[30]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.039
+ Phase Shift                   1.700
= Required Time                 1.852
- Arrival Time                  1.587
= Slack Time                    0.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.265 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.267 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.304 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.307 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.117 |    0.382 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.386 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.451 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.454 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.296 |    0.561 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.296 |    0.561 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.608 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.608 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.639 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.639 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.661 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.661 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.680 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.680 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.753 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.753 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.789 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.789 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.605 |    0.870 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.605 |    0.870 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.889 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.889 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    0.993 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    0.993 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.083 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.084 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.104 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.104 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.157 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.157 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.176 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.176 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.295 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.297 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.341 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.341 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.374 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.374 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.404 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.405 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.553 | 
     | RF/U1685/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.291 |    1.556 | 
     | RF/U1685/ZN                  |   ^   | RF/n4254                  | AOI22_X1  | 0.078 |   1.369 |    1.634 | 
     | RF/U1673/A                   |   ^   | RF/n4254                  | OAI211_X1 | 0.000 |   1.369 |    1.634 | 
     | RF/U1673/ZN                  |   v   | RF/n4250                  | OAI211_X1 | 0.042 |   1.411 |    1.676 | 
     | RF/U1670/A                   |   v   | RF/n4250                  | AOI211_X1 | 0.000 |   1.411 |    1.676 | 
     | RF/U1670/ZN                  |   ^   | RF/n4249                  | AOI211_X1 | 0.125 |   1.536 |    1.801 | 
     | RF/U1669/A4                  |   ^   | RF/n4249                  | NAND4_X1  | 0.000 |   1.536 |    1.801 | 
     | RF/U1669/ZN                  |   v   | RF/n2788                  | NAND4_X1  | 0.052 |   1.587 |    1.852 | 
     | RF/OUT2_reg[30]/D            |   v   | RF/n2788                  | DFF_X1    | 0.000 |   1.587 |    1.852 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.265 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.263 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.226 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.223 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.116 |   -0.148 | 
     | clock__L3_I20/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.124 |   -0.141 | 
     | clock__L3_I20/Z    |   ^   | clock__L3_N20 | CLKBUF_X3 | 0.065 |   0.188 |   -0.077 | 
     | RF/OUT2_reg[30]/CK |   ^   | clock__L3_N20 | DFF_X1    | 0.003 |   0.191 |   -0.074 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RF/OUT2_reg[29]/CK 
Endpoint:   RF/OUT2_reg[29]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.039
+ Phase Shift                   1.700
= Required Time                 1.852
- Arrival Time                  1.581
= Slack Time                    0.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.270 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.272 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.310 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.312 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.116 |    0.387 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.391 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.456 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.459 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.295 |    0.566 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.295 |    0.566 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.613 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.613 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.644 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.644 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.666 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.666 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.685 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.685 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.758 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.758 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.794 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.794 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.604 |    0.875 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.604 |    0.875 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.894 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.894 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    0.998 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    0.998 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.088 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.089 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.109 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.109 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.162 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.162 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.181 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.181 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.300 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.302 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.346 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.346 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.379 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.379 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.409 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.410 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.558 | 
     | RF/U1711/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.291 |    1.562 | 
     | RF/U1711/ZN                  |   ^   | RF/n4284                  | AOI22_X1  | 0.078 |   1.369 |    1.640 | 
     | RF/U1699/A                   |   ^   | RF/n4284                  | OAI211_X1 | 0.000 |   1.369 |    1.640 | 
     | RF/U1699/ZN                  |   v   | RF/n4280                  | OAI211_X1 | 0.041 |   1.410 |    1.680 | 
     | RF/U1696/A                   |   v   | RF/n4280                  | AOI211_X1 | 0.000 |   1.410 |    1.680 | 
     | RF/U1696/ZN                  |   ^   | RF/n4279                  | AOI211_X1 | 0.118 |   1.528 |    1.798 | 
     | RF/U1695/A4                  |   ^   | RF/n4279                  | NAND4_X1  | 0.000 |   1.528 |    1.798 | 
     | RF/U1695/ZN                  |   v   | RF/n2786                  | NAND4_X1  | 0.053 |   1.581 |    1.852 | 
     | RF/OUT2_reg[29]/D            |   v   | RF/n2786                  | DFF_X1    | 0.000 |   1.581 |    1.852 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.270 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.268 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.231 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.228 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.116 |   -0.154 | 
     | clock__L3_I20/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.124 |   -0.146 | 
     | clock__L3_I20/Z    |   ^   | clock__L3_N20 | CLKBUF_X3 | 0.065 |   0.188 |   -0.082 | 
     | RF/OUT2_reg[29]/CK |   ^   | clock__L3_N20 | DFF_X1    | 0.002 |   0.191 |   -0.079 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RF/OUT2_reg[24]/CK 
Endpoint:   RF/OUT2_reg[24]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.040
+ Phase Shift                   1.700
= Required Time                 1.851
- Arrival Time                  1.577
= Slack Time                    0.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.274 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.276 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.314 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.316 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.117 |    0.391 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.395 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.460 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.463 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.296 |    0.570 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.296 |    0.570 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.617 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.617 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.648 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.648 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.670 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.670 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.689 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.689 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.762 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.762 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.798 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.798 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.605 |    0.879 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.605 |    0.879 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.898 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.898 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.002 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.002 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.092 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.093 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.113 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.113 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.166 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.166 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.185 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.185 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.304 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.306 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.350 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.350 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.383 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.383 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.413 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.414 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.562 | 
     | RF/U1841/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.291 |    1.565 | 
     | RF/U1841/ZN                  |   ^   | RF/n4434                  | AOI22_X1  | 0.077 |   1.367 |    1.641 | 
     | RF/U1829/A                   |   ^   | RF/n4434                  | OAI211_X1 | 0.000 |   1.367 |    1.641 | 
     | RF/U1829/ZN                  |   v   | RF/n4430                  | OAI211_X1 | 0.045 |   1.412 |    1.686 | 
     | RF/U1826/A                   |   v   | RF/n4430                  | AOI211_X1 | 0.000 |   1.412 |    1.686 | 
     | RF/U1826/ZN                  |   ^   | RF/n4429                  | AOI211_X1 | 0.111 |   1.523 |    1.797 | 
     | RF/U1825/A4                  |   ^   | RF/n4429                  | NAND4_X1  | 0.000 |   1.523 |    1.797 | 
     | RF/U1825/ZN                  |   v   | RF/n2776                  | NAND4_X1  | 0.054 |   1.577 |    1.851 | 
     | RF/OUT2_reg[24]/D            |   v   | RF/n2776                  | DFF_X1    | 0.000 |   1.577 |    1.851 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.274 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.272 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.235 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.232 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.116 |   -0.158 | 
     | clock__L3_I20/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.124 |   -0.150 | 
     | clock__L3_I20/Z    |   ^   | clock__L3_N20 | CLKBUF_X3 | 0.065 |   0.188 |   -0.086 | 
     | RF/OUT2_reg[24]/CK |   ^   | clock__L3_N20 | DFF_X1    | 0.003 |   0.191 |   -0.083 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RF/OUT2_reg[22]/CK 
Endpoint:   RF/OUT2_reg[22]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.190
- Setup                         0.036
+ Phase Shift                   1.700
= Required Time                 1.854
- Arrival Time                  1.569
= Slack Time                    0.285
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.285 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.287 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.324 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.327 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.116 |    0.402 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.406 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.471 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.474 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.295 |    0.581 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.295 |    0.581 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.628 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.628 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.659 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.659 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.681 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.681 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.700 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.700 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.773 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.773 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.809 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.809 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.604 |    0.890 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.604 |    0.890 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.909 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.909 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.013 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.013 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.103 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.104 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.124 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.124 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.177 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.177 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.196 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.196 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.315 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.317 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.361 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.361 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.394 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.394 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.424 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.425 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.573 | 
     | RF/U1893/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.291 |    1.576 | 
     | RF/U1893/ZN                  |   ^   | RF/n4494                  | AOI22_X1  | 0.078 |   1.369 |    1.654 | 
     | RF/U1881/A                   |   ^   | RF/n4494                  | OAI211_X1 | 0.000 |   1.369 |    1.654 | 
     | RF/U1881/ZN                  |   v   | RF/n4490                  | OAI211_X1 | 0.041 |   1.410 |    1.695 | 
     | RF/U1878/A                   |   v   | RF/n4490                  | AOI211_X1 | 0.000 |   1.410 |    1.695 | 
     | RF/U1878/ZN                  |   ^   | RF/n4489                  | AOI211_X1 | 0.116 |   1.526 |    1.811 | 
     | RF/U1877/A4                  |   ^   | RF/n4489                  | NAND4_X1  | 0.000 |   1.526 |    1.811 | 
     | RF/U1877/ZN                  |   v   | RF/n2772                  | NAND4_X1  | 0.043 |   1.569 |    1.854 | 
     | RF/OUT2_reg[22]/D            |   v   | RF/n2772                  | DFF_X1    | 0.000 |   1.569 |    1.854 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock        |           |       |   0.000 |   -0.285 | 
     | clock__L1_I0/A     |   ^   | clock        | CLKBUF_X3 | 0.002 |   0.002 |   -0.283 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.038 |   0.039 |   -0.246 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.003 |   0.042 |   -0.243 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.074 |   0.116 |   -0.169 | 
     | clock__L3_I9/A     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.007 |   0.124 |   -0.161 | 
     | clock__L3_I9/Z     |   ^   | clock__L3_N9 | CLKBUF_X3 | 0.066 |   0.190 |   -0.095 | 
     | RF/OUT2_reg[22]/CK |   ^   | clock__L3_N9 | DFF_X1    | 0.000 |   0.190 |   -0.095 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RF/OUT2_reg[27]/CK 
Endpoint:   RF/OUT2_reg[27]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.038
+ Phase Shift                   1.700
= Required Time                 1.853
- Arrival Time                  1.568
= Slack Time                    0.285
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.285 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.287 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.325 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.327 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.117 |    0.402 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.406 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.471 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.474 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.296 |    0.581 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.296 |    0.581 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.628 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.628 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.659 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.659 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.681 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.681 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.700 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.700 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.773 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.773 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.809 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.809 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.605 |    0.890 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.605 |    0.890 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.909 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.909 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.013 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.013 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.104 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.105 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.124 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.124 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.177 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.177 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.196 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.196 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.315 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.317 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.361 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.361 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.394 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.394 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.424 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.425 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.573 | 
     | RF/U1763/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.291 |    1.577 | 
     | RF/U1763/ZN                  |   ^   | RF/n4344                  | AOI22_X1  | 0.077 |   1.369 |    1.654 | 
     | RF/U1751/A                   |   ^   | RF/n4344                  | OAI211_X1 | 0.000 |   1.369 |    1.654 | 
     | RF/U1751/ZN                  |   v   | RF/n4340                  | OAI211_X1 | 0.040 |   1.408 |    1.694 | 
     | RF/U1748/A                   |   v   | RF/n4340                  | AOI211_X1 | 0.000 |   1.408 |    1.694 | 
     | RF/U1748/ZN                  |   ^   | RF/n4339                  | AOI211_X1 | 0.110 |   1.519 |    1.804 | 
     | RF/U1747/A4                  |   ^   | RF/n4339                  | NAND4_X1  | 0.000 |   1.519 |    1.804 | 
     | RF/U1747/ZN                  |   v   | RF/n2782                  | NAND4_X1  | 0.049 |   1.568 |    1.853 | 
     | RF/OUT2_reg[27]/D            |   v   | RF/n2782                  | DFF_X1    | 0.000 |   1.568 |    1.853 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.285 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.284 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.246 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.243 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.116 |   -0.169 | 
     | clock__L3_I20/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.124 |   -0.161 | 
     | clock__L3_I20/Z    |   ^   | clock__L3_N20 | CLKBUF_X3 | 0.065 |   0.188 |   -0.097 | 
     | RF/OUT2_reg[27]/CK |   ^   | clock__L3_N20 | DFF_X1    | 0.002 |   0.191 |   -0.094 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RF/OUT2_reg[28]/CK 
Endpoint:   RF/OUT2_reg[28]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.039
+ Phase Shift                   1.700
= Required Time                 1.852
- Arrival Time                  1.566
= Slack Time                    0.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.287 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.288 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.326 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.329 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.117 |    0.403 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.408 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.473 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.475 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.296 |    0.582 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.296 |    0.582 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.629 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.629 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.661 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.661 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.683 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.683 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.702 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.702 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.774 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.774 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.811 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.811 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.605 |    0.891 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.605 |    0.891 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.911 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.911 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.014 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.014 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.105 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.106 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.126 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.126 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.179 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.179 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.198 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.198 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.316 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.319 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.363 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.363 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.396 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.396 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.426 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.427 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.574 | 
     | RF/U1737/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.291 |    1.578 | 
     | RF/U1737/ZN                  |   ^   | RF/n4314                  | AOI22_X1  | 0.078 |   1.369 |    1.656 | 
     | RF/U1725/A                   |   ^   | RF/n4314                  | OAI211_X1 | 0.000 |   1.369 |    1.656 | 
     | RF/U1725/ZN                  |   v   | RF/n4310                  | OAI211_X1 | 0.038 |   1.407 |    1.694 | 
     | RF/U1722/A                   |   v   | RF/n4310                  | AOI211_X1 | 0.000 |   1.407 |    1.694 | 
     | RF/U1722/ZN                  |   ^   | RF/n4309                  | AOI211_X1 | 0.106 |   1.514 |    1.800 | 
     | RF/U1721/A4                  |   ^   | RF/n4309                  | NAND4_X1  | 0.000 |   1.514 |    1.800 | 
     | RF/U1721/ZN                  |   v   | RF/n2784                  | NAND4_X1  | 0.052 |   1.566 |    1.852 | 
     | RF/OUT2_reg[28]/D            |   v   | RF/n2784                  | DFF_X1    | 0.000 |   1.566 |    1.852 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock        |           |       |   0.000 |   -0.287 | 
     | clock__L1_I0/A     |   ^   | clock        | CLKBUF_X3 | 0.002 |   0.002 |   -0.285 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.038 |   0.039 |   -0.247 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.003 |   0.042 |   -0.244 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.074 |   0.116 |   -0.170 | 
     | clock__L3_I9/A     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.007 |   0.124 |   -0.163 | 
     | clock__L3_I9/Z     |   ^   | clock__L3_N9 | CLKBUF_X3 | 0.066 |   0.190 |   -0.097 | 
     | RF/OUT2_reg[28]/CK |   ^   | clock__L3_N9 | DFF_X1    | 0.001 |   0.191 |   -0.095 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RF/OUT2_reg[18]/CK 
Endpoint:   RF/OUT2_reg[18]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.036
+ Phase Shift                   1.700
= Required Time                 1.856
- Arrival Time                  1.566
= Slack Time                    0.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.290 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.292 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.329 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.332 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.116 |    0.406 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.411 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.476 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.479 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.295 |    0.585 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.295 |    0.585 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.633 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.633 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.664 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.664 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.686 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.686 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.705 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.705 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.778 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.778 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.814 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.814 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.604 |    0.894 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.604 |    0.894 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.914 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.914 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.018 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.018 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.108 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.109 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.129 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.129 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.182 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.182 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.201 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.201 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.320 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.322 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.366 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.366 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.399 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.399 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.429 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.430 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.577 | 
     | RF/U1997/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.291 |    1.581 | 
     | RF/U1997/ZN                  |   ^   | RF/n4614                  | AOI22_X1  | 0.077 |   1.368 |    1.658 | 
     | RF/U1985/A                   |   ^   | RF/n4614                  | OAI211_X1 | 0.000 |   1.368 |    1.658 | 
     | RF/U1985/ZN                  |   v   | RF/n4610                  | OAI211_X1 | 0.040 |   1.408 |    1.698 | 
     | RF/U1982/A                   |   v   | RF/n4610                  | AOI211_X1 | 0.000 |   1.408 |    1.698 | 
     | RF/U1982/ZN                  |   ^   | RF/n4609                  | AOI211_X1 | 0.116 |   1.524 |    1.814 | 
     | RF/U1981/A4                  |   ^   | RF/n4609                  | NAND4_X1  | 0.000 |   1.524 |    1.814 | 
     | RF/U1981/ZN                  |   v   | RF/n2764                  | NAND4_X1  | 0.042 |   1.566 |    1.856 | 
     | RF/OUT2_reg[18]/D            |   v   | RF/n2764                  | DFF_X1    | 0.000 |   1.566 |    1.856 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.290 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.288 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.251 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.248 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.116 |   -0.173 | 
     | clock__L3_I13/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.008 |   0.124 |   -0.166 | 
     | clock__L3_I13/Z    |   ^   | clock__L3_N13 | CLKBUF_X3 | 0.065 |   0.189 |   -0.101 | 
     | RF/OUT2_reg[18]/CK |   ^   | clock__L3_N13 | DFF_X1    | 0.002 |   0.191 |   -0.098 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RF/OUT2_reg[21]/CK 
Endpoint:   RF/OUT2_reg[21]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.037
+ Phase Shift                   1.700
= Required Time                 1.855
- Arrival Time                  1.564
= Slack Time                    0.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.291 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.293 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.330 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.333 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.116 |    0.408 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.412 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.477 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.480 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.295 |    0.587 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.295 |    0.587 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.634 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.634 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.665 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.665 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.687 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.687 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.706 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.706 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.779 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.779 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.815 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.815 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.604 |    0.896 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.604 |    0.896 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.915 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.915 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.019 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.019 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.109 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.110 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.130 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.130 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.183 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.183 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.202 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.202 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.321 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.323 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.367 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.367 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.400 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.400 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.430 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.431 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.287 |    1.579 | 
     | RF/U1919/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.291 |    1.583 | 
     | RF/U1919/ZN                  |   ^   | RF/n4524                  | AOI22_X1  | 0.077 |   1.368 |    1.660 | 
     | RF/U1907/A                   |   ^   | RF/n4524                  | OAI211_X1 | 0.000 |   1.368 |    1.660 | 
     | RF/U1907/ZN                  |   v   | RF/n4520                  | OAI211_X1 | 0.042 |   1.410 |    1.702 | 
     | RF/U1904/A                   |   v   | RF/n4520                  | AOI211_X1 | 0.000 |   1.410 |    1.702 | 
     | RF/U1904/ZN                  |   ^   | RF/n4519                  | AOI211_X1 | 0.107 |   1.518 |    1.809 | 
     | RF/U1903/A4                  |   ^   | RF/n4519                  | NAND4_X1  | 0.000 |   1.518 |    1.809 | 
     | RF/U1903/ZN                  |   v   | RF/n2770                  | NAND4_X1  | 0.046 |   1.564 |    1.855 | 
     | RF/OUT2_reg[21]/D            |   v   | RF/n2770                  | DFF_X1    | 0.000 |   1.564 |    1.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock        |           |       |   0.000 |   -0.291 | 
     | clock__L1_I0/A     |   ^   | clock        | CLKBUF_X3 | 0.002 |   0.002 |   -0.289 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.038 |   0.039 |   -0.252 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.003 |   0.042 |   -0.249 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.074 |   0.116 |   -0.175 | 
     | clock__L3_I9/A     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.007 |   0.124 |   -0.167 | 
     | clock__L3_I9/Z     |   ^   | clock__L3_N9 | CLKBUF_X3 | 0.066 |   0.190 |   -0.101 | 
     | RF/OUT2_reg[21]/CK |   ^   | clock__L3_N9 | DFF_X1    | 0.001 |   0.191 |   -0.100 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RF/OUT2_reg[1]/CK 
Endpoint:   RF/OUT2_reg[1]/D           (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.036
+ Phase Shift                   1.700
= Required Time                 1.854
- Arrival Time                  1.563
= Slack Time                    0.291
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.291 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.293 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.331 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.333 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.117 |    0.408 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.412 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.477 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.480 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.296 |    0.587 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.296 |    0.587 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.634 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.634 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.665 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.665 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.687 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.687 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.706 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.706 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.779 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.779 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.815 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.815 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.605 |    0.896 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.605 |    0.896 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.915 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.915 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.019 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.019 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.110 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.111 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.130 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.130 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.183 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.183 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.202 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.202 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.321 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.323 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.367 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.367 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.400 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.400 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.430 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.431 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.579 | 
     | RF/U2440/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.291 |    1.583 | 
     | RF/U2440/ZN                  |   ^   | RF/n5125                  | AOI22_X1  | 0.078 |   1.369 |    1.660 | 
     | RF/U2428/A                   |   ^   | RF/n5125                  | OAI211_X1 | 0.000 |   1.369 |    1.660 | 
     | RF/U2428/ZN                  |   v   | RF/n5120                  | OAI211_X1 | 0.040 |   1.408 |    1.700 | 
     | RF/U2424/A                   |   v   | RF/n5120                  | AOI211_X1 | 0.000 |   1.408 |    1.700 | 
     | RF/U2424/ZN                  |   ^   | RF/n5119                  | AOI211_X1 | 0.111 |   1.519 |    1.811 | 
     | RF/U2423/A4                  |   ^   | RF/n5119                  | NAND4_X1  | 0.000 |   1.519 |    1.811 | 
     | RF/U2423/ZN                  |   v   | RF/n2730                  | NAND4_X1  | 0.044 |   1.563 |    1.854 | 
     | RF/OUT2_reg[1]/D             |   v   | RF/n2730                  | DFF_X1    | 0.000 |   1.563 |    1.854 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin        |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                   |       |               |           |       |  Time   |   Time   | 
     |-------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock             |   ^   | clock         |           |       |   0.000 |   -0.291 | 
     | clock__L1_I0/A    |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.290 | 
     | clock__L1_I0/Z    |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.252 | 
     | clock__L2_I0/A    |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.249 | 
     | clock__L2_I0/Z    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.116 |   -0.175 | 
     | clock__L3_I13/A   |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.008 |   0.124 |   -0.167 | 
     | clock__L3_I13/Z   |   ^   | clock__L3_N13 | CLKBUF_X3 | 0.065 |   0.189 |   -0.102 | 
     | RF/OUT2_reg[1]/CK |   ^   | clock__L3_N13 | DFF_X1    | 0.002 |   0.191 |   -0.100 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RF/OUT2_reg[23]/CK 
Endpoint:   RF/OUT2_reg[23]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.192
- Setup                         0.034
+ Phase Shift                   1.700
= Required Time                 1.858
- Arrival Time                  1.560
= Slack Time                    0.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.298 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.299 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.337 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.340 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.116 |    0.414 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.419 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.484 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.486 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.295 |    0.593 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.295 |    0.593 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.640 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.640 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.672 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.672 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.694 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.694 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.713 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.713 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.785 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.785 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.822 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.822 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.604 |    0.902 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.604 |    0.902 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.921 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.921 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.025 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.025 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.116 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.117 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.137 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.137 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.190 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.190 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.209 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.209 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.327 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.329 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.374 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.374 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.407 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.407 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.437 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.438 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.585 | 
     | RF/U1867/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.291 |    1.588 | 
     | RF/U1867/ZN                  |   ^   | RF/n4464                  | AOI22_X1  | 0.077 |   1.368 |    1.666 | 
     | RF/U1855/A                   |   ^   | RF/n4464                  | OAI211_X1 | 0.000 |   1.368 |    1.666 | 
     | RF/U1855/ZN                  |   v   | RF/n4460                  | OAI211_X1 | 0.040 |   1.408 |    1.706 | 
     | RF/U1852/A                   |   v   | RF/n4460                  | AOI211_X1 | 0.000 |   1.408 |    1.706 | 
     | RF/U1852/ZN                  |   ^   | RF/n4459                  | AOI211_X1 | 0.115 |   1.524 |    1.821 | 
     | RF/U1851/A4                  |   ^   | RF/n4459                  | NAND4_X1  | 0.000 |   1.524 |    1.821 | 
     | RF/U1851/ZN                  |   v   | RF/n2774                  | NAND4_X1  | 0.037 |   1.560 |    1.858 | 
     | RF/OUT2_reg[23]/D            |   v   | RF/n2774                  | DFF_X1    | 0.000 |   1.560 |    1.858 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock        |           |       |   0.000 |   -0.298 | 
     | clock__L1_I0/A     |   ^   | clock        | CLKBUF_X3 | 0.002 |   0.002 |   -0.296 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.038 |   0.039 |   -0.258 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.003 |   0.042 |   -0.255 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.074 |   0.116 |   -0.181 | 
     | clock__L3_I9/A     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.007 |   0.124 |   -0.174 | 
     | clock__L3_I9/Z     |   ^   | clock__L3_N9 | CLKBUF_X3 | 0.066 |   0.190 |   -0.108 | 
     | RF/OUT2_reg[23]/CK |   ^   | clock__L3_N9 | DFF_X1    | 0.002 |   0.192 |   -0.106 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RF/OUT2_reg[16]/CK 
Endpoint:   RF/OUT2_reg[16]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.192
- Setup                         0.036
+ Phase Shift                   1.700
= Required Time                 1.856
- Arrival Time                  1.557
= Slack Time                    0.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.299 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.301 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.339 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.342 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.117 |    0.416 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.421 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.485 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.488 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.296 |    0.595 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.296 |    0.595 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.642 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.642 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.673 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.673 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.695 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.695 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.715 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.715 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.787 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.787 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.824 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.824 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.605 |    0.904 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.605 |    0.904 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.923 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.923 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.027 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.027 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.118 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.119 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.138 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.138 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.191 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.191 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.211 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.211 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.329 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.331 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.375 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.375 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.408 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.408 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.439 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.439 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.587 | 
     | RF/U2049/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.290 |    1.590 | 
     | RF/U2049/ZN                  |   ^   | RF/n4674                  | AOI22_X1  | 0.077 |   1.367 |    1.666 | 
     | RF/U2037/A                   |   ^   | RF/n4674                  | OAI211_X1 | 0.000 |   1.367 |    1.666 | 
     | RF/U2037/ZN                  |   v   | RF/n4670                  | OAI211_X1 | 0.041 |   1.408 |    1.708 | 
     | RF/U2034/A                   |   v   | RF/n4670                  | AOI211_X1 | 0.000 |   1.408 |    1.708 | 
     | RF/U2034/ZN                  |   ^   | RF/n4669                  | AOI211_X1 | 0.105 |   1.514 |    1.813 | 
     | RF/U2033/A4                  |   ^   | RF/n4669                  | NAND4_X1  | 0.000 |   1.514 |    1.813 | 
     | RF/U2033/ZN                  |   v   | RF/n2760                  | NAND4_X1  | 0.043 |   1.557 |    1.856 | 
     | RF/OUT2_reg[16]/D            |   v   | RF/n2760                  | DFF_X1    | 0.000 |   1.557 |    1.856 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock        |           |       |   0.000 |   -0.299 | 
     | clock__L1_I0/A     |   ^   | clock        | CLKBUF_X3 | 0.002 |   0.002 |   -0.298 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.038 |   0.039 |   -0.260 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.003 |   0.042 |   -0.257 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.074 |   0.117 |   -0.183 | 
     | clock__L3_I3/A     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.007 |   0.124 |   -0.176 | 
     | clock__L3_I3/Z     |   ^   | clock__L3_N3 | CLKBUF_X3 | 0.067 |   0.191 |   -0.109 | 
     | RF/OUT2_reg[16]/CK |   ^   | clock__L3_N3 | DFF_X1    | 0.001 |   0.192 |   -0.107 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RF/OUT2_reg[31]/CK 
Endpoint:   RF/OUT2_reg[31]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.037
+ Phase Shift                   1.700
= Required Time                 1.854
- Arrival Time                  1.552
= Slack Time                    0.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.301 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.303 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.341 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.344 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.117 |    0.418 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.423 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.487 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.490 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.296 |    0.597 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.296 |    0.597 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.644 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.644 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.675 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.675 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.697 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.697 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.717 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.717 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.789 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.789 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.826 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.826 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.605 |    0.906 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.605 |    0.906 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.925 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.925 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.029 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.029 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.120 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.121 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.141 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.141 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.193 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.193 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.213 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.213 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.331 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.333 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.377 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.377 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.410 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.410 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.441 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.442 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.589 | 
     | RF/U1659/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.291 |    1.592 | 
     | RF/U1659/ZN                  |   ^   | RF/n4195                  | AOI22_X1  | 0.080 |   1.371 |    1.672 | 
     | RF/U1647/A                   |   ^   | RF/n4195                  | OAI211_X1 | 0.000 |   1.371 |    1.672 | 
     | RF/U1647/ZN                  |   v   | RF/n4187                  | OAI211_X1 | 0.044 |   1.415 |    1.716 | 
     | RF/U1644/A                   |   v   | RF/n4187                  | AOI211_X1 | 0.000 |   1.415 |    1.716 | 
     | RF/U1644/ZN                  |   ^   | RF/n4185                  | AOI211_X1 | 0.091 |   1.505 |    1.807 | 
     | RF/U1643/A4                  |   ^   | RF/n4185                  | NAND4_X1  | 0.000 |   1.505 |    1.807 | 
     | RF/U1643/ZN                  |   v   | RF/n2790                  | NAND4_X1  | 0.047 |   1.552 |    1.854 | 
     | RF/OUT2_reg[31]/D            |   v   | RF/n2790                  | DFF_X1    | 0.000 |   1.552 |    1.854 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.301 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.300 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.262 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.259 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.116 |   -0.185 | 
     | clock__L3_I13/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.008 |   0.124 |   -0.177 | 
     | clock__L3_I13/Z    |   ^   | clock__L3_N13 | CLKBUF_X3 | 0.065 |   0.189 |   -0.112 | 
     | RF/OUT2_reg[31]/CK |   ^   | clock__L3_N13 | DFF_X1    | 0.002 |   0.191 |   -0.111 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RF/OUT2_reg[19]/CK 
Endpoint:   RF/OUT2_reg[19]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.036
+ Phase Shift                   1.700
= Required Time                 1.855
- Arrival Time                  1.553
= Slack Time                    0.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.303 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.304 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.342 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.345 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.116 |    0.419 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.424 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.489 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.491 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.295 |    0.598 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.295 |    0.598 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.645 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.645 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.677 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.677 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.699 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.699 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.718 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.718 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.790 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.790 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.827 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.827 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.604 |    0.907 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.604 |    0.907 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.927 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.927 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.030 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.030 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.121 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.122 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.142 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.142 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.195 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.195 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.214 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.214 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.332 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.335 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.379 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.379 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.412 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.412 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.442 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.443 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.287 |    1.590 | 
     | RF/U1971/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.291 |    1.593 | 
     | RF/U1971/ZN                  |   ^   | RF/n4584                  | AOI22_X1  | 0.077 |   1.368 |    1.671 | 
     | RF/U1959/A                   |   ^   | RF/n4584                  | OAI211_X1 | 0.000 |   1.368 |    1.671 | 
     | RF/U1959/ZN                  |   v   | RF/n4580                  | OAI211_X1 | 0.041 |   1.409 |    1.711 | 
     | RF/U1956/A                   |   v   | RF/n4580                  | AOI211_X1 | 0.000 |   1.409 |    1.711 | 
     | RF/U1956/ZN                  |   ^   | RF/n4579                  | AOI211_X1 | 0.100 |   1.509 |    1.812 | 
     | RF/U1955/A4                  |   ^   | RF/n4579                  | NAND4_X1  | 0.000 |   1.509 |    1.812 | 
     | RF/U1955/ZN                  |   v   | RF/n2766                  | NAND4_X1  | 0.043 |   1.553 |    1.855 | 
     | RF/OUT2_reg[19]/D            |   v   | RF/n2766                  | DFF_X1    | 0.000 |   1.553 |    1.855 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.303 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.301 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.263 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.261 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.116 |   -0.186 | 
     | clock__L3_I13/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.008 |   0.124 |   -0.178 | 
     | clock__L3_I13/Z    |   ^   | clock__L3_N13 | CLKBUF_X3 | 0.065 |   0.189 |   -0.114 | 
     | RF/OUT2_reg[19]/CK |   ^   | clock__L3_N13 | DFF_X1    | 0.002 |   0.191 |   -0.111 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RF/OUT2_reg[11]/CK 
Endpoint:   RF/OUT2_reg[11]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.035
+ Phase Shift                   1.700
= Required Time                 1.856
- Arrival Time                  1.553
= Slack Time                    0.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.303 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.304 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.342 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.345 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.117 |    0.419 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.424 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.489 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.491 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.296 |    0.598 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.296 |    0.598 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.645 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.645 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.677 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.677 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.699 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.699 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.718 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.718 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.790 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.790 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.827 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.827 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.605 |    0.907 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.605 |    0.907 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.927 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.927 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.030 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.030 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.121 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.122 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.142 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.142 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.195 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.195 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.214 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.214 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.332 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.335 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.379 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.379 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.412 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.412 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.442 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.443 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.590 | 
     | RF/U2179/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.001 |   1.289 |    1.591 | 
     | RF/U2179/ZN                  |   ^   | RF/n4824                  | AOI22_X1  | 0.078 |   1.367 |    1.669 | 
     | RF/U2167/A                   |   ^   | RF/n4824                  | OAI211_X1 | 0.000 |   1.367 |    1.669 | 
     | RF/U2167/ZN                  |   v   | RF/n4820                  | OAI211_X1 | 0.040 |   1.407 |    1.709 | 
     | RF/U2164/A                   |   v   | RF/n4820                  | AOI211_X1 | 0.000 |   1.407 |    1.709 | 
     | RF/U2164/ZN                  |   ^   | RF/n4819                  | AOI211_X1 | 0.105 |   1.512 |    1.815 | 
     | RF/U2163/A4                  |   ^   | RF/n4819                  | NAND4_X1  | 0.000 |   1.512 |    1.815 | 
     | RF/U2163/ZN                  |   v   | RF/n2750                  | NAND4_X1  | 0.041 |   1.553 |    1.856 | 
     | RF/OUT2_reg[11]/D            |   v   | RF/n2750                  | DFF_X1    | 0.000 |   1.553 |    1.856 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.303 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.301 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.263 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.261 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.116 |   -0.186 | 
     | clock__L3_I10/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.123 |   -0.180 | 
     | clock__L3_I10/Z    |   ^   | clock__L3_N10 | CLKBUF_X3 | 0.067 |   0.190 |   -0.113 | 
     | RF/OUT2_reg[11]/CK |   ^   | clock__L3_N10 | DFF_X1    | 0.002 |   0.191 |   -0.111 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RF/OUT2_reg[17]/CK 
Endpoint:   RF/OUT2_reg[17]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.191
- Setup                         0.035
+ Phase Shift                   1.700
= Required Time                 1.856
- Arrival Time                  1.552
= Slack Time                    0.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.304 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.306 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.343 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.346 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.116 |    0.421 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.425 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.490 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.493 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.295 |    0.600 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.295 |    0.600 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.647 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.647 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.678 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.678 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.700 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.700 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.719 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.719 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.792 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.792 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.828 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.828 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.604 |    0.909 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.604 |    0.909 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.928 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.928 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.032 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.032 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.122 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.123 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.143 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.143 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.196 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.196 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.215 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.215 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.334 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.336 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.380 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.380 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.413 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.413 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.443 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.444 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.592 | 
     | RF/U2023/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.004 |   1.291 |    1.596 | 
     | RF/U2023/ZN                  |   ^   | RF/n4644                  | AOI22_X1  | 0.078 |   1.370 |    1.674 | 
     | RF/U2011/A                   |   ^   | RF/n4644                  | OAI211_X1 | 0.000 |   1.370 |    1.674 | 
     | RF/U2011/ZN                  |   v   | RF/n4640                  | OAI211_X1 | 0.045 |   1.415 |    1.719 | 
     | RF/U2008/A                   |   v   | RF/n4640                  | AOI211_X1 | 0.000 |   1.415 |    1.719 | 
     | RF/U2008/ZN                  |   ^   | RF/n4639                  | AOI211_X1 | 0.098 |   1.513 |    1.817 | 
     | RF/U2007/A4                  |   ^   | RF/n4639                  | NAND4_X1  | 0.000 |   1.513 |    1.817 | 
     | RF/U2007/ZN                  |   v   | RF/n2762                  | NAND4_X1  | 0.039 |   1.552 |    1.856 | 
     | RF/OUT2_reg[17]/D            |   v   | RF/n2762                  | DFF_X1    | 0.000 |   1.552 |    1.856 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.304 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.302 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.265 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.262 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.116 |   -0.188 | 
     | clock__L3_I13/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.008 |   0.124 |   -0.180 | 
     | clock__L3_I13/Z    |   ^   | clock__L3_N13 | CLKBUF_X3 | 0.065 |   0.189 |   -0.115 | 
     | RF/OUT2_reg[17]/CK |   ^   | clock__L3_N13 | DFF_X1    | 0.002 |   0.191 |   -0.113 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RF/OUT2_reg[3]/CK 
Endpoint:   RF/OUT2_reg[3]/D           (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.193
- Setup                         0.034
+ Phase Shift                   1.700
= Required Time                 1.860
- Arrival Time                  1.555
= Slack Time                    0.305
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.305 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.307 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |    0.344 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |    0.347 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.074 |   0.117 |    0.421 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.005 |   0.121 |    0.426 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.065 |   0.186 |    0.491 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.003 |   0.189 |    0.494 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.296 |    0.600 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.296 |    0.600 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.343 |    0.648 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.343 |    0.648 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.374 |    0.679 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.374 |    0.679 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.396 |    0.701 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.396 |    0.701 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.415 |    0.720 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.415 |    0.720 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.488 |    0.793 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.488 |    0.793 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.037 |   0.524 |    0.829 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.524 |    0.829 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.605 |    0.910 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.605 |    0.910 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.624 |    0.929 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.624 |    0.929 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.728 |    1.033 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.728 |    1.033 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.091 |   0.818 |    1.123 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.001 |   0.819 |    1.124 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.020 |   0.839 |    1.144 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.839 |    1.144 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.892 |    1.197 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.892 |    1.197 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.019 |   0.911 |    1.216 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.911 |    1.216 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.118 |   1.030 |    1.335 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.032 |    1.337 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.044 |   1.076 |    1.381 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.076 |    1.381 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.033 |   1.109 |    1.414 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.109 |    1.414 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.030 |   1.139 |    1.444 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.140 |    1.445 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.288 |    1.592 | 
     | RF/U2387/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.001 |   1.289 |    1.594 | 
     | RF/U2387/ZN                  |   ^   | RF/n5064                  | AOI22_X1  | 0.078 |   1.366 |    1.671 | 
     | RF/U2375/A                   |   ^   | RF/n5064                  | OAI211_X1 | 0.000 |   1.366 |    1.671 | 
     | RF/U2375/ZN                  |   v   | RF/n5060                  | OAI211_X1 | 0.045 |   1.412 |    1.717 | 
     | RF/U2372/A                   |   v   | RF/n5060                  | AOI211_X1 | 0.000 |   1.412 |    1.717 | 
     | RF/U2372/ZN                  |   ^   | RF/n5059                  | AOI211_X1 | 0.106 |   1.518 |    1.822 | 
     | RF/U2371/A4                  |   ^   | RF/n5059                  | NAND4_X1  | 0.000 |   1.518 |    1.822 | 
     | RF/U2371/ZN                  |   v   | RF/n2734                  | NAND4_X1  | 0.037 |   1.555 |    1.860 | 
     | RF/OUT2_reg[3]/D             |   v   | RF/n2734                  | DFF_X1    | 0.000 |   1.555 |    1.860 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin        |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                   |       |               |           |       |  Time   |   Time   | 
     |-------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock             |   ^   | clock         |           |       |   0.000 |   -0.305 | 
     | clock__L1_I0/A    |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.303 | 
     | clock__L1_I0/Z    |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.266 | 
     | clock__L2_I0/A    |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.263 | 
     | clock__L2_I0/Z    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.074 |   0.117 |   -0.188 | 
     | clock__L3_I14/A   |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.124 |   -0.181 | 
     | clock__L3_I14/Z   |   ^   | clock__L3_N14 | CLKBUF_X3 | 0.068 |   0.192 |   -0.113 | 
     | RF/OUT2_reg[3]/CK |   ^   | clock__L3_N14 | DFF_X1    | 0.001 |   0.193 |   -0.112 | 
     +------------------------------------------------------------------------------------+ 

