Info (10281): Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/unsaved_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at Cordic.sv(69): always construct contains both blocking and non-blocking assignments File: E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/Cordic.sv Line: 69
Warning (10268): Verilog HDL information at wrapper.sv(68): always construct contains both blocking and non-blocking assignments File: E:/HK222/VXL/Final_Project/system/unsaved/synthesis/submodules/wrapper.sv Line: 68
Warning (10268): Verilog HDL information at Cordic.sv(69): always construct contains both blocking and non-blocking assignments File: E:/HK222/VXL/Final_Project/system/Cordic.sv Line: 69
