
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Tue May 16 01:58:49 2023
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                
***************************************************************************************************************************************************************
                                                                                  Clock   Non-clock                                                            
 Clock                           Period       Waveform       Type                 Loads       Loads  Sources                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock  1000.000     {0 500}        Declared               274           0  {hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1} 
 sys_pll|clkout0_inferred_clock  1000.000     {0 500}        Declared                30           1  {hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0} 
 sys_clk                         20.000       {0 10}         Virtual                  0           0                                                            
===============================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Autoconstr_clkgroup_0_1       asynchronous               sys_pll|clkout1_inferred_clock            
 Autoconstr_clkgroup_0_2       asynchronous               sys_pll|clkout0_inferred_clock            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock
                              1.000 MHz     179.662 MHz       1000.000          5.566        994.434
 sys_pll|clkout0_inferred_clock
                              1.000 MHz     196.812 MHz       1000.000          5.081        994.919
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock
                        sys_pll|clkout1_inferred_clock
                                                   994.434       0.000              0           1089
 sys_pll|clkout0_inferred_clock
                        sys_pll|clkout0_inferred_clock
                                                   994.919       0.000              0            104
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock
                        sys_pll|clkout1_inferred_clock
                                                     0.253       0.000              0           1089
 sys_pll|clkout0_inferred_clock
                        sys_pll|clkout0_inferred_clock
                                                     0.314       0.000              0            104
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock
                        sys_pll|clkout1_inferred_clock
                                                   996.780       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock
                        sys_pll|clkout1_inferred_clock
                                                     1.328       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock                    499.102       0.000              0            274
 sys_pll|clkout0_inferred_clock                    499.380       0.000              0             30
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock
                        sys_pll|clkout1_inferred_clock
                                                   996.042       0.000              0           1089
 sys_pll|clkout0_inferred_clock
                        sys_pll|clkout0_inferred_clock
                                                   996.385       0.000              0            104
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock
                        sys_pll|clkout1_inferred_clock
                                                     0.196       0.000              0           1089
 sys_pll|clkout0_inferred_clock
                        sys_pll|clkout0_inferred_clock
                                                     0.252       0.000              0            104
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock
                        sys_pll|clkout1_inferred_clock
                                                   997.658       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock
                        sys_pll|clkout1_inferred_clock
                                                     0.969       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_pll|clkout1_inferred_clock                    499.282       0.000              0            274
 sys_pll|clkout0_inferred_clock                    499.504       0.000              0             30
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.599       1.599         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.599 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.585       3.184         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/CLK

 CLMA_266_152/Q1                   tco                   0.291       3.475 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=5)        0.403       3.878         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt_Z [5]
 CLMS_262_157/Y0                   td                    0.341       4.219 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr38_6_0_a2_0/gateop_perm/Z
                                   net (fanout=7)        0.261       4.480         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/N_70
 CLMA_266_156/Y1                   td                    0.288       4.768 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt47/gateop_perm/Z
                                   net (fanout=2)        0.547       5.315         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt47_Z
 CLMA_274_152/Y3                   td                    0.210       5.525 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n36/gateop_perm/Z
                                   net (fanout=4)        0.695       6.220         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/w_r_e/_N1
 CLMA_274_160/Y2                   td                    0.286       6.506 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0_0[4]/gateop_perm/Z
                                   net (fanout=1)        0.542       7.048         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0_0_Z [4]
 CLMA_274_160/Y1                   td                    0.212       7.260 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0[4]/gateop_perm/Z
                                   net (fanout=3)        0.124       7.384         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_274_160/Y3                   td                    0.315       7.699 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d3/gateop_perm/Z
                                   net (fanout=2)        0.248       7.947         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d3_Z
 CLMA_274_156/CE                                                           f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   7.947         Logic Levels: 6  
                                                                                   Logic: 1.943ns(40.794%), Route: 2.820ns(59.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.571    1001.571         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000    1001.571 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.531    1003.102         ntclkbufg_0      
 CLMA_274_156/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Setup time                                             -0.617    1002.381                          

 Data required time                                               1002.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.381                          
 Data arrival time                                                   7.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.434                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.599       1.599         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.599 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.585       3.184         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/CLK

 CLMA_266_152/Q1                   tco                   0.291       3.475 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=5)        0.403       3.878         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt_Z [5]
 CLMS_262_157/Y0                   td                    0.341       4.219 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr38_6_0_a2_0/gateop_perm/Z
                                   net (fanout=7)        0.261       4.480         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/N_70
 CLMA_266_156/Y1                   td                    0.288       4.768 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt47/gateop_perm/Z
                                   net (fanout=2)        0.547       5.315         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt47_Z
 CLMA_274_152/Y3                   td                    0.210       5.525 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n36/gateop_perm/Z
                                   net (fanout=4)        0.695       6.220         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/w_r_e/_N1
 CLMA_274_160/Y2                   td                    0.286       6.506 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0_0[4]/gateop_perm/Z
                                   net (fanout=1)        0.542       7.048         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0_0_Z [4]
 CLMA_274_160/Y1                   td                    0.212       7.260 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0[4]/gateop_perm/Z
                                   net (fanout=3)        0.124       7.384         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_274_160/Y3                   td                    0.315       7.699 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d3/gateop_perm/Z
                                   net (fanout=2)        0.248       7.947         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d3_Z
 CLMA_274_156/CE                                                           f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   7.947         Logic Levels: 6  
                                                                                   Logic: 1.943ns(40.794%), Route: 2.820ns(59.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.571    1001.571         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000    1001.571 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.531    1003.102         ntclkbufg_0      
 CLMA_274_156/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Setup time                                             -0.617    1002.381                          

 Data required time                                               1002.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.381                          
 Data arrival time                                                   7.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.434                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/iic_dri_rx/fre_cnt_mod[9]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/iic_dri_rx/send_data[1]/opit_0_L5Q_perm/L4
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.599       1.599         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.599 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.585       3.184         ntclkbufg_0      
 CLMA_270_144/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/fre_cnt_mod[9]/opit_0_inv_A2Q21/CLK

 CLMA_270_144/Q0                   tco                   0.289       3.473 r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/fre_cnt_mod[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.457       3.930         hdmi_top_inst/ms72xx_ctl/iic_dri_rx/dsp_join_kb_3_1 [8]
 CLMA_266_140/Y3                   td                    0.468       4.398 r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/un27_dsu_12/gateop_perm/Z
                                   net (fanout=2)        0.253       4.651         hdmi_top_inst/ms72xx_ctl/iic_dri_rx/un27_dsu_12_Z
 CLMA_266_140/Y1                   td                    0.212       4.863 r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/un27_dsu_2/gateop_perm/Z
                                   net (fanout=2)        0.396       5.259         hdmi_top_inst/ms72xx_ctl/iic_dri_rx/un27_dsu/_N3
 CLMS_266_137/Y3                   td                    0.459       5.718 r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/un27_full_cycle/gateop_perm/Z
                                   net (fanout=8)        0.505       6.223         hdmi_top_inst/ms72xx_ctl/iic_dri_rx/start/_N1
 CLMS_274_145/Y1                   td                    0.288       6.511 r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/start/gateop_perm/Z
                                   net (fanout=10)       0.454       6.965         hdmi_top_inst/ms72xx_ctl/iic_dri_rx/start_Z
 CLMA_282_140/Y1                   td                    0.212       7.177 r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/send_data_1_sqmuxa_0_a2/gateop_perm/Z
                                   net (fanout=7)        0.549       7.726         hdmi_top_inst/ms72xx_ctl/iic_dri_rx/N_453_i/_N3
 CLMA_286_148/Y0                   td                    0.210       7.936 r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/send_data_9_0_iv_0_i_0_a2_2/gateop_perm/Z
                                   net (fanout=1)        0.398       8.334         hdmi_top_inst/ms72xx_ctl/iic_dri_rx/N_154
 CLMS_282_145/A4                                                           r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/send_data[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.334         Logic Levels: 6  
                                                                                   Logic: 2.138ns(41.515%), Route: 3.012ns(58.485%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.571    1001.571         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000    1001.571 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.531    1003.102         ntclkbufg_0      
 CLMS_282_145/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/send_data[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Setup time                                             -0.121    1002.877                          

 Data required time                                               1002.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.877                          
 Data arrival time                                                   8.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.543                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/D
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.571       1.571         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.571 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.531       3.102         ntclkbufg_0      
 CLMA_282_180/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK

 CLMA_282_180/Q3                   tco                   0.221       3.323 f       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/Q
                                   net (fanout=2)        0.085       3.408         hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data_Z [4]
 CLMA_282_180/AD                                                           f       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/D

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.599       1.599         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.599 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.585       3.184         ntclkbufg_0      
 CLMA_282_180/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK
 clock pessimism                                        -0.082       3.102                          
 clock uncertainty                                       0.000       3.102                          

 Hold time                                               0.053       3.155                          

 Data required time                                                  3.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.155                          
 Data arrival time                                                   3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_1d/opit_0_inv/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_2d/opit_0_inv/D
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.571       1.571         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.571 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.531       3.102         ntclkbufg_0      
 CLMS_274_149/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_1d/opit_0_inv/CLK

 CLMS_274_149/Q3                   tco                   0.221       3.323 f       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_1d/opit_0_inv/Q
                                   net (fanout=1)        0.086       3.409         hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_1d_Z
 CLMS_274_149/AD                                                           f       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_2d/opit_0_inv/D

 Data arrival time                                                   3.409         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.599       1.599         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.599 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.585       3.184         ntclkbufg_0      
 CLMS_274_149/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_2d/opit_0_inv/CLK
 clock pessimism                                        -0.082       3.102                          
 clock uncertainty                                       0.000       3.102                          

 Hold time                                               0.053       3.155                          

 Data required time                                                  3.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.155                          
 Data arrival time                                                   3.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/iic_dri_tx/data_out[3]/opit_0/D
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.571       1.571         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.571 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.531       3.102         ntclkbufg_0      
 CLMA_282_180/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/CLK

 CLMA_282_180/Q2                   tco                   0.228       3.330 r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/Q
                                   net (fanout=2)        0.103       3.433         hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data_Z [3]
 CLMS_282_181/M1                                                           r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/data_out[3]/opit_0/D

 Data arrival time                                                   3.433         Logic Levels: 0  
                                                                                   Logic: 0.228ns(68.882%), Route: 0.103ns(31.118%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.599       1.599         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.599 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.585       3.184         ntclkbufg_0      
 CLMS_282_181/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/data_out[3]/opit_0/CLK
 clock pessimism                                        -0.053       3.131                          
 clock uncertainty                                       0.000       3.131                          

 Hold time                                              -0.014       3.117                          

 Data required time                                                  3.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.117                          
 Data arrival time                                                   3.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/sync_vg/v_count_mod[10]/opit_0_L5Q_perm/L2
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.585       3.184         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK

 CLMA_302_153/Q1                   tco                   0.291       3.475 r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.540       4.015         hdmi_top_inst/sync_vg/h_count_Z [1]
 CLMS_298_157/Y0                   td                    0.487       4.502 r       hdmi_top_inst/sync_vg/un1_h_count_6_7/gateop_perm/Z
                                   net (fanout=2)        0.397       4.899         hdmi_top_inst/sync_vg/h_count15lto6/_N3
 CLMA_302_156/Y1                   td                    0.212       5.111 r       hdmi_top_inst/sync_vg/un1_h_count_6_2/gateop_perm/Z
                                   net (fanout=1)        0.397       5.508         hdmi_top_inst/sync_vg/un1_h_count_6/_N3
 CLMA_302_152/Y0                   td                    0.210       5.718 r       hdmi_top_inst/sync_vg/un1_h_count_6/gateop_perm/Z
                                   net (fanout=5)        0.405       6.123         hdmi_top_inst/sync_vg/un1_h_count_6_Z
                                   td                    0.474       6.597 f       hdmi_top_inst/sync_vg/un1_v_count_12_cry_0_cy_cin/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.597         hdmi_top_inst/sync_vg/un1_v_count_12_cry_0/_N6
 CLMA_298_156/COUT                 td                    0.058       6.655 r       hdmi_top_inst/sync_vg/v_count_mod[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.655         hdmi_top_inst/sync_vg/un1_v_count_12_cry_1_Z
                                   td                    0.058       6.713 r       hdmi_top_inst/sync_vg/v_count_mod[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.713         hdmi_top_inst/sync_vg/un1_v_count_12_cry_3_Z
 CLMA_298_160/COUT                 td                    0.058       6.771 r       hdmi_top_inst/sync_vg/v_count_mod[4]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       6.771         hdmi_top_inst/sync_vg/un1_v_count_12_cry_6/_N6
                                   td                    0.058       6.829 r       hdmi_top_inst/sync_vg/v_count_0_mod[7]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.829         hdmi_top_inst/sync_vg/un1_v_count_12_cry_7_Z
 CLMA_298_164/COUT                 td                    0.058       6.887 r       hdmi_top_inst/sync_vg/v_count_mod[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.887         hdmi_top_inst/sync_vg/un1_v_count_12_cry_9_Z
 CLMA_298_168/Y0                   td                    0.269       7.156 r       hdmi_top_inst/sync_vg/v_count_mod[11]/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.555       7.711         hdmi_top_inst/sync_vg/v_count_0_0[10]/_N0
 CLMS_294_157/D2                                                           r       hdmi_top_inst/sync_vg/v_count_mod[10]/opit_0_L5Q_perm/L2

 Data arrival time                                                   7.711         Logic Levels: 7  
                                                                                   Logic: 2.233ns(49.326%), Route: 2.294ns(50.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571    1001.571         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.531    1003.102         ntclkbufg_1      
 CLMS_294_157/CLK                                                          r       hdmi_top_inst/sync_vg/v_count_mod[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Setup time                                             -0.368    1002.630                          

 Data required time                                               1002.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.630                          
 Data arrival time                                                   7.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.919                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/sync_vg/v_count_0_mod[5]/opit_0_L5Q_perm/L4
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.585       3.184         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK

 CLMA_302_153/Q1                   tco                   0.291       3.475 r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.540       4.015         hdmi_top_inst/sync_vg/h_count_Z [1]
 CLMS_298_157/Y0                   td                    0.487       4.502 r       hdmi_top_inst/sync_vg/un1_h_count_6_7/gateop_perm/Z
                                   net (fanout=2)        0.397       4.899         hdmi_top_inst/sync_vg/h_count15lto6/_N3
 CLMA_302_156/Y1                   td                    0.212       5.111 r       hdmi_top_inst/sync_vg/un1_h_count_6_2/gateop_perm/Z
                                   net (fanout=1)        0.397       5.508         hdmi_top_inst/sync_vg/un1_h_count_6/_N3
 CLMA_302_152/Y0                   td                    0.210       5.718 r       hdmi_top_inst/sync_vg/un1_h_count_6/gateop_perm/Z
                                   net (fanout=5)        0.405       6.123         hdmi_top_inst/sync_vg/un1_h_count_6_Z
                                   td                    0.474       6.597 f       hdmi_top_inst/sync_vg/un1_v_count_12_cry_0_cy_cin/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.597         hdmi_top_inst/sync_vg/un1_v_count_12_cry_0/_N6
 CLMA_298_156/COUT                 td                    0.058       6.655 r       hdmi_top_inst/sync_vg/v_count_mod[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.655         hdmi_top_inst/sync_vg/un1_v_count_12_cry_1_Z
                                   td                    0.058       6.713 r       hdmi_top_inst/sync_vg/v_count_mod[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.713         hdmi_top_inst/sync_vg/un1_v_count_12_cry_3_Z
 CLMA_298_160/Y3                   td                    0.501       7.214 r       hdmi_top_inst/sync_vg/v_count_mod[4]/opit_0_A2Q0/Y1
                                   net (fanout=1)        0.413       7.627         hdmi_top_inst/sync_vg/v_count_0_0[5]/_N0
 CLMS_294_161/A4                                                           r       hdmi_top_inst/sync_vg/v_count_0_mod[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.627         Logic Levels: 5  
                                                                                   Logic: 2.291ns(51.564%), Route: 2.152ns(48.436%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571    1001.571         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.531    1003.102         ntclkbufg_1      
 CLMS_294_161/CLK                                                          r       hdmi_top_inst/sync_vg/v_count_0_mod[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Setup time                                             -0.121    1002.877                          

 Data required time                                               1002.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.877                          
 Data arrival time                                                   7.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.250                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/sync_vg/v_count_0_mod[6]/opit_0_L5Q_perm/L4
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.585       3.184         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK

 CLMA_302_153/Q1                   tco                   0.291       3.475 r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.540       4.015         hdmi_top_inst/sync_vg/h_count_Z [1]
 CLMS_298_157/Y0                   td                    0.487       4.502 r       hdmi_top_inst/sync_vg/un1_h_count_6_7/gateop_perm/Z
                                   net (fanout=2)        0.397       4.899         hdmi_top_inst/sync_vg/h_count15lto6/_N3
 CLMA_302_156/Y1                   td                    0.212       5.111 r       hdmi_top_inst/sync_vg/un1_h_count_6_2/gateop_perm/Z
                                   net (fanout=1)        0.397       5.508         hdmi_top_inst/sync_vg/un1_h_count_6/_N3
 CLMA_302_152/Y0                   td                    0.210       5.718 r       hdmi_top_inst/sync_vg/un1_h_count_6/gateop_perm/Z
                                   net (fanout=5)        0.405       6.123         hdmi_top_inst/sync_vg/un1_h_count_6_Z
                                   td                    0.474       6.597 f       hdmi_top_inst/sync_vg/un1_v_count_12_cry_0_cy_cin/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.597         hdmi_top_inst/sync_vg/un1_v_count_12_cry_0/_N6
 CLMA_298_156/COUT                 td                    0.058       6.655 r       hdmi_top_inst/sync_vg/v_count_mod[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.655         hdmi_top_inst/sync_vg/un1_v_count_12_cry_1_Z
                                   td                    0.058       6.713 r       hdmi_top_inst/sync_vg/v_count_mod[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       6.713         hdmi_top_inst/sync_vg/un1_v_count_12_cry_3_Z
 CLMA_298_160/COUT                 td                    0.058       6.771 r       hdmi_top_inst/sync_vg/v_count_mod[4]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       6.771         hdmi_top_inst/sync_vg/un1_v_count_12_cry_6/_N6
 CLMA_298_164/Y0                   td                    0.269       7.040 r       hdmi_top_inst/sync_vg/v_count_0_mod[7]/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.544       7.584         hdmi_top_inst/sync_vg/v_count_0_0[6]/_N0
 CLMS_294_157/C4                                                           r       hdmi_top_inst/sync_vg/v_count_0_mod[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.584         Logic Levels: 6  
                                                                                   Logic: 2.117ns(48.114%), Route: 2.283ns(51.886%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571    1001.571         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.531    1003.102         ntclkbufg_1      
 CLMS_294_157/CLK                                                          r       hdmi_top_inst/sync_vg/v_count_0_mod[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Setup time                                             -0.123    1002.875                          

 Data required time                                               1002.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.875                          
 Data arrival time                                                   7.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.291                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/x_act[11]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/pattern_vg/g_out_1[0]/opit_0_L5Q_perm/L4
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       1.571         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.531       3.102         ntclkbufg_1      
 CLMA_310_160/CLK                                                          r       hdmi_top_inst/sync_vg/x_act[11]/opit_0_A2Q21/CLK

 CLMA_310_160/Q0                   tco                   0.222       3.324 f       hdmi_top_inst/sync_vg/x_act[11]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.086       3.410         hdmi_top_inst/act_x [10]
 CLMS_310_161/B4                                                           f       hdmi_top_inst/pattern_vg/g_out_1[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.585       3.184         ntclkbufg_1      
 CLMS_310_161/CLK                                                          r       hdmi_top_inst/pattern_vg/g_out_1[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.053       3.131                          
 clock uncertainty                                       0.000       3.131                          

 Hold time                                              -0.035       3.096                          

 Data required time                                                  3.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.096                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/I01
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       1.571         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.531       3.102         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK

 CLMA_302_153/Q0                   tco                   0.222       3.324 f       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.086       3.410         hdmi_top_inst/sync_vg/h_count_Z [0]
 CLMA_302_153/A1                                                           f       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/I01

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.585       3.184         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.082       3.102                          
 clock uncertainty                                       0.000       3.102                          

 Hold time                                              -0.121       2.981                          

 Data required time                                                  2.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.981                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/I04
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       1.571         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.531       3.102         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK

 CLMA_302_153/Q0                   tco                   0.222       3.324 f       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.188       3.512         hdmi_top_inst/sync_vg/h_count_Z [0]
 CLMA_302_153/A4                                                           f       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/I04

 Data arrival time                                                   3.512         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.146%), Route: 0.188ns(45.854%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.585       3.184         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.082       3.102                          
 clock uncertainty                                       0.000       3.102                          

 Hold time                                              -0.035       3.067                          

 Data required time                                                  3.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.067                          
 Data arrival time                                                   3.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.599       1.599         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.599 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.585       3.184         ntclkbufg_0      
 CLMA_302_177/CLK                                                          r       hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/CLK

 CLMA_302_177/Q3                   tco                   0.288       3.472 r       hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.542       4.014         hdmi_top_inst/dsp_join_kb_2_0 [11]
 CLMA_302_176/Y0                   td                    0.487       4.501 r       hdmi_top_inst/rstn_out_1_3/gateop_perm/Z
                                   net (fanout=2)        0.267       4.768         hdmi_top_inst/rstn_out/_N4
 CLMA_302_172/Y0                   td                    0.294       5.062 f       hdmi_top_inst/rstn_out_i/gateop_perm/Z
                                   net (fanout=6)        0.539       5.601         hdmi_top_inst/rstn_out_c_i_0
 CLMS_290_169/RS                                                           f       hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.601         Logic Levels: 2  
                                                                                   Logic: 1.069ns(44.228%), Route: 1.348ns(55.772%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.571    1001.571         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000    1001.571 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.531    1003.102         ntclkbufg_0      
 CLMS_290_169/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Recovery time                                          -0.617    1002.381                          

 Data required time                                               1002.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.381                          
 Data arrival time                                                   5.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.780                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/rstn_1ms_mod[9]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.571       1.571         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.571 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.531       3.102         ntclkbufg_0      
 CLMA_302_177/CLK                                                          r       hdmi_top_inst/rstn_1ms_mod[9]/opit_0_inv_A2Q21/CLK

 CLMA_302_177/Q0                   tco                   0.222       3.324 f       hdmi_top_inst/rstn_1ms_mod[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.316       3.640         hdmi_top_inst/dsp_join_kb_2_0 [8]
 CLMA_302_172/Y0                   td                    0.155       3.795 f       hdmi_top_inst/rstn_out_i/gateop_perm/Z
                                   net (fanout=6)        0.451       4.246         hdmi_top_inst/rstn_out_c_i_0
 CLMS_290_169/RS                                                           f       hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.246         Logic Levels: 1  
                                                                                   Logic: 0.377ns(32.955%), Route: 0.767ns(67.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.599       1.599         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.599 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.585       3.184         ntclkbufg_0      
 CLMS_290_169/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.046       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Removal time                                           -0.220       2.918                          

 Data required time                                                  2.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.918                          
 Data arrival time                                                   4.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.328                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : led_int (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.599       1.599         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.599 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.585       3.184         ntclkbufg_0      
 CLMA_262_184/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_262_184/Q0                   tco                   0.287       3.471 f       hdmi_top_inst/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        3.984       7.455         led_int_c        
 IOL_19_374/DO                     td                    0.139       7.594 f       led_int_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.594         led_int_obuf/ntO 
 IOBD_16_376/PAD                   td                    3.853      11.447 f       led_int_obuf/opit_0/O
                                   net (fanout=1)        0.109      11.556         led_int          
 B2                                                                        f       led_int (port)   

 Data arrival time                                                  11.556         Logic Levels: 2  
                                                                                   Logic: 4.279ns(51.111%), Route: 4.093ns(48.889%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.599       1.599         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.599 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.585       3.184         ntclkbufg_0      
 CLMA_302_177/CLK                                                          r       hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/CLK

 CLMA_302_177/Q3                   tco                   0.288       3.472 r       hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.542       4.014         hdmi_top_inst/dsp_join_kb_2_0 [11]
 CLMA_302_176/Y0                   td                    0.487       4.501 r       hdmi_top_inst/rstn_out_1_3/gateop_perm/Z
                                   net (fanout=2)        0.267       4.768         hdmi_top_inst/rstn_out/_N4
 CLMA_302_172/Y2                   td                    0.492       5.260 f       hdmi_top_inst/rstn_out/gateop_perm/Z
                                   net (fanout=5)        1.680       6.940         rstn_out_c       
 IOL_327_42/DO                     td                    0.139       7.079 f       rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.079         rstn_out_obuf/ntO
 IOBS_LR_328_41/PAD                td                    3.903      10.982 f       rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.042         rstn_out         
 R17                                                                       f       rstn_out (port)  

 Data arrival time                                                  11.042         Logic Levels: 4  
                                                                                   Logic: 5.309ns(67.562%), Route: 2.549ns(32.438%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/iic_dri_rx/state[3]/opit_0_L5Q_perm/CLK
Endpoint    : iic_sda (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.599       1.599         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       1.599 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      1.585       3.184         ntclkbufg_0      
 CLMS_274_141/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/state[3]/opit_0_L5Q_perm/CLK

 CLMS_274_141/Q1                   tco                   0.291       3.475 r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/state[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.596       4.071         hdmi_top_inst/ms72xx_ctl/iic_dri_rx/state_Z [3]
 CLMA_282_128/Y1                   td                    0.288       4.359 r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/sda_out_en_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.450       4.809         hdmi_top_inst/ms72xx_ctl/sda_out_en_Z_0
 CLMS_282_117/Y0                   td                    0.294       5.103 f       hdmi_top_inst/ms72xx_ctl/sda_out_en_i/opit_0/Z
                                   net (fanout=1)        1.739       6.842         sda_out_en_i_0   
 IOL_327_25/TO                     td                    0.139       6.981 f       iic_sda_iobuf/opit_1/T
                                   net (fanout=1)        0.000       6.981         iic_sda_iobuf/ntT
 IOBS_LR_328_24/PAD                tse                   3.903      10.884 f       iic_sda_iobuf/opit_0/IO
                                   net (fanout=1)        0.051      10.935         iic_sda          
 V20                                                                       f       iic_sda (port)   

 Data arrival time                                                  10.935         Logic Levels: 4  
                                                                                   Logic: 4.915ns(63.411%), Route: 2.836ns(36.589%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.058       0.058         iic_tx_sda       
 IOBS_LR_328_44/DIN                td                    1.047       1.105 r       iic_tx_sda_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.105         iic_tx_sda_iobuf/ntI
 IOL_327_45/RX_DATA_DD             td                    0.082       1.187 r       iic_tx_sda_iobuf/opit_1/OUT
                                   net (fanout=1)        1.616       2.803         iic_tx_sda_in    
 CLMA_282_180/M0                                                           r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   2.803         Logic Levels: 2  
                                                                                   Logic: 1.129ns(40.278%), Route: 1.674ns(59.722%)
====================================================================================================

====================================================================================================

Startpoint  : iic_sda (port)
Endpoint    : hdmi_top_inst/ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V20                                                     0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.051       0.051         iic_sda          
 IOBS_LR_328_24/DIN                td                    1.047       1.098 r       iic_sda_iobuf/opit_0/O
                                   net (fanout=1)        0.000       1.098         iic_sda_iobuf/ntI
 IOL_327_25/RX_DATA_DD             td                    0.082       1.180 r       iic_sda_iobuf/opit_1/OUT
                                   net (fanout=1)        1.678       2.858         iic_sda_in       
 CLMA_274_148/M2                                                           r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   2.858         Logic Levels: 2  
                                                                                   Logic: 1.129ns(39.503%), Route: 1.729ns(60.497%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/pattern_vg/b_out_1[0]/opit_0_L5Q_perm/CLK
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       1.571         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       1.531       3.102         ntclkbufg_1      
 CLMS_310_161/CLK                                                          r       hdmi_top_inst/pattern_vg/b_out_1[0]/opit_0_L5Q_perm/CLK

 CLMS_310_161/Q0                   tco                   0.226       3.328 r       hdmi_top_inst/pattern_vg/b_out_1[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.537       3.865         b_out_c[0]       
 IOL_327_137/DO                    td                    0.087       3.952 r       b_out_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       3.952         b_out_obuf[6]/ntO
 IOBR_LR_328_136/PAD               td                    2.380       6.332 r       b_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.063       6.395         b_out[6]         
 R19                                                                       r       b_out[6] (port)  

 Data arrival time                                                   6.395         Logic Levels: 2  
                                                                                   Logic: 2.693ns(81.780%), Route: 0.600ns(18.220%)
====================================================================================================

{sys_pll|clkout1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_278_148/CLKB[0]     hdmi_top_inst/ms72xx_ctl/ms7200_ctl/cmd_data_cnst_0_0/iGopDrm/CLKB[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_278_148/CLKB[0]     hdmi_top_inst/ms72xx_ctl/ms7200_ctl/cmd_data_cnst_0_0/iGopDrm/CLKB[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_278_168/CLKB[0]     hdmi_top_inst/ms72xx_ctl/ms7210_ctl/cmd_data_cnst_0_0/iGopDrm/CLKB
====================================================================================================

{sys_pll|clkout0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_310_161/CLK        hdmi_top_inst/pattern_vg/b_out_1[0]/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_310_161/CLK        hdmi_top_inst/pattern_vg/b_out_1[0]/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_310_161/CLK        hdmi_top_inst/pattern_vg/g_out_1[0]/opit_0_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.932       0.932         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.932 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.925       1.857         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/CLK

 CLMA_266_152/Q1                   tco                   0.223       2.080 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=5)        0.255       2.335         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt_Z [5]
 CLMS_262_157/Y0                   td                    0.264       2.599 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr38_6_0_a2_0/gateop_perm/Z
                                   net (fanout=7)        0.175       2.774         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/N_70
 CLMA_266_156/Y1                   td                    0.224       2.998 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt47/gateop_perm/Z
                                   net (fanout=2)        0.351       3.349         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt47_Z
 CLMA_274_152/Y3                   td                    0.151       3.500 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n36/gateop_perm/Z
                                   net (fanout=4)        0.452       3.952         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/w_r_e/_N1
 CLMA_274_160/Y2                   td                    0.227       4.179 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0_0[4]/gateop_perm/Z
                                   net (fanout=1)        0.347       4.526         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0_0_Z [4]
 CLMA_274_160/Y1                   td                    0.162       4.688 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0[4]/gateop_perm/Z
                                   net (fanout=3)        0.074       4.762         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_274_160/Y3                   td                    0.243       5.005 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d3/gateop_perm/Z
                                   net (fanout=2)        0.165       5.170         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d3_Z
 CLMA_274_156/CE                                                           f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   5.170         Logic Levels: 6  
                                                                                   Logic: 1.494ns(45.095%), Route: 1.819ns(54.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.915    1000.915         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000    1000.915 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.895    1001.810         ntclkbufg_0      
 CLMA_274_156/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Setup time                                             -0.476    1001.212                          

 Data required time                                               1001.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.212                          
 Data arrival time                                                   5.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.042                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.932       0.932         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.932 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.925       1.857         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/CLK

 CLMA_266_152/Q1                   tco                   0.223       2.080 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/Q1
                                   net (fanout=5)        0.255       2.335         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt_Z [5]
 CLMS_262_157/Y0                   td                    0.264       2.599 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr38_6_0_a2_0/gateop_perm/Z
                                   net (fanout=7)        0.175       2.774         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/N_70
 CLMA_266_156/Y1                   td                    0.224       2.998 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt47/gateop_perm/Z
                                   net (fanout=2)        0.351       3.349         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt47_Z
 CLMA_274_152/Y3                   td                    0.151       3.500 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n36/gateop_perm/Z
                                   net (fanout=4)        0.452       3.952         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/w_r_e/_N1
 CLMA_274_160/Y2                   td                    0.227       4.179 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0_0[4]/gateop_perm/Z
                                   net (fanout=1)        0.347       4.526         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0_0_Z [4]
 CLMA_274_160/Y1                   td                    0.162       4.688 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n_0[4]/gateop_perm/Z
                                   net (fanout=3)        0.074       4.762         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_274_160/Y3                   td                    0.243       5.005 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d3/gateop_perm/Z
                                   net (fanout=2)        0.165       5.170         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d3_Z
 CLMA_274_156/CE                                                           f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   5.170         Logic Levels: 6  
                                                                                   Logic: 1.494ns(45.095%), Route: 1.819ns(54.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.915    1000.915         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000    1000.915 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.895    1001.810         ntclkbufg_0      
 CLMA_274_156/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Setup time                                             -0.476    1001.212                          

 Data required time                                               1001.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.212                          
 Data arrival time                                                   5.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.042                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr_1[7]/opit_0_L5Q_perm/L2
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.932       0.932         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.932 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.925       1.857         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/CLK

 CLMA_266_152/Q0                   tco                   0.223       2.080 r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt[5]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.075       2.155         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt_Z [4]
 CLMS_266_153/Y2                   td                    0.379       2.534 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr38_0_a2_0/gateop_perm/Z
                                   net (fanout=5)        0.174       2.708         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/N_69
 CLMS_262_153/Y0                   td                    0.150       2.858 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt35_0_a2_0/gateop_perm/Z
                                   net (fanout=3)        0.357       3.215         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/N_72
 CLMA_270_156/Y2                   td                    0.150       3.365 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt35_0_a2/gateop_perm/Z
                                   net (fanout=6)        0.386       3.751         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/dri_cnt35
 CLMA_282_160/Y0                   td                    0.380       4.131 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/un1_dri_cnt35/gateop_perm/Z
                                   net (fanout=3)        0.151       4.282         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr_8_m5s2/_N2
 CLMA_282_160/Y2                   td                    0.264       4.546 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr_8_m5s2/gateop_perm/Z
                                   net (fanout=6)        0.288       4.834         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/N_76_2
 CLMA_282_148/Y1                   td                    0.244       5.078 f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr_8_m2s2_0/gateop_perm/Z
                                   net (fanout=3)        0.184       5.262         hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr_8_sm0_0
 CLMS_282_157/A2                                                           f       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr_1[7]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.262         Logic Levels: 6  
                                                                                   Logic: 1.790ns(52.570%), Route: 1.615ns(47.430%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.915    1000.915         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000    1000.915 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.895    1001.810         ntclkbufg_0      
 CLMS_282_157/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7200_ctl/addr_1[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Setup time                                             -0.305    1001.383                          

 Data required time                                               1001.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.383                          
 Data arrival time                                                   5.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.121                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/D
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.915       0.915         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.915 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.895       1.810         ntclkbufg_0      
 CLMA_282_180/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK

 CLMA_282_180/Q3                   tco                   0.178       1.988 f       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/Q
                                   net (fanout=2)        0.059       2.047         hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data_Z [4]
 CLMA_282_180/AD                                                           f       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/D

 Data arrival time                                                   2.047         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.932       0.932         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.932 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.925       1.857         ntclkbufg_0      
 CLMA_282_180/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK
 clock pessimism                                        -0.046       1.811                          
 clock uncertainty                                       0.000       1.811                          

 Hold time                                               0.040       1.851                          

 Data required time                                                  1.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.851                          
 Data arrival time                                                   2.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_1d/opit_0_inv/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_2d/opit_0_inv/D
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.915       0.915         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.915 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.895       1.810         ntclkbufg_0      
 CLMS_274_149/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_1d/opit_0_inv/CLK

 CLMS_274_149/Q3                   tco                   0.178       1.988 f       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_1d/opit_0_inv/Q
                                   net (fanout=1)        0.061       2.049         hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_1d_Z
 CLMS_274_149/AD                                                           f       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_2d/opit_0_inv/D

 Data arrival time                                                   2.049         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.932       0.932         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.932 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.925       1.857         ntclkbufg_0      
 CLMS_274_149/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/w_r_2d/opit_0_inv/CLK
 clock pessimism                                        -0.046       1.811                          
 clock uncertainty                                       0.000       1.811                          

 Hold time                                               0.040       1.851                          

 Data required time                                                  1.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.851                          
 Data arrival time                                                   2.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/iic_dri_tx/data_out[3]/opit_0/D
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.915       0.915         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.915 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.895       1.810         ntclkbufg_0      
 CLMA_282_180/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/CLK

 CLMA_282_180/Q2                   tco                   0.183       1.993 r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/Q
                                   net (fanout=2)        0.064       2.057         hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data_Z [3]
 CLMS_282_181/M1                                                           r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/data_out[3]/opit_0/D

 Data arrival time                                                   2.057         Logic Levels: 0  
                                                                                   Logic: 0.183ns(74.089%), Route: 0.064ns(25.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.932       0.932         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.932 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.925       1.857         ntclkbufg_0      
 CLMS_282_181/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/data_out[3]/opit_0/CLK
 clock pessimism                                        -0.032       1.825                          
 clock uncertainty                                       0.000       1.825                          

 Hold time                                              -0.011       1.814                          

 Data required time                                                  1.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.814                          
 Data arrival time                                                   2.057                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/sync_vg/v_count_mod[10]/opit_0_L5Q_perm/L2
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.925       1.857         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK

 CLMA_302_153/Q1                   tco                   0.223       2.080 f       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.347       2.427         hdmi_top_inst/sync_vg/h_count_Z [1]
 CLMS_298_157/Y0                   td                    0.380       2.807 f       hdmi_top_inst/sync_vg/un1_h_count_6_7/gateop_perm/Z
                                   net (fanout=2)        0.253       3.060         hdmi_top_inst/sync_vg/h_count15lto6/_N3
 CLMA_302_156/Y1                   td                    0.151       3.211 f       hdmi_top_inst/sync_vg/un1_h_count_6_2/gateop_perm/Z
                                   net (fanout=1)        0.250       3.461         hdmi_top_inst/sync_vg/un1_h_count_6/_N3
 CLMA_302_152/Y0                   td                    0.150       3.611 f       hdmi_top_inst/sync_vg/un1_h_count_6/gateop_perm/Z
                                   net (fanout=5)        0.256       3.867         hdmi_top_inst/sync_vg/un1_h_count_6_Z
                                   td                    0.365       4.232 f       hdmi_top_inst/sync_vg/un1_v_count_12_cry_0_cy_cin/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.232         hdmi_top_inst/sync_vg/un1_v_count_12_cry_0/_N6
 CLMA_298_156/COUT                 td                    0.044       4.276 r       hdmi_top_inst/sync_vg/v_count_mod[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.276         hdmi_top_inst/sync_vg/un1_v_count_12_cry_1_Z
                                   td                    0.044       4.320 r       hdmi_top_inst/sync_vg/v_count_mod[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       4.320         hdmi_top_inst/sync_vg/un1_v_count_12_cry_3_Z
 CLMA_298_160/COUT                 td                    0.044       4.364 r       hdmi_top_inst/sync_vg/v_count_mod[4]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       4.364         hdmi_top_inst/sync_vg/un1_v_count_12_cry_6/_N6
                                   td                    0.044       4.408 r       hdmi_top_inst/sync_vg/v_count_0_mod[7]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       4.408         hdmi_top_inst/sync_vg/un1_v_count_12_cry_7_Z
 CLMA_298_164/COUT                 td                    0.044       4.452 r       hdmi_top_inst/sync_vg/v_count_mod[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.452         hdmi_top_inst/sync_vg/un1_v_count_12_cry_9_Z
 CLMA_298_168/Y0                   td                    0.206       4.658 f       hdmi_top_inst/sync_vg/v_count_mod[11]/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.361       5.019         hdmi_top_inst/sync_vg/v_count_0_0[10]/_N0
 CLMS_294_157/D2                                                           f       hdmi_top_inst/sync_vg/v_count_mod[10]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.019         Logic Levels: 7  
                                                                                   Logic: 1.695ns(53.605%), Route: 1.467ns(46.395%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915    1000.915         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.895    1001.810         ntclkbufg_1      
 CLMS_294_157/CLK                                                          r       hdmi_top_inst/sync_vg/v_count_mod[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Setup time                                             -0.284    1001.404                          

 Data required time                                               1001.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.404                          
 Data arrival time                                                   5.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.385                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/sync_vg/v_count_0_mod[5]/opit_0_L5Q_perm/L4
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.925       1.857         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK

 CLMA_302_153/Q1                   tco                   0.223       2.080 f       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.347       2.427         hdmi_top_inst/sync_vg/h_count_Z [1]
 CLMS_298_157/Y0                   td                    0.380       2.807 f       hdmi_top_inst/sync_vg/un1_h_count_6_7/gateop_perm/Z
                                   net (fanout=2)        0.253       3.060         hdmi_top_inst/sync_vg/h_count15lto6/_N3
 CLMA_302_156/Y1                   td                    0.151       3.211 f       hdmi_top_inst/sync_vg/un1_h_count_6_2/gateop_perm/Z
                                   net (fanout=1)        0.250       3.461         hdmi_top_inst/sync_vg/un1_h_count_6/_N3
 CLMA_302_152/Y0                   td                    0.150       3.611 f       hdmi_top_inst/sync_vg/un1_h_count_6/gateop_perm/Z
                                   net (fanout=5)        0.256       3.867         hdmi_top_inst/sync_vg/un1_h_count_6_Z
                                   td                    0.365       4.232 f       hdmi_top_inst/sync_vg/un1_v_count_12_cry_0_cy_cin/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.232         hdmi_top_inst/sync_vg/un1_v_count_12_cry_0/_N6
 CLMA_298_156/COUT                 td                    0.044       4.276 r       hdmi_top_inst/sync_vg/v_count_mod[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.276         hdmi_top_inst/sync_vg/un1_v_count_12_cry_1_Z
                                   td                    0.044       4.320 r       hdmi_top_inst/sync_vg/v_count_mod[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       4.320         hdmi_top_inst/sync_vg/un1_v_count_12_cry_3_Z
 CLMA_298_160/Y3                   td                    0.387       4.707 r       hdmi_top_inst/sync_vg/v_count_mod[4]/opit_0_A2Q0/Y1
                                   net (fanout=1)        0.247       4.954         hdmi_top_inst/sync_vg/v_count_0_0[5]/_N0
 CLMS_294_161/A4                                                           r       hdmi_top_inst/sync_vg/v_count_0_mod[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.954         Logic Levels: 5  
                                                                                   Logic: 1.744ns(56.313%), Route: 1.353ns(43.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915    1000.915         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.895    1001.810         ntclkbufg_1      
 CLMS_294_161/CLK                                                          r       hdmi_top_inst/sync_vg/v_count_0_mod[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Setup time                                             -0.093    1001.595                          

 Data required time                                               1001.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.595                          
 Data arrival time                                                   4.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.641                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/sync_vg/v_count_0_mod[6]/opit_0_L5Q_perm/L4
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.925       1.857         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK

 CLMA_302_153/Q1                   tco                   0.223       2.080 f       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.347       2.427         hdmi_top_inst/sync_vg/h_count_Z [1]
 CLMS_298_157/Y0                   td                    0.380       2.807 f       hdmi_top_inst/sync_vg/un1_h_count_6_7/gateop_perm/Z
                                   net (fanout=2)        0.253       3.060         hdmi_top_inst/sync_vg/h_count15lto6/_N3
 CLMA_302_156/Y1                   td                    0.151       3.211 f       hdmi_top_inst/sync_vg/un1_h_count_6_2/gateop_perm/Z
                                   net (fanout=1)        0.250       3.461         hdmi_top_inst/sync_vg/un1_h_count_6/_N3
 CLMA_302_152/Y0                   td                    0.150       3.611 f       hdmi_top_inst/sync_vg/un1_h_count_6/gateop_perm/Z
                                   net (fanout=5)        0.256       3.867         hdmi_top_inst/sync_vg/un1_h_count_6_Z
                                   td                    0.365       4.232 f       hdmi_top_inst/sync_vg/un1_v_count_12_cry_0_cy_cin/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.232         hdmi_top_inst/sync_vg/un1_v_count_12_cry_0/_N6
 CLMA_298_156/COUT                 td                    0.044       4.276 r       hdmi_top_inst/sync_vg/v_count_mod[1]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.276         hdmi_top_inst/sync_vg/un1_v_count_12_cry_1_Z
                                   td                    0.044       4.320 r       hdmi_top_inst/sync_vg/v_count_mod[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       4.320         hdmi_top_inst/sync_vg/un1_v_count_12_cry_3_Z
 CLMA_298_160/COUT                 td                    0.044       4.364 r       hdmi_top_inst/sync_vg/v_count_mod[4]/opit_0_A2Q0/Cout
                                   net (fanout=1)        0.000       4.364         hdmi_top_inst/sync_vg/un1_v_count_12_cry_6/_N6
 CLMA_298_164/Y0                   td                    0.206       4.570 f       hdmi_top_inst/sync_vg/v_count_0_mod[7]/opit_0_A2Q1/Y0
                                   net (fanout=1)        0.352       4.922         hdmi_top_inst/sync_vg/v_count_0_0[6]/_N0
 CLMS_294_157/C4                                                           f       hdmi_top_inst/sync_vg/v_count_0_mod[6]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 6  
                                                                                   Logic: 1.607ns(52.431%), Route: 1.458ns(47.569%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915    1000.915         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.895    1001.810         ntclkbufg_1      
 CLMS_294_157/CLK                                                          r       hdmi_top_inst/sync_vg/v_count_0_mod[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Setup time                                             -0.078    1001.610                          

 Data required time                                               1001.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.610                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.688                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/x_act[11]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/pattern_vg/g_out_1[0]/opit_0_L5Q_perm/L4
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.915         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.895       1.810         ntclkbufg_1      
 CLMA_310_160/CLK                                                          r       hdmi_top_inst/sync_vg/x_act[11]/opit_0_A2Q21/CLK

 CLMA_310_160/Q0                   tco                   0.179       1.989 f       hdmi_top_inst/sync_vg/x_act[11]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.059       2.048         hdmi_top_inst/act_x [10]
 CLMS_310_161/B4                                                           f       hdmi_top_inst/pattern_vg/g_out_1[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.048         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.925       1.857         ntclkbufg_1      
 CLMS_310_161/CLK                                                          r       hdmi_top_inst/pattern_vg/g_out_1[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.032       1.825                          
 clock uncertainty                                       0.000       1.825                          

 Hold time                                              -0.029       1.796                          

 Data required time                                                  1.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.796                          
 Data arrival time                                                   2.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/I01
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.047

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.915         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.895       1.810         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK

 CLMA_302_153/Q0                   tco                   0.182       1.992 r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.062       2.054         hdmi_top_inst/sync_vg/h_count_Z [0]
 CLMA_302_153/A1                                                           r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/I01

 Data arrival time                                                   2.054         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.925       1.857         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.047       1.810                          
 clock uncertainty                                       0.000       1.810                          

 Hold time                                              -0.093       1.717                          

 Data required time                                                  1.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.717                          
 Data arrival time                                                   2.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
Endpoint    : hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/I04
Path Group  : sys_pll|clkout0_inferred_clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.047

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.915         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.895       1.810         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK

 CLMA_302_153/Q0                   tco                   0.179       1.989 f       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.131       2.120         hdmi_top_inst/sync_vg/h_count_Z [0]
 CLMA_302_153/A4                                                           f       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/I04

 Data arrival time                                                   2.120         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.742%), Route: 0.131ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.925       1.857         ntclkbufg_1      
 CLMA_302_153/CLK                                                          r       hdmi_top_inst/sync_vg/h_count[1]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.047       1.810                          
 clock uncertainty                                       0.000       1.810                          

 Hold time                                              -0.029       1.781                          

 Data required time                                                  1.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.781                          
 Data arrival time                                                   2.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.932       0.932         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.932 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.925       1.857         ntclkbufg_0      
 CLMA_302_177/CLK                                                          r       hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/CLK

 CLMA_302_177/Q3                   tco                   0.220       2.077 f       hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.348       2.425         hdmi_top_inst/dsp_join_kb_2_0 [11]
 CLMA_302_176/Y0                   td                    0.380       2.805 f       hdmi_top_inst/rstn_out_1_3/gateop_perm/Z
                                   net (fanout=2)        0.169       2.974         hdmi_top_inst/rstn_out/_N4
 CLMA_302_172/Y0                   td                    0.226       3.200 f       hdmi_top_inst/rstn_out_i/gateop_perm/Z
                                   net (fanout=6)        0.354       3.554         hdmi_top_inst/rstn_out_c_i_0
 CLMS_290_169/RS                                                           f       hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.554         Logic Levels: 2  
                                                                                   Logic: 0.826ns(48.674%), Route: 0.871ns(51.326%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000    1000.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.915    1000.915         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000    1000.915 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.895    1001.810         ntclkbufg_0      
 CLMS_290_169/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Recovery time                                          -0.476    1001.212                          

 Data required time                                               1001.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.212                          
 Data arrival time                                                   3.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.658                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/rstn_1ms_mod[9]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_pll|clkout1_inferred_clock
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.915       0.915         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.915 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.895       1.810         ntclkbufg_0      
 CLMA_302_177/CLK                                                          r       hdmi_top_inst/rstn_1ms_mod[9]/opit_0_inv_A2Q21/CLK

 CLMA_302_177/Q0                   tco                   0.182       1.992 r       hdmi_top_inst/rstn_1ms_mod[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.197       2.189         hdmi_top_inst/dsp_join_kb_2_0 [8]
 CLMA_302_172/Y0                   td                    0.130       2.319 r       hdmi_top_inst/rstn_out_i/gateop_perm/Z
                                   net (fanout=6)        0.292       2.611         hdmi_top_inst/rstn_out_c_i_0
 CLMS_290_169/RS                                                           r       hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.611         Logic Levels: 1  
                                                                                   Logic: 0.312ns(38.951%), Route: 0.489ns(61.049%)
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.932       0.932         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.932 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.925       1.857         ntclkbufg_0      
 CLMS_290_169/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.028       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Removal time                                           -0.187       1.642                          

 Data required time                                                  1.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.642                          
 Data arrival time                                                   2.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.969                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : led_int (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.932       0.932         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.932 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.925       1.857         ntclkbufg_0      
 CLMA_262_184/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMA_262_184/Q0                   tco                   0.221       2.078 f       hdmi_top_inst/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.800       4.878         led_int_c        
 IOL_19_374/DO                     td                    0.106       4.984 f       led_int_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.984         led_int_obuf/ntO 
 IOBD_16_376/PAD                   td                    3.238       8.222 f       led_int_obuf/opit_0/O
                                   net (fanout=1)        0.109       8.331         led_int          
 B2                                                                        f       led_int (port)   

 Data arrival time                                                   8.331         Logic Levels: 2  
                                                                                   Logic: 3.565ns(55.066%), Route: 2.909ns(44.934%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.932       0.932         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.932 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.925       1.857         ntclkbufg_0      
 CLMA_302_177/CLK                                                          r       hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/CLK

 CLMA_302_177/Q3                   tco                   0.220       2.077 f       hdmi_top_inst/rstn_1ms_mod[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.348       2.425         hdmi_top_inst/dsp_join_kb_2_0 [11]
 CLMA_302_176/Y0                   td                    0.380       2.805 f       hdmi_top_inst/rstn_out_1_3/gateop_perm/Z
                                   net (fanout=2)        0.169       2.974         hdmi_top_inst/rstn_out/_N4
 CLMA_302_172/Y2                   td                    0.379       3.353 f       hdmi_top_inst/rstn_out/gateop_perm/Z
                                   net (fanout=5)        1.170       4.523         rstn_out_c       
 IOL_327_42/DO                     td                    0.106       4.629 f       rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.629         rstn_out_obuf/ntO
 IOBS_LR_328_41/PAD                td                    3.150       7.779 f       rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.060       7.839         rstn_out         
 R17                                                                       f       rstn_out (port)  

 Data arrival time                                                   7.839         Logic Levels: 4  
                                                                                   Logic: 4.235ns(70.796%), Route: 1.747ns(29.204%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/ms72xx_ctl/iic_dri_rx/state[3]/opit_0_L5Q_perm/CLK
Endpoint    : iic_sda (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT1                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.932       0.932         hdmi_top_inst/cfg_clk_10m [0]
 USCM_84_108/CLK_USCM              td                    0.000       0.932 r       clkbufg_224/gopclkbufg/CLKOUT
                                   net (fanout=274)      0.925       1.857         ntclkbufg_0      
 CLMS_274_141/CLK                                                          r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/state[3]/opit_0_L5Q_perm/CLK

 CLMS_274_141/Q1                   tco                   0.223       2.080 f       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/state[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.393       2.473         hdmi_top_inst/ms72xx_ctl/iic_dri_rx/state_Z [3]
 CLMA_282_128/Y1                   td                    0.222       2.695 r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/sda_out_en_0_a2/gateop_perm/Z
                                   net (fanout=1)        0.272       2.967         hdmi_top_inst/ms72xx_ctl/sda_out_en_Z_0
 CLMS_282_117/Y0                   td                    0.226       3.193 f       hdmi_top_inst/ms72xx_ctl/sda_out_en_i/opit_0/Z
                                   net (fanout=1)        1.218       4.411         sda_out_en_i_0   
 IOL_327_25/TO                     td                    0.106       4.517 f       iic_sda_iobuf/opit_1/T
                                   net (fanout=1)        0.000       4.517         iic_sda_iobuf/ntT
 IOBS_LR_328_24/PAD                tse                   3.150       7.667 f       iic_sda_iobuf/opit_0/IO
                                   net (fanout=1)        0.051       7.718         iic_sda          
 V20                                                                       f       iic_sda (port)   

 Data arrival time                                                   7.718         Logic Levels: 4  
                                                                                   Logic: 3.927ns(67.002%), Route: 1.934ns(32.998%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.058       0.058         iic_tx_sda       
 IOBS_LR_328_44/DIN                td                    0.735       0.793 r       iic_tx_sda_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         iic_tx_sda_iobuf/ntI
 IOL_327_45/RX_DATA_DD             td                    0.066       0.859 r       iic_tx_sda_iobuf/opit_1/OUT
                                   net (fanout=1)        1.049       1.908         iic_tx_sda_in    
 CLMA_282_180/M0                                                           r       hdmi_top_inst/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   1.908         Logic Levels: 2  
                                                                                   Logic: 0.801ns(41.981%), Route: 1.107ns(58.019%)
====================================================================================================

====================================================================================================

Startpoint  : iic_sda (port)
Endpoint    : hdmi_top_inst/ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V20                                                     0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.051       0.051         iic_sda          
 IOBS_LR_328_24/DIN                td                    0.735       0.786 r       iic_sda_iobuf/opit_0/O
                                   net (fanout=1)        0.000       0.786         iic_sda_iobuf/ntI
 IOL_327_25/RX_DATA_DD             td                    0.066       0.852 r       iic_sda_iobuf/opit_1/OUT
                                   net (fanout=1)        1.088       1.940         iic_sda_in       
 CLMA_274_148/M2                                                           r       hdmi_top_inst/ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   1.940         Logic Levels: 2  
                                                                                   Logic: 0.801ns(41.289%), Route: 1.139ns(58.711%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_top_inst/pattern_vg/b_out_1[0]/opit_0_L5Q_perm/CLK
Endpoint    : b_out[6] (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       hdmi_top_inst/the_instance_name/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.915         pixclk_out_Z[0]  
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       clkbufg_225/gopclkbufg/CLKOUT
                                   net (fanout=30)       0.895       1.810         ntclkbufg_1      
 CLMS_310_161/CLK                                                          r       hdmi_top_inst/pattern_vg/b_out_1[0]/opit_0_L5Q_perm/CLK

 CLMS_310_161/Q0                   tco                   0.182       1.992 r       hdmi_top_inst/pattern_vg/b_out_1[0]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.346       2.338         b_out_c[0]       
 IOL_327_137/DO                    td                    0.070       2.408 r       b_out_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       2.408         b_out_obuf[6]/ntO
 IOBR_LR_328_136/PAD               td                    1.836       4.244 r       b_out_obuf[6]/opit_0/O
                                   net (fanout=1)        0.063       4.307         b_out[6]         
 R19                                                                       r       b_out[6] (port)  

 Data arrival time                                                   4.307         Logic Levels: 2  
                                                                                   Logic: 2.088ns(83.620%), Route: 0.409ns(16.380%)
====================================================================================================

{sys_pll|clkout1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_278_148/CLKB[0]     hdmi_top_inst/ms72xx_ctl/ms7200_ctl/cmd_data_cnst_0_0/iGopDrm/CLKB[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_278_148/CLKB[0]     hdmi_top_inst/ms72xx_ctl/ms7200_ctl/cmd_data_cnst_0_0/iGopDrm/CLKB[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_278_168/CLKB[0]     hdmi_top_inst/ms72xx_ctl/ms7210_ctl/cmd_data_cnst_0_0/iGopDrm/CLKB
====================================================================================================

{sys_pll|clkout0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_310_161/CLK        hdmi_top_inst/pattern_vg/b_out_1[0]/opit_0_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_310_161/CLK        hdmi_top_inst/pattern_vg/b_out_1[0]/opit_0_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_310_161/CLK        hdmi_top_inst/pattern_vg/g_out_1[0]/opit_0_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------+
| Type       | File Name                                                          
+----------------------------------------------------------------------------------+
| Input      | C:/Users/wkk/Desktop/program/program/place_route/top_pnr.adf       
| Output     | C:/Users/wkk/Desktop/program/program/report_timing/top_rtp.adf     
|            | C:/Users/wkk/Desktop/program/program/report_timing/top.rtr         
|            | C:/Users/wkk/Desktop/program/program/report_timing/rtr.db          
+----------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 713 MB
Total CPU  time to report_timing completion : 0h:0m:4s
Process Total CPU  time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:5s
