library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity NANDGATE_sudip is
    Port (
        A: in STD_LOGIC;
        B: in STD_LOGIC;
        Y: out STD_LOGIC
 );
end NANDGATE_sudip;
architecture Behavioral of NANDGATE_sudip is
begin
    Y <= A nand B; 
end Behavioral;


