onerror {resume}
quietly WaveActivateNextPane {} 0
<<<<<<< HEAD
add wave -noupdate -radix hexadecimal /riscv_tb/U_0/clk
add wave -noupdate -radix hexadecimal /riscv_tb/U_0/res_n
add wave -noupdate -radix hexadecimal /riscv_tb/U_0/stall
add wave -noupdate -expand -group {IF Signale} -radix hexadecimal -childformat {{/riscv_tb/U_0/if_op_code(31) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(30) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(29) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(28) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(27) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(26) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(25) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(24) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(23) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(22) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(21) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(20) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(19) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(18) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(17) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(16) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(15) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(14) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(13) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(12) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(11) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(10) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(9) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(8) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(7) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(6) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(5) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(4) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(3) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(2) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(1) -radix hexadecimal} {/riscv_tb/U_0/if_op_code(0) -radix hexadecimal}} -subitemconfig {/riscv_tb/U_0/if_op_code(31) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(30) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(29) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(28) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(27) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(26) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(25) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(24) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(23) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(22) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(21) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(20) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(19) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(18) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(17) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(16) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(15) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(14) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(13) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(12) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(11) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(10) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(9) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(8) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(7) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(6) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(5) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(4) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(3) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(2) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(1) {-height 16 -radix hexadecimal} /riscv_tb/U_0/if_op_code(0) {-height 16 -radix hexadecimal}} /riscv_tb/U_0/if_op_code
add wave -noupdate -expand -group {IF Signale} -group {IF Signale} /riscv_tb/U_0/if_pc
add wave -noupdate -expand -group {IF Signale} -group {IF Signale} /riscv_tb/U_0/next_PC
add wave -noupdate -expand -group {IF Signale} -expand -group Debug /riscv_tb/U_0/U_1/op_code_mnemonic
=======
add wave -noupdate /riscv_tb/U_0/clk
add wave -noupdate /riscv_tb/U_0/res_n
add wave -noupdate /riscv_tb/U_0/stall
add wave -noupdate -expand -group {IF Signale} /riscv_tb/U_0/if_op_code
add wave -noupdate -expand -group {IF Signale} -expand -group {IF Signale} /riscv_tb/U_0/if_pc
add wave -noupdate -expand -group {IF Signale} -expand -group {IF Signale} /riscv_tb/U_0/next_PC
add wave -noupdate -expand -group {IF Signale} -group Debug /riscv_tb/U_0/U_1/op_code_mnemonic
>>>>>>> dev
add wave -noupdate -expand -group {DEC Signale} -group BPU /riscv_tb/U_0/dec_sbta_valid
add wave -noupdate -expand -group {DEC Signale} -group BPU /riscv_tb/U_0/dec_dbpu_addr_sel
add wave -noupdate -expand -group {DEC Signale} -group BPU /riscv_tb/U_0/dec_dbpu_mode
add wave -noupdate -expand -group {DEC Signale} -group BPU /riscv_tb/U_0/dec_jmp_target
<<<<<<< HEAD
add wave -noupdate -expand -group {DEC Signale} -group Steuersignale /riscv_tb/U_0/dec_alu_mode
add wave -noupdate -expand -group {DEC Signale} -group Steuersignale /riscv_tb/U_0/dec_mem_mode
add wave -noupdate -expand -group {DEC Signale} -group Immediate /riscv_tb/U_0/dec_imm
add wave -noupdate -expand -group {DEC Signale} -group Immediate /riscv_tb/U_0/dec_imm_type
add wave -noupdate -expand -group {DEC Signale} -group Immediate /riscv_tb/U_0/dec_mux_alu_sel
add wave -noupdate -expand -group {DEC Signale} -group RF -radix hexadecimal /riscv_tb/U_0/U_5/wb_data
add wave -noupdate -expand -group {DEC Signale} -group RF -radix hexadecimal /riscv_tb/U_0/U_5/wb_traget_reg
add wave -noupdate -expand -group {DEC Signale} -group RF -color Turquoise -radix hexadecimal -childformat {{/riscv_tb/U_0/U_5/registers(0) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(1) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(2) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(3) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(4) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(5) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(6) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(7) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(8) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(9) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(10) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(11) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(12) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(13) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(14) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(15) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(16) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(17) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(18) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(19) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(20) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(21) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(22) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(23) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(24) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(25) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(26) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(27) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(28) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(29) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(30) -radix hexadecimal} {/riscv_tb/U_0/U_5/registers(31) -radix hexadecimal}} -expand -subitemconfig {/riscv_tb/U_0/U_5/registers(0) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(1) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(2) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(3) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(4) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(5) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(6) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(7) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(8) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(9) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(10) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(11) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(12) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(13) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(14) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(15) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(16) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(17) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(18) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(19) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(20) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(21) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(22) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(23) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(24) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(25) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(26) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(27) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(28) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(29) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(30) {-color Turquoise -height 16 -radix hexadecimal} /riscv_tb/U_0/U_5/registers(31) {-color Turquoise -height 16 -radix hexadecimal}} /riscv_tb/U_0/U_5/registers
add wave -noupdate -expand -group {DEC Signale} -group RF -radix hexadecimal /riscv_tb/U_0/U_4/sel_rs1
add wave -noupdate -expand -group {DEC Signale} -group RF -radix hexadecimal /riscv_tb/U_0/U_4/sel_rs2
add wave -noupdate -expand -group {DEC Signale} -group RF -radix hexadecimal /riscv_tb/U_0/dec_target_reg
add wave -noupdate -expand -group {DEC Signale} -group RF -radix hexadecimal /riscv_tb/U_0/dec_rs1
add wave -noupdate -expand -group {DEC Signale} -group RF -radix hexadecimal /riscv_tb/U_0/dec_rs2
=======
add wave -noupdate -expand -group {DEC Signale} -expand -group Steuersignale /riscv_tb/U_0/dec_alu_mode
add wave -noupdate -expand -group {DEC Signale} -expand -group Steuersignale /riscv_tb/U_0/dec_mem_mode
add wave -noupdate -expand -group {DEC Signale} -group Immediate /riscv_tb/U_0/dec_imm
add wave -noupdate -expand -group {DEC Signale} -group Immediate /riscv_tb/U_0/dec_imm_type
add wave -noupdate -expand -group {DEC Signale} -group Immediate /riscv_tb/U_0/dec_mux_alu_sel
add wave -noupdate -expand -group {DEC Signale} -expand -group RF /riscv_tb/U_0/U_5/wb_data
add wave -noupdate -expand -group {DEC Signale} -expand -group RF /riscv_tb/U_0/U_5/wb_traget_reg
add wave -noupdate -expand -group {DEC Signale} -expand -group RF -expand /riscv_tb/U_0/U_5/registers
add wave -noupdate -expand -group {DEC Signale} -expand -group RF /riscv_tb/U_0/U_4/sel_rs1
add wave -noupdate -expand -group {DEC Signale} -expand -group RF /riscv_tb/U_0/U_4/sel_rs2
add wave -noupdate -expand -group {DEC Signale} -expand -group RF /riscv_tb/U_0/dec_target_reg
add wave -noupdate -expand -group {DEC Signale} -expand -group RF /riscv_tb/U_0/dec_rs1
add wave -noupdate -expand -group {DEC Signale} -expand -group RF /riscv_tb/U_0/dec_rs2
>>>>>>> dev
add wave -noupdate -expand -group {DEC Signale} -group Forwarding /riscv_tb/U_0/dec_mux_fw_mem_sel
add wave -noupdate -expand -group {DEC Signale} -group Forwarding /riscv_tb/U_0/dec_mux_fw_rs1_sel
add wave -noupdate -expand -group {DEC Signale} -group Forwarding /riscv_tb/U_0/dec_mux_fw_rs2_sel
add wave -noupdate -expand -group {EX Signale} -group ALU /riscv_tb/U_0/ex_alu_mode
add wave -noupdate -expand -group {EX Signale} -group ALU /riscv_tb/U_0/U_7/arith/x
add wave -noupdate -expand -group {EX Signale} -group ALU /riscv_tb/U_0/U_7/arith/y
add wave -noupdate -expand -group {EX Signale} -group ALU /riscv_tb/U_0/ex_imm
add wave -noupdate -expand -group {EX Signale} -group ALU /riscv_tb/U_0/U_7/arith/compute_result
add wave -noupdate -expand -group {EX Signale} -group ALU -group {Calc Variables} /riscv_tb/U_0/U_7/arith/au_l
add wave -noupdate -expand -group {EX Signale} -group ALU -group {Calc Variables} /riscv_tb/U_0/U_7/arith/au_f
add wave -noupdate -expand -group {EX Signale} -group ALU -group {Calc Variables} /riscv_tb/U_0/U_7/arith/au_h
<<<<<<< HEAD
add wave -noupdate -expand -group {EX Signale} -group ALU -group {Calc Variables} /riscv_tb/U_0/U_7/arith/au_c
add wave -noupdate -expand -group {EX Signale} -group ALU -group {Calc Variables} /riscv_tb/U_0/U_7/arith/au_v
add wave -noupdate -expand -group {EX Signale} -group ALU -group {Calc Variables} /riscv_tb/U_0/U_7/arith/temp_result
add wave -noupdate -expand -group {EX Signale} -group ALU -group Flags /riscv_tb/U_0/U_7/arith/n
add wave -noupdate -expand -group {EX Signale} -group ALU -group Flags /riscv_tb/U_0/U_7/arith/z
add wave -noupdate -expand -group {EX Signale} -group ALU -group Flags /riscv_tb/U_0/U_7/arith/v
add wave -noupdate -expand -group {EX Signale} -group ALU -group Flags /riscv_tb/U_0/U_7/arith/c
add wave -noupdate -expand -group {EX Signale} -group BPU /riscv_tb/U_0/ex_dbpu_addr_sel
add wave -noupdate -expand -group {EX Signale} -group BPU /riscv_tb/U_0/ex_dbpu_mode
add wave -noupdate -expand -group {EX Signale} -group BPU /riscv_tb/U_0/ex_dbta_valid
add wave -noupdate -expand -group {EX Signale} -group BPU /riscv_tb/U_0/ex_jmp_target
add wave -noupdate -expand -group {EX Signale} -radix hexadecimal /riscv_tb/U_0/ex_alu_out
add wave -noupdate -expand -group {EX Signale} /riscv_tb/U_0/ex_mem_mode
add wave -noupdate -expand -group {EX Signale} -group Registers /riscv_tb/U_0/ex_rs1
add wave -noupdate -expand -group {EX Signale} -group Registers /riscv_tb/U_0/ex_rs2
add wave -noupdate -expand -group {EX Signale} -group Registers /riscv_tb/U_0/ex_target_reg
=======
add wave -noupdate -expand -group {EX Signale} -group ALU -group {Calc Variables} /riscv_tb/U_0/U_7/arith/temp_result
add wave -noupdate -expand -group {EX Signale} -group ALU -group Flags /riscv_tb/U_0/U_7/arith/n
add wave -noupdate -expand -group {EX Signale} -group ALU -group Flags /riscv_tb/U_0/U_7/arith/z
add wave -noupdate -expand -group {EX Signale} -expand -group BPU /riscv_tb/U_0/ex_dbpu_addr_sel
add wave -noupdate -expand -group {EX Signale} -expand -group BPU /riscv_tb/U_0/ex_dbpu_mode
add wave -noupdate -expand -group {EX Signale} -expand -group BPU /riscv_tb/U_0/ex_dbta_valid
add wave -noupdate -expand -group {EX Signale} -expand -group BPU /riscv_tb/U_0/ex_jmp_target
add wave -noupdate -expand -group {EX Signale} /riscv_tb/U_0/ex_alu_out
add wave -noupdate -expand -group {EX Signale} /riscv_tb/U_0/ex_mem_mode
add wave -noupdate -expand -group {EX Signale} -expand -group Registers /riscv_tb/U_0/ex_rs1
add wave -noupdate -expand -group {EX Signale} -expand -group Registers /riscv_tb/U_0/ex_rs2
add wave -noupdate -expand -group {EX Signale} -expand -group Registers /riscv_tb/U_0/ex_target_reg
>>>>>>> dev
add wave -noupdate -expand -group {EX Signale} -group Forwarding /riscv_tb/U_0/ex_mux_fw_mem_sel
add wave -noupdate -expand -group {EX Signale} -group Forwarding /riscv_tb/U_0/ex_mux_fw_rs1_sel
add wave -noupdate -expand -group {EX Signale} -group Forwarding /riscv_tb/U_0/ex_mux_fw_rs2_sel
add wave -noupdate -expand -group {EX Signale} -group Forwarding /riscv_tb/U_0/ex_rs2
add wave -noupdate -expand -group {EX Signale} -group Forwarding /riscv_tb/U_0/ex_mux_alu_sel
<<<<<<< HEAD
add wave -noupdate -expand -group {ME Signale} -radix hexadecimal /riscv_tb/U_0/me_me_out
add wave -noupdate -expand -group {ME Signale} -expand -group Memory -radix hexadecimal /riscv_tb/U_0/ex_mem_mode
add wave -noupdate -expand -group {ME Signale} -expand -group Memory -radix hexadecimal /riscv_tb/U_0/me_mem_mode
add wave -noupdate -expand -group {ME Signale} -expand -group Memory -radix hexadecimal /riscv_tb/U_0/U_12/me_store_data_fwd
add wave -noupdate -expand -group {ME Signale} -expand -group Memory -radix hexadecimal /riscv_tb/U_0/ex_alu_out
add wave -noupdate -expand -group {ME Signale} -expand -group Memory -radix hexadecimal /riscv_tb/U_0/U_12/memory_file
add wave -noupdate -expand -group {ME Signale} -group Forwarding /riscv_tb/U_0/ex_mux_fw_mem_sel
add wave -noupdate -expand -group {ME Signale} -expand -group IO /riscv_tb/U_0/U_IO_CONT/hex_disp
add wave -noupdate -expand -group {ME Signale} -expand -group IO /riscv_tb/U_0/U_IO_CONT/io_data_out
add wave -noupdate -expand -group {ME Signale} -expand -group IO /riscv_tb/U_0/U_IO_CONT/addr_reserved
add wave -noupdate -radix hexadecimal /riscv_tb/U_0/U_10/me_target_reg
add wave -noupdate -group {WB Signale} /riscv_tb/U_0/U_10/wb_data
add wave -noupdate -group {WB Signale} /riscv_tb/U_0/U_10/wb_traget_reg
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {233832 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 226
configure wave -valuecolwidth 160
=======
add wave -noupdate -group {ME Signale} /riscv_tb/U_0/me_me_out
add wave -noupdate -group {ME Signale} -group {IO Controller} /riscv_tb/U_0/U_21/io_data_out
add wave -noupdate -group {ME Signale} -group {IO Controller} /riscv_tb/U_0/U_21/addr_reserved
add wave -noupdate -group {ME Signale} -group {IO Controller} /riscv_tb/U_0/U_21/hex_disp0
add wave -noupdate -group {ME Signale} -group {IO Controller} /riscv_tb/U_0/U_21/hex_disp1
add wave -noupdate -group {ME Signale} -group {IO Controller} /riscv_tb/U_0/U_21/hex_disp2
add wave -noupdate -group {ME Signale} -group {IO Controller} /riscv_tb/U_0/U_21/hex_disp3
add wave -noupdate -group {ME Signale} -expand -group Memory /riscv_tb/U_0/ex_mem_mode
add wave -noupdate -group {ME Signale} -expand -group Memory /riscv_tb/U_0/me_mem_mode
add wave -noupdate -group {ME Signale} -expand -group Memory /riscv_tb/U_0/U_12/me_store_data_fwd
add wave -noupdate -group {ME Signale} -expand -group Memory /riscv_tb/U_0/ex_alu_out
add wave -noupdate -group {ME Signale} -expand -group Memory /riscv_tb/U_0/U_12/memory_file
add wave -noupdate -group {ME Signale} -group Forwarding /riscv_tb/U_0/ex_mux_fw_mem_sel
add wave -noupdate -group {ME Signale} /riscv_tb/U_0/U_10/me_target_reg
add wave -noupdate -group {WB Signale} /riscv_tb/U_0/U_10/wb_data
add wave -noupdate -group {WB Signale} /riscv_tb/U_0/U_10/wb_traget_reg
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {1345 ns} 0}
quietly wave cursor active 1
configure wave -namecolwidth 225
configure wave -valuecolwidth 100
>>>>>>> dev
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
<<<<<<< HEAD
WaveRestoreZoom {0 ps} {974301 ps}
=======
WaveRestoreZoom {806 ns} {1537 ns}
>>>>>>> dev
