
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16920 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 314.789 ; gain = 107.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-638] synthesizing module 'threshold_ff' [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/threshold_ff.sv:22]
INFO: [Synth 8-256] done synthesizing module 'threshold_ff' (1#1) [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/threshold_ff.sv:22]
INFO: [Synth 8-638] synthesizing module 'tolerance_ff' [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/tolerance_ff.sv:22]
INFO: [Synth 8-256] done synthesizing module 'tolerance_ff' (2#1) [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/tolerance_ff.sv:22]
INFO: [Synth 8-638] synthesizing module 'comparator' [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/comparator.sv:23]
INFO: [Synth 8-256] done synthesizing module 'comparator' (3#1) [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/comparator.sv:23]
INFO: [Synth 8-638] synthesizing module 'xadc' [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/xadc.sv:23]
WARNING: [Synth 8-3848] Net voltage_out in module/entity xadc does not have driver. [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/xadc.sv:27]
INFO: [Synth 8-256] done synthesizing module 'xadc' (4#1) [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/xadc.sv:23]
WARNING: [Synth 8-3848] Net running in module/entity top does not have driver. [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:26]
WARNING: [Synth 8-3848] Net power_on in module/entity top does not have driver. [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:27]
WARNING: [Synth 8-3848] Net ready in module/entity top does not have driver. [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:28]
WARNING: [Synth 8-3848] Net threshold_data_in in module/entity top does not have driver. [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:32]
WARNING: [Synth 8-3848] Net enable_threshold in module/entity top does not have driver. [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:33]
WARNING: [Synth 8-3848] Net tolerance_data_in in module/entity top does not have driver. [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:35]
WARNING: [Synth 8-3848] Net enable_tolerance in module/entity top does not have driver. [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:36]
WARNING: [Synth 8-3848] Net temperature_out in module/entity top does not have driver. [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:39]
WARNING: [Synth 8-3848] Net vn_in in module/entity top does not have driver. [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:40]
WARNING: [Synth 8-3848] Net vp_in in module/entity top does not have driver. [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:41]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [D:/Xilinx2016/Projetos_UERGS/Temp_ctrl_pid/project_pid.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[15]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[14]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[13]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[12]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[11]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[10]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[9]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[8]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[7]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[6]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[5]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[4]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[3]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[2]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[1]
WARNING: [Synth 8-3331] design xadc has unconnected port voltage_out[0]
WARNING: [Synth 8-3331] design xadc has unconnected port clk
WARNING: [Synth 8-3331] design xadc has unconnected port vn_in
WARNING: [Synth 8-3331] design xadc has unconnected port vp_in
WARNING: [Synth 8-3331] design top has unconnected port running
WARNING: [Synth 8-3331] design top has unconnected port power_on
WARNING: [Synth 8-3331] design top has unconnected port ready
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 352.066 ; gain = 145.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 352.066 ; gain = 145.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 352.066 ; gain = 145.023
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 359.230 ; gain = 152.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module threshold_ff 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module tolerance_ff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module comparator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 454.961 ; gain = 247.918
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design top has an empty top module
WARNING: [Synth 8-3331] design top has unconnected port running
WARNING: [Synth 8-3331] design top has unconnected port power_on
WARNING: [Synth 8-3331] design top has unconnected port ready
WARNING: [Synth 8-3331] design top has unconnected port rst
WARNING: [Synth 8-3331] design top has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 461.273 ; gain = 254.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 461.273 ; gain = 254.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 461.273 ; gain = 254.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     3|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     3|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 461.273 ; gain = 254.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 461.273 ; gain = 224.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 461.273 ; gain = 254.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 548.246 ; gain = 323.242
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 548.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 23:28:56 2022...
