
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (4 2)  (88 531)  (88 531)  routing T_2_33.span4_horz_r_10 <X> T_2_33.lc_trk_g0_2
 (5 3)  (89 530)  (89 530)  routing T_2_33.span4_horz_r_10 <X> T_2_33.lc_trk_g0_2
 (7 3)  (91 530)  (91 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (12 5)  (106 533)  (106 533)  routing T_2_33.lc_trk_g0_2 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (4 0)  (142 528)  (142 528)  routing T_3_33.span4_horz_r_8 <X> T_3_33.lc_trk_g0_0
 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (5 1)  (143 529)  (143 529)  routing T_3_33.span4_horz_r_8 <X> T_3_33.lc_trk_g0_0
 (7 1)  (145 529)  (145 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (142 540)  (142 540)  routing T_3_33.span4_vert_44 <X> T_3_33.lc_trk_g1_4
 (4 13)  (142 541)  (142 541)  routing T_3_33.span4_vert_44 <X> T_3_33.lc_trk_g1_4
 (5 13)  (143 541)  (143 541)  routing T_3_33.span4_vert_44 <X> T_3_33.lc_trk_g1_4
 (6 13)  (144 541)  (144 541)  routing T_3_33.span4_vert_44 <X> T_3_33.lc_trk_g1_4
 (7 13)  (145 541)  (145 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_44 lc_trk_g1_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (11 6)  (213 535)  (213 535)  routing T_4_33.span4_horz_r_2 <X> T_4_33.span4_horz_l_14


IO_Tile_5_33

 (11 0)  (267 528)  (267 528)  routing T_5_33.span4_horz_r_0 <X> T_5_33.span4_horz_l_12
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (4 6)  (250 535)  (250 535)  routing T_5_33.span4_vert_6 <X> T_5_33.lc_trk_g0_6
 (6 7)  (252 534)  (252 534)  routing T_5_33.span4_vert_6 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_6 lc_trk_g0_6


IO_Tile_8_33

 (11 6)  (429 535)  (429 535)  routing T_8_33.span4_vert_13 <X> T_8_33.span4_horz_l_14
 (12 6)  (430 535)  (430 535)  routing T_8_33.span4_vert_13 <X> T_8_33.span4_horz_l_14


IO_Tile_9_33

 (11 0)  (471 528)  (471 528)  routing T_9_33.span4_vert_1 <X> T_9_33.span4_horz_l_12
 (12 0)  (472 528)  (472 528)  routing T_9_33.span4_vert_1 <X> T_9_33.span4_horz_l_12


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (16 9)  (658 537)  (658 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (0 11)  (677 538)  (677 538)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (16 8)  (712 536)  (712 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (712 537)  (712 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (4 4)  (832 532)  (832 532)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g0_4
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (4 5)  (832 533)  (832 533)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g0_4
 (5 5)  (833 533)  (833 533)  routing T_16_33.span12_vert_4 <X> T_16_33.lc_trk_g0_4
 (7 5)  (835 533)  (835 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_4 lc_trk_g0_4
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_gbuf/in
 (4 8)  (832 536)  (832 536)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (4 9)  (832 537)  (832 537)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (5 9)  (833 537)  (833 537)  routing T_16_33.span12_vert_0 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (10 10)  (848 539)  (848 539)  routing T_16_33.lc_trk_g0_4 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (850 539)  (850 539)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (11 11)  (849 538)  (849 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (4 14)  (832 543)  (832 543)  routing T_16_33.span4_vert_38 <X> T_16_33.lc_trk_g1_6
 (17 14)  (821 543)  (821 543)  IOB_1 IO Functioning bit
 (5 15)  (833 542)  (833 542)  routing T_16_33.span4_vert_38 <X> T_16_33.lc_trk_g1_6
 (6 15)  (834 542)  (834 542)  routing T_16_33.span4_vert_38 <X> T_16_33.lc_trk_g1_6
 (7 15)  (835 542)  (835 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_38 lc_trk_g1_6


IO_Tile_17_33

 (5 0)  (891 528)  (891 528)  routing T_17_33.span4_vert_17 <X> T_17_33.lc_trk_g0_1
 (6 0)  (892 528)  (892 528)  routing T_17_33.span4_vert_17 <X> T_17_33.lc_trk_g0_1
 (7 0)  (893 528)  (893 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 1)  (879 529)  (879 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (4 4)  (890 532)  (890 532)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g0_4
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g0_4 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (5 5)  (891 533)  (891 533)  routing T_17_33.span4_horz_r_12 <X> T_17_33.lc_trk_g0_4
 (7 5)  (893 533)  (893 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (11 5)  (907 533)  (907 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (879 533)  (879 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0



IO_Tile_18_33

 (12 0)  (962 528)  (962 528)  routing T_18_33.span4_vert_25 <X> T_18_33.span4_horz_l_12


IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (13 3)  (1071 530)  (1071 530)  routing T_20_33.span4_vert_31 <X> T_20_33.span4_horz_r_1
 (4 4)  (1052 532)  (1052 532)  routing T_20_33.span12_vert_4 <X> T_20_33.lc_trk_g0_4
 (4 5)  (1052 533)  (1052 533)  routing T_20_33.span12_vert_4 <X> T_20_33.lc_trk_g0_4
 (5 5)  (1053 533)  (1053 533)  routing T_20_33.span12_vert_4 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_4 lc_trk_g0_4
 (10 10)  (1068 539)  (1068 539)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (11 11)  (1069 538)  (1069 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g1_4
 (6 13)  (1054 541)  (1054 541)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (17 14)  (1041 543)  (1041 543)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (4 8)  (1160 536)  (1160 536)  routing T_22_33.span4_vert_8 <X> T_22_33.lc_trk_g1_0
 (5 8)  (1161 536)  (1161 536)  routing T_22_33.span4_horz_r_9 <X> T_22_33.lc_trk_g1_1
 (7 8)  (1163 536)  (1163 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1164 536)  (1164 536)  routing T_22_33.span4_horz_r_9 <X> T_22_33.lc_trk_g1_1
 (4 9)  (1160 537)  (1160 537)  routing T_22_33.span4_vert_8 <X> T_22_33.lc_trk_g1_0
 (6 9)  (1162 537)  (1162 537)  routing T_22_33.span4_vert_8 <X> T_22_33.lc_trk_g1_0
 (7 9)  (1163 537)  (1163 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (16 9)  (1148 537)  (1148 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (11 10)  (1177 539)  (1177 539)  routing T_22_33.lc_trk_g1_1 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1178 539)  (1178 539)  routing T_22_33.lc_trk_g1_0 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (11 11)  (1177 538)  (1177 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (17 14)  (1149 543)  (1149 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (14 3)  (1288 530)  (1288 530)  routing T_24_33.span4_horz_l_13 <X> T_24_33.span4_horz_r_1


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (5 4)  (1323 532)  (1323 532)  routing T_25_33.span4_horz_r_5 <X> T_25_33.lc_trk_g0_5
 (7 4)  (1325 532)  (1325 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (10 4)  (1338 532)  (1338 532)  routing T_25_33.lc_trk_g0_5 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_1 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (8 5)  (1326 533)  (1326 533)  routing T_25_33.span4_horz_r_5 <X> T_25_33.lc_trk_g0_5
 (11 5)  (1339 533)  (1339 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 8)  (1323 536)  (1323 536)  routing T_25_33.span4_horz_r_1 <X> T_25_33.lc_trk_g1_1
 (7 8)  (1325 536)  (1325 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_1 lc_trk_g1_1
 (8 9)  (1326 537)  (1326 537)  routing T_25_33.span4_horz_r_1 <X> T_25_33.lc_trk_g1_1


IO_Tile_26_33

 (5 0)  (1365 528)  (1365 528)  routing T_26_33.span4_horz_r_9 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1368 528)  (1368 528)  routing T_26_33.span4_horz_r_9 <X> T_26_33.lc_trk_g0_1
 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1383 532)  (1383 532)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1353 532)  (1353 532)  IOB_0 IO Functioning bit
 (11 5)  (1381 533)  (1381 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (5 12)  (1365 540)  (1365 540)  routing T_26_33.span12_vert_5 <X> T_26_33.lc_trk_g1_5
 (7 12)  (1367 540)  (1367 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (1368 540)  (1368 540)  routing T_26_33.span12_vert_5 <X> T_26_33.lc_trk_g1_5
 (8 13)  (1368 541)  (1368 541)  routing T_26_33.span12_vert_5 <X> T_26_33.lc_trk_g1_5


IO_Tile_27_33

 (17 1)  (1407 529)  (1407 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_28_33

 (14 3)  (1492 530)  (1492 530)  routing T_28_33.span4_horz_l_13 <X> T_28_33.span4_horz_r_1


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (11 2)  (1543 531)  (1543 531)  routing T_29_33.span4_horz_r_1 <X> T_29_33.span4_horz_l_13
 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (16 8)  (1514 536)  (1514 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 6)  (1581 535)  (1581 535)  routing T_30_33.span4_vert_47 <X> T_30_33.lc_trk_g0_7
 (6 6)  (1582 535)  (1582 535)  routing T_30_33.span4_vert_47 <X> T_30_33.lc_trk_g0_7
 (7 6)  (1583 535)  (1583 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
 (8 6)  (1584 535)  (1584 535)  routing T_30_33.span4_vert_47 <X> T_30_33.lc_trk_g0_7
 (8 7)  (1584 534)  (1584 534)  routing T_30_33.span4_vert_47 <X> T_30_33.lc_trk_g0_7
 (5 8)  (1581 536)  (1581 536)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g1_1
 (7 8)  (1583 536)  (1583 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1584 536)  (1584 536)  routing T_30_33.span4_horz_r_9 <X> T_30_33.lc_trk_g1_1
 (11 10)  (1597 539)  (1597 539)  routing T_30_33.lc_trk_g1_1 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


LogicTile_3_32

 (4 14)  (130 526)  (130 526)  routing T_3_32.sp4_h_r_9 <X> T_3_32.sp4_v_t_44
 (5 15)  (131 527)  (131 527)  routing T_3_32.sp4_h_r_9 <X> T_3_32.sp4_v_t_44


LogicTile_4_32

 (2 8)  (182 520)  (182 520)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_32

 (3 3)  (399 515)  (399 515)  routing T_8_32.sp12_v_b_0 <X> T_8_32.sp12_h_l_23


LogicTile_13_32

 (6 0)  (660 512)  (660 512)  routing T_13_32.sp4_v_t_44 <X> T_13_32.sp4_v_b_0
 (5 1)  (659 513)  (659 513)  routing T_13_32.sp4_v_t_44 <X> T_13_32.sp4_v_b_0


LogicTile_14_32

 (3 12)  (711 524)  (711 524)  routing T_14_32.sp12_v_b_1 <X> T_14_32.sp12_h_r_1
 (3 13)  (711 525)  (711 525)  routing T_14_32.sp12_v_b_1 <X> T_14_32.sp12_h_r_1


LogicTile_15_32

 (3 12)  (765 524)  (765 524)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_r_1
 (3 13)  (765 525)  (765 525)  routing T_15_32.sp12_v_b_1 <X> T_15_32.sp12_h_r_1


LogicTile_16_32

 (4 6)  (820 518)  (820 518)  routing T_16_32.sp4_h_r_3 <X> T_16_32.sp4_v_t_38
 (5 7)  (821 519)  (821 519)  routing T_16_32.sp4_h_r_3 <X> T_16_32.sp4_v_t_38


LogicTile_18_32

 (3 12)  (931 524)  (931 524)  routing T_18_32.sp12_v_b_1 <X> T_18_32.sp12_h_r_1
 (3 13)  (931 525)  (931 525)  routing T_18_32.sp12_v_b_1 <X> T_18_32.sp12_h_r_1


LogicTile_20_32

 (6 7)  (1042 519)  (1042 519)  routing T_20_32.sp4_h_r_3 <X> T_20_32.sp4_h_l_38


LogicTile_21_32

 (19 15)  (1109 527)  (1109 527)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_32

 (5 12)  (1149 524)  (1149 524)  routing T_22_32.sp4_v_b_3 <X> T_22_32.sp4_h_r_9
 (4 13)  (1148 525)  (1148 525)  routing T_22_32.sp4_v_b_3 <X> T_22_32.sp4_h_r_9
 (6 13)  (1150 525)  (1150 525)  routing T_22_32.sp4_v_b_3 <X> T_22_32.sp4_h_r_9


RAM_Tile_25_32

 (3 0)  (1309 512)  (1309 512)  routing T_25_32.sp12_h_r_0 <X> T_25_32.sp12_v_b_0
 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 512)  (1332 512)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_0
 (3 1)  (1309 513)  (1309 513)  routing T_25_32.sp12_h_r_0 <X> T_25_32.sp12_v_b_0
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (1332 513)  (1332 513)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (1 2)  (1307 514)  (1307 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (1332 514)  (1332 514)  routing T_25_32.lc_trk_g1_6 <X> T_25_32.input0_1
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 515)  (1328 515)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1329 515)  (1329 515)  routing T_25_32.sp12_h_l_21 <X> T_25_32.lc_trk_g0_6
 (25 3)  (1331 515)  (1331 515)  routing T_25_32.sp12_h_l_21 <X> T_25_32.lc_trk_g0_6
 (26 3)  (1332 515)  (1332 515)  routing T_25_32.lc_trk_g1_6 <X> T_25_32.input0_1
 (27 3)  (1333 515)  (1333 515)  routing T_25_32.lc_trk_g1_6 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (0 4)  (1306 516)  (1306 516)  routing T_25_32.lc_trk_g2_2 <X> T_25_32.wire_bram/ram/WCLKE
 (1 4)  (1307 516)  (1307 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (14 4)  (1320 516)  (1320 516)  routing T_25_32.sp4_v_b_0 <X> T_25_32.lc_trk_g1_0
 (22 4)  (1328 516)  (1328 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1332 516)  (1332 516)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_2
 (1 5)  (1307 517)  (1307 517)  routing T_25_32.lc_trk_g2_2 <X> T_25_32.wire_bram/ram/WCLKE
 (16 5)  (1322 517)  (1322 517)  routing T_25_32.sp4_v_b_0 <X> T_25_32.lc_trk_g1_0
 (17 5)  (1323 517)  (1323 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (1332 517)  (1332 517)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_2
 (27 5)  (1333 517)  (1333 517)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_2
 (28 5)  (1334 517)  (1334 517)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (14 6)  (1320 518)  (1320 518)  routing T_25_32.sp4_v_b_4 <X> T_25_32.lc_trk_g1_4
 (16 6)  (1322 518)  (1322 518)  routing T_25_32.sp12_h_l_18 <X> T_25_32.lc_trk_g1_5
 (17 6)  (1323 518)  (1323 518)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (16 7)  (1322 519)  (1322 519)  routing T_25_32.sp4_v_b_4 <X> T_25_32.lc_trk_g1_4
 (17 7)  (1323 519)  (1323 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (1324 519)  (1324 519)  routing T_25_32.sp12_h_l_18 <X> T_25_32.lc_trk_g1_5
 (22 7)  (1328 519)  (1328 519)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_13 lc_trk_g1_6
 (23 7)  (1329 519)  (1329 519)  routing T_25_32.sp12_h_l_13 <X> T_25_32.lc_trk_g1_6
 (27 7)  (1333 519)  (1333 519)  routing T_25_32.lc_trk_g1_0 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (21 8)  (1327 520)  (1327 520)  routing T_25_32.sp12_v_t_0 <X> T_25_32.lc_trk_g2_3
 (22 8)  (1328 520)  (1328 520)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1330 520)  (1330 520)  routing T_25_32.sp12_v_t_0 <X> T_25_32.lc_trk_g2_3
 (27 8)  (1333 520)  (1333 520)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 520)  (1336 520)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.wire_bram/ram/WDATA_3
 (37 8)  (1343 520)  (1343 520)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (21 9)  (1327 521)  (1327 521)  routing T_25_32.sp12_v_t_0 <X> T_25_32.lc_trk_g2_3
 (22 9)  (1328 521)  (1328 521)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1331 521)  (1331 521)  routing T_25_32.sp4_r_v_b_34 <X> T_25_32.lc_trk_g2_2
 (26 9)  (1332 521)  (1332 521)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input0_4
 (27 9)  (1333 521)  (1333 521)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (14 10)  (1320 522)  (1320 522)  routing T_25_32.sp4_h_r_36 <X> T_25_32.lc_trk_g2_4
 (21 10)  (1327 522)  (1327 522)  routing T_25_32.sp12_v_b_7 <X> T_25_32.lc_trk_g2_7
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1330 522)  (1330 522)  routing T_25_32.sp12_v_b_7 <X> T_25_32.lc_trk_g2_7
 (25 10)  (1331 522)  (1331 522)  routing T_25_32.sp4_v_b_30 <X> T_25_32.lc_trk_g2_6
 (26 10)  (1332 522)  (1332 522)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_5
 (35 10)  (1341 522)  (1341 522)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_5
 (15 11)  (1321 523)  (1321 523)  routing T_25_32.sp4_h_r_36 <X> T_25_32.lc_trk_g2_4
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp4_h_r_36 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1327 523)  (1327 523)  routing T_25_32.sp12_v_b_7 <X> T_25_32.lc_trk_g2_7
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1329 523)  (1329 523)  routing T_25_32.sp4_v_b_30 <X> T_25_32.lc_trk_g2_6
 (27 11)  (1333 523)  (1333 523)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_5
 (28 11)  (1334 523)  (1334 523)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_6 input2_5
 (33 11)  (1339 523)  (1339 523)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_5
 (34 11)  (1340 523)  (1340 523)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_5
 (35 11)  (1341 523)  (1341 523)  routing T_25_32.lc_trk_g3_6 <X> T_25_32.input2_5
 (26 12)  (1332 524)  (1332 524)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (35 12)  (1341 524)  (1341 524)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input2_6
 (26 13)  (1332 525)  (1332 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (28 13)  (1334 525)  (1334 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (14 14)  (1320 526)  (1320 526)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g3_4
 (22 14)  (1328 526)  (1328 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1329 526)  (1329 526)  routing T_25_32.sp4_v_b_47 <X> T_25_32.lc_trk_g3_7
 (24 14)  (1330 526)  (1330 526)  routing T_25_32.sp4_v_b_47 <X> T_25_32.lc_trk_g3_7
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_7
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (14 15)  (1320 527)  (1320 527)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g3_4
 (15 15)  (1321 527)  (1321 527)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g3_4
 (16 15)  (1322 527)  (1322 527)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g3_4
 (17 15)  (1323 527)  (1323 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (1328 527)  (1328 527)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1332 527)  (1332 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_7
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 527)  (1339 527)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input2_7


LogicTile_26_32

 (9 2)  (1357 514)  (1357 514)  routing T_26_32.sp4_v_b_1 <X> T_26_32.sp4_h_l_36


LogicTile_30_32

 (8 15)  (1572 527)  (1572 527)  routing T_30_32.sp4_v_b_7 <X> T_30_32.sp4_v_t_47
 (10 15)  (1574 527)  (1574 527)  routing T_30_32.sp4_v_b_7 <X> T_30_32.sp4_v_t_47


LogicTile_31_32

 (3 3)  (1621 515)  (1621 515)  routing T_31_32.sp12_v_b_0 <X> T_31_32.sp12_h_l_23


IO_Tile_33_32

 (11 2)  (1737 514)  (1737 514)  routing T_33_32.span4_vert_b_1 <X> T_33_32.span4_vert_t_13


LogicTile_2_31

 (3 0)  (75 496)  (75 496)  routing T_2_31.sp12_h_r_0 <X> T_2_31.sp12_v_b_0
 (3 1)  (75 497)  (75 497)  routing T_2_31.sp12_h_r_0 <X> T_2_31.sp12_v_b_0


LogicTile_9_31

 (3 12)  (441 508)  (441 508)  routing T_9_31.sp12_v_b_1 <X> T_9_31.sp12_h_r_1
 (3 13)  (441 509)  (441 509)  routing T_9_31.sp12_v_b_1 <X> T_9_31.sp12_h_r_1


LogicTile_14_31

 (3 2)  (711 498)  (711 498)  routing T_14_31.sp12_v_t_23 <X> T_14_31.sp12_h_l_23
 (3 4)  (711 500)  (711 500)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_r_0
 (3 5)  (711 501)  (711 501)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_r_0


LogicTile_16_31

 (3 4)  (819 500)  (819 500)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0
 (3 5)  (819 501)  (819 501)  routing T_16_31.sp12_v_b_0 <X> T_16_31.sp12_h_r_0


LogicTile_18_31

 (8 3)  (936 499)  (936 499)  routing T_18_31.sp4_h_r_1 <X> T_18_31.sp4_v_t_36
 (9 3)  (937 499)  (937 499)  routing T_18_31.sp4_h_r_1 <X> T_18_31.sp4_v_t_36
 (3 4)  (931 500)  (931 500)  routing T_18_31.sp12_v_b_0 <X> T_18_31.sp12_h_r_0
 (3 5)  (931 501)  (931 501)  routing T_18_31.sp12_v_b_0 <X> T_18_31.sp12_h_r_0


LogicTile_19_31

 (3 12)  (985 508)  (985 508)  routing T_19_31.sp12_v_b_1 <X> T_19_31.sp12_h_r_1
 (3 13)  (985 509)  (985 509)  routing T_19_31.sp12_v_b_1 <X> T_19_31.sp12_h_r_1
 (19 13)  (1001 509)  (1001 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_20_31

 (8 11)  (1044 507)  (1044 507)  routing T_20_31.sp4_v_b_4 <X> T_20_31.sp4_v_t_42
 (10 11)  (1046 507)  (1046 507)  routing T_20_31.sp4_v_b_4 <X> T_20_31.sp4_v_t_42
 (5 12)  (1041 508)  (1041 508)  routing T_20_31.sp4_v_b_3 <X> T_20_31.sp4_h_r_9
 (4 13)  (1040 509)  (1040 509)  routing T_20_31.sp4_v_b_3 <X> T_20_31.sp4_h_r_9
 (6 13)  (1042 509)  (1042 509)  routing T_20_31.sp4_v_b_3 <X> T_20_31.sp4_h_r_9


LogicTile_21_31

 (3 13)  (1093 509)  (1093 509)  routing T_21_31.sp12_h_l_22 <X> T_21_31.sp12_h_r_1


LogicTile_22_31

 (2 0)  (1146 496)  (1146 496)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 3)  (1163 499)  (1163 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (3 4)  (1147 500)  (1147 500)  routing T_22_31.sp12_v_b_0 <X> T_22_31.sp12_h_r_0
 (3 5)  (1147 501)  (1147 501)  routing T_22_31.sp12_v_b_0 <X> T_22_31.sp12_h_r_0
 (3 12)  (1147 508)  (1147 508)  routing T_22_31.sp12_v_b_1 <X> T_22_31.sp12_h_r_1
 (3 13)  (1147 509)  (1147 509)  routing T_22_31.sp12_v_b_1 <X> T_22_31.sp12_h_r_1


LogicTile_24_31

 (14 1)  (1266 497)  (1266 497)  routing T_24_31.sp12_h_r_16 <X> T_24_31.lc_trk_g0_0
 (16 1)  (1268 497)  (1268 497)  routing T_24_31.sp12_h_r_16 <X> T_24_31.lc_trk_g0_0
 (17 1)  (1269 497)  (1269 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (14 3)  (1266 499)  (1266 499)  routing T_24_31.sp12_h_r_20 <X> T_24_31.lc_trk_g0_4
 (16 3)  (1268 499)  (1268 499)  routing T_24_31.sp12_h_r_20 <X> T_24_31.lc_trk_g0_4
 (17 3)  (1269 499)  (1269 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (11 5)  (1263 501)  (1263 501)  routing T_24_31.sp4_h_l_44 <X> T_24_31.sp4_h_r_5
 (13 5)  (1265 501)  (1265 501)  routing T_24_31.sp4_h_l_44 <X> T_24_31.sp4_h_r_5
 (16 10)  (1268 506)  (1268 506)  routing T_24_31.sp12_v_t_10 <X> T_24_31.lc_trk_g2_5
 (17 10)  (1269 506)  (1269 506)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 14)  (1278 510)  (1278 510)  routing T_24_31.lc_trk_g2_5 <X> T_24_31.wire_logic_cluster/lc_7/in_0
 (29 14)  (1281 510)  (1281 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 510)  (1283 510)  routing T_24_31.lc_trk_g0_4 <X> T_24_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 510)  (1284 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 510)  (1288 510)  LC_7 Logic Functioning bit
 (38 14)  (1290 510)  (1290 510)  LC_7 Logic Functioning bit
 (28 15)  (1280 511)  (1280 511)  routing T_24_31.lc_trk_g2_5 <X> T_24_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 511)  (1281 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (40 15)  (1292 511)  (1292 511)  LC_7 Logic Functioning bit
 (42 15)  (1294 511)  (1294 511)  LC_7 Logic Functioning bit
 (46 15)  (1298 511)  (1298 511)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_31

 (14 0)  (1320 496)  (1320 496)  routing T_25_31.sp4_h_r_16 <X> T_25_31.lc_trk_g0_0
 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp4_v_b_1 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 496)  (1324 496)  routing T_25_31.sp4_v_b_1 <X> T_25_31.lc_trk_g0_1
 (26 0)  (1332 496)  (1332 496)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (1320 497)  (1320 497)  routing T_25_31.sp4_h_r_16 <X> T_25_31.lc_trk_g0_0
 (15 1)  (1321 497)  (1321 497)  routing T_25_31.sp4_h_r_16 <X> T_25_31.lc_trk_g0_0
 (16 1)  (1322 497)  (1322 497)  routing T_25_31.sp4_h_r_16 <X> T_25_31.lc_trk_g0_0
 (17 1)  (1323 497)  (1323 497)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (1 2)  (1307 498)  (1307 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (1327 498)  (1327 498)  routing T_25_31.sp12_h_r_7 <X> T_25_31.lc_trk_g0_7
 (22 2)  (1328 498)  (1328 498)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_7 lc_trk_g0_7
 (24 2)  (1330 498)  (1330 498)  routing T_25_31.sp12_h_r_7 <X> T_25_31.lc_trk_g0_7
 (25 2)  (1331 498)  (1331 498)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g0_6
 (26 2)  (1332 498)  (1332 498)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_1
 (21 3)  (1327 499)  (1327 499)  routing T_25_31.sp12_h_r_7 <X> T_25_31.lc_trk_g0_7
 (22 3)  (1328 499)  (1328 499)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1330 499)  (1330 499)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g0_6
 (25 3)  (1331 499)  (1331 499)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g0_6
 (26 3)  (1332 499)  (1332 499)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_1
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_1
 (28 3)  (1334 499)  (1334 499)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (16 4)  (1322 500)  (1322 500)  routing T_25_31.sp12_h_r_9 <X> T_25_31.lc_trk_g1_1
 (17 4)  (1323 500)  (1323 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_0 input0_2
 (16 6)  (1322 502)  (1322 502)  routing T_25_31.sp12_h_l_10 <X> T_25_31.lc_trk_g1_5
 (17 6)  (1323 502)  (1323 502)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_10 lc_trk_g1_5
 (26 6)  (1332 502)  (1332 502)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_3
 (27 7)  (1333 503)  (1333 503)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_3
 (28 7)  (1334 503)  (1334 503)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (22 8)  (1328 504)  (1328 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_14 lc_trk_g2_3
 (23 8)  (1329 504)  (1329 504)  routing T_25_31.sp4_h_l_14 <X> T_25_31.lc_trk_g2_3
 (24 8)  (1330 504)  (1330 504)  routing T_25_31.sp4_h_l_14 <X> T_25_31.lc_trk_g2_3
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (21 9)  (1327 505)  (1327 505)  routing T_25_31.sp4_h_l_14 <X> T_25_31.lc_trk_g2_3
 (27 9)  (1333 505)  (1333 505)  routing T_25_31.lc_trk_g1_1 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (39 9)  (1345 505)  (1345 505)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (22 10)  (1328 506)  (1328 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1332 506)  (1332 506)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_5
 (35 10)  (1341 506)  (1341 506)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input2_5
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1327 507)  (1327 507)  routing T_25_31.sp4_r_v_b_39 <X> T_25_31.lc_trk_g2_7
 (26 11)  (1332 507)  (1332 507)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_5
 (28 11)  (1334 507)  (1334 507)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_7 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (1341 507)  (1341 507)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input2_5
 (16 12)  (1322 508)  (1322 508)  routing T_25_31.sp4_v_b_25 <X> T_25_31.lc_trk_g3_1
 (17 12)  (1323 508)  (1323 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_25 lc_trk_g3_1
 (18 12)  (1324 508)  (1324 508)  routing T_25_31.sp4_v_b_25 <X> T_25_31.lc_trk_g3_1
 (35 12)  (1341 508)  (1341 508)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input2_6
 (22 13)  (1328 509)  (1328 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (1333 509)  (1333 509)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.input0_6
 (28 13)  (1334 509)  (1334 509)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_1 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (1340 509)  (1340 509)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.input2_6
 (0 14)  (1306 510)  (1306 510)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (1320 510)  (1320 510)  routing T_25_31.sp4_v_t_25 <X> T_25_31.lc_trk_g3_4
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.wire_bram/ram/RE
 (10 15)  (1316 511)  (1316 511)  routing T_25_31.sp4_h_l_40 <X> T_25_31.sp4_v_t_47
 (14 15)  (1320 511)  (1320 511)  routing T_25_31.sp4_v_t_25 <X> T_25_31.lc_trk_g3_4
 (16 15)  (1322 511)  (1322 511)  routing T_25_31.sp4_v_t_25 <X> T_25_31.lc_trk_g3_4
 (17 15)  (1323 511)  (1323 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_25 lc_trk_g3_4
 (22 15)  (1328 511)  (1328 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1331 511)  (1331 511)  routing T_25_31.sp4_r_v_b_46 <X> T_25_31.lc_trk_g3_6
 (26 15)  (1332 511)  (1332 511)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_7
 (27 15)  (1333 511)  (1333 511)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_7
 (28 15)  (1334 511)  (1334 511)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_3 input2_7
 (33 15)  (1339 511)  (1339 511)  routing T_25_31.lc_trk_g2_3 <X> T_25_31.input2_7
 (35 15)  (1341 511)  (1341 511)  routing T_25_31.lc_trk_g2_3 <X> T_25_31.input2_7


LogicTile_26_31

 (19 3)  (1367 499)  (1367 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_29_31

 (3 0)  (1513 496)  (1513 496)  routing T_29_31.sp12_v_t_23 <X> T_29_31.sp12_v_b_0


LogicTile_31_31

 (3 3)  (1621 499)  (1621 499)  routing T_31_31.sp12_v_b_0 <X> T_31_31.sp12_h_l_23


IO_Tile_0_30

 (17 0)  (0 480)  (0 480)  IOB_0 IO Functioning bit
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g1_5 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (5 5)  (12 485)  (12 485)  routing T_0_30.span4_horz_20 <X> T_0_30.lc_trk_g0_4
 (6 5)  (11 485)  (11 485)  routing T_0_30.span4_horz_20 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (5 12)  (12 492)  (12 492)  routing T_0_30.span4_horz_21 <X> T_0_30.lc_trk_g1_5
 (6 12)  (11 492)  (11 492)  routing T_0_30.span4_horz_21 <X> T_0_30.lc_trk_g1_5
 (7 12)  (10 492)  (10 492)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_21 lc_trk_g1_5
 (13 14)  (4 494)  (4 494)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_1/outclk
 (12 15)  (5 495)  (5 495)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_1/outclk
 (15 15)  (2 495)  (2 495)  Enable bit of Mux _clock_links/clk_mux => lc_trk_g0_4 wire_io_cluster/io_1/outclk


LogicTile_3_30

 (13 11)  (139 491)  (139 491)  routing T_3_30.sp4_v_b_3 <X> T_3_30.sp4_h_l_45
 (5 14)  (131 494)  (131 494)  routing T_3_30.sp4_v_b_9 <X> T_3_30.sp4_h_l_44


RAM_Tile_8_30

 (4 2)  (400 482)  (400 482)  routing T_8_30.sp4_v_b_0 <X> T_8_30.sp4_v_t_37


LogicTile_9_30

 (3 4)  (441 484)  (441 484)  routing T_9_30.sp12_v_b_0 <X> T_9_30.sp12_h_r_0
 (3 5)  (441 485)  (441 485)  routing T_9_30.sp12_v_b_0 <X> T_9_30.sp12_h_r_0


LogicTile_17_30

 (5 4)  (879 484)  (879 484)  routing T_17_30.sp4_v_b_9 <X> T_17_30.sp4_h_r_3
 (4 5)  (878 485)  (878 485)  routing T_17_30.sp4_v_b_9 <X> T_17_30.sp4_h_r_3
 (6 5)  (880 485)  (880 485)  routing T_17_30.sp4_v_b_9 <X> T_17_30.sp4_h_r_3
 (9 7)  (883 487)  (883 487)  routing T_17_30.sp4_v_b_4 <X> T_17_30.sp4_v_t_41


LogicTile_19_30

 (2 12)  (984 492)  (984 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_20_30

 (19 3)  (1055 483)  (1055 483)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (19 4)  (1055 484)  (1055 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (4 14)  (1040 494)  (1040 494)  routing T_20_30.sp4_v_b_9 <X> T_20_30.sp4_v_t_44


LogicTile_21_30

 (5 8)  (1095 488)  (1095 488)  routing T_21_30.sp4_h_l_38 <X> T_21_30.sp4_h_r_6
 (12 8)  (1102 488)  (1102 488)  routing T_21_30.sp4_v_b_2 <X> T_21_30.sp4_h_r_8
 (4 9)  (1094 489)  (1094 489)  routing T_21_30.sp4_h_l_38 <X> T_21_30.sp4_h_r_6
 (11 9)  (1101 489)  (1101 489)  routing T_21_30.sp4_v_b_2 <X> T_21_30.sp4_h_r_8
 (13 9)  (1103 489)  (1103 489)  routing T_21_30.sp4_v_b_2 <X> T_21_30.sp4_h_r_8


LogicTile_22_30

 (12 0)  (1156 480)  (1156 480)  routing T_22_30.sp4_h_l_46 <X> T_22_30.sp4_h_r_2
 (13 1)  (1157 481)  (1157 481)  routing T_22_30.sp4_h_l_46 <X> T_22_30.sp4_h_r_2
 (12 12)  (1156 492)  (1156 492)  routing T_22_30.sp4_v_b_11 <X> T_22_30.sp4_h_r_11
 (11 13)  (1155 493)  (1155 493)  routing T_22_30.sp4_v_b_11 <X> T_22_30.sp4_h_r_11


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (1 2)  (1307 482)  (1307 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (10 3)  (1316 483)  (1316 483)  routing T_25_30.sp4_h_l_45 <X> T_25_30.sp4_v_t_36
 (14 3)  (1320 483)  (1320 483)  routing T_25_30.sp4_r_v_b_28 <X> T_25_30.lc_trk_g0_4
 (17 3)  (1323 483)  (1323 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (0 4)  (1306 484)  (1306 484)  routing T_25_30.lc_trk_g2_2 <X> T_25_30.wire_bram/ram/WCLKE
 (1 4)  (1307 484)  (1307 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (1 5)  (1307 485)  (1307 485)  routing T_25_30.lc_trk_g2_2 <X> T_25_30.wire_bram/ram/WCLKE
 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (22 8)  (1328 488)  (1328 488)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (1334 488)  (1334 488)  routing T_25_30.lc_trk_g2_3 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (22 9)  (1328 489)  (1328 489)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (1336 489)  (1336 489)  routing T_25_30.lc_trk_g2_3 <X> T_25_30.wire_bram/ram/WDATA_3
 (39 9)  (1345 489)  (1345 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (5 11)  (1311 491)  (1311 491)  routing T_25_30.sp4_h_l_43 <X> T_25_30.sp4_v_t_43
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g0_4 <X> T_25_30.wire_bram/ram/WE


LogicTile_26_30

 (12 3)  (1360 483)  (1360 483)  routing T_26_30.sp4_h_l_39 <X> T_26_30.sp4_v_t_39
 (9 15)  (1357 495)  (1357 495)  routing T_26_30.sp4_v_b_10 <X> T_26_30.sp4_v_t_47
 (12 15)  (1360 495)  (1360 495)  routing T_26_30.sp4_h_l_46 <X> T_26_30.sp4_v_t_46


LogicTile_3_29

 (19 3)  (145 467)  (145 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_5_29

 (6 10)  (240 474)  (240 474)  routing T_5_29.sp4_v_b_3 <X> T_5_29.sp4_v_t_43
 (5 11)  (239 475)  (239 475)  routing T_5_29.sp4_v_b_3 <X> T_5_29.sp4_v_t_43


RAM_Tile_8_29

 (19 0)  (415 464)  (415 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13


LogicTile_9_29

 (9 3)  (447 467)  (447 467)  routing T_9_29.sp4_v_b_1 <X> T_9_29.sp4_v_t_36
 (3 12)  (441 476)  (441 476)  routing T_9_29.sp12_v_b_1 <X> T_9_29.sp12_h_r_1
 (3 13)  (441 477)  (441 477)  routing T_9_29.sp12_v_b_1 <X> T_9_29.sp12_h_r_1


LogicTile_15_29

 (3 0)  (765 464)  (765 464)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0
 (3 1)  (765 465)  (765 465)  routing T_15_29.sp12_h_r_0 <X> T_15_29.sp12_v_b_0


LogicTile_16_29

 (3 12)  (819 476)  (819 476)  routing T_16_29.sp12_v_b_1 <X> T_16_29.sp12_h_r_1
 (3 13)  (819 477)  (819 477)  routing T_16_29.sp12_v_b_1 <X> T_16_29.sp12_h_r_1


LogicTile_17_29

 (3 0)  (877 464)  (877 464)  routing T_17_29.sp12_v_t_23 <X> T_17_29.sp12_v_b_0


LogicTile_18_29

 (2 10)  (930 474)  (930 474)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_21_29

 (19 2)  (1109 466)  (1109 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (11 9)  (1101 473)  (1101 473)  routing T_21_29.sp4_h_l_45 <X> T_21_29.sp4_h_r_8


LogicTile_22_29

 (11 10)  (1155 474)  (1155 474)  routing T_22_29.sp4_v_b_5 <X> T_22_29.sp4_v_t_45
 (12 11)  (1156 475)  (1156 475)  routing T_22_29.sp4_v_b_5 <X> T_22_29.sp4_v_t_45


LogicTile_23_29

 (2 6)  (1200 470)  (1200 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 466)  (1306 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (1 2)  (1307 466)  (1307 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (10 3)  (1316 467)  (1316 467)  routing T_25_29.sp4_h_l_45 <X> T_25_29.sp4_v_t_36
 (17 5)  (1323 469)  (1323 469)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (27 8)  (1333 472)  (1333 472)  routing T_25_29.lc_trk_g1_0 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (39 9)  (1345 473)  (1345 473)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (14 11)  (1320 475)  (1320 475)  routing T_25_29.sp4_r_v_b_36 <X> T_25_29.lc_trk_g2_4
 (17 11)  (1323 475)  (1323 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 478)  (1306 478)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE


LogicTile_26_29

 (11 14)  (1359 478)  (1359 478)  routing T_26_29.sp4_h_l_43 <X> T_26_29.sp4_v_t_46


LogicTile_27_29

 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23


LogicTile_9_28

 (19 1)  (457 449)  (457 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 4)  (441 452)  (441 452)  routing T_9_28.sp12_v_b_0 <X> T_9_28.sp12_h_r_0
 (3 5)  (441 453)  (441 453)  routing T_9_28.sp12_v_b_0 <X> T_9_28.sp12_h_r_0


LogicTile_13_28

 (11 8)  (665 456)  (665 456)  routing T_13_28.sp4_v_t_37 <X> T_13_28.sp4_v_b_8
 (13 8)  (667 456)  (667 456)  routing T_13_28.sp4_v_t_37 <X> T_13_28.sp4_v_b_8


LogicTile_19_28

 (2 12)  (984 460)  (984 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_21_28

 (5 0)  (1095 448)  (1095 448)  routing T_21_28.sp4_v_b_0 <X> T_21_28.sp4_h_r_0
 (6 1)  (1096 449)  (1096 449)  routing T_21_28.sp4_v_b_0 <X> T_21_28.sp4_h_r_0


LogicTile_22_28

 (8 8)  (1152 456)  (1152 456)  routing T_22_28.sp4_h_l_46 <X> T_22_28.sp4_h_r_7
 (10 8)  (1154 456)  (1154 456)  routing T_22_28.sp4_h_l_46 <X> T_22_28.sp4_h_r_7


LogicTile_23_28

 (11 4)  (1209 452)  (1209 452)  routing T_23_28.sp4_h_r_0 <X> T_23_28.sp4_v_b_5


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (5 3)  (1311 451)  (1311 451)  routing T_25_28.sp4_h_l_37 <X> T_25_28.sp4_v_t_37
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 452)  (1306 452)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (14 6)  (1320 454)  (1320 454)  routing T_25_28.sp4_v_b_4 <X> T_25_28.lc_trk_g1_4
 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (9 7)  (1315 455)  (1315 455)  routing T_25_28.sp4_v_b_4 <X> T_25_28.sp4_v_t_41
 (16 7)  (1322 455)  (1322 455)  routing T_25_28.sp4_v_b_4 <X> T_25_28.lc_trk_g1_4
 (17 7)  (1323 455)  (1323 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (25 8)  (1331 456)  (1331 456)  routing T_25_28.sp4_v_b_26 <X> T_25_28.lc_trk_g2_2
 (27 8)  (1333 456)  (1333 456)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_3
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 456)  (1336 456)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_3
 (22 9)  (1328 457)  (1328 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 457)  (1329 457)  routing T_25_28.sp4_v_b_26 <X> T_25_28.lc_trk_g2_2
 (37 9)  (1343 457)  (1343 457)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (14 10)  (1320 458)  (1320 458)  routing T_25_28.sp4_h_r_44 <X> T_25_28.lc_trk_g2_4
 (14 11)  (1320 459)  (1320 459)  routing T_25_28.sp4_h_r_44 <X> T_25_28.lc_trk_g2_4
 (15 11)  (1321 459)  (1321 459)  routing T_25_28.sp4_h_r_44 <X> T_25_28.lc_trk_g2_4
 (16 11)  (1322 459)  (1322 459)  routing T_25_28.sp4_h_r_44 <X> T_25_28.lc_trk_g2_4
 (17 11)  (1323 459)  (1323 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g2_4 <X> T_25_28.wire_bram/ram/WE


LogicTile_26_28

 (9 3)  (1357 451)  (1357 451)  routing T_26_28.sp4_v_b_1 <X> T_26_28.sp4_v_t_36
 (9 7)  (1357 455)  (1357 455)  routing T_26_28.sp4_v_b_4 <X> T_26_28.sp4_v_t_41
 (8 11)  (1356 459)  (1356 459)  routing T_26_28.sp4_h_l_42 <X> T_26_28.sp4_v_t_42
 (4 15)  (1352 463)  (1352 463)  routing T_26_28.sp4_v_b_4 <X> T_26_28.sp4_h_l_44


LogicTile_30_28

 (9 11)  (1573 459)  (1573 459)  routing T_30_28.sp4_v_b_11 <X> T_30_28.sp4_v_t_42
 (10 11)  (1574 459)  (1574 459)  routing T_30_28.sp4_v_b_11 <X> T_30_28.sp4_v_t_42


LogicTile_31_28

 (8 8)  (1626 456)  (1626 456)  routing T_31_28.sp4_v_b_7 <X> T_31_28.sp4_h_r_7
 (9 8)  (1627 456)  (1627 456)  routing T_31_28.sp4_v_b_7 <X> T_31_28.sp4_h_r_7


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (11 2)  (1737 450)  (1737 450)  routing T_33_28.span4_vert_b_1 <X> T_33_28.span4_vert_t_13
 (5 3)  (1731 451)  (1731 451)  routing T_33_28.span4_horz_18 <X> T_33_28.lc_trk_g0_2
 (6 3)  (1732 451)  (1732 451)  routing T_33_28.span4_horz_18 <X> T_33_28.lc_trk_g0_2
 (7 3)  (1733 451)  (1733 451)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (10 4)  (1736 452)  (1736 452)  routing T_33_28.lc_trk_g1_6 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 452)  (1737 452)  routing T_33_28.lc_trk_g1_6 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 452)  (1743 452)  IOB_0 IO Functioning bit
 (10 5)  (1736 453)  (1736 453)  routing T_33_28.lc_trk_g1_6 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 453)  (1737 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g0_2 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0

 (4 14)  (1730 462)  (1730 462)  routing T_33_28.span4_vert_b_14 <X> T_33_28.lc_trk_g1_6
 (5 15)  (1731 463)  (1731 463)  routing T_33_28.span4_vert_b_14 <X> T_33_28.lc_trk_g1_6
 (7 15)  (1733 463)  (1733 463)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_27

 (17 0)  (0 432)  (0 432)  IOB_0 IO Functioning bit
 (4 1)  (13 433)  (13 433)  routing T_0_27.span4_vert_b_0 <X> T_0_27.lc_trk_g0_0
 (5 1)  (12 433)  (12 433)  routing T_0_27.span4_vert_b_0 <X> T_0_27.lc_trk_g0_0
 (7 1)  (10 433)  (10 433)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (4 5)  (13 437)  (13 437)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g0_4
 (5 5)  (12 437)  (12 437)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (13 14)  (4 446)  (4 446)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_1/outclk
 (12 15)  (5 447)  (5 447)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_1/outclk
 (15 15)  (2 447)  (2 447)  Enable bit of Mux _clock_links/clk_mux => lc_trk_g0_4 wire_io_cluster/io_1/outclk


LogicTile_17_27

 (3 0)  (877 432)  (877 432)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0
 (3 1)  (877 433)  (877 433)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


LogicTile_21_27

 (6 8)  (1096 440)  (1096 440)  routing T_21_27.sp4_h_r_1 <X> T_21_27.sp4_v_b_6


LogicTile_22_27

 (19 13)  (1163 445)  (1163 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_27

 (16 0)  (1322 432)  (1322 432)  routing T_25_27.sp4_v_b_1 <X> T_25_27.lc_trk_g0_1
 (17 0)  (1323 432)  (1323 432)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 432)  (1324 432)  routing T_25_27.sp4_v_b_1 <X> T_25_27.lc_trk_g0_1
 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (1315 435)  (1315 435)  routing T_25_27.sp4_v_b_1 <X> T_25_27.sp4_v_t_36
 (13 8)  (1319 440)  (1319 440)  routing T_25_27.sp4_v_t_45 <X> T_25_27.sp4_v_b_8
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (40 9)  (1346 441)  (1346 441)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (17 11)  (1323 443)  (1323 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g2_4 <X> T_25_27.wire_bram/ram/RE


LogicTile_29_27

 (5 0)  (1515 432)  (1515 432)  routing T_29_27.sp4_v_b_6 <X> T_29_27.sp4_h_r_0
 (4 1)  (1514 433)  (1514 433)  routing T_29_27.sp4_v_b_6 <X> T_29_27.sp4_h_r_0
 (6 1)  (1516 433)  (1516 433)  routing T_29_27.sp4_v_b_6 <X> T_29_27.sp4_h_r_0
 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (12 6)  (1738 438)  (1738 438)  routing T_33_27.span4_horz_37 <X> T_33_27.span4_vert_t_14
 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_3_26

 (6 14)  (132 430)  (132 430)  routing T_3_26.sp4_v_b_6 <X> T_3_26.sp4_v_t_44
 (5 15)  (131 431)  (131 431)  routing T_3_26.sp4_v_b_6 <X> T_3_26.sp4_v_t_44


LogicTile_9_26

 (3 4)  (441 420)  (441 420)  routing T_9_26.sp12_v_b_0 <X> T_9_26.sp12_h_r_0
 (3 5)  (441 421)  (441 421)  routing T_9_26.sp12_v_b_0 <X> T_9_26.sp12_h_r_0


LogicTile_17_26

 (9 7)  (883 423)  (883 423)  routing T_17_26.sp4_v_b_4 <X> T_17_26.sp4_v_t_41
 (4 14)  (878 430)  (878 430)  routing T_17_26.sp4_v_b_9 <X> T_17_26.sp4_v_t_44


LogicTile_19_26

 (2 12)  (984 428)  (984 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_20_26

 (4 14)  (1040 430)  (1040 430)  routing T_20_26.sp4_h_r_3 <X> T_20_26.sp4_v_t_44
 (6 14)  (1042 430)  (1042 430)  routing T_20_26.sp4_h_r_3 <X> T_20_26.sp4_v_t_44
 (5 15)  (1041 431)  (1041 431)  routing T_20_26.sp4_h_r_3 <X> T_20_26.sp4_v_t_44


LogicTile_21_26

 (19 15)  (1109 431)  (1109 431)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_26

 (5 8)  (1149 424)  (1149 424)  routing T_22_26.sp4_v_b_6 <X> T_22_26.sp4_h_r_6
 (6 9)  (1150 425)  (1150 425)  routing T_22_26.sp4_v_b_6 <X> T_22_26.sp4_h_r_6
 (12 15)  (1156 431)  (1156 431)  routing T_22_26.sp4_h_l_46 <X> T_22_26.sp4_v_t_46


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 416)  (1331 416)  routing T_25_26.sp4_v_b_2 <X> T_25_26.lc_trk_g0_2
 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 417)  (1328 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1329 417)  (1329 417)  routing T_25_26.sp4_v_b_2 <X> T_25_26.lc_trk_g0_2
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (13 2)  (1319 418)  (1319 418)  routing T_25_26.sp4_v_b_2 <X> T_25_26.sp4_v_t_39
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 419)  (1320 419)  routing T_25_26.sp4_r_v_b_28 <X> T_25_26.lc_trk_g0_4
 (17 3)  (1323 419)  (1323 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g0_2 <X> T_25_26.wire_bram/ram/WCLKE
 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (9 5)  (1315 421)  (1315 421)  routing T_25_26.sp4_v_t_45 <X> T_25_26.sp4_v_b_4
 (10 5)  (1316 421)  (1316 421)  routing T_25_26.sp4_v_t_45 <X> T_25_26.sp4_v_b_4
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (21 8)  (1327 424)  (1327 424)  routing T_25_26.sp4_h_l_30 <X> T_25_26.lc_trk_g2_3
 (22 8)  (1328 424)  (1328 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 424)  (1329 424)  routing T_25_26.sp4_h_l_30 <X> T_25_26.lc_trk_g2_3
 (24 8)  (1330 424)  (1330 424)  routing T_25_26.sp4_h_l_30 <X> T_25_26.lc_trk_g2_3
 (28 8)  (1334 424)  (1334 424)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 425)  (1327 425)  routing T_25_26.sp4_h_l_30 <X> T_25_26.lc_trk_g2_3
 (30 9)  (1336 425)  (1336 425)  routing T_25_26.lc_trk_g2_3 <X> T_25_26.wire_bram/ram/WDATA_3
 (40 9)  (1346 425)  (1346 425)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g0_4 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (11 14)  (1359 430)  (1359 430)  routing T_26_26.sp4_h_l_43 <X> T_26_26.sp4_v_t_46
 (9 15)  (1357 431)  (1357 431)  routing T_26_26.sp4_v_b_2 <X> T_26_26.sp4_v_t_47
 (10 15)  (1358 431)  (1358 431)  routing T_26_26.sp4_v_b_2 <X> T_26_26.sp4_v_t_47


LogicTile_31_26

 (3 3)  (1621 419)  (1621 419)  routing T_31_26.sp12_v_b_0 <X> T_31_26.sp12_h_l_23


IO_Tile_0_25

 (17 0)  (0 400)  (0 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (4 4)  (13 404)  (13 404)  routing T_0_25.span4_vert_b_12 <X> T_0_25.lc_trk_g0_4
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (5 5)  (12 405)  (12 405)  routing T_0_25.span4_vert_b_12 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_3 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (8 11)  (9 411)  (9 411)  routing T_0_25.span4_vert_b_3 <X> T_0_25.lc_trk_g1_3
 (13 14)  (4 414)  (4 414)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_1/outclk
 (12 15)  (5 415)  (5 415)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_1/outclk
 (15 15)  (2 415)  (2 415)  Enable bit of Mux _clock_links/clk_mux => lc_trk_g0_4 wire_io_cluster/io_1/outclk


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (19 6)  (145 406)  (145 406)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_4_25



LogicTile_5_25

 (4 6)  (238 406)  (238 406)  routing T_5_25.sp4_v_b_3 <X> T_5_25.sp4_v_t_38


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (3 12)  (603 412)  (603 412)  routing T_12_25.sp12_v_b_1 <X> T_12_25.sp12_h_r_1
 (3 13)  (603 413)  (603 413)  routing T_12_25.sp12_v_b_1 <X> T_12_25.sp12_h_r_1


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (14 0)  (776 400)  (776 400)  routing T_15_25.wire_logic_cluster/lc_0/out <X> T_15_25.lc_trk_g0_0
 (26 0)  (788 400)  (788 400)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 400)  (790 400)  routing T_15_25.lc_trk_g2_5 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 400)  (791 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 400)  (792 400)  routing T_15_25.lc_trk_g2_5 <X> T_15_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 400)  (794 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 400)  (798 400)  LC_0 Logic Functioning bit
 (38 0)  (800 400)  (800 400)  LC_0 Logic Functioning bit
 (39 0)  (801 400)  (801 400)  LC_0 Logic Functioning bit
 (41 0)  (803 400)  (803 400)  LC_0 Logic Functioning bit
 (42 0)  (804 400)  (804 400)  LC_0 Logic Functioning bit
 (43 0)  (805 400)  (805 400)  LC_0 Logic Functioning bit
 (45 0)  (807 400)  (807 400)  LC_0 Logic Functioning bit
 (17 1)  (779 401)  (779 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (788 401)  (788 401)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 401)  (790 401)  routing T_15_25.lc_trk_g2_6 <X> T_15_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 401)  (791 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 401)  (794 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 401)  (798 401)  LC_0 Logic Functioning bit
 (37 1)  (799 401)  (799 401)  LC_0 Logic Functioning bit
 (39 1)  (801 401)  (801 401)  LC_0 Logic Functioning bit
 (40 1)  (802 401)  (802 401)  LC_0 Logic Functioning bit
 (41 1)  (803 401)  (803 401)  LC_0 Logic Functioning bit
 (42 1)  (804 401)  (804 401)  LC_0 Logic Functioning bit
 (49 1)  (811 401)  (811 401)  Carry_In_Mux bit 

 (0 2)  (762 402)  (762 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (1 2)  (763 402)  (763 402)  routing T_15_25.glb_netwk_6 <X> T_15_25.wire_logic_cluster/lc_7/clk
 (2 2)  (764 402)  (764 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 10)  (778 410)  (778 410)  routing T_15_25.sp4_v_b_37 <X> T_15_25.lc_trk_g2_5
 (17 10)  (779 410)  (779 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 410)  (780 410)  routing T_15_25.sp4_v_b_37 <X> T_15_25.lc_trk_g2_5
 (25 10)  (787 410)  (787 410)  routing T_15_25.sp4_v_b_38 <X> T_15_25.lc_trk_g2_6
 (18 11)  (780 411)  (780 411)  routing T_15_25.sp4_v_b_37 <X> T_15_25.lc_trk_g2_5
 (22 11)  (784 411)  (784 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 411)  (785 411)  routing T_15_25.sp4_v_b_38 <X> T_15_25.lc_trk_g2_6
 (25 11)  (787 411)  (787 411)  routing T_15_25.sp4_v_b_38 <X> T_15_25.lc_trk_g2_6
 (7 13)  (769 413)  (769 413)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (762 414)  (762 414)  routing T_15_25.glb_netwk_4 <X> T_15_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 414)  (763 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (769 415)  (769 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25

 (13 6)  (1157 406)  (1157 406)  routing T_22_25.sp4_h_r_5 <X> T_22_25.sp4_v_t_40
 (12 7)  (1156 407)  (1156 407)  routing T_22_25.sp4_h_r_5 <X> T_22_25.sp4_v_t_40


LogicTile_23_25

 (2 0)  (1200 400)  (1200 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_24_25

 (3 15)  (1255 415)  (1255 415)  routing T_24_25.sp12_h_l_22 <X> T_24_25.sp12_v_t_22


RAM_Tile_25_25

 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 7)  (1323 407)  (1323 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 8)  (1333 408)  (1333 408)  routing T_25_25.lc_trk_g1_4 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 408)  (1336 408)  routing T_25_25.lc_trk_g1_4 <X> T_25_25.wire_bram/ram/WDATA_11
 (39 9)  (1345 409)  (1345 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (14 11)  (1320 411)  (1320 411)  routing T_25_25.sp4_r_v_b_36 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (11 12)  (1317 412)  (1317 412)  routing T_25_25.sp4_v_t_45 <X> T_25_25.sp4_v_b_11
 (12 13)  (1318 413)  (1318 413)  routing T_25_25.sp4_v_t_45 <X> T_25_25.sp4_v_b_11
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_25

 (4 2)  (1352 402)  (1352 402)  routing T_26_25.sp4_v_b_4 <X> T_26_25.sp4_v_t_37
 (6 2)  (1354 402)  (1354 402)  routing T_26_25.sp4_v_b_4 <X> T_26_25.sp4_v_t_37


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25

 (3 3)  (1621 403)  (1621 403)  routing T_31_25.sp12_v_b_0 <X> T_31_25.sp12_h_l_23


LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_vert_b_0 <X> T_0_24.span4_vert_t_12
 (13 3)  (4 387)  (4 387)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_b_1
 (14 3)  (3 387)  (3 387)  routing T_0_24.span4_horz_7 <X> T_0_24.span4_vert_b_1


LogicTile_1_24

 (7 11)  (25 395)  (25 395)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (8 10)  (188 394)  (188 394)  routing T_4_24.sp4_h_r_7 <X> T_4_24.sp4_h_l_42
 (19 10)  (199 394)  (199 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (8 10)  (404 394)  (404 394)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_h_l_42


LogicTile_9_24

 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (12 1)  (612 385)  (612 385)  routing T_12_24.sp4_h_r_2 <X> T_12_24.sp4_v_b_2
 (10 10)  (610 394)  (610 394)  routing T_12_24.sp4_v_b_2 <X> T_12_24.sp4_h_l_42
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (11 12)  (665 396)  (665 396)  routing T_13_24.sp4_v_t_45 <X> T_13_24.sp4_v_b_11
 (12 13)  (666 397)  (666 397)  routing T_13_24.sp4_v_t_45 <X> T_13_24.sp4_v_b_11
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (36 10)  (744 394)  (744 394)  LC_5 Logic Functioning bit
 (37 10)  (745 394)  (745 394)  LC_5 Logic Functioning bit
 (38 10)  (746 394)  (746 394)  LC_5 Logic Functioning bit
 (39 10)  (747 394)  (747 394)  LC_5 Logic Functioning bit
 (40 10)  (748 394)  (748 394)  LC_5 Logic Functioning bit
 (41 10)  (749 394)  (749 394)  LC_5 Logic Functioning bit
 (42 10)  (750 394)  (750 394)  LC_5 Logic Functioning bit
 (43 10)  (751 394)  (751 394)  LC_5 Logic Functioning bit
 (46 10)  (754 394)  (754 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (755 394)  (755 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (744 395)  (744 395)  LC_5 Logic Functioning bit
 (37 11)  (745 395)  (745 395)  LC_5 Logic Functioning bit
 (38 11)  (746 395)  (746 395)  LC_5 Logic Functioning bit
 (39 11)  (747 395)  (747 395)  LC_5 Logic Functioning bit
 (40 11)  (748 395)  (748 395)  LC_5 Logic Functioning bit
 (41 11)  (749 395)  (749 395)  LC_5 Logic Functioning bit
 (42 11)  (750 395)  (750 395)  LC_5 Logic Functioning bit
 (43 11)  (751 395)  (751 395)  LC_5 Logic Functioning bit
 (46 11)  (754 395)  (754 395)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (21 0)  (783 384)  (783 384)  routing T_15_24.wire_logic_cluster/lc_3/out <X> T_15_24.lc_trk_g0_3
 (22 0)  (784 384)  (784 384)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (789 384)  (789 384)  routing T_15_24.lc_trk_g1_0 <X> T_15_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 384)  (791 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 384)  (794 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 384)  (798 384)  LC_0 Logic Functioning bit
 (39 0)  (801 384)  (801 384)  LC_0 Logic Functioning bit
 (41 0)  (803 384)  (803 384)  LC_0 Logic Functioning bit
 (42 0)  (804 384)  (804 384)  LC_0 Logic Functioning bit
 (44 0)  (806 384)  (806 384)  LC_0 Logic Functioning bit
 (45 0)  (807 384)  (807 384)  LC_0 Logic Functioning bit
 (32 1)  (794 385)  (794 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 385)  (796 385)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.input_2_0
 (36 1)  (798 385)  (798 385)  LC_0 Logic Functioning bit
 (39 1)  (801 385)  (801 385)  LC_0 Logic Functioning bit
 (41 1)  (803 385)  (803 385)  LC_0 Logic Functioning bit
 (42 1)  (804 385)  (804 385)  LC_0 Logic Functioning bit
 (49 1)  (811 385)  (811 385)  Carry_In_Mux bit 

 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (1 2)  (763 386)  (763 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (768 386)  (768 386)  routing T_15_24.sp4_v_b_9 <X> T_15_24.sp4_v_t_37
 (14 2)  (776 386)  (776 386)  routing T_15_24.sp4_v_t_1 <X> T_15_24.lc_trk_g0_4
 (15 2)  (777 386)  (777 386)  routing T_15_24.lft_op_5 <X> T_15_24.lc_trk_g0_5
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 386)  (780 386)  routing T_15_24.lft_op_5 <X> T_15_24.lc_trk_g0_5
 (27 2)  (789 386)  (789 386)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 386)  (791 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 386)  (794 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 386)  (798 386)  LC_1 Logic Functioning bit
 (39 2)  (801 386)  (801 386)  LC_1 Logic Functioning bit
 (41 2)  (803 386)  (803 386)  LC_1 Logic Functioning bit
 (42 2)  (804 386)  (804 386)  LC_1 Logic Functioning bit
 (44 2)  (806 386)  (806 386)  LC_1 Logic Functioning bit
 (45 2)  (807 386)  (807 386)  LC_1 Logic Functioning bit
 (5 3)  (767 387)  (767 387)  routing T_15_24.sp4_v_b_9 <X> T_15_24.sp4_v_t_37
 (14 3)  (776 387)  (776 387)  routing T_15_24.sp4_v_t_1 <X> T_15_24.lc_trk_g0_4
 (16 3)  (778 387)  (778 387)  routing T_15_24.sp4_v_t_1 <X> T_15_24.lc_trk_g0_4
 (17 3)  (779 387)  (779 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (32 3)  (794 387)  (794 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (795 387)  (795 387)  routing T_15_24.lc_trk_g2_1 <X> T_15_24.input_2_1
 (36 3)  (798 387)  (798 387)  LC_1 Logic Functioning bit
 (39 3)  (801 387)  (801 387)  LC_1 Logic Functioning bit
 (41 3)  (803 387)  (803 387)  LC_1 Logic Functioning bit
 (42 3)  (804 387)  (804 387)  LC_1 Logic Functioning bit
 (14 4)  (776 388)  (776 388)  routing T_15_24.wire_logic_cluster/lc_0/out <X> T_15_24.lc_trk_g1_0
 (16 4)  (778 388)  (778 388)  routing T_15_24.sp4_v_b_9 <X> T_15_24.lc_trk_g1_1
 (17 4)  (779 388)  (779 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 388)  (780 388)  routing T_15_24.sp4_v_b_9 <X> T_15_24.lc_trk_g1_1
 (25 4)  (787 388)  (787 388)  routing T_15_24.wire_logic_cluster/lc_2/out <X> T_15_24.lc_trk_g1_2
 (27 4)  (789 388)  (789 388)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 388)  (798 388)  LC_2 Logic Functioning bit
 (39 4)  (801 388)  (801 388)  LC_2 Logic Functioning bit
 (41 4)  (803 388)  (803 388)  LC_2 Logic Functioning bit
 (42 4)  (804 388)  (804 388)  LC_2 Logic Functioning bit
 (44 4)  (806 388)  (806 388)  LC_2 Logic Functioning bit
 (45 4)  (807 388)  (807 388)  LC_2 Logic Functioning bit
 (17 5)  (779 389)  (779 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (780 389)  (780 389)  routing T_15_24.sp4_v_b_9 <X> T_15_24.lc_trk_g1_1
 (22 5)  (784 389)  (784 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 389)  (792 389)  routing T_15_24.lc_trk_g1_2 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 389)  (794 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (796 389)  (796 389)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.input_2_2
 (36 5)  (798 389)  (798 389)  LC_2 Logic Functioning bit
 (39 5)  (801 389)  (801 389)  LC_2 Logic Functioning bit
 (41 5)  (803 389)  (803 389)  LC_2 Logic Functioning bit
 (42 5)  (804 389)  (804 389)  LC_2 Logic Functioning bit
 (6 6)  (768 390)  (768 390)  routing T_15_24.sp4_v_b_0 <X> T_15_24.sp4_v_t_38
 (15 6)  (777 390)  (777 390)  routing T_15_24.lft_op_5 <X> T_15_24.lc_trk_g1_5
 (17 6)  (779 390)  (779 390)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 390)  (780 390)  routing T_15_24.lft_op_5 <X> T_15_24.lc_trk_g1_5
 (27 6)  (789 390)  (789 390)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 390)  (798 390)  LC_3 Logic Functioning bit
 (39 6)  (801 390)  (801 390)  LC_3 Logic Functioning bit
 (41 6)  (803 390)  (803 390)  LC_3 Logic Functioning bit
 (42 6)  (804 390)  (804 390)  LC_3 Logic Functioning bit
 (44 6)  (806 390)  (806 390)  LC_3 Logic Functioning bit
 (45 6)  (807 390)  (807 390)  LC_3 Logic Functioning bit
 (5 7)  (767 391)  (767 391)  routing T_15_24.sp4_v_b_0 <X> T_15_24.sp4_v_t_38
 (32 7)  (794 391)  (794 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 391)  (797 391)  routing T_15_24.lc_trk_g0_3 <X> T_15_24.input_2_3
 (36 7)  (798 391)  (798 391)  LC_3 Logic Functioning bit
 (39 7)  (801 391)  (801 391)  LC_3 Logic Functioning bit
 (41 7)  (803 391)  (803 391)  LC_3 Logic Functioning bit
 (42 7)  (804 391)  (804 391)  LC_3 Logic Functioning bit
 (17 8)  (779 392)  (779 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 392)  (780 392)  routing T_15_24.wire_logic_cluster/lc_1/out <X> T_15_24.lc_trk_g2_1
 (27 8)  (789 392)  (789 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 392)  (790 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 392)  (791 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 392)  (792 392)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 392)  (794 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 392)  (798 392)  LC_4 Logic Functioning bit
 (39 8)  (801 392)  (801 392)  LC_4 Logic Functioning bit
 (41 8)  (803 392)  (803 392)  LC_4 Logic Functioning bit
 (42 8)  (804 392)  (804 392)  LC_4 Logic Functioning bit
 (44 8)  (806 392)  (806 392)  LC_4 Logic Functioning bit
 (45 8)  (807 392)  (807 392)  LC_4 Logic Functioning bit
 (32 9)  (794 393)  (794 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (796 393)  (796 393)  routing T_15_24.lc_trk_g1_1 <X> T_15_24.input_2_4
 (36 9)  (798 393)  (798 393)  LC_4 Logic Functioning bit
 (39 9)  (801 393)  (801 393)  LC_4 Logic Functioning bit
 (41 9)  (803 393)  (803 393)  LC_4 Logic Functioning bit
 (42 9)  (804 393)  (804 393)  LC_4 Logic Functioning bit
 (27 10)  (789 394)  (789 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 394)  (792 394)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (44 10)  (806 394)  (806 394)  LC_5 Logic Functioning bit
 (29 12)  (791 396)  (791 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 396)  (792 396)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (44 12)  (806 396)  (806 396)  LC_6 Logic Functioning bit
 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (1 14)  (763 398)  (763 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 398)  (776 398)  routing T_15_24.wire_logic_cluster/lc_4/out <X> T_15_24.lc_trk_g3_4
 (27 14)  (789 398)  (789 398)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 398)  (791 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 398)  (792 398)  routing T_15_24.lc_trk_g1_5 <X> T_15_24.wire_logic_cluster/lc_7/in_1
 (44 14)  (806 398)  (806 398)  LC_7 Logic Functioning bit
 (1 15)  (763 399)  (763 399)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (779 399)  (779 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_16_24

 (14 0)  (830 384)  (830 384)  routing T_16_24.lft_op_0 <X> T_16_24.lc_trk_g0_0
 (15 0)  (831 384)  (831 384)  routing T_16_24.lft_op_1 <X> T_16_24.lc_trk_g0_1
 (17 0)  (833 384)  (833 384)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 384)  (834 384)  routing T_16_24.lft_op_1 <X> T_16_24.lc_trk_g0_1
 (15 1)  (831 385)  (831 385)  routing T_16_24.lft_op_0 <X> T_16_24.lc_trk_g0_0
 (17 1)  (833 385)  (833 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (14 2)  (830 386)  (830 386)  routing T_16_24.wire_logic_cluster/lc_4/out <X> T_16_24.lc_trk_g0_4
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 386)  (849 386)  routing T_16_24.lc_trk_g2_0 <X> T_16_24.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 386)  (856 386)  LC_1 Logic Functioning bit
 (42 2)  (858 386)  (858 386)  LC_1 Logic Functioning bit
 (17 3)  (833 387)  (833 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (843 387)  (843 387)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 387)  (844 387)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 387)  (845 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (857 387)  (857 387)  LC_1 Logic Functioning bit
 (43 3)  (859 387)  (859 387)  LC_1 Logic Functioning bit
 (21 4)  (837 388)  (837 388)  routing T_16_24.lft_op_3 <X> T_16_24.lc_trk_g1_3
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 388)  (840 388)  routing T_16_24.lft_op_3 <X> T_16_24.lc_trk_g1_3
 (25 4)  (841 388)  (841 388)  routing T_16_24.lft_op_2 <X> T_16_24.lc_trk_g1_2
 (29 4)  (845 388)  (845 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 388)  (847 388)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 388)  (850 388)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 388)  (856 388)  LC_2 Logic Functioning bit
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 389)  (840 389)  routing T_16_24.lft_op_2 <X> T_16_24.lc_trk_g1_2
 (26 5)  (842 389)  (842 389)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 389)  (843 389)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 389)  (845 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 389)  (848 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (14 6)  (830 390)  (830 390)  routing T_16_24.lft_op_4 <X> T_16_24.lc_trk_g1_4
 (15 7)  (831 391)  (831 391)  routing T_16_24.lft_op_4 <X> T_16_24.lc_trk_g1_4
 (17 7)  (833 391)  (833 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (14 8)  (830 392)  (830 392)  routing T_16_24.bnl_op_0 <X> T_16_24.lc_trk_g2_0
 (17 8)  (833 392)  (833 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 392)  (834 392)  routing T_16_24.wire_logic_cluster/lc_1/out <X> T_16_24.lc_trk_g2_1
 (21 8)  (837 392)  (837 392)  routing T_16_24.bnl_op_3 <X> T_16_24.lc_trk_g2_3
 (22 8)  (838 392)  (838 392)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (841 392)  (841 392)  routing T_16_24.bnl_op_2 <X> T_16_24.lc_trk_g2_2
 (26 8)  (842 392)  (842 392)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 392)  (844 392)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 392)  (845 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 392)  (846 392)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 392)  (847 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 392)  (849 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 392)  (850 392)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 392)  (851 392)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.input_2_4
 (40 8)  (856 392)  (856 392)  LC_4 Logic Functioning bit
 (14 9)  (830 393)  (830 393)  routing T_16_24.bnl_op_0 <X> T_16_24.lc_trk_g2_0
 (17 9)  (833 393)  (833 393)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (837 393)  (837 393)  routing T_16_24.bnl_op_3 <X> T_16_24.lc_trk_g2_3
 (22 9)  (838 393)  (838 393)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 393)  (841 393)  routing T_16_24.bnl_op_2 <X> T_16_24.lc_trk_g2_2
 (26 9)  (842 393)  (842 393)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 393)  (844 393)  routing T_16_24.lc_trk_g2_6 <X> T_16_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 393)  (845 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 393)  (848 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (849 393)  (849 393)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.input_2_4
 (34 9)  (850 393)  (850 393)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.input_2_4
 (35 9)  (851 393)  (851 393)  routing T_16_24.lc_trk_g3_7 <X> T_16_24.input_2_4
 (17 10)  (833 394)  (833 394)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 394)  (834 394)  routing T_16_24.bnl_op_5 <X> T_16_24.lc_trk_g2_5
 (25 10)  (841 394)  (841 394)  routing T_16_24.bnl_op_6 <X> T_16_24.lc_trk_g2_6
 (28 10)  (844 394)  (844 394)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 394)  (848 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 394)  (849 394)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 394)  (850 394)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 394)  (856 394)  LC_5 Logic Functioning bit
 (18 11)  (834 395)  (834 395)  routing T_16_24.bnl_op_5 <X> T_16_24.lc_trk_g2_5
 (22 11)  (838 395)  (838 395)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 395)  (841 395)  routing T_16_24.bnl_op_6 <X> T_16_24.lc_trk_g2_6
 (26 11)  (842 395)  (842 395)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 395)  (844 395)  routing T_16_24.lc_trk_g2_3 <X> T_16_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 395)  (845 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 395)  (846 395)  routing T_16_24.lc_trk_g2_2 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 395)  (848 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (850 395)  (850 395)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.input_2_5
 (35 11)  (851 395)  (851 395)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.input_2_5
 (12 12)  (828 396)  (828 396)  routing T_16_24.sp4_v_b_5 <X> T_16_24.sp4_h_r_11
 (17 12)  (833 396)  (833 396)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 396)  (834 396)  routing T_16_24.bnl_op_1 <X> T_16_24.lc_trk_g3_1
 (25 12)  (841 396)  (841 396)  routing T_16_24.wire_logic_cluster/lc_2/out <X> T_16_24.lc_trk_g3_2
 (26 12)  (842 396)  (842 396)  routing T_16_24.lc_trk_g0_4 <X> T_16_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 396)  (843 396)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 396)  (844 396)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 396)  (845 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 396)  (848 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 396)  (849 396)  routing T_16_24.lc_trk_g2_1 <X> T_16_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 396)  (852 396)  LC_6 Logic Functioning bit
 (50 12)  (866 396)  (866 396)  Cascade bit: LH_LC06_inmux02_5

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (11 13)  (827 397)  (827 397)  routing T_16_24.sp4_v_b_5 <X> T_16_24.sp4_h_r_11
 (13 13)  (829 397)  (829 397)  routing T_16_24.sp4_v_b_5 <X> T_16_24.sp4_h_r_11
 (14 13)  (830 397)  (830 397)  routing T_16_24.tnl_op_0 <X> T_16_24.lc_trk_g3_0
 (15 13)  (831 397)  (831 397)  routing T_16_24.tnl_op_0 <X> T_16_24.lc_trk_g3_0
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (834 397)  (834 397)  routing T_16_24.bnl_op_1 <X> T_16_24.lc_trk_g3_1
 (22 13)  (838 397)  (838 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (845 397)  (845 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 397)  (846 397)  routing T_16_24.lc_trk_g3_2 <X> T_16_24.wire_logic_cluster/lc_6/in_1
 (53 13)  (869 397)  (869 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (830 398)  (830 398)  routing T_16_24.bnl_op_4 <X> T_16_24.lc_trk_g3_4
 (21 14)  (837 398)  (837 398)  routing T_16_24.bnl_op_7 <X> T_16_24.lc_trk_g3_7
 (22 14)  (838 398)  (838 398)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (830 399)  (830 399)  routing T_16_24.bnl_op_4 <X> T_16_24.lc_trk_g3_4
 (17 15)  (833 399)  (833 399)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (837 399)  (837 399)  routing T_16_24.bnl_op_7 <X> T_16_24.lc_trk_g3_7


LogicTile_17_24

 (6 0)  (880 384)  (880 384)  routing T_17_24.sp4_h_r_7 <X> T_17_24.sp4_v_b_0
 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (9 0)  (937 384)  (937 384)  routing T_18_24.sp4_h_l_47 <X> T_18_24.sp4_h_r_1
 (10 0)  (938 384)  (938 384)  routing T_18_24.sp4_h_l_47 <X> T_18_24.sp4_h_r_1
 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (1 2)  (929 386)  (929 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (955 386)  (955 386)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 386)  (957 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 386)  (958 386)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 386)  (961 386)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 386)  (962 386)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 386)  (963 386)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.input_2_1
 (37 2)  (965 386)  (965 386)  LC_1 Logic Functioning bit
 (39 2)  (967 386)  (967 386)  LC_1 Logic Functioning bit
 (42 2)  (970 386)  (970 386)  LC_1 Logic Functioning bit
 (45 2)  (973 386)  (973 386)  LC_1 Logic Functioning bit
 (46 2)  (974 386)  (974 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (954 387)  (954 387)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 387)  (955 387)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 387)  (957 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 387)  (959 387)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 387)  (960 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (961 387)  (961 387)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.input_2_1
 (35 3)  (963 387)  (963 387)  routing T_18_24.lc_trk_g2_7 <X> T_18_24.input_2_1
 (36 3)  (964 387)  (964 387)  LC_1 Logic Functioning bit
 (39 3)  (967 387)  (967 387)  LC_1 Logic Functioning bit
 (43 3)  (971 387)  (971 387)  LC_1 Logic Functioning bit
 (22 5)  (950 389)  (950 389)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 389)  (952 389)  routing T_18_24.bot_op_2 <X> T_18_24.lc_trk_g1_2
 (17 6)  (945 390)  (945 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 10)  (950 394)  (950 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (949 395)  (949 395)  routing T_18_24.sp4_r_v_b_39 <X> T_18_24.lc_trk_g2_7
 (21 12)  (949 396)  (949 396)  routing T_18_24.sp4_h_r_35 <X> T_18_24.lc_trk_g3_3
 (22 12)  (950 396)  (950 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 396)  (951 396)  routing T_18_24.sp4_h_r_35 <X> T_18_24.lc_trk_g3_3
 (24 12)  (952 396)  (952 396)  routing T_18_24.sp4_h_r_35 <X> T_18_24.lc_trk_g3_3
 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (928 398)  (928 398)  routing T_18_24.glb_netwk_4 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 398)  (929 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24



LogicTile_21_24

 (6 2)  (1096 386)  (1096 386)  routing T_21_24.sp4_h_l_42 <X> T_21_24.sp4_v_t_37


LogicTile_22_24

 (8 0)  (1152 384)  (1152 384)  routing T_22_24.sp4_h_l_36 <X> T_22_24.sp4_h_r_1
 (8 1)  (1152 385)  (1152 385)  routing T_22_24.sp4_h_l_36 <X> T_22_24.sp4_v_b_1
 (9 1)  (1153 385)  (1153 385)  routing T_22_24.sp4_h_l_36 <X> T_22_24.sp4_v_b_1
 (9 4)  (1153 388)  (1153 388)  routing T_22_24.sp4_h_l_36 <X> T_22_24.sp4_h_r_4
 (10 4)  (1154 388)  (1154 388)  routing T_22_24.sp4_h_l_36 <X> T_22_24.sp4_h_r_4


LogicTile_23_24

 (13 4)  (1211 388)  (1211 388)  routing T_23_24.sp4_v_t_40 <X> T_23_24.sp4_v_b_5


LogicTile_24_24

 (5 8)  (1257 392)  (1257 392)  routing T_24_24.sp4_v_b_0 <X> T_24_24.sp4_h_r_6
 (4 9)  (1256 393)  (1256 393)  routing T_24_24.sp4_v_b_0 <X> T_24_24.sp4_h_r_6
 (6 9)  (1258 393)  (1258 393)  routing T_24_24.sp4_v_b_0 <X> T_24_24.sp4_h_r_6


RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 384)  (1322 384)  routing T_25_24.sp4_v_b_1 <X> T_25_24.lc_trk_g0_1
 (17 0)  (1323 384)  (1323 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 384)  (1324 384)  routing T_25_24.sp4_v_b_1 <X> T_25_24.lc_trk_g0_1
 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (21 4)  (1327 388)  (1327 388)  routing T_25_24.sp4_h_r_19 <X> T_25_24.lc_trk_g1_3
 (22 4)  (1328 388)  (1328 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1329 388)  (1329 388)  routing T_25_24.sp4_h_r_19 <X> T_25_24.lc_trk_g1_3
 (24 4)  (1330 388)  (1330 388)  routing T_25_24.sp4_h_r_19 <X> T_25_24.lc_trk_g1_3
 (0 5)  (1306 389)  (1306 389)  routing T_25_24.lc_trk_g1_3 <X> T_25_24.wire_bram/ram/WCLKE
 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g1_3 <X> T_25_24.wire_bram/ram/WCLKE
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (21 5)  (1327 389)  (1327 389)  routing T_25_24.sp4_h_r_19 <X> T_25_24.lc_trk_g1_3
 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (8 7)  (1314 391)  (1314 391)  routing T_25_24.sp4_v_b_1 <X> T_25_24.sp4_v_t_41
 (10 7)  (1316 391)  (1316 391)  routing T_25_24.sp4_v_b_1 <X> T_25_24.sp4_v_t_41
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (3 9)  (1309 393)  (1309 393)  routing T_25_24.sp12_h_l_22 <X> T_25_24.sp12_v_b_1
 (40 9)  (1346 393)  (1346 393)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 394)  (1320 394)  routing T_25_24.sp4_h_r_36 <X> T_25_24.lc_trk_g2_4
 (15 11)  (1321 395)  (1321 395)  routing T_25_24.sp4_h_r_36 <X> T_25_24.lc_trk_g2_4
 (16 11)  (1322 395)  (1322 395)  routing T_25_24.sp4_h_r_36 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_24

 (8 1)  (1356 385)  (1356 385)  routing T_26_24.sp4_h_l_36 <X> T_26_24.sp4_v_b_1
 (9 1)  (1357 385)  (1357 385)  routing T_26_24.sp4_h_l_36 <X> T_26_24.sp4_v_b_1
 (8 3)  (1356 387)  (1356 387)  routing T_26_24.sp4_h_l_36 <X> T_26_24.sp4_v_t_36
 (8 5)  (1356 389)  (1356 389)  routing T_26_24.sp4_h_l_41 <X> T_26_24.sp4_v_b_4
 (9 5)  (1357 389)  (1357 389)  routing T_26_24.sp4_h_l_41 <X> T_26_24.sp4_v_b_4
 (8 7)  (1356 391)  (1356 391)  routing T_26_24.sp4_h_l_41 <X> T_26_24.sp4_v_t_41


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24

 (13 14)  (1577 398)  (1577 398)  routing T_30_24.sp4_h_r_11 <X> T_30_24.sp4_v_t_46
 (12 15)  (1576 399)  (1576 399)  routing T_30_24.sp4_h_r_11 <X> T_30_24.sp4_v_t_46


LogicTile_31_24

 (27 0)  (1645 384)  (1645 384)  routing T_31_24.lc_trk_g3_0 <X> T_31_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1646 384)  (1646 384)  routing T_31_24.lc_trk_g3_0 <X> T_31_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1647 384)  (1647 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1650 384)  (1650 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1655 384)  (1655 384)  LC_0 Logic Functioning bit
 (39 0)  (1657 384)  (1657 384)  LC_0 Logic Functioning bit
 (44 0)  (1662 384)  (1662 384)  LC_0 Logic Functioning bit
 (45 0)  (1663 384)  (1663 384)  LC_0 Logic Functioning bit
 (52 0)  (1670 384)  (1670 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (1645 385)  (1645 385)  routing T_31_24.lc_trk_g1_1 <X> T_31_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1647 385)  (1647 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (41 1)  (1659 385)  (1659 385)  LC_0 Logic Functioning bit
 (43 1)  (1661 385)  (1661 385)  LC_0 Logic Functioning bit
 (49 1)  (1667 385)  (1667 385)  Carry_In_Mux bit 

 (0 2)  (1618 386)  (1618 386)  routing T_31_24.glb_netwk_6 <X> T_31_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1619 386)  (1619 386)  routing T_31_24.glb_netwk_6 <X> T_31_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1620 386)  (1620 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1644 386)  (1644 386)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (1645 386)  (1645 386)  routing T_31_24.lc_trk_g3_1 <X> T_31_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1646 386)  (1646 386)  routing T_31_24.lc_trk_g3_1 <X> T_31_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1647 386)  (1647 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1650 386)  (1650 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1655 386)  (1655 386)  LC_1 Logic Functioning bit
 (39 2)  (1657 386)  (1657 386)  LC_1 Logic Functioning bit
 (44 2)  (1662 386)  (1662 386)  LC_1 Logic Functioning bit
 (45 2)  (1663 386)  (1663 386)  LC_1 Logic Functioning bit
 (46 2)  (1664 386)  (1664 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (1644 387)  (1644 387)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (1646 387)  (1646 387)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1647 387)  (1647 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (1659 387)  (1659 387)  LC_1 Logic Functioning bit
 (43 3)  (1661 387)  (1661 387)  LC_1 Logic Functioning bit
 (17 4)  (1635 388)  (1635 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1639 388)  (1639 388)  routing T_31_24.wire_logic_cluster/lc_3/out <X> T_31_24.lc_trk_g1_3
 (22 4)  (1640 388)  (1640 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1643 388)  (1643 388)  routing T_31_24.wire_logic_cluster/lc_2/out <X> T_31_24.lc_trk_g1_2
 (27 4)  (1645 388)  (1645 388)  routing T_31_24.lc_trk_g1_2 <X> T_31_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1647 388)  (1647 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1650 388)  (1650 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1655 388)  (1655 388)  LC_2 Logic Functioning bit
 (39 4)  (1657 388)  (1657 388)  LC_2 Logic Functioning bit
 (44 4)  (1662 388)  (1662 388)  LC_2 Logic Functioning bit
 (45 4)  (1663 388)  (1663 388)  LC_2 Logic Functioning bit
 (51 4)  (1669 388)  (1669 388)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (1640 389)  (1640 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (1645 389)  (1645 389)  routing T_31_24.lc_trk_g1_1 <X> T_31_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1647 389)  (1647 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1648 389)  (1648 389)  routing T_31_24.lc_trk_g1_2 <X> T_31_24.wire_logic_cluster/lc_2/in_1
 (41 5)  (1659 389)  (1659 389)  LC_2 Logic Functioning bit
 (43 5)  (1661 389)  (1661 389)  LC_2 Logic Functioning bit
 (17 6)  (1635 390)  (1635 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1636 390)  (1636 390)  routing T_31_24.wire_logic_cluster/lc_5/out <X> T_31_24.lc_trk_g1_5
 (21 6)  (1639 390)  (1639 390)  routing T_31_24.wire_logic_cluster/lc_7/out <X> T_31_24.lc_trk_g1_7
 (22 6)  (1640 390)  (1640 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1643 390)  (1643 390)  routing T_31_24.wire_logic_cluster/lc_6/out <X> T_31_24.lc_trk_g1_6
 (26 6)  (1644 390)  (1644 390)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (1645 390)  (1645 390)  routing T_31_24.lc_trk_g1_3 <X> T_31_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1647 390)  (1647 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1650 390)  (1650 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1655 390)  (1655 390)  LC_3 Logic Functioning bit
 (39 6)  (1657 390)  (1657 390)  LC_3 Logic Functioning bit
 (44 6)  (1662 390)  (1662 390)  LC_3 Logic Functioning bit
 (45 6)  (1663 390)  (1663 390)  LC_3 Logic Functioning bit
 (46 6)  (1664 390)  (1664 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (1640 391)  (1640 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1644 391)  (1644 391)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1646 391)  (1646 391)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1647 391)  (1647 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1648 391)  (1648 391)  routing T_31_24.lc_trk_g1_3 <X> T_31_24.wire_logic_cluster/lc_3/in_1
 (41 7)  (1659 391)  (1659 391)  LC_3 Logic Functioning bit
 (43 7)  (1661 391)  (1661 391)  LC_3 Logic Functioning bit
 (27 8)  (1645 392)  (1645 392)  routing T_31_24.lc_trk_g3_4 <X> T_31_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (1646 392)  (1646 392)  routing T_31_24.lc_trk_g3_4 <X> T_31_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1647 392)  (1647 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1648 392)  (1648 392)  routing T_31_24.lc_trk_g3_4 <X> T_31_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1650 392)  (1650 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1655 392)  (1655 392)  LC_4 Logic Functioning bit
 (39 8)  (1657 392)  (1657 392)  LC_4 Logic Functioning bit
 (44 8)  (1662 392)  (1662 392)  LC_4 Logic Functioning bit
 (45 8)  (1663 392)  (1663 392)  LC_4 Logic Functioning bit
 (47 8)  (1665 392)  (1665 392)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (1645 393)  (1645 393)  routing T_31_24.lc_trk_g1_1 <X> T_31_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1647 393)  (1647 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (41 9)  (1659 393)  (1659 393)  LC_4 Logic Functioning bit
 (43 9)  (1661 393)  (1661 393)  LC_4 Logic Functioning bit
 (21 10)  (1639 394)  (1639 394)  routing T_31_24.sp4_h_l_34 <X> T_31_24.lc_trk_g2_7
 (22 10)  (1640 394)  (1640 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1641 394)  (1641 394)  routing T_31_24.sp4_h_l_34 <X> T_31_24.lc_trk_g2_7
 (24 10)  (1642 394)  (1642 394)  routing T_31_24.sp4_h_l_34 <X> T_31_24.lc_trk_g2_7
 (26 10)  (1644 394)  (1644 394)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (1645 394)  (1645 394)  routing T_31_24.lc_trk_g1_5 <X> T_31_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1647 394)  (1647 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1648 394)  (1648 394)  routing T_31_24.lc_trk_g1_5 <X> T_31_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (1650 394)  (1650 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1654 394)  (1654 394)  LC_5 Logic Functioning bit
 (37 10)  (1655 394)  (1655 394)  LC_5 Logic Functioning bit
 (38 10)  (1656 394)  (1656 394)  LC_5 Logic Functioning bit
 (39 10)  (1657 394)  (1657 394)  LC_5 Logic Functioning bit
 (41 10)  (1659 394)  (1659 394)  LC_5 Logic Functioning bit
 (43 10)  (1661 394)  (1661 394)  LC_5 Logic Functioning bit
 (44 10)  (1662 394)  (1662 394)  LC_5 Logic Functioning bit
 (45 10)  (1663 394)  (1663 394)  LC_5 Logic Functioning bit
 (51 10)  (1669 394)  (1669 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (1627 395)  (1627 395)  routing T_31_24.sp4_v_b_11 <X> T_31_24.sp4_v_t_42
 (10 11)  (1628 395)  (1628 395)  routing T_31_24.sp4_v_b_11 <X> T_31_24.sp4_v_t_42
 (21 11)  (1639 395)  (1639 395)  routing T_31_24.sp4_h_l_34 <X> T_31_24.lc_trk_g2_7
 (26 11)  (1644 395)  (1644 395)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (1646 395)  (1646 395)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1647 395)  (1647 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (1655 395)  (1655 395)  LC_5 Logic Functioning bit
 (39 11)  (1657 395)  (1657 395)  LC_5 Logic Functioning bit
 (40 11)  (1658 395)  (1658 395)  LC_5 Logic Functioning bit
 (41 11)  (1659 395)  (1659 395)  LC_5 Logic Functioning bit
 (42 11)  (1660 395)  (1660 395)  LC_5 Logic Functioning bit
 (43 11)  (1661 395)  (1661 395)  LC_5 Logic Functioning bit
 (14 12)  (1632 396)  (1632 396)  routing T_31_24.wire_logic_cluster/lc_0/out <X> T_31_24.lc_trk_g3_0
 (17 12)  (1635 396)  (1635 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1636 396)  (1636 396)  routing T_31_24.wire_logic_cluster/lc_1/out <X> T_31_24.lc_trk_g3_1
 (27 12)  (1645 396)  (1645 396)  routing T_31_24.lc_trk_g1_6 <X> T_31_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1647 396)  (1647 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1648 396)  (1648 396)  routing T_31_24.lc_trk_g1_6 <X> T_31_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (1650 396)  (1650 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1655 396)  (1655 396)  LC_6 Logic Functioning bit
 (39 12)  (1657 396)  (1657 396)  LC_6 Logic Functioning bit
 (44 12)  (1662 396)  (1662 396)  LC_6 Logic Functioning bit
 (45 12)  (1663 396)  (1663 396)  LC_6 Logic Functioning bit
 (52 12)  (1670 396)  (1670 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (7 13)  (1625 397)  (1625 397)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (1635 397)  (1635 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (1645 397)  (1645 397)  routing T_31_24.lc_trk_g1_1 <X> T_31_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1647 397)  (1647 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1648 397)  (1648 397)  routing T_31_24.lc_trk_g1_6 <X> T_31_24.wire_logic_cluster/lc_6/in_1
 (41 13)  (1659 397)  (1659 397)  LC_6 Logic Functioning bit
 (43 13)  (1661 397)  (1661 397)  LC_6 Logic Functioning bit
 (0 14)  (1618 398)  (1618 398)  routing T_31_24.glb_netwk_4 <X> T_31_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1619 398)  (1619 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1632 398)  (1632 398)  routing T_31_24.wire_logic_cluster/lc_4/out <X> T_31_24.lc_trk_g3_4
 (26 14)  (1644 398)  (1644 398)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (1645 398)  (1645 398)  routing T_31_24.lc_trk_g1_7 <X> T_31_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1647 398)  (1647 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1648 398)  (1648 398)  routing T_31_24.lc_trk_g1_7 <X> T_31_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (1650 398)  (1650 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1654 398)  (1654 398)  LC_7 Logic Functioning bit
 (37 14)  (1655 398)  (1655 398)  LC_7 Logic Functioning bit
 (38 14)  (1656 398)  (1656 398)  LC_7 Logic Functioning bit
 (39 14)  (1657 398)  (1657 398)  LC_7 Logic Functioning bit
 (41 14)  (1659 398)  (1659 398)  LC_7 Logic Functioning bit
 (43 14)  (1661 398)  (1661 398)  LC_7 Logic Functioning bit
 (45 14)  (1663 398)  (1663 398)  LC_7 Logic Functioning bit
 (52 14)  (1670 398)  (1670 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (1625 399)  (1625 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (1635 399)  (1635 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1644 399)  (1644 399)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1646 399)  (1646 399)  routing T_31_24.lc_trk_g2_7 <X> T_31_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1647 399)  (1647 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1648 399)  (1648 399)  routing T_31_24.lc_trk_g1_7 <X> T_31_24.wire_logic_cluster/lc_7/in_1
 (37 15)  (1655 399)  (1655 399)  LC_7 Logic Functioning bit
 (39 15)  (1657 399)  (1657 399)  LC_7 Logic Functioning bit
 (40 15)  (1658 399)  (1658 399)  LC_7 Logic Functioning bit
 (41 15)  (1659 399)  (1659 399)  LC_7 Logic Functioning bit
 (42 15)  (1660 399)  (1660 399)  LC_7 Logic Functioning bit
 (43 15)  (1661 399)  (1661 399)  LC_7 Logic Functioning bit


LogicTile_32_24

 (10 14)  (1682 398)  (1682 398)  routing T_32_24.sp4_v_b_5 <X> T_32_24.sp4_h_l_47


IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 386)  (1731 386)  routing T_33_24.span12_horz_3 <X> T_33_24.lc_trk_g0_3
 (7 2)  (1733 386)  (1733 386)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
 (8 2)  (1734 386)  (1734 386)  routing T_33_24.span12_horz_3 <X> T_33_24.lc_trk_g0_3
 (12 2)  (1738 386)  (1738 386)  routing T_33_24.span4_horz_31 <X> T_33_24.span4_vert_t_13
 (8 3)  (1734 387)  (1734 387)  routing T_33_24.span12_horz_3 <X> T_33_24.lc_trk_g0_3
 (10 10)  (1736 394)  (1736 394)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 394)  (1737 394)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 394)  (1742 394)  IOB_1 IO Functioning bit
 (10 11)  (1736 395)  (1736 395)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 395)  (1738 395)  routing T_33_24.lc_trk_g0_3 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (5 14)  (1731 398)  (1731 398)  routing T_33_24.span4_vert_b_15 <X> T_33_24.lc_trk_g1_7
 (7 14)  (1733 398)  (1733 398)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 398)  (1734 398)  routing T_33_24.span4_vert_b_15 <X> T_33_24.lc_trk_g1_7
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit


IO_Tile_0_23

 (11 0)  (6 368)  (6 368)  routing T_0_23.span4_vert_b_0 <X> T_0_23.span4_vert_t_12


LogicTile_4_23

 (3 6)  (183 374)  (183 374)  routing T_4_23.sp12_h_r_0 <X> T_4_23.sp12_v_t_23
 (3 7)  (183 375)  (183 375)  routing T_4_23.sp12_h_r_0 <X> T_4_23.sp12_v_t_23


LogicTile_13_23

 (3 0)  (657 368)  (657 368)  routing T_13_23.sp12_v_t_23 <X> T_13_23.sp12_v_b_0


LogicTile_14_23

 (14 0)  (722 368)  (722 368)  routing T_14_23.sp4_h_r_8 <X> T_14_23.lc_trk_g0_0
 (22 0)  (730 368)  (730 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (15 1)  (723 369)  (723 369)  routing T_14_23.sp4_h_r_8 <X> T_14_23.lc_trk_g0_0
 (16 1)  (724 369)  (724 369)  routing T_14_23.sp4_h_r_8 <X> T_14_23.lc_trk_g0_0
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (729 369)  (729 369)  routing T_14_23.sp4_r_v_b_32 <X> T_14_23.lc_trk_g0_3
 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 370)  (734 370)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 370)  (739 370)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 370)  (741 370)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 370)  (745 370)  LC_1 Logic Functioning bit
 (39 2)  (747 370)  (747 370)  LC_1 Logic Functioning bit
 (42 2)  (750 370)  (750 370)  LC_1 Logic Functioning bit
 (45 2)  (753 370)  (753 370)  LC_1 Logic Functioning bit
 (46 2)  (754 370)  (754 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (760 370)  (760 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (736 371)  (736 371)  routing T_14_23.lc_trk_g2_5 <X> T_14_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 371)  (737 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 371)  (739 371)  routing T_14_23.lc_trk_g2_6 <X> T_14_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 371)  (740 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 371)  (743 371)  routing T_14_23.lc_trk_g0_3 <X> T_14_23.input_2_1
 (37 3)  (745 371)  (745 371)  LC_1 Logic Functioning bit
 (38 3)  (746 371)  (746 371)  LC_1 Logic Functioning bit
 (42 3)  (750 371)  (750 371)  LC_1 Logic Functioning bit
 (3 4)  (711 372)  (711 372)  routing T_14_23.sp12_v_t_23 <X> T_14_23.sp12_h_r_0
 (17 10)  (725 378)  (725 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 11)  (730 379)  (730 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 379)  (731 379)  routing T_14_23.sp4_h_r_30 <X> T_14_23.lc_trk_g2_6
 (24 11)  (732 379)  (732 379)  routing T_14_23.sp4_h_r_30 <X> T_14_23.lc_trk_g2_6
 (25 11)  (733 379)  (733 379)  routing T_14_23.sp4_h_r_30 <X> T_14_23.lc_trk_g2_6
 (0 14)  (708 382)  (708 382)  routing T_14_23.glb_netwk_4 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 382)  (709 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_23

 (21 0)  (783 368)  (783 368)  routing T_15_23.wire_logic_cluster/lc_3/out <X> T_15_23.lc_trk_g0_3
 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (789 368)  (789 368)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 368)  (790 368)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (37 0)  (799 368)  (799 368)  LC_0 Logic Functioning bit
 (38 0)  (800 368)  (800 368)  LC_0 Logic Functioning bit
 (41 0)  (803 368)  (803 368)  LC_0 Logic Functioning bit
 (42 0)  (804 368)  (804 368)  LC_0 Logic Functioning bit
 (44 0)  (806 368)  (806 368)  LC_0 Logic Functioning bit
 (45 0)  (807 368)  (807 368)  LC_0 Logic Functioning bit
 (22 1)  (784 369)  (784 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (785 369)  (785 369)  routing T_15_23.sp12_h_l_17 <X> T_15_23.lc_trk_g0_2
 (25 1)  (787 369)  (787 369)  routing T_15_23.sp12_h_l_17 <X> T_15_23.lc_trk_g0_2
 (32 1)  (794 369)  (794 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 369)  (797 369)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.input_2_0
 (37 1)  (799 369)  (799 369)  LC_0 Logic Functioning bit
 (38 1)  (800 369)  (800 369)  LC_0 Logic Functioning bit
 (41 1)  (803 369)  (803 369)  LC_0 Logic Functioning bit
 (42 1)  (804 369)  (804 369)  LC_0 Logic Functioning bit
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 370)  (779 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 370)  (780 370)  routing T_15_23.wire_logic_cluster/lc_5/out <X> T_15_23.lc_trk_g0_5
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 370)  (798 370)  LC_1 Logic Functioning bit
 (39 2)  (801 370)  (801 370)  LC_1 Logic Functioning bit
 (41 2)  (803 370)  (803 370)  LC_1 Logic Functioning bit
 (42 2)  (804 370)  (804 370)  LC_1 Logic Functioning bit
 (44 2)  (806 370)  (806 370)  LC_1 Logic Functioning bit
 (45 2)  (807 370)  (807 370)  LC_1 Logic Functioning bit
 (30 3)  (792 371)  (792 371)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 371)  (794 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (795 371)  (795 371)  routing T_15_23.lc_trk_g2_1 <X> T_15_23.input_2_1
 (36 3)  (798 371)  (798 371)  LC_1 Logic Functioning bit
 (39 3)  (801 371)  (801 371)  LC_1 Logic Functioning bit
 (41 3)  (803 371)  (803 371)  LC_1 Logic Functioning bit
 (42 3)  (804 371)  (804 371)  LC_1 Logic Functioning bit
 (25 4)  (787 372)  (787 372)  routing T_15_23.wire_logic_cluster/lc_2/out <X> T_15_23.lc_trk_g1_2
 (27 4)  (789 372)  (789 372)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 372)  (791 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 372)  (794 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 372)  (798 372)  LC_2 Logic Functioning bit
 (39 4)  (801 372)  (801 372)  LC_2 Logic Functioning bit
 (41 4)  (803 372)  (803 372)  LC_2 Logic Functioning bit
 (42 4)  (804 372)  (804 372)  LC_2 Logic Functioning bit
 (44 4)  (806 372)  (806 372)  LC_2 Logic Functioning bit
 (45 4)  (807 372)  (807 372)  LC_2 Logic Functioning bit
 (22 5)  (784 373)  (784 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 373)  (792 373)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 373)  (794 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 373)  (797 373)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.input_2_2
 (36 5)  (798 373)  (798 373)  LC_2 Logic Functioning bit
 (39 5)  (801 373)  (801 373)  LC_2 Logic Functioning bit
 (41 5)  (803 373)  (803 373)  LC_2 Logic Functioning bit
 (42 5)  (804 373)  (804 373)  LC_2 Logic Functioning bit
 (25 6)  (787 374)  (787 374)  routing T_15_23.wire_logic_cluster/lc_6/out <X> T_15_23.lc_trk_g1_6
 (29 6)  (791 374)  (791 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 374)  (794 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 374)  (798 374)  LC_3 Logic Functioning bit
 (39 6)  (801 374)  (801 374)  LC_3 Logic Functioning bit
 (41 6)  (803 374)  (803 374)  LC_3 Logic Functioning bit
 (42 6)  (804 374)  (804 374)  LC_3 Logic Functioning bit
 (44 6)  (806 374)  (806 374)  LC_3 Logic Functioning bit
 (45 6)  (807 374)  (807 374)  LC_3 Logic Functioning bit
 (22 7)  (784 375)  (784 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 375)  (792 375)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 375)  (794 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 375)  (797 375)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.input_2_3
 (36 7)  (798 375)  (798 375)  LC_3 Logic Functioning bit
 (39 7)  (801 375)  (801 375)  LC_3 Logic Functioning bit
 (41 7)  (803 375)  (803 375)  LC_3 Logic Functioning bit
 (42 7)  (804 375)  (804 375)  LC_3 Logic Functioning bit
 (17 8)  (779 376)  (779 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 376)  (780 376)  routing T_15_23.wire_logic_cluster/lc_1/out <X> T_15_23.lc_trk_g2_1
 (27 8)  (789 376)  (789 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 376)  (790 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 376)  (792 376)  routing T_15_23.lc_trk_g3_4 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 376)  (798 376)  LC_4 Logic Functioning bit
 (39 8)  (801 376)  (801 376)  LC_4 Logic Functioning bit
 (41 8)  (803 376)  (803 376)  LC_4 Logic Functioning bit
 (42 8)  (804 376)  (804 376)  LC_4 Logic Functioning bit
 (44 8)  (806 376)  (806 376)  LC_4 Logic Functioning bit
 (45 8)  (807 376)  (807 376)  LC_4 Logic Functioning bit
 (32 9)  (794 377)  (794 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (797 377)  (797 377)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.input_2_4
 (36 9)  (798 377)  (798 377)  LC_4 Logic Functioning bit
 (39 9)  (801 377)  (801 377)  LC_4 Logic Functioning bit
 (41 9)  (803 377)  (803 377)  LC_4 Logic Functioning bit
 (42 9)  (804 377)  (804 377)  LC_4 Logic Functioning bit
 (21 10)  (783 378)  (783 378)  routing T_15_23.wire_logic_cluster/lc_7/out <X> T_15_23.lc_trk_g2_7
 (22 10)  (784 378)  (784 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (797 378)  (797 378)  routing T_15_23.lc_trk_g0_5 <X> T_15_23.input_2_5
 (36 10)  (798 378)  (798 378)  LC_5 Logic Functioning bit
 (39 10)  (801 378)  (801 378)  LC_5 Logic Functioning bit
 (41 10)  (803 378)  (803 378)  LC_5 Logic Functioning bit
 (42 10)  (804 378)  (804 378)  LC_5 Logic Functioning bit
 (44 10)  (806 378)  (806 378)  LC_5 Logic Functioning bit
 (45 10)  (807 378)  (807 378)  LC_5 Logic Functioning bit
 (30 11)  (792 379)  (792 379)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 379)  (794 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (798 379)  (798 379)  LC_5 Logic Functioning bit
 (39 11)  (801 379)  (801 379)  LC_5 Logic Functioning bit
 (41 11)  (803 379)  (803 379)  LC_5 Logic Functioning bit
 (42 11)  (804 379)  (804 379)  LC_5 Logic Functioning bit
 (14 12)  (776 380)  (776 380)  routing T_15_23.wire_logic_cluster/lc_0/out <X> T_15_23.lc_trk_g3_0
 (27 12)  (789 380)  (789 380)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 380)  (791 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 380)  (792 380)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 380)  (798 380)  LC_6 Logic Functioning bit
 (39 12)  (801 380)  (801 380)  LC_6 Logic Functioning bit
 (41 12)  (803 380)  (803 380)  LC_6 Logic Functioning bit
 (42 12)  (804 380)  (804 380)  LC_6 Logic Functioning bit
 (44 12)  (806 380)  (806 380)  LC_6 Logic Functioning bit
 (45 12)  (807 380)  (807 380)  LC_6 Logic Functioning bit
 (17 13)  (779 381)  (779 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (792 381)  (792 381)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 381)  (794 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 381)  (797 381)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.input_2_6
 (36 13)  (798 381)  (798 381)  LC_6 Logic Functioning bit
 (39 13)  (801 381)  (801 381)  LC_6 Logic Functioning bit
 (41 13)  (803 381)  (803 381)  LC_6 Logic Functioning bit
 (42 13)  (804 381)  (804 381)  LC_6 Logic Functioning bit
 (0 14)  (762 382)  (762 382)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 382)  (763 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 382)  (776 382)  routing T_15_23.wire_logic_cluster/lc_4/out <X> T_15_23.lc_trk_g3_4
 (15 14)  (777 382)  (777 382)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g3_5
 (16 14)  (778 382)  (778 382)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g3_5
 (17 14)  (779 382)  (779 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 382)  (780 382)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g3_5
 (29 14)  (791 382)  (791 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 382)  (794 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (797 382)  (797 382)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.input_2_7
 (36 14)  (798 382)  (798 382)  LC_7 Logic Functioning bit
 (39 14)  (801 382)  (801 382)  LC_7 Logic Functioning bit
 (41 14)  (803 382)  (803 382)  LC_7 Logic Functioning bit
 (42 14)  (804 382)  (804 382)  LC_7 Logic Functioning bit
 (44 14)  (806 382)  (806 382)  LC_7 Logic Functioning bit
 (45 14)  (807 382)  (807 382)  LC_7 Logic Functioning bit
 (0 15)  (762 383)  (762 383)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 383)  (763 383)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 383)  (779 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (780 383)  (780 383)  routing T_15_23.sp4_h_r_45 <X> T_15_23.lc_trk_g3_5
 (30 15)  (792 383)  (792 383)  routing T_15_23.lc_trk_g0_2 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 383)  (794 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 383)  (795 383)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.input_2_7
 (35 15)  (797 383)  (797 383)  routing T_15_23.lc_trk_g2_7 <X> T_15_23.input_2_7
 (36 15)  (798 383)  (798 383)  LC_7 Logic Functioning bit
 (39 15)  (801 383)  (801 383)  LC_7 Logic Functioning bit
 (41 15)  (803 383)  (803 383)  LC_7 Logic Functioning bit
 (42 15)  (804 383)  (804 383)  LC_7 Logic Functioning bit


LogicTile_16_23

 (26 0)  (842 368)  (842 368)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 368)  (843 368)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 368)  (844 368)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 368)  (847 368)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 368)  (850 368)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 368)  (851 368)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.input_2_0
 (39 0)  (855 368)  (855 368)  LC_0 Logic Functioning bit
 (40 0)  (856 368)  (856 368)  LC_0 Logic Functioning bit
 (42 0)  (858 368)  (858 368)  LC_0 Logic Functioning bit
 (26 1)  (842 369)  (842 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 369)  (843 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 369)  (844 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 369)  (846 369)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 369)  (848 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (853 369)  (853 369)  LC_0 Logic Functioning bit
 (38 1)  (854 369)  (854 369)  LC_0 Logic Functioning bit
 (39 1)  (855 369)  (855 369)  LC_0 Logic Functioning bit
 (40 1)  (856 369)  (856 369)  LC_0 Logic Functioning bit
 (42 1)  (858 369)  (858 369)  LC_0 Logic Functioning bit
 (47 1)  (863 369)  (863 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (3 2)  (819 370)  (819 370)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_l_23
 (14 2)  (830 370)  (830 370)  routing T_16_23.sp12_h_l_3 <X> T_16_23.lc_trk_g0_4
 (25 2)  (841 370)  (841 370)  routing T_16_23.sp4_v_t_3 <X> T_16_23.lc_trk_g0_6
 (14 3)  (830 371)  (830 371)  routing T_16_23.sp12_h_l_3 <X> T_16_23.lc_trk_g0_4
 (15 3)  (831 371)  (831 371)  routing T_16_23.sp12_h_l_3 <X> T_16_23.lc_trk_g0_4
 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (839 371)  (839 371)  routing T_16_23.sp4_v_t_3 <X> T_16_23.lc_trk_g0_6
 (25 3)  (841 371)  (841 371)  routing T_16_23.sp4_v_t_3 <X> T_16_23.lc_trk_g0_6
 (26 4)  (842 372)  (842 372)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 372)  (843 372)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 372)  (844 372)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 372)  (847 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 372)  (851 372)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.input_2_2
 (37 4)  (853 372)  (853 372)  LC_2 Logic Functioning bit
 (38 4)  (854 372)  (854 372)  LC_2 Logic Functioning bit
 (39 4)  (855 372)  (855 372)  LC_2 Logic Functioning bit
 (40 4)  (856 372)  (856 372)  LC_2 Logic Functioning bit
 (42 4)  (858 372)  (858 372)  LC_2 Logic Functioning bit
 (26 5)  (842 373)  (842 373)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 373)  (843 373)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 373)  (844 373)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 373)  (848 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (855 373)  (855 373)  LC_2 Logic Functioning bit
 (40 5)  (856 373)  (856 373)  LC_2 Logic Functioning bit
 (42 5)  (858 373)  (858 373)  LC_2 Logic Functioning bit
 (3 6)  (819 374)  (819 374)  routing T_16_23.sp12_h_r_0 <X> T_16_23.sp12_v_t_23
 (3 7)  (819 375)  (819 375)  routing T_16_23.sp12_h_r_0 <X> T_16_23.sp12_v_t_23
 (15 7)  (831 375)  (831 375)  routing T_16_23.sp4_v_t_9 <X> T_16_23.lc_trk_g1_4
 (16 7)  (832 375)  (832 375)  routing T_16_23.sp4_v_t_9 <X> T_16_23.lc_trk_g1_4
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 8)  (842 376)  (842 376)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (37 8)  (853 376)  (853 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (40 8)  (856 376)  (856 376)  LC_4 Logic Functioning bit
 (42 8)  (858 376)  (858 376)  LC_4 Logic Functioning bit
 (47 8)  (863 376)  (863 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (864 376)  (864 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (842 377)  (842 377)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (38 9)  (854 377)  (854 377)  LC_4 Logic Functioning bit
 (41 9)  (857 377)  (857 377)  LC_4 Logic Functioning bit
 (43 9)  (859 377)  (859 377)  LC_4 Logic Functioning bit
 (53 9)  (869 377)  (869 377)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (821 378)  (821 378)  routing T_16_23.sp4_v_b_6 <X> T_16_23.sp4_h_l_43
 (12 10)  (828 378)  (828 378)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_h_l_45
 (8 12)  (824 380)  (824 380)  routing T_16_23.sp4_v_b_10 <X> T_16_23.sp4_h_r_10
 (9 12)  (825 380)  (825 380)  routing T_16_23.sp4_v_b_10 <X> T_16_23.sp4_h_r_10
 (14 12)  (830 380)  (830 380)  routing T_16_23.rgt_op_0 <X> T_16_23.lc_trk_g3_0
 (25 12)  (841 380)  (841 380)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g3_2
 (15 13)  (831 381)  (831 381)  routing T_16_23.rgt_op_0 <X> T_16_23.lc_trk_g3_0
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (838 381)  (838 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 381)  (839 381)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g3_2
 (24 13)  (840 381)  (840 381)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g3_2
 (25 13)  (841 381)  (841 381)  routing T_16_23.sp4_h_r_42 <X> T_16_23.lc_trk_g3_2
 (21 14)  (837 382)  (837 382)  routing T_16_23.sp4_v_t_26 <X> T_16_23.lc_trk_g3_7
 (22 14)  (838 382)  (838 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 382)  (839 382)  routing T_16_23.sp4_v_t_26 <X> T_16_23.lc_trk_g3_7
 (21 15)  (837 383)  (837 383)  routing T_16_23.sp4_v_t_26 <X> T_16_23.lc_trk_g3_7


LogicTile_17_23

 (14 0)  (888 368)  (888 368)  routing T_17_23.sp4_v_b_8 <X> T_17_23.lc_trk_g0_0
 (16 0)  (890 368)  (890 368)  routing T_17_23.sp4_v_b_9 <X> T_17_23.lc_trk_g0_1
 (17 0)  (891 368)  (891 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (892 368)  (892 368)  routing T_17_23.sp4_v_b_9 <X> T_17_23.lc_trk_g0_1
 (25 0)  (899 368)  (899 368)  routing T_17_23.lft_op_2 <X> T_17_23.lc_trk_g0_2
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 368)  (905 368)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 368)  (909 368)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_0
 (37 0)  (911 368)  (911 368)  LC_0 Logic Functioning bit
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (42 0)  (916 368)  (916 368)  LC_0 Logic Functioning bit
 (45 0)  (919 368)  (919 368)  LC_0 Logic Functioning bit
 (47 0)  (921 368)  (921 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (888 369)  (888 369)  routing T_17_23.sp4_v_b_8 <X> T_17_23.lc_trk_g0_0
 (16 1)  (890 369)  (890 369)  routing T_17_23.sp4_v_b_8 <X> T_17_23.lc_trk_g0_0
 (17 1)  (891 369)  (891 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (892 369)  (892 369)  routing T_17_23.sp4_v_b_9 <X> T_17_23.lc_trk_g0_1
 (22 1)  (896 369)  (896 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 369)  (898 369)  routing T_17_23.lft_op_2 <X> T_17_23.lc_trk_g0_2
 (26 1)  (900 369)  (900 369)  routing T_17_23.lc_trk_g0_2 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 369)  (906 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (907 369)  (907 369)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_0
 (36 1)  (910 369)  (910 369)  LC_0 Logic Functioning bit
 (41 1)  (915 369)  (915 369)  LC_0 Logic Functioning bit
 (43 1)  (917 369)  (917 369)  LC_0 Logic Functioning bit
 (48 1)  (922 369)  (922 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (890 370)  (890 370)  routing T_17_23.sp4_v_b_5 <X> T_17_23.lc_trk_g0_5
 (17 2)  (891 370)  (891 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (892 370)  (892 370)  routing T_17_23.sp4_v_b_5 <X> T_17_23.lc_trk_g0_5
 (21 2)  (895 370)  (895 370)  routing T_17_23.sp4_h_l_10 <X> T_17_23.lc_trk_g0_7
 (22 2)  (896 370)  (896 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (897 370)  (897 370)  routing T_17_23.sp4_h_l_10 <X> T_17_23.lc_trk_g0_7
 (24 2)  (898 370)  (898 370)  routing T_17_23.sp4_h_l_10 <X> T_17_23.lc_trk_g0_7
 (21 3)  (895 371)  (895 371)  routing T_17_23.sp4_h_l_10 <X> T_17_23.lc_trk_g0_7
 (8 9)  (882 377)  (882 377)  routing T_17_23.sp4_h_l_42 <X> T_17_23.sp4_v_b_7
 (9 9)  (883 377)  (883 377)  routing T_17_23.sp4_h_l_42 <X> T_17_23.sp4_v_b_7
 (14 11)  (888 379)  (888 379)  routing T_17_23.sp4_h_l_17 <X> T_17_23.lc_trk_g2_4
 (15 11)  (889 379)  (889 379)  routing T_17_23.sp4_h_l_17 <X> T_17_23.lc_trk_g2_4
 (16 11)  (890 379)  (890 379)  routing T_17_23.sp4_h_l_17 <X> T_17_23.lc_trk_g2_4
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (11 12)  (885 380)  (885 380)  routing T_17_23.sp4_v_t_45 <X> T_17_23.sp4_v_b_11
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 380)  (904 380)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 380)  (905 380)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (909 380)  (909 380)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_6
 (37 12)  (911 380)  (911 380)  LC_6 Logic Functioning bit
 (39 12)  (913 380)  (913 380)  LC_6 Logic Functioning bit
 (42 12)  (916 380)  (916 380)  LC_6 Logic Functioning bit
 (45 12)  (919 380)  (919 380)  LC_6 Logic Functioning bit
 (51 12)  (925 380)  (925 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (886 381)  (886 381)  routing T_17_23.sp4_v_t_45 <X> T_17_23.sp4_v_b_11
 (29 13)  (903 381)  (903 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 381)  (905 381)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 381)  (906 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (907 381)  (907 381)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_6
 (36 13)  (910 381)  (910 381)  LC_6 Logic Functioning bit
 (39 13)  (913 381)  (913 381)  LC_6 Logic Functioning bit
 (43 13)  (917 381)  (917 381)  LC_6 Logic Functioning bit
 (48 13)  (922 381)  (922 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (874 382)  (874 382)  routing T_17_23.glb_netwk_4 <X> T_17_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 382)  (875 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_23

 (2 0)  (930 368)  (930 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (15 0)  (943 368)  (943 368)  routing T_18_23.top_op_1 <X> T_18_23.lc_trk_g0_1
 (17 0)  (945 368)  (945 368)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (946 369)  (946 369)  routing T_18_23.top_op_1 <X> T_18_23.lc_trk_g0_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 372)  (961 372)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 372)  (962 372)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 372)  (963 372)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_2
 (37 4)  (965 372)  (965 372)  LC_2 Logic Functioning bit
 (39 4)  (967 372)  (967 372)  LC_2 Logic Functioning bit
 (40 4)  (968 372)  (968 372)  LC_2 Logic Functioning bit
 (42 4)  (970 372)  (970 372)  LC_2 Logic Functioning bit
 (43 4)  (971 372)  (971 372)  LC_2 Logic Functioning bit
 (26 5)  (954 373)  (954 373)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 373)  (955 373)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 373)  (956 373)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 373)  (960 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (961 373)  (961 373)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_2
 (34 5)  (962 373)  (962 373)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.input_2_2
 (39 5)  (967 373)  (967 373)  LC_2 Logic Functioning bit
 (40 5)  (968 373)  (968 373)  LC_2 Logic Functioning bit
 (42 5)  (970 373)  (970 373)  LC_2 Logic Functioning bit
 (3 10)  (931 378)  (931 378)  routing T_18_23.sp12_h_r_1 <X> T_18_23.sp12_h_l_22
 (21 10)  (949 378)  (949 378)  routing T_18_23.bnl_op_7 <X> T_18_23.lc_trk_g2_7
 (22 10)  (950 378)  (950 378)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (954 378)  (954 378)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 378)  (955 378)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 378)  (956 378)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 378)  (958 378)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 378)  (961 378)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 378)  (962 378)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (39 10)  (967 378)  (967 378)  LC_5 Logic Functioning bit
 (40 10)  (968 378)  (968 378)  LC_5 Logic Functioning bit
 (42 10)  (970 378)  (970 378)  LC_5 Logic Functioning bit
 (3 11)  (931 379)  (931 379)  routing T_18_23.sp12_h_r_1 <X> T_18_23.sp12_h_l_22
 (21 11)  (949 379)  (949 379)  routing T_18_23.bnl_op_7 <X> T_18_23.lc_trk_g2_7
 (26 11)  (954 379)  (954 379)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 379)  (956 379)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 379)  (957 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 379)  (959 379)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 379)  (960 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (961 379)  (961 379)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.input_2_5
 (34 11)  (962 379)  (962 379)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.input_2_5
 (36 11)  (964 379)  (964 379)  LC_5 Logic Functioning bit
 (38 11)  (966 379)  (966 379)  LC_5 Logic Functioning bit
 (39 11)  (967 379)  (967 379)  LC_5 Logic Functioning bit
 (41 11)  (969 379)  (969 379)  LC_5 Logic Functioning bit
 (43 11)  (971 379)  (971 379)  LC_5 Logic Functioning bit
 (3 12)  (931 380)  (931 380)  routing T_18_23.sp12_v_b_1 <X> T_18_23.sp12_h_r_1
 (22 12)  (950 380)  (950 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 380)  (951 380)  routing T_18_23.sp12_v_b_19 <X> T_18_23.lc_trk_g3_3
 (3 13)  (931 381)  (931 381)  routing T_18_23.sp12_v_b_1 <X> T_18_23.sp12_h_r_1
 (16 13)  (944 381)  (944 381)  routing T_18_23.sp12_v_b_8 <X> T_18_23.lc_trk_g3_0
 (17 13)  (945 381)  (945 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (949 381)  (949 381)  routing T_18_23.sp12_v_b_19 <X> T_18_23.lc_trk_g3_3
 (17 14)  (945 382)  (945 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (946 383)  (946 383)  routing T_18_23.sp4_r_v_b_45 <X> T_18_23.lc_trk_g3_5


LogicTile_19_23

 (11 2)  (993 370)  (993 370)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_v_t_39
 (12 3)  (994 371)  (994 371)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_v_t_39
 (10 6)  (992 374)  (992 374)  routing T_19_23.sp4_v_b_11 <X> T_19_23.sp4_h_l_41


LogicTile_20_23

 (3 7)  (1039 375)  (1039 375)  routing T_20_23.sp12_h_l_23 <X> T_20_23.sp12_v_t_23


LogicTile_21_23

 (11 0)  (1101 368)  (1101 368)  routing T_21_23.sp4_v_t_43 <X> T_21_23.sp4_v_b_2
 (13 0)  (1103 368)  (1103 368)  routing T_21_23.sp4_v_t_43 <X> T_21_23.sp4_v_b_2
 (13 4)  (1103 372)  (1103 372)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_b_5
 (12 5)  (1102 373)  (1102 373)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_b_5


LogicTile_22_23

 (2 4)  (1146 372)  (1146 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (1147 372)  (1147 372)  routing T_22_23.sp12_v_t_23 <X> T_22_23.sp12_h_r_0


RAM_Tile_25_23

 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (1322 370)  (1322 370)  routing T_25_23.sp4_v_b_5 <X> T_25_23.lc_trk_g0_5
 (17 2)  (1323 370)  (1323 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1324 370)  (1324 370)  routing T_25_23.sp4_v_b_5 <X> T_25_23.lc_trk_g0_5
 (9 3)  (1315 371)  (1315 371)  routing T_25_23.sp4_v_b_5 <X> T_25_23.sp4_v_t_36
 (10 3)  (1316 371)  (1316 371)  routing T_25_23.sp4_v_b_5 <X> T_25_23.sp4_v_t_36
 (3 7)  (1309 375)  (1309 375)  routing T_25_23.sp12_h_l_23 <X> T_25_23.sp12_v_t_23
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g0_5 <X> T_25_23.wire_bram/ram/WDATA_11
 (39 9)  (1345 377)  (1345 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (17 11)  (1323 379)  (1323 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (9 12)  (1315 380)  (1315 380)  routing T_25_23.sp4_h_l_42 <X> T_25_23.sp4_h_r_10
 (10 12)  (1316 380)  (1316 380)  routing T_25_23.sp4_h_l_42 <X> T_25_23.sp4_h_r_10
 (11 12)  (1317 380)  (1317 380)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_v_b_11
 (12 13)  (1318 381)  (1318 381)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_v_b_11
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE


LogicTile_26_23

 (3 14)  (1351 382)  (1351 382)  routing T_26_23.sp12_h_r_1 <X> T_26_23.sp12_v_t_22
 (3 15)  (1351 383)  (1351 383)  routing T_26_23.sp12_h_r_1 <X> T_26_23.sp12_v_t_22


LogicTile_28_23

 (3 5)  (1459 373)  (1459 373)  routing T_28_23.sp12_h_l_23 <X> T_28_23.sp12_h_r_0


LogicTile_29_23

 (4 9)  (1514 377)  (1514 377)  routing T_29_23.sp4_h_l_47 <X> T_29_23.sp4_h_r_6
 (6 9)  (1516 377)  (1516 377)  routing T_29_23.sp4_h_l_47 <X> T_29_23.sp4_h_r_6
 (4 10)  (1514 378)  (1514 378)  routing T_29_23.sp4_h_r_6 <X> T_29_23.sp4_v_t_43
 (5 11)  (1515 379)  (1515 379)  routing T_29_23.sp4_h_r_6 <X> T_29_23.sp4_v_t_43
 (2 14)  (1512 382)  (1512 382)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_23

 (3 13)  (1567 381)  (1567 381)  routing T_30_23.sp12_h_l_22 <X> T_30_23.sp12_h_r_1


LogicTile_31_23

 (25 0)  (1643 368)  (1643 368)  routing T_31_23.sp12_h_r_2 <X> T_31_23.lc_trk_g0_2
 (27 0)  (1645 368)  (1645 368)  routing T_31_23.lc_trk_g1_0 <X> T_31_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1647 368)  (1647 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1649 368)  (1649 368)  routing T_31_23.lc_trk_g2_7 <X> T_31_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1650 368)  (1650 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1651 368)  (1651 368)  routing T_31_23.lc_trk_g2_7 <X> T_31_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (1655 368)  (1655 368)  LC_0 Logic Functioning bit
 (39 0)  (1657 368)  (1657 368)  LC_0 Logic Functioning bit
 (44 0)  (1662 368)  (1662 368)  LC_0 Logic Functioning bit
 (45 0)  (1663 368)  (1663 368)  LC_0 Logic Functioning bit
 (52 0)  (1670 368)  (1670 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (1622 369)  (1622 369)  routing T_31_23.sp4_v_t_42 <X> T_31_23.sp4_h_r_0
 (22 1)  (1640 369)  (1640 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (1642 369)  (1642 369)  routing T_31_23.sp12_h_r_2 <X> T_31_23.lc_trk_g0_2
 (25 1)  (1643 369)  (1643 369)  routing T_31_23.sp12_h_r_2 <X> T_31_23.lc_trk_g0_2
 (26 1)  (1644 369)  (1644 369)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (1645 369)  (1645 369)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1646 369)  (1646 369)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1647 369)  (1647 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1649 369)  (1649 369)  routing T_31_23.lc_trk_g2_7 <X> T_31_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1650 369)  (1650 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1653 369)  (1653 369)  routing T_31_23.lc_trk_g0_2 <X> T_31_23.input_2_0
 (41 1)  (1659 369)  (1659 369)  LC_0 Logic Functioning bit
 (43 1)  (1661 369)  (1661 369)  LC_0 Logic Functioning bit
 (0 2)  (1618 370)  (1618 370)  routing T_31_23.glb_netwk_6 <X> T_31_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1619 370)  (1619 370)  routing T_31_23.glb_netwk_6 <X> T_31_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1620 370)  (1620 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1645 370)  (1645 370)  routing T_31_23.lc_trk_g3_1 <X> T_31_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1646 370)  (1646 370)  routing T_31_23.lc_trk_g3_1 <X> T_31_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1647 370)  (1647 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1650 370)  (1650 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1655 370)  (1655 370)  LC_1 Logic Functioning bit
 (39 2)  (1657 370)  (1657 370)  LC_1 Logic Functioning bit
 (44 2)  (1662 370)  (1662 370)  LC_1 Logic Functioning bit
 (45 2)  (1663 370)  (1663 370)  LC_1 Logic Functioning bit
 (47 2)  (1665 370)  (1665 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (1645 371)  (1645 371)  routing T_31_23.lc_trk_g3_0 <X> T_31_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1646 371)  (1646 371)  routing T_31_23.lc_trk_g3_0 <X> T_31_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1647 371)  (1647 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (1659 371)  (1659 371)  LC_1 Logic Functioning bit
 (43 3)  (1661 371)  (1661 371)  LC_1 Logic Functioning bit
 (14 4)  (1632 372)  (1632 372)  routing T_31_23.wire_logic_cluster/lc_0/out <X> T_31_23.lc_trk_g1_0
 (21 4)  (1639 372)  (1639 372)  routing T_31_23.wire_logic_cluster/lc_3/out <X> T_31_23.lc_trk_g1_3
 (22 4)  (1640 372)  (1640 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1643 372)  (1643 372)  routing T_31_23.wire_logic_cluster/lc_2/out <X> T_31_23.lc_trk_g1_2
 (27 4)  (1645 372)  (1645 372)  routing T_31_23.lc_trk_g1_2 <X> T_31_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1647 372)  (1647 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1650 372)  (1650 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1655 372)  (1655 372)  LC_2 Logic Functioning bit
 (39 4)  (1657 372)  (1657 372)  LC_2 Logic Functioning bit
 (44 4)  (1662 372)  (1662 372)  LC_2 Logic Functioning bit
 (45 4)  (1663 372)  (1663 372)  LC_2 Logic Functioning bit
 (51 4)  (1669 372)  (1669 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (1635 373)  (1635 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1640 373)  (1640 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1644 373)  (1644 373)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1645 373)  (1645 373)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1646 373)  (1646 373)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1647 373)  (1647 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1648 373)  (1648 373)  routing T_31_23.lc_trk_g1_2 <X> T_31_23.wire_logic_cluster/lc_2/in_1
 (41 5)  (1659 373)  (1659 373)  LC_2 Logic Functioning bit
 (43 5)  (1661 373)  (1661 373)  LC_2 Logic Functioning bit
 (17 6)  (1635 374)  (1635 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1636 374)  (1636 374)  routing T_31_23.wire_logic_cluster/lc_5/out <X> T_31_23.lc_trk_g1_5
 (25 6)  (1643 374)  (1643 374)  routing T_31_23.wire_logic_cluster/lc_6/out <X> T_31_23.lc_trk_g1_6
 (27 6)  (1645 374)  (1645 374)  routing T_31_23.lc_trk_g1_3 <X> T_31_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1647 374)  (1647 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1650 374)  (1650 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1655 374)  (1655 374)  LC_3 Logic Functioning bit
 (39 6)  (1657 374)  (1657 374)  LC_3 Logic Functioning bit
 (44 6)  (1662 374)  (1662 374)  LC_3 Logic Functioning bit
 (45 6)  (1663 374)  (1663 374)  LC_3 Logic Functioning bit
 (22 7)  (1640 375)  (1640 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (1645 375)  (1645 375)  routing T_31_23.lc_trk_g3_0 <X> T_31_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (1646 375)  (1646 375)  routing T_31_23.lc_trk_g3_0 <X> T_31_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1647 375)  (1647 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1648 375)  (1648 375)  routing T_31_23.lc_trk_g1_3 <X> T_31_23.wire_logic_cluster/lc_3/in_1
 (41 7)  (1659 375)  (1659 375)  LC_3 Logic Functioning bit
 (43 7)  (1661 375)  (1661 375)  LC_3 Logic Functioning bit
 (48 7)  (1666 375)  (1666 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (1645 376)  (1645 376)  routing T_31_23.lc_trk_g3_4 <X> T_31_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1646 376)  (1646 376)  routing T_31_23.lc_trk_g3_4 <X> T_31_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1647 376)  (1647 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1648 376)  (1648 376)  routing T_31_23.lc_trk_g3_4 <X> T_31_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1650 376)  (1650 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1655 376)  (1655 376)  LC_4 Logic Functioning bit
 (39 8)  (1657 376)  (1657 376)  LC_4 Logic Functioning bit
 (44 8)  (1662 376)  (1662 376)  LC_4 Logic Functioning bit
 (45 8)  (1663 376)  (1663 376)  LC_4 Logic Functioning bit
 (26 9)  (1644 377)  (1644 377)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (1645 377)  (1645 377)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1646 377)  (1646 377)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1647 377)  (1647 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (1659 377)  (1659 377)  LC_4 Logic Functioning bit
 (43 9)  (1661 377)  (1661 377)  LC_4 Logic Functioning bit
 (46 9)  (1664 377)  (1664 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (1639 378)  (1639 378)  routing T_31_23.sp4_h_l_34 <X> T_31_23.lc_trk_g2_7
 (22 10)  (1640 378)  (1640 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1641 378)  (1641 378)  routing T_31_23.sp4_h_l_34 <X> T_31_23.lc_trk_g2_7
 (24 10)  (1642 378)  (1642 378)  routing T_31_23.sp4_h_l_34 <X> T_31_23.lc_trk_g2_7
 (27 10)  (1645 378)  (1645 378)  routing T_31_23.lc_trk_g1_5 <X> T_31_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1647 378)  (1647 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1648 378)  (1648 378)  routing T_31_23.lc_trk_g1_5 <X> T_31_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1650 378)  (1650 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1655 378)  (1655 378)  LC_5 Logic Functioning bit
 (39 10)  (1657 378)  (1657 378)  LC_5 Logic Functioning bit
 (44 10)  (1662 378)  (1662 378)  LC_5 Logic Functioning bit
 (45 10)  (1663 378)  (1663 378)  LC_5 Logic Functioning bit
 (21 11)  (1639 379)  (1639 379)  routing T_31_23.sp4_h_l_34 <X> T_31_23.lc_trk_g2_7
 (27 11)  (1645 379)  (1645 379)  routing T_31_23.lc_trk_g3_0 <X> T_31_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (1646 379)  (1646 379)  routing T_31_23.lc_trk_g3_0 <X> T_31_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1647 379)  (1647 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (41 11)  (1659 379)  (1659 379)  LC_5 Logic Functioning bit
 (43 11)  (1661 379)  (1661 379)  LC_5 Logic Functioning bit
 (51 11)  (1669 379)  (1669 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (1635 380)  (1635 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1636 380)  (1636 380)  routing T_31_23.wire_logic_cluster/lc_1/out <X> T_31_23.lc_trk_g3_1
 (22 12)  (1640 380)  (1640 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1645 380)  (1645 380)  routing T_31_23.lc_trk_g1_6 <X> T_31_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1647 380)  (1647 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1648 380)  (1648 380)  routing T_31_23.lc_trk_g1_6 <X> T_31_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1650 380)  (1650 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1655 380)  (1655 380)  LC_6 Logic Functioning bit
 (39 12)  (1657 380)  (1657 380)  LC_6 Logic Functioning bit
 (44 12)  (1662 380)  (1662 380)  LC_6 Logic Functioning bit
 (45 12)  (1663 380)  (1663 380)  LC_6 Logic Functioning bit
 (52 12)  (1670 380)  (1670 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (1635 381)  (1635 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (1644 381)  (1644 381)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (1645 381)  (1645 381)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1646 381)  (1646 381)  routing T_31_23.lc_trk_g3_3 <X> T_31_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1647 381)  (1647 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1648 381)  (1648 381)  routing T_31_23.lc_trk_g1_6 <X> T_31_23.wire_logic_cluster/lc_6/in_1
 (41 13)  (1659 381)  (1659 381)  LC_6 Logic Functioning bit
 (43 13)  (1661 381)  (1661 381)  LC_6 Logic Functioning bit
 (0 14)  (1618 382)  (1618 382)  routing T_31_23.glb_netwk_4 <X> T_31_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1619 382)  (1619 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1632 382)  (1632 382)  routing T_31_23.wire_logic_cluster/lc_4/out <X> T_31_23.lc_trk_g3_4
 (21 14)  (1639 382)  (1639 382)  routing T_31_23.wire_logic_cluster/lc_7/out <X> T_31_23.lc_trk_g3_7
 (22 14)  (1640 382)  (1640 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1645 382)  (1645 382)  routing T_31_23.lc_trk_g3_7 <X> T_31_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1646 382)  (1646 382)  routing T_31_23.lc_trk_g3_7 <X> T_31_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1647 382)  (1647 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1648 382)  (1648 382)  routing T_31_23.lc_trk_g3_7 <X> T_31_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1650 382)  (1650 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1655 382)  (1655 382)  LC_7 Logic Functioning bit
 (39 14)  (1657 382)  (1657 382)  LC_7 Logic Functioning bit
 (44 14)  (1662 382)  (1662 382)  LC_7 Logic Functioning bit
 (45 14)  (1663 382)  (1663 382)  LC_7 Logic Functioning bit
 (52 14)  (1670 382)  (1670 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (1635 383)  (1635 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (1645 383)  (1645 383)  routing T_31_23.lc_trk_g3_0 <X> T_31_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1646 383)  (1646 383)  routing T_31_23.lc_trk_g3_0 <X> T_31_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1647 383)  (1647 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1648 383)  (1648 383)  routing T_31_23.lc_trk_g3_7 <X> T_31_23.wire_logic_cluster/lc_7/in_1
 (41 15)  (1659 383)  (1659 383)  LC_7 Logic Functioning bit
 (43 15)  (1661 383)  (1661 383)  LC_7 Logic Functioning bit


LogicTile_32_23

 (26 6)  (1698 374)  (1698 374)  routing T_32_23.lc_trk_g1_4 <X> T_32_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (1699 374)  (1699 374)  routing T_32_23.lc_trk_g3_3 <X> T_32_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1700 374)  (1700 374)  routing T_32_23.lc_trk_g3_3 <X> T_32_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1701 374)  (1701 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1704 374)  (1704 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1705 374)  (1705 374)  routing T_32_23.lc_trk_g2_2 <X> T_32_23.wire_logic_cluster/lc_3/in_3
 (40 6)  (1712 374)  (1712 374)  LC_3 Logic Functioning bit
 (52 6)  (1724 374)  (1724 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (1686 375)  (1686 375)  routing T_32_23.sp12_h_r_20 <X> T_32_23.lc_trk_g1_4
 (16 7)  (1688 375)  (1688 375)  routing T_32_23.sp12_h_r_20 <X> T_32_23.lc_trk_g1_4
 (17 7)  (1689 375)  (1689 375)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (1699 375)  (1699 375)  routing T_32_23.lc_trk_g1_4 <X> T_32_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1701 375)  (1701 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1702 375)  (1702 375)  routing T_32_23.lc_trk_g3_3 <X> T_32_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (1703 375)  (1703 375)  routing T_32_23.lc_trk_g2_2 <X> T_32_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1704 375)  (1704 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1705 375)  (1705 375)  routing T_32_23.lc_trk_g3_2 <X> T_32_23.input_2_3
 (34 7)  (1706 375)  (1706 375)  routing T_32_23.lc_trk_g3_2 <X> T_32_23.input_2_3
 (35 7)  (1707 375)  (1707 375)  routing T_32_23.lc_trk_g3_2 <X> T_32_23.input_2_3
 (25 8)  (1697 376)  (1697 376)  routing T_32_23.sp4_v_b_26 <X> T_32_23.lc_trk_g2_2
 (22 9)  (1694 377)  (1694 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1695 377)  (1695 377)  routing T_32_23.sp4_v_b_26 <X> T_32_23.lc_trk_g2_2
 (22 12)  (1694 380)  (1694 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1695 380)  (1695 380)  routing T_32_23.sp12_v_b_11 <X> T_32_23.lc_trk_g3_3
 (25 12)  (1697 380)  (1697 380)  routing T_32_23.rgt_op_2 <X> T_32_23.lc_trk_g3_2
 (22 13)  (1694 381)  (1694 381)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1696 381)  (1696 381)  routing T_32_23.rgt_op_2 <X> T_32_23.lc_trk_g3_2


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (6 1)  (1732 369)  (1732 369)  routing T_33_23.span12_horz_8 <X> T_33_23.lc_trk_g0_0
 (7 1)  (1733 369)  (1733 369)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_8 lc_trk_g0_0
 (5 4)  (1731 372)  (1731 372)  routing T_33_23.span4_horz_21 <X> T_33_23.lc_trk_g0_5
 (6 4)  (1732 372)  (1732 372)  routing T_33_23.span4_horz_21 <X> T_33_23.lc_trk_g0_5
 (7 4)  (1733 372)  (1733 372)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_21 lc_trk_g0_5
 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 375)  (1739 375)  routing T_33_23.span4_horz_13 <X> T_33_23.span4_vert_b_2
 (14 7)  (1740 375)  (1740 375)  routing T_33_23.span4_horz_13 <X> T_33_23.span4_vert_b_2
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g0_5 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 380)  (1738 380)  routing T_33_23.span4_horz_43 <X> T_33_23.span4_vert_t_15
 (13 13)  (1739 381)  (1739 381)  routing T_33_23.span4_horz_43 <X> T_33_23.span4_vert_b_3
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (7 0)  (10 352)  (10 352)  Enable bit of Mux _local_links/g0_mux_1 => logic_op_rgt_1 lc_trk_g0_1
 (8 0)  (9 352)  (9 352)  routing T_0_22.logic_op_rgt_1 <X> T_0_22.lc_trk_g0_1
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 353)  (9 353)  routing T_0_22.logic_op_rgt_1 <X> T_0_22.lc_trk_g0_1
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_1_22

 (32 2)  (50 354)  (50 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 354)  (51 354)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 354)  (55 354)  LC_1 Logic Functioning bit
 (39 2)  (57 354)  (57 354)  LC_1 Logic Functioning bit
 (40 2)  (58 354)  (58 354)  LC_1 Logic Functioning bit
 (41 2)  (59 354)  (59 354)  LC_1 Logic Functioning bit
 (42 2)  (60 354)  (60 354)  LC_1 Logic Functioning bit
 (43 2)  (61 354)  (61 354)  LC_1 Logic Functioning bit
 (27 3)  (45 355)  (45 355)  routing T_1_22.lc_trk_g1_0 <X> T_1_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 355)  (47 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 355)  (49 355)  routing T_1_22.lc_trk_g2_2 <X> T_1_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 355)  (54 355)  LC_1 Logic Functioning bit
 (38 3)  (56 355)  (56 355)  LC_1 Logic Functioning bit
 (40 3)  (58 355)  (58 355)  LC_1 Logic Functioning bit
 (41 3)  (59 355)  (59 355)  LC_1 Logic Functioning bit
 (42 3)  (60 355)  (60 355)  LC_1 Logic Functioning bit
 (43 3)  (61 355)  (61 355)  LC_1 Logic Functioning bit
 (14 5)  (32 357)  (32 357)  routing T_1_22.sp4_r_v_b_24 <X> T_1_22.lc_trk_g1_0
 (17 5)  (35 357)  (35 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (25 8)  (43 360)  (43 360)  routing T_1_22.bnl_op_2 <X> T_1_22.lc_trk_g2_2
 (22 9)  (40 361)  (40 361)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (43 361)  (43 361)  routing T_1_22.bnl_op_2 <X> T_1_22.lc_trk_g2_2


LogicTile_15_22

 (22 2)  (784 354)  (784 354)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 4)  (789 356)  (789 356)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 356)  (790 356)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 356)  (793 356)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (39 4)  (801 356)  (801 356)  LC_2 Logic Functioning bit
 (41 4)  (803 356)  (803 356)  LC_2 Logic Functioning bit
 (43 4)  (805 356)  (805 356)  LC_2 Logic Functioning bit
 (53 4)  (815 356)  (815 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (31 5)  (793 357)  (793 357)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 357)  (798 357)  LC_2 Logic Functioning bit
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (38 5)  (800 357)  (800 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (41 5)  (803 357)  (803 357)  LC_2 Logic Functioning bit
 (43 5)  (805 357)  (805 357)  LC_2 Logic Functioning bit
 (51 5)  (813 357)  (813 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (1 12)  (763 364)  (763 364)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (1 13)  (763 365)  (763 365)  routing T_15_22.glb_netwk_4 <X> T_15_22.glb2local_3
 (14 13)  (776 365)  (776 365)  routing T_15_22.sp4_h_r_24 <X> T_15_22.lc_trk_g3_0
 (15 13)  (777 365)  (777 365)  routing T_15_22.sp4_h_r_24 <X> T_15_22.lc_trk_g3_0
 (16 13)  (778 365)  (778 365)  routing T_15_22.sp4_h_r_24 <X> T_15_22.lc_trk_g3_0
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0


LogicTile_16_22

 (27 0)  (843 352)  (843 352)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 352)  (844 352)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 352)  (846 352)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 352)  (852 352)  LC_0 Logic Functioning bit
 (37 0)  (853 352)  (853 352)  LC_0 Logic Functioning bit
 (38 0)  (854 352)  (854 352)  LC_0 Logic Functioning bit
 (39 0)  (855 352)  (855 352)  LC_0 Logic Functioning bit
 (44 0)  (860 352)  (860 352)  LC_0 Logic Functioning bit
 (30 1)  (846 353)  (846 353)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (40 1)  (856 353)  (856 353)  LC_0 Logic Functioning bit
 (41 1)  (857 353)  (857 353)  LC_0 Logic Functioning bit
 (42 1)  (858 353)  (858 353)  LC_0 Logic Functioning bit
 (43 1)  (859 353)  (859 353)  LC_0 Logic Functioning bit
 (49 1)  (865 353)  (865 353)  Carry_In_Mux bit 

 (13 2)  (829 354)  (829 354)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_v_t_39
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (44 2)  (860 354)  (860 354)  LC_1 Logic Functioning bit
 (12 3)  (828 355)  (828 355)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_v_t_39
 (30 3)  (846 355)  (846 355)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (856 355)  (856 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (25 4)  (841 356)  (841 356)  routing T_16_22.sp4_h_r_10 <X> T_16_22.lc_trk_g1_2
 (28 4)  (844 356)  (844 356)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (38 4)  (854 356)  (854 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (44 4)  (860 356)  (860 356)  LC_2 Logic Functioning bit
 (22 5)  (838 357)  (838 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (839 357)  (839 357)  routing T_16_22.sp4_h_r_10 <X> T_16_22.lc_trk_g1_2
 (24 5)  (840 357)  (840 357)  routing T_16_22.sp4_h_r_10 <X> T_16_22.lc_trk_g1_2
 (30 5)  (846 357)  (846 357)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 357)  (856 357)  LC_2 Logic Functioning bit
 (41 5)  (857 357)  (857 357)  LC_2 Logic Functioning bit
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (43 5)  (859 357)  (859 357)  LC_2 Logic Functioning bit
 (48 5)  (864 357)  (864 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (843 358)  (843 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 358)  (844 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 358)  (846 358)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (38 6)  (854 358)  (854 358)  LC_3 Logic Functioning bit
 (39 6)  (855 358)  (855 358)  LC_3 Logic Functioning bit
 (44 6)  (860 358)  (860 358)  LC_3 Logic Functioning bit
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g3_7 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 359)  (856 359)  LC_3 Logic Functioning bit
 (41 7)  (857 359)  (857 359)  LC_3 Logic Functioning bit
 (42 7)  (858 359)  (858 359)  LC_3 Logic Functioning bit
 (43 7)  (859 359)  (859 359)  LC_3 Logic Functioning bit
 (22 8)  (838 360)  (838 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (843 360)  (843 360)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 360)  (852 360)  LC_4 Logic Functioning bit
 (37 8)  (853 360)  (853 360)  LC_4 Logic Functioning bit
 (38 8)  (854 360)  (854 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (44 8)  (860 360)  (860 360)  LC_4 Logic Functioning bit
 (30 9)  (846 361)  (846 361)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (40 9)  (856 361)  (856 361)  LC_4 Logic Functioning bit
 (41 9)  (857 361)  (857 361)  LC_4 Logic Functioning bit
 (42 9)  (858 361)  (858 361)  LC_4 Logic Functioning bit
 (43 9)  (859 361)  (859 361)  LC_4 Logic Functioning bit
 (46 9)  (862 361)  (862 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (843 362)  (843 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 362)  (846 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (853 362)  (853 362)  LC_5 Logic Functioning bit
 (39 10)  (855 362)  (855 362)  LC_5 Logic Functioning bit
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (43 10)  (859 362)  (859 362)  LC_5 Logic Functioning bit
 (51 10)  (867 362)  (867 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (41 11)  (857 363)  (857 363)  LC_5 Logic Functioning bit
 (43 11)  (859 363)  (859 363)  LC_5 Logic Functioning bit
 (21 12)  (837 364)  (837 364)  routing T_16_22.bnl_op_3 <X> T_16_22.lc_trk_g3_3
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (837 365)  (837 365)  routing T_16_22.bnl_op_3 <X> T_16_22.lc_trk_g3_3
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (837 366)  (837 366)  routing T_16_22.rgt_op_7 <X> T_16_22.lc_trk_g3_7
 (22 14)  (838 366)  (838 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 366)  (840 366)  routing T_16_22.rgt_op_7 <X> T_16_22.lc_trk_g3_7
 (25 14)  (841 366)  (841 366)  routing T_16_22.bnl_op_6 <X> T_16_22.lc_trk_g3_6
 (18 15)  (834 367)  (834 367)  routing T_16_22.sp4_r_v_b_45 <X> T_16_22.lc_trk_g3_5
 (22 15)  (838 367)  (838 367)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 367)  (841 367)  routing T_16_22.bnl_op_6 <X> T_16_22.lc_trk_g3_6


LogicTile_17_22

 (15 1)  (889 353)  (889 353)  routing T_17_22.sp4_v_t_5 <X> T_17_22.lc_trk_g0_0
 (16 1)  (890 353)  (890 353)  routing T_17_22.sp4_v_t_5 <X> T_17_22.lc_trk_g0_0
 (17 1)  (891 353)  (891 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 354)  (879 354)  routing T_17_22.sp4_v_b_0 <X> T_17_22.sp4_h_l_37
 (21 4)  (895 356)  (895 356)  routing T_17_22.lft_op_3 <X> T_17_22.lc_trk_g1_3
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 356)  (898 356)  routing T_17_22.lft_op_3 <X> T_17_22.lc_trk_g1_3
 (21 8)  (895 360)  (895 360)  routing T_17_22.sp4_h_r_35 <X> T_17_22.lc_trk_g2_3
 (22 8)  (896 360)  (896 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 360)  (897 360)  routing T_17_22.sp4_h_r_35 <X> T_17_22.lc_trk_g2_3
 (24 8)  (898 360)  (898 360)  routing T_17_22.sp4_h_r_35 <X> T_17_22.lc_trk_g2_3
 (15 10)  (889 362)  (889 362)  routing T_17_22.tnr_op_5 <X> T_17_22.lc_trk_g2_5
 (17 10)  (891 362)  (891 362)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (0 14)  (874 366)  (874 366)  routing T_17_22.glb_netwk_4 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (900 366)  (900 366)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 366)  (908 366)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 366)  (911 366)  LC_7 Logic Functioning bit
 (39 14)  (913 366)  (913 366)  LC_7 Logic Functioning bit
 (42 14)  (916 366)  (916 366)  LC_7 Logic Functioning bit
 (45 14)  (919 366)  (919 366)  LC_7 Logic Functioning bit
 (47 14)  (921 366)  (921 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (926 366)  (926 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (28 15)  (902 367)  (902 367)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 367)  (905 367)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 367)  (906 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (907 367)  (907 367)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.input_2_7
 (35 15)  (909 367)  (909 367)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.input_2_7
 (36 15)  (910 367)  (910 367)  LC_7 Logic Functioning bit
 (39 15)  (913 367)  (913 367)  LC_7 Logic Functioning bit
 (43 15)  (917 367)  (917 367)  LC_7 Logic Functioning bit


LogicTile_18_22

 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (955 354)  (955 354)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 354)  (958 354)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 354)  (961 354)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 354)  (963 354)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.input_2_1
 (37 2)  (965 354)  (965 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (42 2)  (970 354)  (970 354)  LC_1 Logic Functioning bit
 (45 2)  (973 354)  (973 354)  LC_1 Logic Functioning bit
 (47 2)  (975 354)  (975 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (956 355)  (956 355)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 355)  (960 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (961 355)  (961 355)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.input_2_1
 (34 3)  (962 355)  (962 355)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.input_2_1
 (35 3)  (963 355)  (963 355)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.input_2_1
 (36 3)  (964 355)  (964 355)  LC_1 Logic Functioning bit
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (43 3)  (971 355)  (971 355)  LC_1 Logic Functioning bit
 (47 3)  (975 355)  (975 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (946 359)  (946 359)  routing T_18_22.sp4_r_v_b_29 <X> T_18_22.lc_trk_g1_5
 (14 8)  (942 360)  (942 360)  routing T_18_22.sp4_h_l_21 <X> T_18_22.lc_trk_g2_0
 (15 8)  (943 360)  (943 360)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g2_1
 (17 8)  (945 360)  (945 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 360)  (946 360)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g2_1
 (15 9)  (943 361)  (943 361)  routing T_18_22.sp4_h_l_21 <X> T_18_22.lc_trk_g2_0
 (16 9)  (944 361)  (944 361)  routing T_18_22.sp4_h_l_21 <X> T_18_22.lc_trk_g2_0
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (0 14)  (928 366)  (928 366)  routing T_18_22.glb_netwk_4 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 366)  (929 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_22

 (14 0)  (996 352)  (996 352)  routing T_19_22.sp4_v_b_8 <X> T_19_22.lc_trk_g0_0
 (14 1)  (996 353)  (996 353)  routing T_19_22.sp4_v_b_8 <X> T_19_22.lc_trk_g0_0
 (16 1)  (998 353)  (998 353)  routing T_19_22.sp4_v_b_8 <X> T_19_22.lc_trk_g0_0
 (17 1)  (999 353)  (999 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (26 2)  (1008 354)  (1008 354)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 354)  (1016 354)  routing T_19_22.lc_trk_g1_1 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 354)  (1017 354)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.input_2_1
 (40 2)  (1022 354)  (1022 354)  LC_1 Logic Functioning bit
 (41 2)  (1023 354)  (1023 354)  LC_1 Logic Functioning bit
 (42 2)  (1024 354)  (1024 354)  LC_1 Logic Functioning bit
 (43 2)  (1025 354)  (1025 354)  LC_1 Logic Functioning bit
 (27 3)  (1009 355)  (1009 355)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 355)  (1010 355)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 355)  (1011 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 355)  (1014 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1016 355)  (1016 355)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.input_2_1
 (39 3)  (1021 355)  (1021 355)  LC_1 Logic Functioning bit
 (40 3)  (1022 355)  (1022 355)  LC_1 Logic Functioning bit
 (41 3)  (1023 355)  (1023 355)  LC_1 Logic Functioning bit
 (43 3)  (1025 355)  (1025 355)  LC_1 Logic Functioning bit
 (15 4)  (997 356)  (997 356)  routing T_19_22.lft_op_1 <X> T_19_22.lc_trk_g1_1
 (17 4)  (999 356)  (999 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1000 356)  (1000 356)  routing T_19_22.lft_op_1 <X> T_19_22.lc_trk_g1_1
 (15 7)  (997 359)  (997 359)  routing T_19_22.sp4_v_t_9 <X> T_19_22.lc_trk_g1_4
 (16 7)  (998 359)  (998 359)  routing T_19_22.sp4_v_t_9 <X> T_19_22.lc_trk_g1_4
 (17 7)  (999 359)  (999 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (13 10)  (995 362)  (995 362)  routing T_19_22.sp4_v_b_8 <X> T_19_22.sp4_v_t_45
 (13 15)  (995 367)  (995 367)  routing T_19_22.sp4_v_b_6 <X> T_19_22.sp4_h_l_46
 (14 15)  (996 367)  (996 367)  routing T_19_22.sp4_r_v_b_44 <X> T_19_22.lc_trk_g3_4
 (17 15)  (999 367)  (999 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_20_22

 (9 0)  (1045 352)  (1045 352)  routing T_20_22.sp4_h_l_47 <X> T_20_22.sp4_h_r_1
 (10 0)  (1046 352)  (1046 352)  routing T_20_22.sp4_h_l_47 <X> T_20_22.sp4_h_r_1
 (5 1)  (1041 353)  (1041 353)  routing T_20_22.sp4_h_r_0 <X> T_20_22.sp4_v_b_0
 (19 1)  (1055 353)  (1055 353)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (13 3)  (1049 355)  (1049 355)  routing T_20_22.sp4_v_b_9 <X> T_20_22.sp4_h_l_39
 (3 8)  (1039 360)  (1039 360)  routing T_20_22.sp12_h_r_1 <X> T_20_22.sp12_v_b_1
 (3 9)  (1039 361)  (1039 361)  routing T_20_22.sp12_h_r_1 <X> T_20_22.sp12_v_b_1


LogicTile_21_22

 (19 12)  (1109 364)  (1109 364)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13


LogicTile_22_22

 (5 4)  (1149 356)  (1149 356)  routing T_22_22.sp4_v_b_3 <X> T_22_22.sp4_h_r_3
 (6 5)  (1150 357)  (1150 357)  routing T_22_22.sp4_v_b_3 <X> T_22_22.sp4_h_r_3
 (6 10)  (1150 362)  (1150 362)  routing T_22_22.sp4_v_b_3 <X> T_22_22.sp4_v_t_43
 (5 11)  (1149 363)  (1149 363)  routing T_22_22.sp4_v_b_3 <X> T_22_22.sp4_v_t_43


LogicTile_23_22

 (21 0)  (1219 352)  (1219 352)  routing T_23_22.sp4_v_b_11 <X> T_23_22.lc_trk_g0_3
 (22 0)  (1220 352)  (1220 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1221 352)  (1221 352)  routing T_23_22.sp4_v_b_11 <X> T_23_22.lc_trk_g0_3
 (5 1)  (1203 353)  (1203 353)  routing T_23_22.sp4_h_r_0 <X> T_23_22.sp4_v_b_0
 (21 1)  (1219 353)  (1219 353)  routing T_23_22.sp4_v_b_11 <X> T_23_22.lc_trk_g0_3
 (26 4)  (1224 356)  (1224 356)  routing T_23_22.lc_trk_g1_5 <X> T_23_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 356)  (1225 356)  routing T_23_22.lc_trk_g1_2 <X> T_23_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 356)  (1227 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 356)  (1230 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 356)  (1233 356)  routing T_23_22.lc_trk_g2_6 <X> T_23_22.input_2_2
 (36 4)  (1234 356)  (1234 356)  LC_2 Logic Functioning bit
 (46 4)  (1244 356)  (1244 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (1220 357)  (1220 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1221 357)  (1221 357)  routing T_23_22.sp12_h_l_17 <X> T_23_22.lc_trk_g1_2
 (25 5)  (1223 357)  (1223 357)  routing T_23_22.sp12_h_l_17 <X> T_23_22.lc_trk_g1_2
 (27 5)  (1225 357)  (1225 357)  routing T_23_22.lc_trk_g1_5 <X> T_23_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 357)  (1227 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 357)  (1228 357)  routing T_23_22.lc_trk_g1_2 <X> T_23_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 357)  (1229 357)  routing T_23_22.lc_trk_g0_3 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (1230 357)  (1230 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1231 357)  (1231 357)  routing T_23_22.lc_trk_g2_6 <X> T_23_22.input_2_2
 (35 5)  (1233 357)  (1233 357)  routing T_23_22.lc_trk_g2_6 <X> T_23_22.input_2_2
 (16 6)  (1214 358)  (1214 358)  routing T_23_22.sp12_h_l_18 <X> T_23_22.lc_trk_g1_5
 (17 6)  (1215 358)  (1215 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (18 7)  (1216 359)  (1216 359)  routing T_23_22.sp12_h_l_18 <X> T_23_22.lc_trk_g1_5
 (25 10)  (1223 362)  (1223 362)  routing T_23_22.sp4_v_b_38 <X> T_23_22.lc_trk_g2_6
 (22 11)  (1220 363)  (1220 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1221 363)  (1221 363)  routing T_23_22.sp4_v_b_38 <X> T_23_22.lc_trk_g2_6
 (25 11)  (1223 363)  (1223 363)  routing T_23_22.sp4_v_b_38 <X> T_23_22.lc_trk_g2_6


LogicTile_24_22

 (8 1)  (1260 353)  (1260 353)  routing T_24_22.sp4_h_l_36 <X> T_24_22.sp4_v_b_1
 (9 1)  (1261 353)  (1261 353)  routing T_24_22.sp4_h_l_36 <X> T_24_22.sp4_v_b_1
 (16 2)  (1268 354)  (1268 354)  routing T_24_22.sp12_h_l_18 <X> T_24_22.lc_trk_g0_5
 (17 2)  (1269 354)  (1269 354)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (18 3)  (1270 355)  (1270 355)  routing T_24_22.sp12_h_l_18 <X> T_24_22.lc_trk_g0_5
 (22 3)  (1274 355)  (1274 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1275 355)  (1275 355)  routing T_24_22.sp12_h_l_21 <X> T_24_22.lc_trk_g0_6
 (25 3)  (1277 355)  (1277 355)  routing T_24_22.sp12_h_l_21 <X> T_24_22.lc_trk_g0_6
 (25 4)  (1277 356)  (1277 356)  routing T_24_22.sp4_v_b_10 <X> T_24_22.lc_trk_g1_2
 (22 5)  (1274 357)  (1274 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1275 357)  (1275 357)  routing T_24_22.sp4_v_b_10 <X> T_24_22.lc_trk_g1_2
 (25 5)  (1277 357)  (1277 357)  routing T_24_22.sp4_v_b_10 <X> T_24_22.lc_trk_g1_2
 (26 8)  (1278 360)  (1278 360)  routing T_24_22.lc_trk_g0_6 <X> T_24_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (1281 360)  (1281 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 360)  (1282 360)  routing T_24_22.lc_trk_g0_5 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 360)  (1284 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 360)  (1286 360)  routing T_24_22.lc_trk_g1_2 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (47 8)  (1299 360)  (1299 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (1278 361)  (1278 361)  routing T_24_22.lc_trk_g0_6 <X> T_24_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 361)  (1281 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 361)  (1283 361)  routing T_24_22.lc_trk_g1_2 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 361)  (1284 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1285 361)  (1285 361)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.input_2_4
 (34 9)  (1286 361)  (1286 361)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.input_2_4
 (36 9)  (1288 361)  (1288 361)  LC_4 Logic Functioning bit
 (51 9)  (1303 361)  (1303 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 12)  (1269 364)  (1269 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (1278 364)  (1278 364)  routing T_24_22.lc_trk_g0_6 <X> T_24_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (1281 364)  (1281 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 364)  (1282 364)  routing T_24_22.lc_trk_g0_5 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 364)  (1284 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 364)  (1286 364)  routing T_24_22.lc_trk_g1_2 <X> T_24_22.wire_logic_cluster/lc_6/in_3
 (18 13)  (1270 365)  (1270 365)  routing T_24_22.sp4_r_v_b_41 <X> T_24_22.lc_trk_g3_1
 (26 13)  (1278 365)  (1278 365)  routing T_24_22.lc_trk_g0_6 <X> T_24_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 365)  (1281 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 365)  (1283 365)  routing T_24_22.lc_trk_g1_2 <X> T_24_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 365)  (1284 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1285 365)  (1285 365)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.input_2_6
 (34 13)  (1286 365)  (1286 365)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.input_2_6
 (37 13)  (1289 365)  (1289 365)  LC_6 Logic Functioning bit
 (47 13)  (1299 365)  (1299 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44


RAM_Tile_25_22

 (4 0)  (1310 352)  (1310 352)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_v_b_0
 (6 0)  (1312 352)  (1312 352)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_v_b_0
 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 354)  (1317 354)  routing T_25_22.sp4_h_l_44 <X> T_25_22.sp4_v_t_39
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 355)  (1320 355)  routing T_25_22.sp4_r_v_b_28 <X> T_25_22.lc_trk_g0_4
 (17 3)  (1323 355)  (1323 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (21 4)  (1327 356)  (1327 356)  routing T_25_22.sp12_h_l_0 <X> T_25_22.lc_trk_g1_3
 (22 4)  (1328 356)  (1328 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_0 lc_trk_g1_3
 (24 4)  (1330 356)  (1330 356)  routing T_25_22.sp12_h_l_0 <X> T_25_22.lc_trk_g1_3
 (0 5)  (1306 357)  (1306 357)  routing T_25_22.lc_trk_g1_3 <X> T_25_22.wire_bram/ram/WCLKE
 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g1_3 <X> T_25_22.wire_bram/ram/WCLKE
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (21 5)  (1327 357)  (1327 357)  routing T_25_22.sp12_h_l_0 <X> T_25_22.lc_trk_g1_3
 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (1333 360)  (1333 360)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 360)  (1336 360)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (30 9)  (1336 361)  (1336 361)  routing T_25_22.lc_trk_g3_6 <X> T_25_22.wire_bram/ram/WDATA_3
 (37 9)  (1343 361)  (1343 361)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (25 14)  (1331 366)  (1331 366)  routing T_25_22.sp4_h_l_27 <X> T_25_22.lc_trk_g3_6
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g0_4 <X> T_25_22.wire_bram/ram/WE
 (22 15)  (1328 367)  (1328 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 367)  (1329 367)  routing T_25_22.sp4_h_l_27 <X> T_25_22.lc_trk_g3_6
 (24 15)  (1330 367)  (1330 367)  routing T_25_22.sp4_h_l_27 <X> T_25_22.lc_trk_g3_6


LogicTile_26_22

 (11 2)  (1359 354)  (1359 354)  routing T_26_22.sp4_h_l_44 <X> T_26_22.sp4_v_t_39


LogicTile_29_22

 (19 8)  (1529 360)  (1529 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_32_22

 (3 10)  (1675 362)  (1675 362)  routing T_32_22.sp12_v_t_22 <X> T_32_22.sp12_h_l_22


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 338)  (13 338)  routing T_0_21.span4_horz_10 <X> T_0_21.lc_trk_g0_2
 (4 3)  (13 339)  (13 339)  routing T_0_21.span4_horz_10 <X> T_0_21.lc_trk_g0_2
 (6 3)  (11 339)  (11 339)  routing T_0_21.span4_horz_10 <X> T_0_21.lc_trk_g0_2
 (7 3)  (10 339)  (10 339)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
 (5 4)  (12 340)  (12 340)  routing T_0_21.span4_vert_b_13 <X> T_0_21.lc_trk_g0_5
 (7 4)  (10 340)  (10 340)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 340)  (9 340)  routing T_0_21.span4_vert_b_13 <X> T_0_21.lc_trk_g0_5
 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 345)  (0 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (4 346)  (4 346)  routing T_0_21.lc_trk_g0_5 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (10 11)  (7 347)  (7 347)  routing T_0_21.lc_trk_g0_2 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 347)  (6 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 348)  (6 348)  routing T_0_21.span4_vert_b_3 <X> T_0_21.span4_vert_t_15
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit


LogicTile_3_21

 (19 10)  (145 346)  (145 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_4_21

 (8 14)  (188 350)  (188 350)  routing T_4_21.sp4_v_t_47 <X> T_4_21.sp4_h_l_47
 (9 14)  (189 350)  (189 350)  routing T_4_21.sp4_v_t_47 <X> T_4_21.sp4_h_l_47


LogicTile_5_21

 (6 6)  (240 342)  (240 342)  routing T_5_21.sp4_v_b_0 <X> T_5_21.sp4_v_t_38
 (5 7)  (239 343)  (239 343)  routing T_5_21.sp4_v_b_0 <X> T_5_21.sp4_v_t_38


LogicTile_6_21

 (3 5)  (291 341)  (291 341)  routing T_6_21.sp12_h_l_23 <X> T_6_21.sp12_h_r_0


LogicTile_12_21

 (5 12)  (605 348)  (605 348)  routing T_12_21.sp4_v_b_9 <X> T_12_21.sp4_h_r_9
 (6 13)  (606 349)  (606 349)  routing T_12_21.sp4_v_b_9 <X> T_12_21.sp4_h_r_9


LogicTile_14_21

 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 338)  (734 338)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 338)  (741 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 338)  (745 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (42 2)  (750 338)  (750 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (47 2)  (755 338)  (755 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (759 338)  (759 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (28 3)  (736 339)  (736 339)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 339)  (738 339)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 339)  (740 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 339)  (741 339)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.input_2_1
 (37 3)  (745 339)  (745 339)  LC_1 Logic Functioning bit
 (38 3)  (746 339)  (746 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (731 340)  (731 340)  routing T_14_21.sp12_h_r_11 <X> T_14_21.lc_trk_g1_3
 (15 8)  (723 344)  (723 344)  routing T_14_21.sp4_h_r_41 <X> T_14_21.lc_trk_g2_1
 (16 8)  (724 344)  (724 344)  routing T_14_21.sp4_h_r_41 <X> T_14_21.lc_trk_g2_1
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 344)  (726 344)  routing T_14_21.sp4_h_r_41 <X> T_14_21.lc_trk_g2_1
 (18 9)  (726 345)  (726 345)  routing T_14_21.sp4_h_r_41 <X> T_14_21.lc_trk_g2_1
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (726 347)  (726 347)  routing T_14_21.sp4_r_v_b_37 <X> T_14_21.lc_trk_g2_5
 (15 12)  (723 348)  (723 348)  routing T_14_21.sp4_h_r_25 <X> T_14_21.lc_trk_g3_1
 (16 12)  (724 348)  (724 348)  routing T_14_21.sp4_h_r_25 <X> T_14_21.lc_trk_g3_1
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (726 349)  (726 349)  routing T_14_21.sp4_h_r_25 <X> T_14_21.lc_trk_g3_1
 (0 14)  (708 350)  (708 350)  routing T_14_21.glb_netwk_4 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_21

 (14 0)  (776 336)  (776 336)  routing T_15_21.sp4_h_r_8 <X> T_15_21.lc_trk_g0_0
 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 336)  (786 336)  routing T_15_21.bot_op_3 <X> T_15_21.lc_trk_g0_3
 (25 0)  (787 336)  (787 336)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (15 1)  (777 337)  (777 337)  routing T_15_21.sp4_h_r_8 <X> T_15_21.lc_trk_g0_0
 (16 1)  (778 337)  (778 337)  routing T_15_21.sp4_h_r_8 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 337)  (785 337)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (24 1)  (786 337)  (786 337)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 338)  (795 338)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (39 2)  (801 338)  (801 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (47 2)  (809 338)  (809 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (788 339)  (788 339)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 339)  (793 339)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 339)  (794 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (795 339)  (795 339)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.input_2_1
 (35 3)  (797 339)  (797 339)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.input_2_1
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (41 3)  (803 339)  (803 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (14 4)  (776 340)  (776 340)  routing T_15_21.sp4_h_r_8 <X> T_15_21.lc_trk_g1_0
 (15 5)  (777 341)  (777 341)  routing T_15_21.sp4_h_r_8 <X> T_15_21.lc_trk_g1_0
 (16 5)  (778 341)  (778 341)  routing T_15_21.sp4_h_r_8 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (8 6)  (770 342)  (770 342)  routing T_15_21.sp4_h_r_8 <X> T_15_21.sp4_h_l_41
 (10 6)  (772 342)  (772 342)  routing T_15_21.sp4_h_r_8 <X> T_15_21.sp4_h_l_41
 (26 6)  (788 342)  (788 342)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 342)  (790 342)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 342)  (792 342)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 342)  (795 342)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 342)  (799 342)  LC_3 Logic Functioning bit
 (39 6)  (801 342)  (801 342)  LC_3 Logic Functioning bit
 (42 6)  (804 342)  (804 342)  LC_3 Logic Functioning bit
 (45 6)  (807 342)  (807 342)  LC_3 Logic Functioning bit
 (52 6)  (814 342)  (814 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (777 343)  (777 343)  routing T_15_21.bot_op_4 <X> T_15_21.lc_trk_g1_4
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (784 343)  (784 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 343)  (786 343)  routing T_15_21.bot_op_6 <X> T_15_21.lc_trk_g1_6
 (27 7)  (789 343)  (789 343)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 343)  (794 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (796 343)  (796 343)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.input_2_3
 (36 7)  (798 343)  (798 343)  LC_3 Logic Functioning bit
 (39 7)  (801 343)  (801 343)  LC_3 Logic Functioning bit
 (43 7)  (805 343)  (805 343)  LC_3 Logic Functioning bit
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 344)  (785 344)  routing T_15_21.sp4_v_t_30 <X> T_15_21.lc_trk_g2_3
 (24 8)  (786 344)  (786 344)  routing T_15_21.sp4_v_t_30 <X> T_15_21.lc_trk_g2_3
 (25 8)  (787 344)  (787 344)  routing T_15_21.rgt_op_2 <X> T_15_21.lc_trk_g2_2
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 344)  (797 344)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_4
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (40 8)  (802 344)  (802 344)  LC_4 Logic Functioning bit
 (42 8)  (804 344)  (804 344)  LC_4 Logic Functioning bit
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 345)  (786 345)  routing T_15_21.rgt_op_2 <X> T_15_21.lc_trk_g2_2
 (26 9)  (788 345)  (788 345)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 345)  (795 345)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_4
 (35 9)  (797 345)  (797 345)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_4
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (40 9)  (802 345)  (802 345)  LC_4 Logic Functioning bit
 (42 9)  (804 345)  (804 345)  LC_4 Logic Functioning bit
 (13 10)  (775 346)  (775 346)  routing T_15_21.sp4_h_r_8 <X> T_15_21.sp4_v_t_45
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 346)  (780 346)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g2_5
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 346)  (792 346)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 346)  (795 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (39 10)  (801 346)  (801 346)  LC_5 Logic Functioning bit
 (41 10)  (803 346)  (803 346)  LC_5 Logic Functioning bit
 (45 10)  (807 346)  (807 346)  LC_5 Logic Functioning bit
 (47 10)  (809 346)  (809 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (812 346)  (812 346)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (774 347)  (774 347)  routing T_15_21.sp4_h_r_8 <X> T_15_21.sp4_v_t_45
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 347)  (785 347)  routing T_15_21.sp4_h_r_30 <X> T_15_21.lc_trk_g2_6
 (24 11)  (786 347)  (786 347)  routing T_15_21.sp4_h_r_30 <X> T_15_21.lc_trk_g2_6
 (25 11)  (787 347)  (787 347)  routing T_15_21.sp4_h_r_30 <X> T_15_21.lc_trk_g2_6
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (39 11)  (801 347)  (801 347)  LC_5 Logic Functioning bit
 (40 11)  (802 347)  (802 347)  LC_5 Logic Functioning bit
 (15 12)  (777 348)  (777 348)  routing T_15_21.tnr_op_1 <X> T_15_21.lc_trk_g3_1
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (783 348)  (783 348)  routing T_15_21.rgt_op_3 <X> T_15_21.lc_trk_g3_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 348)  (786 348)  routing T_15_21.rgt_op_3 <X> T_15_21.lc_trk_g3_3
 (27 12)  (789 348)  (789 348)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (42 12)  (804 348)  (804 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (47 12)  (809 348)  (809 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (777 349)  (777 349)  routing T_15_21.tnr_op_0 <X> T_15_21.lc_trk_g3_0
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (788 349)  (788 349)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 349)  (794 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (799 349)  (799 349)  LC_6 Logic Functioning bit
 (39 13)  (801 349)  (801 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (0 14)  (762 350)  (762 350)  routing T_15_21.glb_netwk_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 350)  (776 350)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g3_4
 (16 14)  (778 350)  (778 350)  routing T_15_21.sp4_v_b_37 <X> T_15_21.lc_trk_g3_5
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 350)  (780 350)  routing T_15_21.sp4_v_b_37 <X> T_15_21.lc_trk_g3_5
 (14 15)  (776 351)  (776 351)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g3_4
 (15 15)  (777 351)  (777 351)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g3_4
 (16 15)  (778 351)  (778 351)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g3_4
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (780 351)  (780 351)  routing T_15_21.sp4_v_b_37 <X> T_15_21.lc_trk_g3_5


LogicTile_16_21

 (15 0)  (831 336)  (831 336)  routing T_16_21.lft_op_1 <X> T_16_21.lc_trk_g0_1
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 336)  (834 336)  routing T_16_21.lft_op_1 <X> T_16_21.lc_trk_g0_1
 (27 0)  (843 336)  (843 336)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 336)  (849 336)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 336)  (850 336)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (37 0)  (853 336)  (853 336)  LC_0 Logic Functioning bit
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (39 0)  (855 336)  (855 336)  LC_0 Logic Functioning bit
 (44 0)  (860 336)  (860 336)  LC_0 Logic Functioning bit
 (16 1)  (832 337)  (832 337)  routing T_16_21.sp12_h_r_8 <X> T_16_21.lc_trk_g0_0
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (31 1)  (847 337)  (847 337)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 337)  (849 337)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.input_2_0
 (35 1)  (851 337)  (851 337)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.input_2_0
 (40 1)  (856 337)  (856 337)  LC_0 Logic Functioning bit
 (41 1)  (857 337)  (857 337)  LC_0 Logic Functioning bit
 (42 1)  (858 337)  (858 337)  LC_0 Logic Functioning bit
 (43 1)  (859 337)  (859 337)  LC_0 Logic Functioning bit
 (53 1)  (869 337)  (869 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (8 2)  (824 338)  (824 338)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_36
 (9 2)  (825 338)  (825 338)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_36
 (10 2)  (826 338)  (826 338)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_36
 (28 2)  (844 338)  (844 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 338)  (846 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (37 2)  (853 338)  (853 338)  LC_1 Logic Functioning bit
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (39 2)  (855 338)  (855 338)  LC_1 Logic Functioning bit
 (44 2)  (860 338)  (860 338)  LC_1 Logic Functioning bit
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (41 3)  (857 339)  (857 339)  LC_1 Logic Functioning bit
 (42 3)  (858 339)  (858 339)  LC_1 Logic Functioning bit
 (43 3)  (859 339)  (859 339)  LC_1 Logic Functioning bit
 (51 3)  (867 339)  (867 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 340)  (852 340)  LC_2 Logic Functioning bit
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (44 4)  (860 340)  (860 340)  LC_2 Logic Functioning bit
 (40 5)  (856 341)  (856 341)  LC_2 Logic Functioning bit
 (41 5)  (857 341)  (857 341)  LC_2 Logic Functioning bit
 (42 5)  (858 341)  (858 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (3 6)  (819 342)  (819 342)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_v_t_23
 (15 6)  (831 342)  (831 342)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g1_5
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g1_5
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (841 342)  (841 342)  routing T_16_21.sp4_h_r_14 <X> T_16_21.lc_trk_g1_6
 (27 6)  (843 342)  (843 342)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 342)  (846 342)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (44 6)  (860 342)  (860 342)  LC_3 Logic Functioning bit
 (18 7)  (834 343)  (834 343)  routing T_16_21.sp12_h_r_5 <X> T_16_21.lc_trk_g1_5
 (21 7)  (837 343)  (837 343)  routing T_16_21.sp4_r_v_b_31 <X> T_16_21.lc_trk_g1_7
 (22 7)  (838 343)  (838 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 343)  (839 343)  routing T_16_21.sp4_h_r_14 <X> T_16_21.lc_trk_g1_6
 (24 7)  (840 343)  (840 343)  routing T_16_21.sp4_h_r_14 <X> T_16_21.lc_trk_g1_6
 (40 7)  (856 343)  (856 343)  LC_3 Logic Functioning bit
 (41 7)  (857 343)  (857 343)  LC_3 Logic Functioning bit
 (42 7)  (858 343)  (858 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (25 8)  (841 344)  (841 344)  routing T_16_21.rgt_op_2 <X> T_16_21.lc_trk_g2_2
 (28 8)  (844 344)  (844 344)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 344)  (845 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 344)  (846 344)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 344)  (852 344)  LC_4 Logic Functioning bit
 (37 8)  (853 344)  (853 344)  LC_4 Logic Functioning bit
 (38 8)  (854 344)  (854 344)  LC_4 Logic Functioning bit
 (39 8)  (855 344)  (855 344)  LC_4 Logic Functioning bit
 (44 8)  (860 344)  (860 344)  LC_4 Logic Functioning bit
 (51 8)  (867 344)  (867 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 345)  (840 345)  routing T_16_21.rgt_op_2 <X> T_16_21.lc_trk_g2_2
 (40 9)  (856 345)  (856 345)  LC_4 Logic Functioning bit
 (41 9)  (857 345)  (857 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (43 9)  (859 345)  (859 345)  LC_4 Logic Functioning bit
 (17 10)  (833 346)  (833 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (44 10)  (860 346)  (860 346)  LC_5 Logic Functioning bit
 (14 11)  (830 347)  (830 347)  routing T_16_21.sp4_r_v_b_36 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (834 347)  (834 347)  routing T_16_21.sp4_r_v_b_37 <X> T_16_21.lc_trk_g2_5
 (40 11)  (856 347)  (856 347)  LC_5 Logic Functioning bit
 (41 11)  (857 347)  (857 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (43 11)  (859 347)  (859 347)  LC_5 Logic Functioning bit
 (46 11)  (862 347)  (862 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (2 12)  (818 348)  (818 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (25 12)  (841 348)  (841 348)  routing T_16_21.rgt_op_2 <X> T_16_21.lc_trk_g3_2
 (27 12)  (843 348)  (843 348)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 348)  (846 348)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (44 12)  (860 348)  (860 348)  LC_6 Logic Functioning bit
 (6 13)  (822 349)  (822 349)  routing T_16_21.sp4_h_l_44 <X> T_16_21.sp4_h_r_9
 (14 13)  (830 349)  (830 349)  routing T_16_21.sp4_r_v_b_40 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 349)  (840 349)  routing T_16_21.rgt_op_2 <X> T_16_21.lc_trk_g3_2
 (30 13)  (846 349)  (846 349)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 349)  (856 349)  LC_6 Logic Functioning bit
 (41 13)  (857 349)  (857 349)  LC_6 Logic Functioning bit
 (42 13)  (858 349)  (858 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (46 13)  (862 349)  (862 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (27 14)  (843 350)  (843 350)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (39 14)  (855 350)  (855 350)  LC_7 Logic Functioning bit
 (44 14)  (860 350)  (860 350)  LC_7 Logic Functioning bit
 (30 15)  (846 351)  (846 351)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 351)  (856 351)  LC_7 Logic Functioning bit
 (41 15)  (857 351)  (857 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit
 (51 15)  (867 351)  (867 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_21

 (27 0)  (901 336)  (901 336)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 336)  (902 336)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 336)  (903 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 336)  (904 336)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 336)  (905 336)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 336)  (908 336)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 336)  (911 336)  LC_0 Logic Functioning bit
 (38 0)  (912 336)  (912 336)  LC_0 Logic Functioning bit
 (39 0)  (913 336)  (913 336)  LC_0 Logic Functioning bit
 (40 0)  (914 336)  (914 336)  LC_0 Logic Functioning bit
 (42 0)  (916 336)  (916 336)  LC_0 Logic Functioning bit
 (26 1)  (900 337)  (900 337)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 337)  (902 337)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 337)  (903 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 337)  (906 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 337)  (907 337)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.input_2_0
 (34 1)  (908 337)  (908 337)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.input_2_0
 (39 1)  (913 337)  (913 337)  LC_0 Logic Functioning bit
 (40 1)  (914 337)  (914 337)  LC_0 Logic Functioning bit
 (42 1)  (916 337)  (916 337)  LC_0 Logic Functioning bit
 (51 1)  (925 337)  (925 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (26 2)  (900 338)  (900 338)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 338)  (901 338)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 338)  (904 338)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 338)  (905 338)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (909 338)  (909 338)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.input_2_1
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 339)  (904 339)  routing T_17_21.lc_trk_g1_7 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 339)  (906 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (907 339)  (907 339)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.input_2_1
 (3 4)  (877 340)  (877 340)  routing T_17_21.sp12_v_t_23 <X> T_17_21.sp12_h_r_0
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 340)  (898 340)  routing T_17_21.bot_op_3 <X> T_17_21.lc_trk_g1_3
 (27 4)  (901 340)  (901 340)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 340)  (902 340)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 340)  (904 340)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 340)  (905 340)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 340)  (909 340)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.input_2_2
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (12 5)  (886 341)  (886 341)  routing T_17_21.sp4_h_r_5 <X> T_17_21.sp4_v_b_5
 (26 5)  (900 341)  (900 341)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 341)  (901 341)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 341)  (904 341)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 341)  (906 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (907 341)  (907 341)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.input_2_2
 (34 5)  (908 341)  (908 341)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.input_2_2
 (38 5)  (912 341)  (912 341)  LC_2 Logic Functioning bit
 (41 5)  (915 341)  (915 341)  LC_2 Logic Functioning bit
 (1 6)  (875 342)  (875 342)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (14 6)  (888 342)  (888 342)  routing T_17_21.sp4_h_l_9 <X> T_17_21.lc_trk_g1_4
 (22 6)  (896 342)  (896 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 342)  (898 342)  routing T_17_21.bot_op_7 <X> T_17_21.lc_trk_g1_7
 (1 7)  (875 343)  (875 343)  routing T_17_21.glb_netwk_4 <X> T_17_21.glb2local_0
 (14 7)  (888 343)  (888 343)  routing T_17_21.sp4_h_l_9 <X> T_17_21.lc_trk_g1_4
 (15 7)  (889 343)  (889 343)  routing T_17_21.sp4_h_l_9 <X> T_17_21.lc_trk_g1_4
 (16 7)  (890 343)  (890 343)  routing T_17_21.sp4_h_l_9 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (25 8)  (899 344)  (899 344)  routing T_17_21.sp4_h_r_34 <X> T_17_21.lc_trk_g2_2
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 345)  (897 345)  routing T_17_21.sp4_h_r_34 <X> T_17_21.lc_trk_g2_2
 (24 9)  (898 345)  (898 345)  routing T_17_21.sp4_h_r_34 <X> T_17_21.lc_trk_g2_2
 (5 10)  (879 346)  (879 346)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_h_l_43
 (13 10)  (887 346)  (887 346)  routing T_17_21.sp4_h_r_8 <X> T_17_21.sp4_v_t_45
 (16 10)  (890 346)  (890 346)  routing T_17_21.sp4_v_t_16 <X> T_17_21.lc_trk_g2_5
 (17 10)  (891 346)  (891 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 346)  (892 346)  routing T_17_21.sp4_v_t_16 <X> T_17_21.lc_trk_g2_5
 (12 11)  (886 347)  (886 347)  routing T_17_21.sp4_h_r_8 <X> T_17_21.sp4_v_t_45
 (15 12)  (889 348)  (889 348)  routing T_17_21.sp4_v_t_28 <X> T_17_21.lc_trk_g3_1
 (16 12)  (890 348)  (890 348)  routing T_17_21.sp4_v_t_28 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (19 13)  (893 349)  (893 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (14 14)  (888 350)  (888 350)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g3_4
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (14 15)  (888 351)  (888 351)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g3_4
 (16 15)  (890 351)  (890 351)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g3_4
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_18_21

 (2 0)  (930 336)  (930 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (942 336)  (942 336)  routing T_18_21.bnr_op_0 <X> T_18_21.lc_trk_g0_0
 (14 1)  (942 337)  (942 337)  routing T_18_21.bnr_op_0 <X> T_18_21.lc_trk_g0_0
 (17 1)  (945 337)  (945 337)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (942 340)  (942 340)  routing T_18_21.bnr_op_0 <X> T_18_21.lc_trk_g1_0
 (27 4)  (955 340)  (955 340)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 340)  (956 340)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 340)  (961 340)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 340)  (962 340)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 340)  (963 340)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.input_2_2
 (37 4)  (965 340)  (965 340)  LC_2 Logic Functioning bit
 (38 4)  (966 340)  (966 340)  LC_2 Logic Functioning bit
 (42 4)  (970 340)  (970 340)  LC_2 Logic Functioning bit
 (45 4)  (973 340)  (973 340)  LC_2 Logic Functioning bit
 (47 4)  (975 340)  (975 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (980 340)  (980 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (942 341)  (942 341)  routing T_18_21.bnr_op_0 <X> T_18_21.lc_trk_g1_0
 (17 5)  (945 341)  (945 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 341)  (959 341)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 341)  (960 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (962 341)  (962 341)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.input_2_2
 (35 5)  (963 341)  (963 341)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.input_2_2
 (37 5)  (965 341)  (965 341)  LC_2 Logic Functioning bit
 (39 5)  (967 341)  (967 341)  LC_2 Logic Functioning bit
 (42 5)  (970 341)  (970 341)  LC_2 Logic Functioning bit
 (21 6)  (949 342)  (949 342)  routing T_18_21.bnr_op_7 <X> T_18_21.lc_trk_g1_7
 (22 6)  (950 342)  (950 342)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (955 342)  (955 342)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 342)  (958 342)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 342)  (959 342)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 342)  (961 342)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (966 342)  (966 342)  LC_3 Logic Functioning bit
 (41 6)  (969 342)  (969 342)  LC_3 Logic Functioning bit
 (45 6)  (973 342)  (973 342)  LC_3 Logic Functioning bit
 (52 6)  (980 342)  (980 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (949 343)  (949 343)  routing T_18_21.bnr_op_7 <X> T_18_21.lc_trk_g1_7
 (27 7)  (955 343)  (955 343)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 343)  (958 343)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 343)  (960 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (961 343)  (961 343)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.input_2_3
 (35 7)  (963 343)  (963 343)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.input_2_3
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (38 7)  (966 343)  (966 343)  LC_3 Logic Functioning bit
 (39 7)  (967 343)  (967 343)  LC_3 Logic Functioning bit
 (41 7)  (969 343)  (969 343)  LC_3 Logic Functioning bit
 (47 7)  (975 343)  (975 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (21 8)  (949 344)  (949 344)  routing T_18_21.rgt_op_3 <X> T_18_21.lc_trk_g2_3
 (22 8)  (950 344)  (950 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 344)  (952 344)  routing T_18_21.rgt_op_3 <X> T_18_21.lc_trk_g2_3
 (2 10)  (930 346)  (930 346)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (14 10)  (942 346)  (942 346)  routing T_18_21.sp4_h_r_36 <X> T_18_21.lc_trk_g2_4
 (19 10)  (947 346)  (947 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (15 11)  (943 347)  (943 347)  routing T_18_21.sp4_h_r_36 <X> T_18_21.lc_trk_g2_4
 (16 11)  (944 347)  (944 347)  routing T_18_21.sp4_h_r_36 <X> T_18_21.lc_trk_g2_4
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 12)  (942 348)  (942 348)  routing T_18_21.rgt_op_0 <X> T_18_21.lc_trk_g3_0
 (25 12)  (953 348)  (953 348)  routing T_18_21.sp4_h_r_34 <X> T_18_21.lc_trk_g3_2
 (15 13)  (943 349)  (943 349)  routing T_18_21.rgt_op_0 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 349)  (951 349)  routing T_18_21.sp4_h_r_34 <X> T_18_21.lc_trk_g3_2
 (24 13)  (952 349)  (952 349)  routing T_18_21.sp4_h_r_34 <X> T_18_21.lc_trk_g3_2
 (0 14)  (928 350)  (928 350)  routing T_18_21.glb_netwk_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_21

 (4 0)  (986 336)  (986 336)  routing T_19_21.sp4_v_t_41 <X> T_19_21.sp4_v_b_0
 (6 0)  (988 336)  (988 336)  routing T_19_21.sp4_v_t_41 <X> T_19_21.sp4_v_b_0
 (21 0)  (1003 336)  (1003 336)  routing T_19_21.lft_op_3 <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 336)  (1006 336)  routing T_19_21.lft_op_3 <X> T_19_21.lc_trk_g0_3
 (27 0)  (1009 336)  (1009 336)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 336)  (1013 336)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 336)  (1016 336)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 336)  (1019 336)  LC_0 Logic Functioning bit
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (39 0)  (1021 336)  (1021 336)  LC_0 Logic Functioning bit
 (40 0)  (1022 336)  (1022 336)  LC_0 Logic Functioning bit
 (42 0)  (1024 336)  (1024 336)  LC_0 Logic Functioning bit
 (15 1)  (997 337)  (997 337)  routing T_19_21.bot_op_0 <X> T_19_21.lc_trk_g0_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 337)  (1012 337)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 337)  (1015 337)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.input_2_0
 (34 1)  (1016 337)  (1016 337)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.input_2_0
 (39 1)  (1021 337)  (1021 337)  LC_0 Logic Functioning bit
 (40 1)  (1022 337)  (1022 337)  LC_0 Logic Functioning bit
 (42 1)  (1024 337)  (1024 337)  LC_0 Logic Functioning bit
 (14 3)  (996 339)  (996 339)  routing T_19_21.sp4_r_v_b_28 <X> T_19_21.lc_trk_g0_4
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (25 4)  (1007 340)  (1007 340)  routing T_19_21.lft_op_2 <X> T_19_21.lc_trk_g1_2
 (15 5)  (997 341)  (997 341)  routing T_19_21.bot_op_0 <X> T_19_21.lc_trk_g1_0
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 341)  (1006 341)  routing T_19_21.lft_op_2 <X> T_19_21.lc_trk_g1_2
 (16 6)  (998 342)  (998 342)  routing T_19_21.sp12_h_l_18 <X> T_19_21.lc_trk_g1_5
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (26 6)  (1008 342)  (1008 342)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 342)  (1013 342)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (39 6)  (1021 342)  (1021 342)  LC_3 Logic Functioning bit
 (40 6)  (1022 342)  (1022 342)  LC_3 Logic Functioning bit
 (41 6)  (1023 342)  (1023 342)  LC_3 Logic Functioning bit
 (43 6)  (1025 342)  (1025 342)  LC_3 Logic Functioning bit
 (10 7)  (992 343)  (992 343)  routing T_19_21.sp4_h_l_46 <X> T_19_21.sp4_v_t_41
 (18 7)  (1000 343)  (1000 343)  routing T_19_21.sp12_h_l_18 <X> T_19_21.lc_trk_g1_5
 (27 7)  (1009 343)  (1009 343)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 343)  (1010 343)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 343)  (1014 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 343)  (1017 343)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.input_2_3
 (38 7)  (1020 343)  (1020 343)  LC_3 Logic Functioning bit
 (39 7)  (1021 343)  (1021 343)  LC_3 Logic Functioning bit
 (40 7)  (1022 343)  (1022 343)  LC_3 Logic Functioning bit
 (41 7)  (1023 343)  (1023 343)  LC_3 Logic Functioning bit
 (8 9)  (990 345)  (990 345)  routing T_19_21.sp4_h_r_7 <X> T_19_21.sp4_v_b_7
 (13 11)  (995 347)  (995 347)  routing T_19_21.sp4_v_b_3 <X> T_19_21.sp4_h_l_45
 (16 12)  (998 348)  (998 348)  routing T_19_21.sp4_v_b_33 <X> T_19_21.lc_trk_g3_1
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 348)  (1000 348)  routing T_19_21.sp4_v_b_33 <X> T_19_21.lc_trk_g3_1
 (26 12)  (1008 348)  (1008 348)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 348)  (1009 348)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 348)  (1013 348)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 348)  (1015 348)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 348)  (1016 348)  routing T_19_21.lc_trk_g3_4 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 348)  (1017 348)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.input_2_6
 (39 12)  (1021 348)  (1021 348)  LC_6 Logic Functioning bit
 (40 12)  (1022 348)  (1022 348)  LC_6 Logic Functioning bit
 (42 12)  (1024 348)  (1024 348)  LC_6 Logic Functioning bit
 (48 12)  (1030 348)  (1030 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (1000 349)  (1000 349)  routing T_19_21.sp4_v_b_33 <X> T_19_21.lc_trk_g3_1
 (27 13)  (1009 349)  (1009 349)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 349)  (1014 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (38 13)  (1020 349)  (1020 349)  LC_6 Logic Functioning bit
 (39 13)  (1021 349)  (1021 349)  LC_6 Logic Functioning bit
 (41 13)  (1023 349)  (1023 349)  LC_6 Logic Functioning bit
 (43 13)  (1025 349)  (1025 349)  LC_6 Logic Functioning bit
 (10 14)  (992 350)  (992 350)  routing T_19_21.sp4_v_b_5 <X> T_19_21.sp4_h_l_47
 (14 14)  (996 350)  (996 350)  routing T_19_21.sp4_h_r_44 <X> T_19_21.lc_trk_g3_4
 (14 15)  (996 351)  (996 351)  routing T_19_21.sp4_h_r_44 <X> T_19_21.lc_trk_g3_4
 (15 15)  (997 351)  (997 351)  routing T_19_21.sp4_h_r_44 <X> T_19_21.lc_trk_g3_4
 (16 15)  (998 351)  (998 351)  routing T_19_21.sp4_h_r_44 <X> T_19_21.lc_trk_g3_4
 (17 15)  (999 351)  (999 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_20_21

 (8 1)  (1044 337)  (1044 337)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_v_b_1
 (9 1)  (1045 337)  (1045 337)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_v_b_1
 (2 4)  (1038 340)  (1038 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 9)  (1044 345)  (1044 345)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_v_b_7
 (9 9)  (1045 345)  (1045 345)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_v_b_7
 (10 9)  (1046 345)  (1046 345)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_v_b_7
 (2 14)  (1038 350)  (1038 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (5 15)  (1041 351)  (1041 351)  routing T_20_21.sp4_h_l_44 <X> T_20_21.sp4_v_t_44


LogicTile_21_21

 (11 0)  (1101 336)  (1101 336)  routing T_21_21.sp4_h_l_45 <X> T_21_21.sp4_v_b_2
 (13 0)  (1103 336)  (1103 336)  routing T_21_21.sp4_h_l_45 <X> T_21_21.sp4_v_b_2
 (12 1)  (1102 337)  (1102 337)  routing T_21_21.sp4_h_l_45 <X> T_21_21.sp4_v_b_2
 (12 12)  (1102 348)  (1102 348)  routing T_21_21.sp4_h_l_45 <X> T_21_21.sp4_h_r_11
 (13 13)  (1103 349)  (1103 349)  routing T_21_21.sp4_h_l_45 <X> T_21_21.sp4_h_r_11


LogicTile_22_21

 (8 4)  (1152 340)  (1152 340)  routing T_22_21.sp4_v_b_10 <X> T_22_21.sp4_h_r_4
 (9 4)  (1153 340)  (1153 340)  routing T_22_21.sp4_v_b_10 <X> T_22_21.sp4_h_r_4
 (10 4)  (1154 340)  (1154 340)  routing T_22_21.sp4_v_b_10 <X> T_22_21.sp4_h_r_4
 (3 15)  (1147 351)  (1147 351)  routing T_22_21.sp12_h_l_22 <X> T_22_21.sp12_v_t_22


LogicTile_23_21

 (11 4)  (1209 340)  (1209 340)  routing T_23_21.sp4_h_r_0 <X> T_23_21.sp4_v_b_5
 (6 6)  (1204 342)  (1204 342)  routing T_23_21.sp4_h_l_47 <X> T_23_21.sp4_v_t_38


LogicTile_24_21

 (12 13)  (1264 349)  (1264 349)  routing T_24_21.sp4_h_r_11 <X> T_24_21.sp4_v_b_11


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 5)  (1315 341)  (1315 341)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_v_b_4
 (10 5)  (1316 341)  (1316 341)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_v_b_4
 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23
 (10 7)  (1316 343)  (1316 343)  routing T_25_21.sp4_h_l_46 <X> T_25_21.sp4_v_t_41
 (15 8)  (1321 344)  (1321 344)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (16 8)  (1322 344)  (1322 344)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (17 8)  (1323 344)  (1323 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 344)  (1324 344)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_1 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (1324 345)  (1324 345)  routing T_25_21.sp4_h_l_28 <X> T_25_21.lc_trk_g2_1
 (37 9)  (1343 345)  (1343 345)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (14 11)  (1320 347)  (1320 347)  routing T_25_21.sp4_r_v_b_36 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (2 12)  (1308 348)  (1308 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (13 12)  (1319 348)  (1319 348)  routing T_25_21.sp4_v_t_46 <X> T_25_21.sp4_v_b_11
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_h_l_23
 (8 7)  (1356 343)  (1356 343)  routing T_26_21.sp4_h_l_41 <X> T_26_21.sp4_v_t_41
 (3 15)  (1351 351)  (1351 351)  routing T_26_21.sp12_h_l_22 <X> T_26_21.sp12_v_t_22


LogicTile_27_21

 (3 2)  (1405 338)  (1405 338)  routing T_27_21.sp12_v_t_23 <X> T_27_21.sp12_h_l_23


LogicTile_31_21

 (10 8)  (1628 344)  (1628 344)  routing T_31_21.sp4_v_t_39 <X> T_31_21.sp4_h_r_7


LogicTile_32_21

 (11 2)  (1683 338)  (1683 338)  routing T_32_21.sp4_h_r_8 <X> T_32_21.sp4_v_t_39
 (13 2)  (1685 338)  (1685 338)  routing T_32_21.sp4_h_r_8 <X> T_32_21.sp4_v_t_39
 (12 3)  (1684 339)  (1684 339)  routing T_32_21.sp4_h_r_8 <X> T_32_21.sp4_v_t_39


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (1 1)  (1727 337)  (1727 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_8
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 338)  (1731 338)  routing T_33_21.span4_vert_b_11 <X> T_33_21.lc_trk_g0_3
 (7 2)  (1733 338)  (1733 338)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 338)  (1734 338)  routing T_33_21.span4_vert_b_11 <X> T_33_21.lc_trk_g0_3
 (5 3)  (1731 339)  (1731 339)  routing T_33_21.span4_horz_18 <X> T_33_21.lc_trk_g0_2
 (6 3)  (1732 339)  (1732 339)  routing T_33_21.span4_horz_18 <X> T_33_21.lc_trk_g0_2
 (7 3)  (1733 339)  (1733 339)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 4)  (1743 340)  (1743 340)  IOB_0 IO Functioning bit
 (10 5)  (1736 341)  (1736 341)  routing T_33_21.lc_trk_g0_3 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 341)  (1737 341)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g0_2 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (4 10)  (1730 346)  (1730 346)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (5 10)  (1731 346)  (1731 346)  routing T_33_21.span4_vert_b_11 <X> T_33_21.lc_trk_g1_3
 (7 10)  (1733 346)  (1733 346)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 346)  (1734 346)  routing T_33_21.span4_vert_b_11 <X> T_33_21.lc_trk_g1_3
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_3 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (5 11)  (1731 347)  (1731 347)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (7 11)  (1733 347)  (1733 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (1736 347)  (1736 347)  routing T_33_21.lc_trk_g1_3 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (12 0)  (5 320)  (5 320)  routing T_0_20.span4_horz_25 <X> T_0_20.span4_vert_t_12
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (13 1)  (4 321)  (4 321)  routing T_0_20.span4_horz_25 <X> T_0_20.span4_vert_b_0
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (4 2)  (76 322)  (76 322)  routing T_2_20.sp4_h_r_0 <X> T_2_20.sp4_v_t_37
 (8 2)  (80 322)  (80 322)  routing T_2_20.sp4_h_r_1 <X> T_2_20.sp4_h_l_36
 (5 3)  (77 323)  (77 323)  routing T_2_20.sp4_h_r_0 <X> T_2_20.sp4_v_t_37
 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_3_20

 (3 0)  (129 320)  (129 320)  routing T_3_20.sp12_h_r_0 <X> T_3_20.sp12_v_b_0
 (3 1)  (129 321)  (129 321)  routing T_3_20.sp12_h_r_0 <X> T_3_20.sp12_v_b_0
 (3 6)  (129 326)  (129 326)  routing T_3_20.sp12_h_r_0 <X> T_3_20.sp12_v_t_23
 (3 7)  (129 327)  (129 327)  routing T_3_20.sp12_h_r_0 <X> T_3_20.sp12_v_t_23
 (19 12)  (145 332)  (145 332)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (19 13)  (145 333)  (145 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_20

 (6 0)  (402 320)  (402 320)  routing T_8_20.sp4_h_r_7 <X> T_8_20.sp4_v_b_0
 (3 6)  (399 326)  (399 326)  routing T_8_20.sp12_h_r_0 <X> T_8_20.sp12_v_t_23
 (3 7)  (399 327)  (399 327)  routing T_8_20.sp12_h_r_0 <X> T_8_20.sp12_v_t_23
 (3 8)  (399 328)  (399 328)  routing T_8_20.sp12_h_r_1 <X> T_8_20.sp12_v_b_1
 (3 9)  (399 329)  (399 329)  routing T_8_20.sp12_h_r_1 <X> T_8_20.sp12_v_b_1


LogicTile_9_20

 (27 0)  (465 320)  (465 320)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 320)  (469 320)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 320)  (474 320)  LC_0 Logic Functioning bit
 (37 0)  (475 320)  (475 320)  LC_0 Logic Functioning bit
 (38 0)  (476 320)  (476 320)  LC_0 Logic Functioning bit
 (39 0)  (477 320)  (477 320)  LC_0 Logic Functioning bit
 (44 0)  (482 320)  (482 320)  LC_0 Logic Functioning bit
 (45 0)  (483 320)  (483 320)  LC_0 Logic Functioning bit
 (52 0)  (490 320)  (490 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (472 321)  (472 321)  routing T_9_20.lc_trk_g1_1 <X> T_9_20.input_2_0
 (40 1)  (478 321)  (478 321)  LC_0 Logic Functioning bit
 (41 1)  (479 321)  (479 321)  LC_0 Logic Functioning bit
 (42 1)  (480 321)  (480 321)  LC_0 Logic Functioning bit
 (43 1)  (481 321)  (481 321)  LC_0 Logic Functioning bit
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (465 322)  (465 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 322)  (474 322)  LC_1 Logic Functioning bit
 (37 2)  (475 322)  (475 322)  LC_1 Logic Functioning bit
 (38 2)  (476 322)  (476 322)  LC_1 Logic Functioning bit
 (39 2)  (477 322)  (477 322)  LC_1 Logic Functioning bit
 (44 2)  (482 322)  (482 322)  LC_1 Logic Functioning bit
 (45 2)  (483 322)  (483 322)  LC_1 Logic Functioning bit
 (51 2)  (489 322)  (489 322)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (490 322)  (490 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (40 3)  (478 323)  (478 323)  LC_1 Logic Functioning bit
 (41 3)  (479 323)  (479 323)  LC_1 Logic Functioning bit
 (42 3)  (480 323)  (480 323)  LC_1 Logic Functioning bit
 (43 3)  (481 323)  (481 323)  LC_1 Logic Functioning bit
 (14 4)  (452 324)  (452 324)  routing T_9_20.wire_logic_cluster/lc_0/out <X> T_9_20.lc_trk_g1_0
 (17 4)  (455 324)  (455 324)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 324)  (456 324)  routing T_9_20.bnr_op_1 <X> T_9_20.lc_trk_g1_1
 (21 4)  (459 324)  (459 324)  routing T_9_20.wire_logic_cluster/lc_3/out <X> T_9_20.lc_trk_g1_3
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 324)  (463 324)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g1_2
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (37 4)  (475 324)  (475 324)  LC_2 Logic Functioning bit
 (38 4)  (476 324)  (476 324)  LC_2 Logic Functioning bit
 (39 4)  (477 324)  (477 324)  LC_2 Logic Functioning bit
 (44 4)  (482 324)  (482 324)  LC_2 Logic Functioning bit
 (45 4)  (483 324)  (483 324)  LC_2 Logic Functioning bit
 (51 4)  (489 324)  (489 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (490 324)  (490 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (455 325)  (455 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (456 325)  (456 325)  routing T_9_20.bnr_op_1 <X> T_9_20.lc_trk_g1_1
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 325)  (468 325)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (478 325)  (478 325)  LC_2 Logic Functioning bit
 (41 5)  (479 325)  (479 325)  LC_2 Logic Functioning bit
 (42 5)  (480 325)  (480 325)  LC_2 Logic Functioning bit
 (43 5)  (481 325)  (481 325)  LC_2 Logic Functioning bit
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 326)  (456 326)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g1_5
 (27 6)  (465 326)  (465 326)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 326)  (474 326)  LC_3 Logic Functioning bit
 (37 6)  (475 326)  (475 326)  LC_3 Logic Functioning bit
 (38 6)  (476 326)  (476 326)  LC_3 Logic Functioning bit
 (39 6)  (477 326)  (477 326)  LC_3 Logic Functioning bit
 (44 6)  (482 326)  (482 326)  LC_3 Logic Functioning bit
 (45 6)  (483 326)  (483 326)  LC_3 Logic Functioning bit
 (52 6)  (490 326)  (490 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (30 7)  (468 327)  (468 327)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (478 327)  (478 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (43 7)  (481 327)  (481 327)  LC_3 Logic Functioning bit
 (27 8)  (465 328)  (465 328)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 328)  (466 328)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 328)  (468 328)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (37 8)  (475 328)  (475 328)  LC_4 Logic Functioning bit
 (38 8)  (476 328)  (476 328)  LC_4 Logic Functioning bit
 (39 8)  (477 328)  (477 328)  LC_4 Logic Functioning bit
 (44 8)  (482 328)  (482 328)  LC_4 Logic Functioning bit
 (45 8)  (483 328)  (483 328)  LC_4 Logic Functioning bit
 (47 8)  (485 328)  (485 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (40 9)  (478 329)  (478 329)  LC_4 Logic Functioning bit
 (41 9)  (479 329)  (479 329)  LC_4 Logic Functioning bit
 (42 9)  (480 329)  (480 329)  LC_4 Logic Functioning bit
 (43 9)  (481 329)  (481 329)  LC_4 Logic Functioning bit
 (48 9)  (486 329)  (486 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (453 330)  (453 330)  routing T_9_20.sp4_h_l_24 <X> T_9_20.lc_trk_g2_5
 (16 10)  (454 330)  (454 330)  routing T_9_20.sp4_h_l_24 <X> T_9_20.lc_trk_g2_5
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (456 330)  (456 330)  routing T_9_20.sp4_h_l_24 <X> T_9_20.lc_trk_g2_5
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (37 10)  (475 330)  (475 330)  LC_5 Logic Functioning bit
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (39 10)  (477 330)  (477 330)  LC_5 Logic Functioning bit
 (44 10)  (482 330)  (482 330)  LC_5 Logic Functioning bit
 (45 10)  (483 330)  (483 330)  LC_5 Logic Functioning bit
 (47 10)  (485 330)  (485 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (40 11)  (478 331)  (478 331)  LC_5 Logic Functioning bit
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (43 11)  (481 331)  (481 331)  LC_5 Logic Functioning bit
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 332)  (456 332)  routing T_9_20.wire_logic_cluster/lc_1/out <X> T_9_20.lc_trk_g3_1
 (27 12)  (465 332)  (465 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 332)  (466 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 332)  (468 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (475 332)  (475 332)  LC_6 Logic Functioning bit
 (39 12)  (477 332)  (477 332)  LC_6 Logic Functioning bit
 (41 12)  (479 332)  (479 332)  LC_6 Logic Functioning bit
 (43 12)  (481 332)  (481 332)  LC_6 Logic Functioning bit
 (45 12)  (483 332)  (483 332)  LC_6 Logic Functioning bit
 (52 12)  (490 332)  (490 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (30 13)  (468 333)  (468 333)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (37 13)  (475 333)  (475 333)  LC_6 Logic Functioning bit
 (39 13)  (477 333)  (477 333)  LC_6 Logic Functioning bit
 (41 13)  (479 333)  (479 333)  LC_6 Logic Functioning bit
 (43 13)  (481 333)  (481 333)  LC_6 Logic Functioning bit
 (0 14)  (438 334)  (438 334)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 334)  (439 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 334)  (452 334)  routing T_9_20.wire_logic_cluster/lc_4/out <X> T_9_20.lc_trk_g3_4
 (16 14)  (454 334)  (454 334)  routing T_9_20.sp12_v_t_10 <X> T_9_20.lc_trk_g3_5
 (17 14)  (455 334)  (455 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (463 334)  (463 334)  routing T_9_20.wire_logic_cluster/lc_6/out <X> T_9_20.lc_trk_g3_6
 (0 15)  (438 335)  (438 335)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 335)  (439 335)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (460 335)  (460 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_20

 (15 1)  (507 321)  (507 321)  routing T_10_20.sp4_v_t_5 <X> T_10_20.lc_trk_g0_0
 (16 1)  (508 321)  (508 321)  routing T_10_20.sp4_v_t_5 <X> T_10_20.lc_trk_g0_0
 (17 1)  (509 321)  (509 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 3)  (496 323)  (496 323)  routing T_10_20.sp4_v_b_7 <X> T_10_20.sp4_h_l_37
 (21 4)  (513 324)  (513 324)  routing T_10_20.wire_logic_cluster/lc_3/out <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (506 325)  (506 325)  routing T_10_20.sp12_h_r_16 <X> T_10_20.lc_trk_g1_0
 (16 5)  (508 325)  (508 325)  routing T_10_20.sp12_h_r_16 <X> T_10_20.lc_trk_g1_0
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (16 6)  (508 326)  (508 326)  routing T_10_20.sp4_v_b_5 <X> T_10_20.lc_trk_g1_5
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (510 326)  (510 326)  routing T_10_20.sp4_v_b_5 <X> T_10_20.lc_trk_g1_5
 (21 6)  (513 326)  (513 326)  routing T_10_20.wire_logic_cluster/lc_7/out <X> T_10_20.lc_trk_g1_7
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (41 6)  (533 326)  (533 326)  LC_3 Logic Functioning bit
 (43 6)  (535 326)  (535 326)  LC_3 Logic Functioning bit
 (45 6)  (537 326)  (537 326)  LC_3 Logic Functioning bit
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (39 7)  (531 327)  (531 327)  LC_3 Logic Functioning bit
 (40 7)  (532 327)  (532 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (31 10)  (523 330)  (523 330)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (37 10)  (529 330)  (529 330)  LC_5 Logic Functioning bit
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (45 10)  (537 330)  (537 330)  LC_5 Logic Functioning bit
 (31 11)  (523 331)  (523 331)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (37 11)  (529 331)  (529 331)  LC_5 Logic Functioning bit
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (39 11)  (531 331)  (531 331)  LC_5 Logic Functioning bit
 (25 12)  (517 332)  (517 332)  routing T_10_20.sp4_v_b_26 <X> T_10_20.lc_trk_g3_2
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 332)  (520 332)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (37 12)  (529 332)  (529 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (39 12)  (531 332)  (531 332)  LC_6 Logic Functioning bit
 (40 12)  (532 332)  (532 332)  LC_6 Logic Functioning bit
 (41 12)  (533 332)  (533 332)  LC_6 Logic Functioning bit
 (42 12)  (534 332)  (534 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (47 12)  (539 332)  (539 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (16 13)  (508 333)  (508 333)  routing T_10_20.sp12_v_b_8 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 333)  (515 333)  routing T_10_20.sp4_v_b_26 <X> T_10_20.lc_trk_g3_2
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 333)  (524 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (38 13)  (530 333)  (530 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (40 13)  (532 333)  (532 333)  LC_6 Logic Functioning bit
 (41 13)  (533 333)  (533 333)  LC_6 Logic Functioning bit
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (43 13)  (535 333)  (535 333)  LC_6 Logic Functioning bit
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 334)  (526 334)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (37 14)  (529 334)  (529 334)  LC_7 Logic Functioning bit
 (38 14)  (530 334)  (530 334)  LC_7 Logic Functioning bit
 (39 14)  (531 334)  (531 334)  LC_7 Logic Functioning bit
 (45 14)  (537 334)  (537 334)  LC_7 Logic Functioning bit
 (31 15)  (523 335)  (523 335)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit
 (37 15)  (529 335)  (529 335)  LC_7 Logic Functioning bit
 (38 15)  (530 335)  (530 335)  LC_7 Logic Functioning bit
 (39 15)  (531 335)  (531 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 6)  (561 326)  (561 326)  routing T_11_20.lft_op_5 <X> T_11_20.lc_trk_g1_5
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 326)  (564 326)  routing T_11_20.lft_op_5 <X> T_11_20.lc_trk_g1_5
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 328)  (579 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (37 8)  (583 328)  (583 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 329)  (582 329)  LC_4 Logic Functioning bit
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (38 9)  (584 329)  (584 329)  LC_4 Logic Functioning bit
 (39 9)  (585 329)  (585 329)  LC_4 Logic Functioning bit
 (21 10)  (567 330)  (567 330)  routing T_11_20.wire_logic_cluster/lc_7/out <X> T_11_20.lc_trk_g2_7
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 14)  (577 334)  (577 334)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 334)  (580 334)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (37 14)  (583 334)  (583 334)  LC_7 Logic Functioning bit
 (38 14)  (584 334)  (584 334)  LC_7 Logic Functioning bit
 (39 14)  (585 334)  (585 334)  LC_7 Logic Functioning bit
 (45 14)  (591 334)  (591 334)  LC_7 Logic Functioning bit
 (36 15)  (582 335)  (582 335)  LC_7 Logic Functioning bit
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (38 15)  (584 335)  (584 335)  LC_7 Logic Functioning bit
 (39 15)  (585 335)  (585 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (13 0)  (613 320)  (613 320)  routing T_12_20.sp4_v_t_39 <X> T_12_20.sp4_v_b_2
 (21 0)  (621 320)  (621 320)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g0_3
 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 320)  (625 320)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g0_2
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 321)  (623 321)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g0_2
 (25 1)  (625 321)  (625 321)  routing T_12_20.sp4_v_b_10 <X> T_12_20.lc_trk_g0_2
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 4)  (612 324)  (612 324)  routing T_12_20.sp4_v_b_5 <X> T_12_20.sp4_h_r_5
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 324)  (631 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (39 4)  (639 324)  (639 324)  LC_2 Logic Functioning bit
 (47 4)  (647 324)  (647 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (652 324)  (652 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (11 5)  (611 325)  (611 325)  routing T_12_20.sp4_v_b_5 <X> T_12_20.sp4_h_r_5
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 325)  (630 325)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (40 5)  (640 325)  (640 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (46 5)  (646 325)  (646 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (648 325)  (648 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (614 326)  (614 326)  routing T_12_20.lft_op_4 <X> T_12_20.lc_trk_g1_4
 (26 6)  (626 326)  (626 326)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 326)  (636 326)  LC_3 Logic Functioning bit
 (37 6)  (637 326)  (637 326)  LC_3 Logic Functioning bit
 (38 6)  (638 326)  (638 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (41 6)  (641 326)  (641 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (15 7)  (615 327)  (615 327)  routing T_12_20.lft_op_4 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 327)  (631 327)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (40 7)  (640 327)  (640 327)  LC_3 Logic Functioning bit
 (42 7)  (642 327)  (642 327)  LC_3 Logic Functioning bit
 (48 7)  (648 327)  (648 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 10)  (608 330)  (608 330)  routing T_12_20.sp4_h_r_11 <X> T_12_20.sp4_h_l_42
 (10 10)  (610 330)  (610 330)  routing T_12_20.sp4_h_r_11 <X> T_12_20.sp4_h_l_42


LogicTile_13_20

 (14 0)  (668 320)  (668 320)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (25 0)  (679 320)  (679 320)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g0_2
 (14 1)  (668 321)  (668 321)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (15 1)  (669 321)  (669 321)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp4_h_l_5 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 321)  (677 321)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g0_2
 (25 1)  (679 321)  (679 321)  routing T_13_20.sp4_v_b_10 <X> T_13_20.lc_trk_g0_2
 (21 2)  (675 322)  (675 322)  routing T_13_20.sp4_v_b_7 <X> T_13_20.lc_trk_g0_7
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (677 322)  (677 322)  routing T_13_20.sp4_v_b_7 <X> T_13_20.lc_trk_g0_7
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_v_b_18 <X> T_13_20.lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.sp4_v_b_18 <X> T_13_20.lc_trk_g1_2
 (21 8)  (675 328)  (675 328)  routing T_13_20.sp4_h_r_35 <X> T_13_20.lc_trk_g2_3
 (22 8)  (676 328)  (676 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (677 328)  (677 328)  routing T_13_20.sp4_h_r_35 <X> T_13_20.lc_trk_g2_3
 (24 8)  (678 328)  (678 328)  routing T_13_20.sp4_h_r_35 <X> T_13_20.lc_trk_g2_3
 (27 8)  (681 328)  (681 328)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (691 328)  (691 328)  LC_4 Logic Functioning bit
 (38 8)  (692 328)  (692 328)  LC_4 Logic Functioning bit
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (43 8)  (697 328)  (697 328)  LC_4 Logic Functioning bit
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 329)  (681 329)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 329)  (686 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (689 329)  (689 329)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.input_2_4
 (36 9)  (690 329)  (690 329)  LC_4 Logic Functioning bit
 (39 9)  (693 329)  (693 329)  LC_4 Logic Functioning bit
 (40 9)  (694 329)  (694 329)  LC_4 Logic Functioning bit
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp12_v_t_10 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (12 12)  (666 332)  (666 332)  routing T_13_20.sp4_v_t_46 <X> T_13_20.sp4_h_r_11
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 332)  (677 332)  routing T_13_20.sp4_v_t_30 <X> T_13_20.lc_trk_g3_3
 (24 12)  (678 332)  (678 332)  routing T_13_20.sp4_v_t_30 <X> T_13_20.lc_trk_g3_3
 (28 12)  (682 332)  (682 332)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 332)  (687 332)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (48 12)  (702 332)  (702 332)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 333)  (682 333)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 333)  (685 333)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 333)  (686 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (43 13)  (697 333)  (697 333)  LC_6 Logic Functioning bit


LogicTile_14_20

 (16 0)  (724 320)  (724 320)  routing T_14_20.sp4_v_b_1 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (726 320)  (726 320)  routing T_14_20.sp4_v_b_1 <X> T_14_20.lc_trk_g0_1
 (15 2)  (723 322)  (723 322)  routing T_14_20.sp4_v_b_21 <X> T_14_20.lc_trk_g0_5
 (16 2)  (724 322)  (724 322)  routing T_14_20.sp4_v_b_21 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 4)  (729 324)  (729 324)  routing T_14_20.sp4_v_b_3 <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp4_v_b_3 <X> T_14_20.lc_trk_g1_3
 (15 5)  (723 325)  (723 325)  routing T_14_20.bot_op_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (14 6)  (722 326)  (722 326)  routing T_14_20.lft_op_4 <X> T_14_20.lc_trk_g1_4
 (16 6)  (724 326)  (724 326)  routing T_14_20.sp4_v_b_5 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 326)  (726 326)  routing T_14_20.sp4_v_b_5 <X> T_14_20.lc_trk_g1_5
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 326)  (738 326)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (42 6)  (750 326)  (750 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (15 7)  (723 327)  (723 327)  routing T_14_20.lft_op_4 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (741 327)  (741 327)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.input_2_3
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (39 7)  (747 327)  (747 327)  LC_3 Logic Functioning bit
 (40 7)  (748 327)  (748 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (3 8)  (711 328)  (711 328)  routing T_14_20.sp12_h_r_1 <X> T_14_20.sp12_v_b_1
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 328)  (726 328)  routing T_14_20.bnl_op_1 <X> T_14_20.lc_trk_g2_1
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (41 8)  (749 328)  (749 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (50 8)  (758 328)  (758 328)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (711 329)  (711 329)  routing T_14_20.sp12_h_r_1 <X> T_14_20.sp12_v_b_1
 (18 9)  (726 329)  (726 329)  routing T_14_20.bnl_op_1 <X> T_14_20.lc_trk_g2_1
 (27 9)  (735 329)  (735 329)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (40 9)  (748 329)  (748 329)  LC_4 Logic Functioning bit
 (41 9)  (749 329)  (749 329)  LC_4 Logic Functioning bit
 (51 9)  (759 329)  (759 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 10)  (711 330)  (711 330)  routing T_14_20.sp12_h_r_1 <X> T_14_20.sp12_h_l_22
 (25 10)  (733 330)  (733 330)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (3 11)  (711 331)  (711 331)  routing T_14_20.sp12_h_r_1 <X> T_14_20.sp12_h_l_22
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 331)  (731 331)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (24 11)  (732 331)  (732 331)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (25 11)  (733 331)  (733 331)  routing T_14_20.sp4_h_r_46 <X> T_14_20.lc_trk_g2_6
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 332)  (743 332)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (40 12)  (748 332)  (748 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 333)  (741 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (35 13)  (743 333)  (743 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (38 13)  (746 333)  (746 333)  LC_6 Logic Functioning bit
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (41 13)  (749 333)  (749 333)  LC_6 Logic Functioning bit
 (43 13)  (751 333)  (751 333)  LC_6 Logic Functioning bit
 (16 14)  (724 334)  (724 334)  routing T_14_20.sp12_v_t_10 <X> T_14_20.lc_trk_g3_5
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


LogicTile_15_20

 (4 2)  (766 322)  (766 322)  routing T_15_20.sp4_h_r_0 <X> T_15_20.sp4_v_t_37
 (5 3)  (767 323)  (767 323)  routing T_15_20.sp4_h_r_0 <X> T_15_20.sp4_v_t_37
 (14 4)  (776 324)  (776 324)  routing T_15_20.sp12_h_r_0 <X> T_15_20.lc_trk_g1_0
 (15 4)  (777 324)  (777 324)  routing T_15_20.top_op_1 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 324)  (786 324)  routing T_15_20.top_op_3 <X> T_15_20.lc_trk_g1_3
 (14 5)  (776 325)  (776 325)  routing T_15_20.sp12_h_r_0 <X> T_15_20.lc_trk_g1_0
 (15 5)  (777 325)  (777 325)  routing T_15_20.sp12_h_r_0 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (780 325)  (780 325)  routing T_15_20.top_op_1 <X> T_15_20.lc_trk_g1_1
 (21 5)  (783 325)  (783 325)  routing T_15_20.top_op_3 <X> T_15_20.lc_trk_g1_3
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 326)  (795 326)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 326)  (796 326)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 326)  (799 326)  LC_3 Logic Functioning bit
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (39 6)  (801 326)  (801 326)  LC_3 Logic Functioning bit
 (40 6)  (802 326)  (802 326)  LC_3 Logic Functioning bit
 (42 6)  (804 326)  (804 326)  LC_3 Logic Functioning bit
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 327)  (786 327)  routing T_15_20.top_op_6 <X> T_15_20.lc_trk_g1_6
 (25 7)  (787 327)  (787 327)  routing T_15_20.top_op_6 <X> T_15_20.lc_trk_g1_6
 (27 7)  (789 327)  (789 327)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 327)  (794 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 327)  (795 327)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.input_2_3
 (35 7)  (797 327)  (797 327)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.input_2_3
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (42 7)  (804 327)  (804 327)  LC_3 Logic Functioning bit
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (785 328)  (785 328)  routing T_15_20.sp12_v_b_19 <X> T_15_20.lc_trk_g2_3
 (28 8)  (790 328)  (790 328)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (40 8)  (802 328)  (802 328)  LC_4 Logic Functioning bit
 (21 9)  (783 329)  (783 329)  routing T_15_20.sp12_v_b_19 <X> T_15_20.lc_trk_g2_3
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 329)  (792 329)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (796 329)  (796 329)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.input_2_4
 (35 9)  (797 329)  (797 329)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.input_2_4
 (38 9)  (800 329)  (800 329)  LC_4 Logic Functioning bit
 (39 9)  (801 329)  (801 329)  LC_4 Logic Functioning bit
 (40 9)  (802 329)  (802 329)  LC_4 Logic Functioning bit
 (41 9)  (803 329)  (803 329)  LC_4 Logic Functioning bit
 (42 9)  (804 329)  (804 329)  LC_4 Logic Functioning bit
 (4 10)  (766 330)  (766 330)  routing T_15_20.sp4_h_r_0 <X> T_15_20.sp4_v_t_43
 (6 10)  (768 330)  (768 330)  routing T_15_20.sp4_h_r_0 <X> T_15_20.sp4_v_t_43
 (5 11)  (767 331)  (767 331)  routing T_15_20.sp4_h_r_0 <X> T_15_20.sp4_v_t_43
 (15 12)  (777 332)  (777 332)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g3_1
 (16 12)  (778 332)  (778 332)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g3_1
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g3_1
 (21 12)  (783 332)  (783 332)  routing T_15_20.sp4_h_r_35 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 332)  (785 332)  routing T_15_20.sp4_h_r_35 <X> T_15_20.lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.sp4_h_r_35 <X> T_15_20.lc_trk_g3_3
 (27 12)  (789 332)  (789 332)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 332)  (796 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 332)  (802 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (42 12)  (804 332)  (804 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (18 13)  (780 333)  (780 333)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g3_1
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 333)  (793 333)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 333)  (794 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (795 333)  (795 333)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_6
 (34 13)  (796 333)  (796 333)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_6
 (35 13)  (797 333)  (797 333)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.input_2_6
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (4 14)  (766 334)  (766 334)  routing T_15_20.sp4_h_r_3 <X> T_15_20.sp4_v_t_44
 (6 14)  (768 334)  (768 334)  routing T_15_20.sp4_h_r_3 <X> T_15_20.sp4_v_t_44
 (12 14)  (774 334)  (774 334)  routing T_15_20.sp4_v_b_11 <X> T_15_20.sp4_h_l_46
 (5 15)  (767 335)  (767 335)  routing T_15_20.sp4_h_r_3 <X> T_15_20.sp4_v_t_44


LogicTile_16_20

 (21 0)  (837 320)  (837 320)  routing T_16_20.sp12_h_r_3 <X> T_16_20.lc_trk_g0_3
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (840 320)  (840 320)  routing T_16_20.sp12_h_r_3 <X> T_16_20.lc_trk_g0_3
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (40 0)  (856 320)  (856 320)  LC_0 Logic Functioning bit
 (42 0)  (858 320)  (858 320)  LC_0 Logic Functioning bit
 (4 1)  (820 321)  (820 321)  routing T_16_20.sp4_h_l_41 <X> T_16_20.sp4_h_r_0
 (6 1)  (822 321)  (822 321)  routing T_16_20.sp4_h_l_41 <X> T_16_20.sp4_h_r_0
 (21 1)  (837 321)  (837 321)  routing T_16_20.sp12_h_r_3 <X> T_16_20.lc_trk_g0_3
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 321)  (844 321)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 321)  (846 321)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 321)  (849 321)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.input_2_0
 (34 1)  (850 321)  (850 321)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.input_2_0
 (35 1)  (851 321)  (851 321)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.input_2_0
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (41 1)  (857 321)  (857 321)  LC_0 Logic Functioning bit
 (43 1)  (859 321)  (859 321)  LC_0 Logic Functioning bit
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 322)  (847 322)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 322)  (853 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (39 2)  (855 322)  (855 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (50 2)  (866 322)  (866 322)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (868 322)  (868 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (843 323)  (843 323)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 323)  (844 323)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 323)  (846 323)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (41 3)  (857 323)  (857 323)  LC_1 Logic Functioning bit
 (53 3)  (869 323)  (869 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (837 324)  (837 324)  routing T_16_20.sp4_h_r_11 <X> T_16_20.lc_trk_g1_3
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 324)  (839 324)  routing T_16_20.sp4_h_r_11 <X> T_16_20.lc_trk_g1_3
 (24 4)  (840 324)  (840 324)  routing T_16_20.sp4_h_r_11 <X> T_16_20.lc_trk_g1_3
 (4 6)  (820 326)  (820 326)  routing T_16_20.sp4_h_r_3 <X> T_16_20.sp4_v_t_38
 (5 7)  (821 327)  (821 327)  routing T_16_20.sp4_h_r_3 <X> T_16_20.sp4_v_t_38
 (14 7)  (830 327)  (830 327)  routing T_16_20.sp12_h_r_20 <X> T_16_20.lc_trk_g1_4
 (16 7)  (832 327)  (832 327)  routing T_16_20.sp12_h_r_20 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (15 11)  (831 331)  (831 331)  routing T_16_20.sp4_v_t_33 <X> T_16_20.lc_trk_g2_4
 (16 11)  (832 331)  (832 331)  routing T_16_20.sp4_v_t_33 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g3_1
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (816 334)  (816 334)  routing T_16_20.glb_netwk_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (822 334)  (822 334)  routing T_16_20.sp4_h_l_41 <X> T_16_20.sp4_v_t_44
 (14 14)  (830 334)  (830 334)  routing T_16_20.rgt_op_4 <X> T_16_20.lc_trk_g3_4
 (11 15)  (827 335)  (827 335)  routing T_16_20.sp4_h_r_3 <X> T_16_20.sp4_h_l_46
 (13 15)  (829 335)  (829 335)  routing T_16_20.sp4_h_r_3 <X> T_16_20.sp4_h_l_46
 (15 15)  (831 335)  (831 335)  routing T_16_20.rgt_op_4 <X> T_16_20.lc_trk_g3_4
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_17_20

 (12 0)  (886 320)  (886 320)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_h_r_2
 (15 0)  (889 320)  (889 320)  routing T_17_20.top_op_1 <X> T_17_20.lc_trk_g0_1
 (17 0)  (891 320)  (891 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (13 1)  (887 321)  (887 321)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_h_r_2
 (18 1)  (892 321)  (892 321)  routing T_17_20.top_op_1 <X> T_17_20.lc_trk_g0_1
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 322)  (888 322)  routing T_17_20.wire_logic_cluster/lc_4/out <X> T_17_20.lc_trk_g0_4
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (17 4)  (891 324)  (891 324)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (892 324)  (892 324)  routing T_17_20.bnr_op_1 <X> T_17_20.lc_trk_g1_1
 (21 4)  (895 324)  (895 324)  routing T_17_20.wire_logic_cluster/lc_3/out <X> T_17_20.lc_trk_g1_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (900 324)  (900 324)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (40 4)  (914 324)  (914 324)  LC_2 Logic Functioning bit
 (42 4)  (916 324)  (916 324)  LC_2 Logic Functioning bit
 (15 5)  (889 325)  (889 325)  routing T_17_20.bot_op_0 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (892 325)  (892 325)  routing T_17_20.bnr_op_1 <X> T_17_20.lc_trk_g1_1
 (26 5)  (900 325)  (900 325)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 325)  (902 325)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 325)  (906 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 325)  (908 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.input_2_2
 (35 5)  (909 325)  (909 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.input_2_2
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (39 5)  (913 325)  (913 325)  LC_2 Logic Functioning bit
 (40 5)  (914 325)  (914 325)  LC_2 Logic Functioning bit
 (19 6)  (893 326)  (893 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (900 326)  (900 326)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 326)  (904 326)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 326)  (908 326)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (39 6)  (913 326)  (913 326)  LC_3 Logic Functioning bit
 (42 6)  (916 326)  (916 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (10 7)  (884 327)  (884 327)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_t_41
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 327)  (905 327)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 327)  (906 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (908 327)  (908 327)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.input_2_3
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (41 7)  (915 327)  (915 327)  LC_3 Logic Functioning bit
 (43 7)  (917 327)  (917 327)  LC_3 Logic Functioning bit
 (1 8)  (875 328)  (875 328)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (21 8)  (895 328)  (895 328)  routing T_17_20.rgt_op_3 <X> T_17_20.lc_trk_g2_3
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 328)  (898 328)  routing T_17_20.rgt_op_3 <X> T_17_20.lc_trk_g2_3
 (31 8)  (905 328)  (905 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 328)  (907 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (37 8)  (911 328)  (911 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (39 8)  (913 328)  (913 328)  LC_4 Logic Functioning bit
 (45 8)  (919 328)  (919 328)  LC_4 Logic Functioning bit
 (46 8)  (920 328)  (920 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (921 328)  (921 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (925 328)  (925 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (1 9)  (875 329)  (875 329)  routing T_17_20.glb_netwk_4 <X> T_17_20.glb2local_1
 (31 9)  (905 329)  (905 329)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (38 9)  (912 329)  (912 329)  LC_4 Logic Functioning bit
 (39 9)  (913 329)  (913 329)  LC_4 Logic Functioning bit
 (46 9)  (920 329)  (920 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (925 329)  (925 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 331)  (897 331)  routing T_17_20.sp4_v_b_46 <X> T_17_20.lc_trk_g2_6
 (24 11)  (898 331)  (898 331)  routing T_17_20.sp4_v_b_46 <X> T_17_20.lc_trk_g2_6
 (21 12)  (895 332)  (895 332)  routing T_17_20.rgt_op_3 <X> T_17_20.lc_trk_g3_3
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 332)  (898 332)  routing T_17_20.rgt_op_3 <X> T_17_20.lc_trk_g3_3
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 334)  (914 334)  LC_7 Logic Functioning bit
 (42 14)  (916 334)  (916 334)  LC_7 Logic Functioning bit
 (47 14)  (921 334)  (921 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (900 335)  (900 335)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 335)  (904 335)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (46 15)  (920 335)  (920 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_20

 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 4)  (931 324)  (931 324)  routing T_18_20.sp12_v_b_0 <X> T_18_20.sp12_h_r_0
 (15 4)  (943 324)  (943 324)  routing T_18_20.bot_op_1 <X> T_18_20.lc_trk_g1_1
 (17 4)  (945 324)  (945 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (3 5)  (931 325)  (931 325)  routing T_18_20.sp12_v_b_0 <X> T_18_20.sp12_h_r_0
 (27 6)  (955 326)  (955 326)  routing T_18_20.lc_trk_g1_1 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 326)  (961 326)  routing T_18_20.lc_trk_g2_0 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (38 6)  (966 326)  (966 326)  LC_3 Logic Functioning bit
 (45 6)  (973 326)  (973 326)  LC_3 Logic Functioning bit
 (47 6)  (975 326)  (975 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (979 326)  (979 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (980 326)  (980 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (981 326)  (981 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (931 327)  (931 327)  routing T_18_20.sp12_h_l_23 <X> T_18_20.sp12_v_t_23
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (38 7)  (966 327)  (966 327)  LC_3 Logic Functioning bit
 (47 7)  (975 327)  (975 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 9)  (942 329)  (942 329)  routing T_18_20.sp4_h_r_24 <X> T_18_20.lc_trk_g2_0
 (15 9)  (943 329)  (943 329)  routing T_18_20.sp4_h_r_24 <X> T_18_20.lc_trk_g2_0
 (16 9)  (944 329)  (944 329)  routing T_18_20.sp4_h_r_24 <X> T_18_20.lc_trk_g2_0
 (17 9)  (945 329)  (945 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (0 14)  (928 334)  (928 334)  routing T_18_20.glb_netwk_4 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_20

 (21 0)  (1003 320)  (1003 320)  routing T_19_20.wire_logic_cluster/lc_3/out <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1009 320)  (1009 320)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 320)  (1010 320)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 320)  (1012 320)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 320)  (1015 320)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 320)  (1016 320)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (1022 320)  (1022 320)  LC_0 Logic Functioning bit
 (42 0)  (1024 320)  (1024 320)  LC_0 Logic Functioning bit
 (47 0)  (1029 320)  (1029 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (1004 321)  (1004 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1005 321)  (1005 321)  routing T_19_20.sp4_v_b_18 <X> T_19_20.lc_trk_g0_2
 (24 1)  (1006 321)  (1006 321)  routing T_19_20.sp4_v_b_18 <X> T_19_20.lc_trk_g0_2
 (30 1)  (1012 321)  (1012 321)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (40 1)  (1022 321)  (1022 321)  LC_0 Logic Functioning bit
 (42 1)  (1024 321)  (1024 321)  LC_0 Logic Functioning bit
 (48 1)  (1030 321)  (1030 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1033 321)  (1033 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (1035 321)  (1035 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (997 322)  (997 322)  routing T_19_20.bot_op_5 <X> T_19_20.lc_trk_g0_5
 (17 2)  (999 322)  (999 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (17 3)  (999 323)  (999 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 4)  (1003 324)  (1003 324)  routing T_19_20.wire_logic_cluster/lc_3/out <X> T_19_20.lc_trk_g1_3
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 324)  (1008 324)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 324)  (1013 324)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 324)  (1015 324)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (29 5)  (1011 325)  (1011 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 325)  (1012 325)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (41 5)  (1023 325)  (1023 325)  LC_2 Logic Functioning bit
 (43 5)  (1025 325)  (1025 325)  LC_2 Logic Functioning bit
 (1 6)  (983 326)  (983 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (11 6)  (993 326)  (993 326)  routing T_19_20.sp4_h_l_37 <X> T_19_20.sp4_v_t_40
 (26 6)  (1008 326)  (1008 326)  routing T_19_20.lc_trk_g0_5 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 326)  (1010 326)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 326)  (1012 326)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (37 6)  (1019 326)  (1019 326)  LC_3 Logic Functioning bit
 (41 6)  (1023 326)  (1023 326)  LC_3 Logic Functioning bit
 (42 6)  (1024 326)  (1024 326)  LC_3 Logic Functioning bit
 (43 6)  (1025 326)  (1025 326)  LC_3 Logic Functioning bit
 (45 6)  (1027 326)  (1027 326)  LC_3 Logic Functioning bit
 (50 6)  (1032 326)  (1032 326)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (983 327)  (983 327)  routing T_19_20.glb_netwk_4 <X> T_19_20.glb2local_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 327)  (1013 327)  routing T_19_20.lc_trk_g0_2 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 327)  (1018 327)  LC_3 Logic Functioning bit
 (37 7)  (1019 327)  (1019 327)  LC_3 Logic Functioning bit
 (42 7)  (1024 327)  (1024 327)  LC_3 Logic Functioning bit
 (43 7)  (1025 327)  (1025 327)  LC_3 Logic Functioning bit
 (15 10)  (997 330)  (997 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (16 10)  (998 330)  (998 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (17 10)  (999 330)  (999 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 330)  (1000 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (26 10)  (1008 330)  (1008 330)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 330)  (1009 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 330)  (1010 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 330)  (1012 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 330)  (1013 330)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (17 11)  (999 331)  (999 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (1008 331)  (1008 331)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 331)  (1009 331)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 331)  (1010 331)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (40 11)  (1022 331)  (1022 331)  LC_5 Logic Functioning bit
 (42 11)  (1024 331)  (1024 331)  LC_5 Logic Functioning bit
 (14 12)  (996 332)  (996 332)  routing T_19_20.sp4_h_l_21 <X> T_19_20.lc_trk_g3_0
 (27 12)  (1009 332)  (1009 332)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 332)  (1010 332)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 332)  (1011 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 332)  (1013 332)  routing T_19_20.lc_trk_g0_5 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 332)  (1018 332)  LC_6 Logic Functioning bit
 (37 12)  (1019 332)  (1019 332)  LC_6 Logic Functioning bit
 (39 12)  (1021 332)  (1021 332)  LC_6 Logic Functioning bit
 (42 12)  (1024 332)  (1024 332)  LC_6 Logic Functioning bit
 (43 12)  (1025 332)  (1025 332)  LC_6 Logic Functioning bit
 (45 12)  (1027 332)  (1027 332)  LC_6 Logic Functioning bit
 (50 12)  (1032 332)  (1032 332)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (997 333)  (997 333)  routing T_19_20.sp4_h_l_21 <X> T_19_20.lc_trk_g3_0
 (16 13)  (998 333)  (998 333)  routing T_19_20.sp4_h_l_21 <X> T_19_20.lc_trk_g3_0
 (17 13)  (999 333)  (999 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1004 333)  (1004 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1008 333)  (1008 333)  routing T_19_20.lc_trk_g0_2 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 333)  (1011 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 333)  (1012 333)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 333)  (1018 333)  LC_6 Logic Functioning bit
 (37 13)  (1019 333)  (1019 333)  LC_6 Logic Functioning bit
 (42 13)  (1024 333)  (1024 333)  LC_6 Logic Functioning bit
 (43 13)  (1025 333)  (1025 333)  LC_6 Logic Functioning bit
 (15 14)  (997 334)  (997 334)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g3_5
 (16 14)  (998 334)  (998 334)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g3_5
 (17 14)  (999 334)  (999 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1000 334)  (1000 334)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g3_5
 (25 14)  (1007 334)  (1007 334)  routing T_19_20.wire_logic_cluster/lc_6/out <X> T_19_20.lc_trk_g3_6
 (32 14)  (1014 334)  (1014 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 334)  (1016 334)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 334)  (1017 334)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.input_2_7
 (37 14)  (1019 334)  (1019 334)  LC_7 Logic Functioning bit
 (39 14)  (1021 334)  (1021 334)  LC_7 Logic Functioning bit
 (42 14)  (1024 334)  (1024 334)  LC_7 Logic Functioning bit
 (51 14)  (1033 334)  (1033 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (1004 335)  (1004 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1009 335)  (1009 335)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 335)  (1010 335)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 335)  (1011 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 335)  (1013 335)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 335)  (1014 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1015 335)  (1015 335)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.input_2_7
 (34 15)  (1016 335)  (1016 335)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.input_2_7
 (35 15)  (1017 335)  (1017 335)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.input_2_7
 (36 15)  (1018 335)  (1018 335)  LC_7 Logic Functioning bit
 (38 15)  (1020 335)  (1020 335)  LC_7 Logic Functioning bit
 (43 15)  (1025 335)  (1025 335)  LC_7 Logic Functioning bit
 (47 15)  (1029 335)  (1029 335)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (1030 335)  (1030 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (1033 335)  (1033 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_20

 (4 8)  (1040 328)  (1040 328)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_v_b_6
 (6 8)  (1042 328)  (1042 328)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_v_b_6
 (19 8)  (1055 328)  (1055 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (5 9)  (1041 329)  (1041 329)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_v_b_6
 (3 15)  (1039 335)  (1039 335)  routing T_20_20.sp12_h_l_22 <X> T_20_20.sp12_v_t_22


LogicTile_21_20

 (13 0)  (1103 320)  (1103 320)  routing T_21_20.sp4_h_l_39 <X> T_21_20.sp4_v_b_2
 (12 1)  (1102 321)  (1102 321)  routing T_21_20.sp4_h_l_39 <X> T_21_20.sp4_v_b_2
 (14 3)  (1104 323)  (1104 323)  routing T_21_20.sp4_r_v_b_28 <X> T_21_20.lc_trk_g0_4
 (17 3)  (1107 323)  (1107 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 6)  (1112 326)  (1112 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 326)  (1113 326)  routing T_21_20.sp4_v_b_23 <X> T_21_20.lc_trk_g1_7
 (24 6)  (1114 326)  (1114 326)  routing T_21_20.sp4_v_b_23 <X> T_21_20.lc_trk_g1_7
 (3 7)  (1093 327)  (1093 327)  routing T_21_20.sp12_h_l_23 <X> T_21_20.sp12_v_t_23
 (21 10)  (1111 330)  (1111 330)  routing T_21_20.sp4_v_t_26 <X> T_21_20.lc_trk_g2_7
 (22 10)  (1112 330)  (1112 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1113 330)  (1113 330)  routing T_21_20.sp4_v_t_26 <X> T_21_20.lc_trk_g2_7
 (27 10)  (1117 330)  (1117 330)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 330)  (1120 330)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 330)  (1121 330)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 330)  (1125 330)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.input_2_5
 (36 10)  (1126 330)  (1126 330)  LC_5 Logic Functioning bit
 (37 10)  (1127 330)  (1127 330)  LC_5 Logic Functioning bit
 (38 10)  (1128 330)  (1128 330)  LC_5 Logic Functioning bit
 (41 10)  (1131 330)  (1131 330)  LC_5 Logic Functioning bit
 (43 10)  (1133 330)  (1133 330)  LC_5 Logic Functioning bit
 (53 10)  (1143 330)  (1143 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (21 11)  (1111 331)  (1111 331)  routing T_21_20.sp4_v_t_26 <X> T_21_20.lc_trk_g2_7
 (27 11)  (1117 331)  (1117 331)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 331)  (1118 331)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 331)  (1120 331)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 331)  (1122 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1123 331)  (1123 331)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.input_2_5
 (35 11)  (1125 331)  (1125 331)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.input_2_5
 (36 11)  (1126 331)  (1126 331)  LC_5 Logic Functioning bit
 (37 11)  (1127 331)  (1127 331)  LC_5 Logic Functioning bit
 (15 13)  (1105 333)  (1105 333)  routing T_21_20.sp4_v_t_29 <X> T_21_20.lc_trk_g3_0
 (16 13)  (1106 333)  (1106 333)  routing T_21_20.sp4_v_t_29 <X> T_21_20.lc_trk_g3_0
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_22_20

 (9 0)  (1153 320)  (1153 320)  routing T_22_20.sp4_v_t_36 <X> T_22_20.sp4_h_r_1


LogicTile_23_20

 (13 4)  (1211 324)  (1211 324)  routing T_23_20.sp4_v_t_40 <X> T_23_20.sp4_v_b_5
 (3 9)  (1201 329)  (1201 329)  routing T_23_20.sp12_h_l_22 <X> T_23_20.sp12_v_b_1


LogicTile_24_20

 (26 4)  (1278 324)  (1278 324)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 324)  (1279 324)  routing T_24_20.lc_trk_g1_6 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 324)  (1281 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 324)  (1282 324)  routing T_24_20.lc_trk_g1_6 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 324)  (1283 324)  routing T_24_20.lc_trk_g1_4 <X> T_24_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 324)  (1284 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 324)  (1286 324)  routing T_24_20.lc_trk_g1_4 <X> T_24_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (1287 324)  (1287 324)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.input_2_2
 (36 4)  (1288 324)  (1288 324)  LC_2 Logic Functioning bit
 (37 4)  (1289 324)  (1289 324)  LC_2 Logic Functioning bit
 (38 4)  (1290 324)  (1290 324)  LC_2 Logic Functioning bit
 (41 4)  (1293 324)  (1293 324)  LC_2 Logic Functioning bit
 (43 4)  (1295 324)  (1295 324)  LC_2 Logic Functioning bit
 (48 4)  (1300 324)  (1300 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (26 5)  (1278 325)  (1278 325)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 325)  (1280 325)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 325)  (1281 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 325)  (1282 325)  routing T_24_20.lc_trk_g1_6 <X> T_24_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (1284 325)  (1284 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1285 325)  (1285 325)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.input_2_2
 (34 5)  (1286 325)  (1286 325)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.input_2_2
 (35 5)  (1287 325)  (1287 325)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.input_2_2
 (36 5)  (1288 325)  (1288 325)  LC_2 Logic Functioning bit
 (37 5)  (1289 325)  (1289 325)  LC_2 Logic Functioning bit
 (47 5)  (1299 325)  (1299 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 7)  (1268 327)  (1268 327)  routing T_24_20.sp12_h_r_12 <X> T_24_20.lc_trk_g1_4
 (17 7)  (1269 327)  (1269 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (1274 327)  (1274 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1275 327)  (1275 327)  routing T_24_20.sp4_v_b_22 <X> T_24_20.lc_trk_g1_6
 (24 7)  (1276 327)  (1276 327)  routing T_24_20.sp4_v_b_22 <X> T_24_20.lc_trk_g1_6
 (22 11)  (1274 331)  (1274 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (21 14)  (1273 334)  (1273 334)  routing T_24_20.sp12_v_b_7 <X> T_24_20.lc_trk_g3_7
 (22 14)  (1274 334)  (1274 334)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1276 334)  (1276 334)  routing T_24_20.sp12_v_b_7 <X> T_24_20.lc_trk_g3_7
 (21 15)  (1273 335)  (1273 335)  routing T_24_20.sp12_v_b_7 <X> T_24_20.lc_trk_g3_7


RAM_Tile_25_20

 (3 0)  (1309 320)  (1309 320)  routing T_25_20.sp12_v_t_23 <X> T_25_20.sp12_v_b_0
 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 320)  (1331 320)  routing T_25_20.sp4_v_b_2 <X> T_25_20.lc_trk_g0_2
 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 321)  (1328 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1329 321)  (1329 321)  routing T_25_20.sp4_v_b_2 <X> T_25_20.lc_trk_g0_2
 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (1314 323)  (1314 323)  routing T_25_20.sp4_h_l_36 <X> T_25_20.sp4_v_t_36
 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (25 4)  (1331 324)  (1331 324)  routing T_25_20.lft_op_2 <X> T_25_20.lc_trk_g1_2
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g0_2 <X> T_25_20.wire_bram/ram/WCLKE
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (22 5)  (1328 325)  (1328 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1330 325)  (1330 325)  routing T_25_20.lft_op_2 <X> T_25_20.lc_trk_g1_2
 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (2 8)  (1308 328)  (1308 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (27 8)  (1333 328)  (1333 328)  routing T_25_20.lc_trk_g1_2 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g1_2 <X> T_25_20.wire_bram/ram/WDATA_3
 (39 9)  (1345 329)  (1345 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (14 10)  (1320 330)  (1320 330)  routing T_25_20.sp4_h_r_36 <X> T_25_20.lc_trk_g2_4
 (19 10)  (1325 330)  (1325 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (15 11)  (1321 331)  (1321 331)  routing T_25_20.sp4_h_r_36 <X> T_25_20.lc_trk_g2_4
 (16 11)  (1322 331)  (1322 331)  routing T_25_20.sp4_h_r_36 <X> T_25_20.lc_trk_g2_4
 (17 11)  (1323 331)  (1323 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g2_4 <X> T_25_20.wire_bram/ram/WE


LogicTile_26_20

 (9 1)  (1357 321)  (1357 321)  routing T_26_20.sp4_v_t_36 <X> T_26_20.sp4_v_b_1
 (9 5)  (1357 325)  (1357 325)  routing T_26_20.sp4_v_t_41 <X> T_26_20.sp4_v_b_4


LogicTile_28_20

 (11 5)  (1467 325)  (1467 325)  routing T_28_20.sp4_h_l_44 <X> T_28_20.sp4_h_r_5
 (13 5)  (1469 325)  (1469 325)  routing T_28_20.sp4_h_l_44 <X> T_28_20.sp4_h_r_5


LogicTile_29_20

 (3 5)  (1513 325)  (1513 325)  routing T_29_20.sp12_h_l_23 <X> T_29_20.sp12_h_r_0
 (19 10)  (1529 330)  (1529 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 13)  (1529 333)  (1529 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_32_20

 (8 3)  (1680 323)  (1680 323)  routing T_32_20.sp4_h_l_36 <X> T_32_20.sp4_v_t_36
 (12 7)  (1684 327)  (1684 327)  routing T_32_20.sp4_h_l_40 <X> T_32_20.sp4_v_t_40
 (6 10)  (1678 330)  (1678 330)  routing T_32_20.sp4_h_l_36 <X> T_32_20.sp4_v_t_43


IO_Tile_0_19

 (11 0)  (6 304)  (6 304)  routing T_0_19.span4_vert_b_0 <X> T_0_19.span4_vert_t_12


LogicTile_2_19

 (3 4)  (75 308)  (75 308)  routing T_2_19.sp12_v_t_23 <X> T_2_19.sp12_h_r_0


LogicTile_3_19

 (3 14)  (129 318)  (129 318)  routing T_3_19.sp12_v_b_1 <X> T_3_19.sp12_v_t_22


RAM_Tile_8_19

 (3 0)  (399 304)  (399 304)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_b_0
 (3 1)  (399 305)  (399 305)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_b_0


LogicTile_9_19

 (15 0)  (453 304)  (453 304)  routing T_9_19.bot_op_1 <X> T_9_19.lc_trk_g0_1
 (17 0)  (455 304)  (455 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (459 304)  (459 304)  routing T_9_19.bnr_op_3 <X> T_9_19.lc_trk_g0_3
 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (459 305)  (459 305)  routing T_9_19.bnr_op_3 <X> T_9_19.lc_trk_g0_3
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 305)  (462 305)  routing T_9_19.bot_op_2 <X> T_9_19.lc_trk_g0_2
 (17 2)  (455 306)  (455 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (456 306)  (456 306)  routing T_9_19.bnr_op_5 <X> T_9_19.lc_trk_g0_5
 (22 2)  (460 306)  (460 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (465 306)  (465 306)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 306)  (466 306)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 306)  (468 306)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 306)  (471 306)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (40 2)  (478 306)  (478 306)  LC_1 Logic Functioning bit
 (41 2)  (479 306)  (479 306)  LC_1 Logic Functioning bit
 (42 2)  (480 306)  (480 306)  LC_1 Logic Functioning bit
 (43 2)  (481 306)  (481 306)  LC_1 Logic Functioning bit
 (52 2)  (490 306)  (490 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (452 307)  (452 307)  routing T_9_19.sp4_r_v_b_28 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (456 307)  (456 307)  routing T_9_19.bnr_op_5 <X> T_9_19.lc_trk_g0_5
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (462 307)  (462 307)  routing T_9_19.bot_op_6 <X> T_9_19.lc_trk_g0_6
 (26 3)  (464 307)  (464 307)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 307)  (465 307)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 307)  (466 307)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 307)  (469 307)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (38 3)  (476 307)  (476 307)  LC_1 Logic Functioning bit
 (41 3)  (479 307)  (479 307)  LC_1 Logic Functioning bit
 (43 3)  (481 307)  (481 307)  LC_1 Logic Functioning bit
 (14 4)  (452 308)  (452 308)  routing T_9_19.bnr_op_0 <X> T_9_19.lc_trk_g1_0
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (463 308)  (463 308)  routing T_9_19.bnr_op_2 <X> T_9_19.lc_trk_g1_2
 (27 4)  (465 308)  (465 308)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 308)  (472 308)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 308)  (473 308)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.input_2_2
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (40 4)  (478 308)  (478 308)  LC_2 Logic Functioning bit
 (41 4)  (479 308)  (479 308)  LC_2 Logic Functioning bit
 (14 5)  (452 309)  (452 309)  routing T_9_19.bnr_op_0 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (459 309)  (459 309)  routing T_9_19.sp4_r_v_b_27 <X> T_9_19.lc_trk_g1_3
 (22 5)  (460 309)  (460 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (463 309)  (463 309)  routing T_9_19.bnr_op_2 <X> T_9_19.lc_trk_g1_2
 (26 5)  (464 309)  (464 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 309)  (465 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 309)  (468 309)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (476 309)  (476 309)  LC_2 Logic Functioning bit
 (39 5)  (477 309)  (477 309)  LC_2 Logic Functioning bit
 (42 5)  (480 309)  (480 309)  LC_2 Logic Functioning bit
 (43 5)  (481 309)  (481 309)  LC_2 Logic Functioning bit
 (15 6)  (453 310)  (453 310)  routing T_9_19.bot_op_5 <X> T_9_19.lc_trk_g1_5
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 310)  (462 310)  routing T_9_19.bot_op_7 <X> T_9_19.lc_trk_g1_7
 (27 6)  (465 310)  (465 310)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 310)  (466 310)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 310)  (468 310)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 310)  (469 310)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (40 6)  (478 310)  (478 310)  LC_3 Logic Functioning bit
 (41 6)  (479 310)  (479 310)  LC_3 Logic Functioning bit
 (50 6)  (488 310)  (488 310)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (464 311)  (464 311)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 311)  (468 311)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (38 7)  (476 311)  (476 311)  LC_3 Logic Functioning bit
 (39 7)  (477 311)  (477 311)  LC_3 Logic Functioning bit
 (41 7)  (479 311)  (479 311)  LC_3 Logic Functioning bit
 (3 8)  (441 312)  (441 312)  routing T_9_19.sp12_v_t_22 <X> T_9_19.sp12_v_b_1
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (463 312)  (463 312)  routing T_9_19.wire_logic_cluster/lc_2/out <X> T_9_19.lc_trk_g2_2
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (475 312)  (475 312)  LC_4 Logic Functioning bit
 (38 8)  (476 312)  (476 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (50 8)  (488 312)  (488 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 313)  (460 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (464 313)  (464 313)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 313)  (466 313)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (38 9)  (476 313)  (476 313)  LC_4 Logic Functioning bit
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (37 10)  (475 314)  (475 314)  LC_5 Logic Functioning bit
 (50 10)  (488 314)  (488 314)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (460 315)  (460 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 315)  (463 315)  routing T_9_19.sp4_r_v_b_38 <X> T_9_19.lc_trk_g2_6
 (26 11)  (464 315)  (464 315)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 315)  (466 315)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 315)  (468 315)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 315)  (469 315)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (1 12)  (439 316)  (439 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (21 12)  (459 316)  (459 316)  routing T_9_19.wire_logic_cluster/lc_3/out <X> T_9_19.lc_trk_g3_3
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (1 13)  (439 317)  (439 317)  routing T_9_19.glb_netwk_4 <X> T_9_19.glb2local_3
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (463 317)  (463 317)  routing T_9_19.sp4_r_v_b_42 <X> T_9_19.lc_trk_g3_2
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 318)  (461 318)  routing T_9_19.sp4_v_b_47 <X> T_9_19.lc_trk_g3_7
 (24 14)  (462 318)  (462 318)  routing T_9_19.sp4_v_b_47 <X> T_9_19.lc_trk_g3_7
 (27 14)  (465 318)  (465 318)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 318)  (466 318)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 318)  (469 318)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 318)  (472 318)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 318)  (473 318)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.input_2_7
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (37 14)  (475 318)  (475 318)  LC_7 Logic Functioning bit
 (42 14)  (480 318)  (480 318)  LC_7 Logic Functioning bit
 (43 14)  (481 318)  (481 318)  LC_7 Logic Functioning bit
 (52 14)  (490 318)  (490 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (467 319)  (467 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 319)  (468 319)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 319)  (469 319)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 319)  (470 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (473 319)  (473 319)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.input_2_7
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (37 15)  (475 319)  (475 319)  LC_7 Logic Functioning bit
 (38 15)  (476 319)  (476 319)  LC_7 Logic Functioning bit
 (39 15)  (477 319)  (477 319)  LC_7 Logic Functioning bit
 (42 15)  (480 319)  (480 319)  LC_7 Logic Functioning bit
 (43 15)  (481 319)  (481 319)  LC_7 Logic Functioning bit


LogicTile_10_19

 (16 0)  (508 304)  (508 304)  routing T_10_19.sp12_h_r_9 <X> T_10_19.lc_trk_g0_1
 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (26 0)  (518 304)  (518 304)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 304)  (519 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 304)  (520 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 304)  (526 304)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 304)  (527 304)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_0
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (14 1)  (506 305)  (506 305)  routing T_10_19.sp12_h_r_16 <X> T_10_19.lc_trk_g0_0
 (16 1)  (508 305)  (508 305)  routing T_10_19.sp12_h_r_16 <X> T_10_19.lc_trk_g0_0
 (17 1)  (509 305)  (509 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (27 1)  (519 305)  (519 305)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 305)  (520 305)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (525 305)  (525 305)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_0
 (35 1)  (527 305)  (527 305)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_0
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (37 2)  (529 306)  (529 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (39 2)  (531 306)  (531 306)  LC_1 Logic Functioning bit
 (41 2)  (533 306)  (533 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (50 2)  (542 306)  (542 306)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 307)  (522 307)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (38 3)  (530 307)  (530 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (40 3)  (532 307)  (532 307)  LC_1 Logic Functioning bit
 (42 3)  (534 307)  (534 307)  LC_1 Logic Functioning bit
 (48 3)  (540 307)  (540 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (545 307)  (545 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (515 308)  (515 308)  routing T_10_19.sp12_h_r_11 <X> T_10_19.lc_trk_g1_3
 (28 4)  (520 308)  (520 308)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (22 5)  (514 309)  (514 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (515 309)  (515 309)  routing T_10_19.sp12_h_r_10 <X> T_10_19.lc_trk_g1_2
 (28 5)  (520 309)  (520 309)  routing T_10_19.lc_trk_g2_0 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 309)  (525 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.input_2_2
 (34 5)  (526 309)  (526 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.input_2_2
 (15 6)  (507 310)  (507 310)  routing T_10_19.lft_op_5 <X> T_10_19.lc_trk_g1_5
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (510 310)  (510 310)  routing T_10_19.lft_op_5 <X> T_10_19.lc_trk_g1_5
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 312)  (510 312)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g2_1
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (516 312)  (516 312)  routing T_10_19.tnl_op_3 <X> T_10_19.lc_trk_g2_3
 (25 8)  (517 312)  (517 312)  routing T_10_19.wire_logic_cluster/lc_2/out <X> T_10_19.lc_trk_g2_2
 (14 9)  (506 313)  (506 313)  routing T_10_19.tnl_op_0 <X> T_10_19.lc_trk_g2_0
 (15 9)  (507 313)  (507 313)  routing T_10_19.tnl_op_0 <X> T_10_19.lc_trk_g2_0
 (17 9)  (509 313)  (509 313)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (513 313)  (513 313)  routing T_10_19.tnl_op_3 <X> T_10_19.lc_trk_g2_3
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 10)  (519 314)  (519 314)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 314)  (523 314)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (40 10)  (532 314)  (532 314)  LC_5 Logic Functioning bit
 (41 10)  (533 314)  (533 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (14 11)  (506 315)  (506 315)  routing T_10_19.sp4_r_v_b_36 <X> T_10_19.lc_trk_g2_4
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (516 315)  (516 315)  routing T_10_19.tnl_op_6 <X> T_10_19.lc_trk_g2_6
 (25 11)  (517 315)  (517 315)  routing T_10_19.tnl_op_6 <X> T_10_19.lc_trk_g2_6
 (26 11)  (518 315)  (518 315)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 315)  (522 315)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 315)  (524 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (525 315)  (525 315)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.input_2_5
 (34 11)  (526 315)  (526 315)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.input_2_5
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (40 11)  (532 315)  (532 315)  LC_5 Logic Functioning bit
 (41 11)  (533 315)  (533 315)  LC_5 Logic Functioning bit
 (42 11)  (534 315)  (534 315)  LC_5 Logic Functioning bit
 (15 12)  (507 316)  (507 316)  routing T_10_19.tnl_op_1 <X> T_10_19.lc_trk_g3_1
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (37 12)  (529 316)  (529 316)  LC_6 Logic Functioning bit
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (41 12)  (533 316)  (533 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (47 12)  (539 316)  (539 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (542 316)  (542 316)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (506 317)  (506 317)  routing T_10_19.sp4_r_v_b_40 <X> T_10_19.lc_trk_g3_0
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (510 317)  (510 317)  routing T_10_19.tnl_op_1 <X> T_10_19.lc_trk_g3_1
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (516 317)  (516 317)  routing T_10_19.tnl_op_2 <X> T_10_19.lc_trk_g3_2
 (25 13)  (517 317)  (517 317)  routing T_10_19.tnl_op_2 <X> T_10_19.lc_trk_g3_2
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (529 317)  (529 317)  LC_6 Logic Functioning bit
 (0 14)  (492 318)  (492 318)  routing T_10_19.glb_netwk_4 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 318)  (507 318)  routing T_10_19.tnl_op_5 <X> T_10_19.lc_trk_g3_5
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (14 15)  (506 319)  (506 319)  routing T_10_19.tnl_op_4 <X> T_10_19.lc_trk_g3_4
 (15 15)  (507 319)  (507 319)  routing T_10_19.tnl_op_4 <X> T_10_19.lc_trk_g3_4
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (510 319)  (510 319)  routing T_10_19.tnl_op_5 <X> T_10_19.lc_trk_g3_5


LogicTile_11_19

 (14 2)  (560 306)  (560 306)  routing T_11_19.sp4_v_t_1 <X> T_11_19.lc_trk_g0_4
 (22 2)  (568 306)  (568 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 306)  (570 306)  routing T_11_19.bot_op_7 <X> T_11_19.lc_trk_g0_7
 (14 3)  (560 307)  (560 307)  routing T_11_19.sp4_v_t_1 <X> T_11_19.lc_trk_g0_4
 (16 3)  (562 307)  (562 307)  routing T_11_19.sp4_v_t_1 <X> T_11_19.lc_trk_g0_4
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 308)  (576 308)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 308)  (577 308)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 308)  (586 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (27 5)  (573 309)  (573 309)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g0_7 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (38 5)  (584 309)  (584 309)  LC_2 Logic Functioning bit
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (15 6)  (561 310)  (561 310)  routing T_11_19.bot_op_5 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (571 310)  (571 310)  routing T_11_19.sp4_v_b_6 <X> T_11_19.lc_trk_g1_6
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 310)  (576 310)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (40 6)  (586 310)  (586 310)  LC_3 Logic Functioning bit
 (41 6)  (587 310)  (587 310)  LC_3 Logic Functioning bit
 (50 6)  (596 310)  (596 310)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (569 311)  (569 311)  routing T_11_19.sp4_v_b_6 <X> T_11_19.lc_trk_g1_6
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (38 7)  (584 311)  (584 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (14 12)  (560 316)  (560 316)  routing T_11_19.sp4_v_b_24 <X> T_11_19.lc_trk_g3_0
 (16 13)  (562 317)  (562 317)  routing T_11_19.sp4_v_b_24 <X> T_11_19.lc_trk_g3_0
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (16 14)  (562 318)  (562 318)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g3_5
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 318)  (564 318)  routing T_11_19.sp4_v_t_16 <X> T_11_19.lc_trk_g3_5


LogicTile_12_19

 (16 0)  (616 304)  (616 304)  routing T_12_19.sp12_h_r_9 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (37 2)  (637 306)  (637 306)  LC_1 Logic Functioning bit
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (46 2)  (646 306)  (646 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (626 307)  (626 307)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (21 4)  (621 308)  (621 308)  routing T_12_19.bnr_op_3 <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 308)  (637 308)  LC_2 Logic Functioning bit
 (50 4)  (650 308)  (650 308)  Cascade bit: LH_LC02_inmux02_5

 (19 5)  (619 309)  (619 309)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 5)  (621 309)  (621 309)  routing T_12_19.bnr_op_3 <X> T_12_19.lc_trk_g1_3
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (52 5)  (652 309)  (652 309)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_v_b_23 <X> T_12_19.lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.sp4_v_b_23 <X> T_12_19.lc_trk_g1_7
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (46 7)  (646 311)  (646 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 10)  (614 314)  (614 314)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g2_4
 (25 10)  (625 314)  (625 314)  routing T_12_19.sp4_h_r_38 <X> T_12_19.lc_trk_g2_6
 (15 11)  (615 315)  (615 315)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 315)  (623 315)  routing T_12_19.sp4_h_r_38 <X> T_12_19.lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.sp4_h_r_38 <X> T_12_19.lc_trk_g2_6
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 316)  (623 316)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (25 12)  (625 316)  (625 316)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp4_v_t_22 <X> T_12_19.lc_trk_g3_3
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 317)  (623 317)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (24 13)  (624 317)  (624 317)  routing T_12_19.sp4_h_r_34 <X> T_12_19.lc_trk_g3_2
 (14 15)  (614 319)  (614 319)  routing T_12_19.tnl_op_4 <X> T_12_19.lc_trk_g3_4
 (15 15)  (615 319)  (615 319)  routing T_12_19.tnl_op_4 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_13_19

 (14 0)  (668 304)  (668 304)  routing T_13_19.bnr_op_0 <X> T_13_19.lc_trk_g0_0
 (15 0)  (669 304)  (669 304)  routing T_13_19.lft_op_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 304)  (672 304)  routing T_13_19.lft_op_1 <X> T_13_19.lc_trk_g0_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (53 0)  (707 304)  (707 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (668 305)  (668 305)  routing T_13_19.bnr_op_0 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.sp4_r_v_b_33 <X> T_13_19.lc_trk_g0_2
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.bot_op_6 <X> T_13_19.lc_trk_g0_6
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (687 307)  (687 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (34 3)  (688 307)  (688 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (35 3)  (689 307)  (689 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.input_2_1
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (4 4)  (658 308)  (658 308)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_v_b_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.bot_op_3 <X> T_13_19.lc_trk_g1_3
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (50 4)  (704 308)  (704 308)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (659 309)  (659 309)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_v_b_3
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.bot_op_2 <X> T_13_19.lc_trk_g1_2
 (26 5)  (680 309)  (680 309)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (5 6)  (659 310)  (659 310)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_h_l_38
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 310)  (689 310)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (40 6)  (694 310)  (694 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (4 7)  (658 311)  (658 311)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_h_l_38
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.bot_op_6 <X> T_13_19.lc_trk_g1_6
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (688 311)  (688 311)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_3
 (35 7)  (689 311)  (689 311)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_3
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (50 8)  (704 312)  (704 312)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (4 10)  (658 314)  (658 314)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_43
 (6 10)  (660 314)  (660 314)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_43
 (21 10)  (675 314)  (675 314)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 314)  (677 314)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g2_7
 (24 10)  (678 314)  (678 314)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g2_7
 (26 10)  (680 314)  (680 314)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (50 10)  (704 314)  (704 314)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (659 315)  (659 315)  routing T_13_19.sp4_h_r_0 <X> T_13_19.sp4_v_t_43
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (675 315)  (675 315)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g2_7
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (12 12)  (666 316)  (666 316)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_11
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g3_1
 (25 12)  (679 316)  (679 316)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g3_2
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (40 12)  (694 316)  (694 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (11 13)  (665 317)  (665 317)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_11
 (13 13)  (667 317)  (667 317)  routing T_13_19.sp4_v_b_5 <X> T_13_19.sp4_h_r_11
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 317)  (687 317)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_6
 (34 13)  (688 317)  (688 317)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_6
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (28 14)  (682 318)  (682 318)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 318)  (689 318)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_7
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 319)  (682 319)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (688 319)  (688 319)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_7
 (35 15)  (689 319)  (689 319)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.input_2_7
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.bnr_op_0 <X> T_14_19.lc_trk_g0_0
 (15 0)  (723 304)  (723 304)  routing T_14_19.sp4_v_b_17 <X> T_14_19.lc_trk_g0_1
 (16 0)  (724 304)  (724 304)  routing T_14_19.sp4_v_b_17 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 304)  (748 304)  LC_0 Logic Functioning bit
 (41 0)  (749 304)  (749 304)  LC_0 Logic Functioning bit
 (42 0)  (750 304)  (750 304)  LC_0 Logic Functioning bit
 (43 0)  (751 304)  (751 304)  LC_0 Logic Functioning bit
 (14 1)  (722 305)  (722 305)  routing T_14_19.bnr_op_0 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 305)  (741 305)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.input_2_0
 (36 1)  (744 305)  (744 305)  LC_0 Logic Functioning bit
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (14 2)  (722 306)  (722 306)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g0_4
 (15 2)  (723 306)  (723 306)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 306)  (726 306)  routing T_14_19.lft_op_5 <X> T_14_19.lc_trk_g0_5
 (21 2)  (729 306)  (729 306)  routing T_14_19.lft_op_7 <X> T_14_19.lc_trk_g0_7
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.lft_op_7 <X> T_14_19.lc_trk_g0_7
 (25 2)  (733 306)  (733 306)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.lft_op_6 <X> T_14_19.lc_trk_g0_6
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 307)  (741 307)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.input_2_1
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (14 4)  (722 308)  (722 308)  routing T_14_19.wire_logic_cluster/lc_0/out <X> T_14_19.lc_trk_g1_0
 (21 4)  (729 308)  (729 308)  routing T_14_19.bnr_op_3 <X> T_14_19.lc_trk_g1_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (50 4)  (758 308)  (758 308)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (729 309)  (729 309)  routing T_14_19.bnr_op_3 <X> T_14_19.lc_trk_g1_3
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 309)  (731 309)  routing T_14_19.sp4_v_b_18 <X> T_14_19.lc_trk_g1_2
 (24 5)  (732 309)  (732 309)  routing T_14_19.sp4_v_b_18 <X> T_14_19.lc_trk_g1_2
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (3 6)  (711 310)  (711 310)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_t_23
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g1_5
 (25 6)  (733 310)  (733 310)  routing T_14_19.sp4_h_l_11 <X> T_14_19.lc_trk_g1_6
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (42 6)  (750 310)  (750 310)  LC_3 Logic Functioning bit
 (47 6)  (755 310)  (755 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (758 310)  (758 310)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (711 311)  (711 311)  routing T_14_19.sp12_h_r_0 <X> T_14_19.sp12_v_t_23
 (14 7)  (722 311)  (722 311)  routing T_14_19.top_op_4 <X> T_14_19.lc_trk_g1_4
 (15 7)  (723 311)  (723 311)  routing T_14_19.top_op_4 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 311)  (731 311)  routing T_14_19.sp4_h_l_11 <X> T_14_19.lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.sp4_h_l_11 <X> T_14_19.lc_trk_g1_6
 (25 7)  (733 311)  (733 311)  routing T_14_19.sp4_h_l_11 <X> T_14_19.lc_trk_g1_6
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (14 9)  (722 313)  (722 313)  routing T_14_19.sp12_v_b_16 <X> T_14_19.lc_trk_g2_0
 (16 9)  (724 313)  (724 313)  routing T_14_19.sp12_v_b_16 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (731 313)  (731 313)  routing T_14_19.sp12_v_b_18 <X> T_14_19.lc_trk_g2_2
 (25 9)  (733 313)  (733 313)  routing T_14_19.sp12_v_b_18 <X> T_14_19.lc_trk_g2_2
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (39 9)  (747 313)  (747 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (46 9)  (754 313)  (754 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (729 314)  (729 314)  routing T_14_19.bnl_op_7 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (40 10)  (748 314)  (748 314)  LC_5 Logic Functioning bit
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (50 10)  (758 314)  (758 314)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 315)  (722 315)  routing T_14_19.tnl_op_4 <X> T_14_19.lc_trk_g2_4
 (15 11)  (723 315)  (723 315)  routing T_14_19.tnl_op_4 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (729 315)  (729 315)  routing T_14_19.bnl_op_7 <X> T_14_19.lc_trk_g2_7
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (46 11)  (754 315)  (754 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (25 12)  (733 316)  (733 316)  routing T_14_19.bnl_op_2 <X> T_14_19.lc_trk_g3_2
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 316)  (738 316)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 316)  (742 316)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (40 12)  (748 316)  (748 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (50 12)  (758 316)  (758 316)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 317)  (733 317)  routing T_14_19.bnl_op_2 <X> T_14_19.lc_trk_g3_2
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (9 14)  (717 318)  (717 318)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_h_l_47
 (14 14)  (722 318)  (722 318)  routing T_14_19.bnl_op_4 <X> T_14_19.lc_trk_g3_4
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 318)  (743 318)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.input_2_7
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (14 15)  (722 319)  (722 319)  routing T_14_19.bnl_op_4 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (735 319)  (735 319)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (742 319)  (742 319)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.input_2_7
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (37 15)  (745 319)  (745 319)  LC_7 Logic Functioning bit
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (787 306)  (787 306)  routing T_15_19.lft_op_6 <X> T_15_19.lc_trk_g0_6
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 307)  (786 307)  routing T_15_19.lft_op_6 <X> T_15_19.lc_trk_g0_6
 (21 4)  (783 308)  (783 308)  routing T_15_19.sp4_v_b_11 <X> T_15_19.lc_trk_g1_3
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 308)  (785 308)  routing T_15_19.sp4_v_b_11 <X> T_15_19.lc_trk_g1_3
 (21 5)  (783 309)  (783 309)  routing T_15_19.sp4_v_b_11 <X> T_15_19.lc_trk_g1_3
 (14 6)  (776 310)  (776 310)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g1_4
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (783 310)  (783 310)  routing T_15_19.lft_op_7 <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 310)  (786 310)  routing T_15_19.lft_op_7 <X> T_15_19.lc_trk_g1_7
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 310)  (795 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (47 6)  (809 310)  (809 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (810 310)  (810 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (777 311)  (777 311)  routing T_15_19.lft_op_4 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (780 311)  (780 311)  routing T_15_19.sp4_r_v_b_29 <X> T_15_19.lc_trk_g1_5
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (48 7)  (810 311)  (810 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (770 312)  (770 312)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_h_r_7
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (39 8)  (801 312)  (801 312)  LC_4 Logic Functioning bit
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (46 8)  (808 312)  (808 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (770 313)  (770 313)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_7
 (9 9)  (771 313)  (771 313)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_7
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (40 9)  (802 313)  (802 313)  LC_4 Logic Functioning bit
 (42 9)  (804 313)  (804 313)  LC_4 Logic Functioning bit
 (48 9)  (810 313)  (810 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (776 314)  (776 314)  routing T_15_19.sp12_v_t_3 <X> T_15_19.lc_trk_g2_4
 (25 10)  (787 314)  (787 314)  routing T_15_19.sp4_v_b_30 <X> T_15_19.lc_trk_g2_6
 (14 11)  (776 315)  (776 315)  routing T_15_19.sp12_v_t_3 <X> T_15_19.lc_trk_g2_4
 (15 11)  (777 315)  (777 315)  routing T_15_19.sp12_v_t_3 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 315)  (785 315)  routing T_15_19.sp4_v_b_30 <X> T_15_19.lc_trk_g2_6
 (21 12)  (783 316)  (783 316)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (788 316)  (788 316)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 316)  (792 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (40 12)  (802 316)  (802 316)  LC_6 Logic Functioning bit
 (26 13)  (788 317)  (788 317)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 317)  (792 317)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (796 317)  (796 317)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.input_2_6
 (35 13)  (797 317)  (797 317)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.input_2_6
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (40 13)  (802 317)  (802 317)  LC_6 Logic Functioning bit
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (42 13)  (804 317)  (804 317)  LC_6 Logic Functioning bit
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 318)  (776 318)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g3_4
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 318)  (792 318)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (43 14)  (805 318)  (805 318)  LC_7 Logic Functioning bit
 (50 14)  (812 318)  (812 318)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (762 319)  (762 319)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 319)  (763 319)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.tnl_op_6 <X> T_15_19.lc_trk_g3_6
 (25 15)  (787 319)  (787 319)  routing T_15_19.tnl_op_6 <X> T_15_19.lc_trk_g3_6
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (43 15)  (805 319)  (805 319)  LC_7 Logic Functioning bit
 (46 15)  (808 319)  (808 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_19

 (27 0)  (843 304)  (843 304)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 304)  (846 304)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_0
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (11 1)  (827 305)  (827 305)  routing T_16_19.sp4_h_l_43 <X> T_16_19.sp4_h_r_2
 (13 1)  (829 305)  (829 305)  routing T_16_19.sp4_h_l_43 <X> T_16_19.sp4_h_r_2
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 305)  (846 305)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_0
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (14 2)  (830 306)  (830 306)  routing T_16_19.wire_logic_cluster/lc_4/out <X> T_16_19.lc_trk_g0_4
 (21 2)  (837 306)  (837 306)  routing T_16_19.lft_op_7 <X> T_16_19.lc_trk_g0_7
 (22 2)  (838 306)  (838 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 306)  (840 306)  routing T_16_19.lft_op_7 <X> T_16_19.lc_trk_g0_7
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (40 2)  (856 306)  (856 306)  LC_1 Logic Functioning bit
 (41 2)  (857 306)  (857 306)  LC_1 Logic Functioning bit
 (50 2)  (866 306)  (866 306)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (833 307)  (833 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (40 3)  (856 307)  (856 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (21 4)  (837 308)  (837 308)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.lft_op_3 <X> T_16_19.lc_trk_g1_3
 (25 4)  (841 308)  (841 308)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g1_2
 (26 4)  (842 308)  (842 308)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 308)  (850 308)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (47 4)  (863 308)  (863 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (866 308)  (866 308)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (838 309)  (838 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (839 309)  (839 309)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g1_2
 (24 5)  (840 309)  (840 309)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g1_2
 (25 5)  (841 309)  (841 309)  routing T_16_19.sp4_h_l_7 <X> T_16_19.lc_trk_g1_2
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 309)  (843 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 309)  (844 309)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (40 5)  (856 309)  (856 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (3 6)  (819 310)  (819 310)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_v_t_23
 (14 6)  (830 310)  (830 310)  routing T_16_19.lft_op_4 <X> T_16_19.lc_trk_g1_4
 (25 6)  (841 310)  (841 310)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g1_6
 (3 7)  (819 311)  (819 311)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_v_t_23
 (15 7)  (831 311)  (831 311)  routing T_16_19.lft_op_4 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 311)  (840 311)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g1_6
 (14 8)  (830 312)  (830 312)  routing T_16_19.bnl_op_0 <X> T_16_19.lc_trk_g2_0
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g2_1
 (25 8)  (841 312)  (841 312)  routing T_16_19.sp4_h_r_34 <X> T_16_19.lc_trk_g2_2
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 312)  (844 312)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (40 8)  (856 312)  (856 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (47 8)  (863 312)  (863 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (830 313)  (830 313)  routing T_16_19.bnl_op_0 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (834 313)  (834 313)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g2_1
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 313)  (839 313)  routing T_16_19.sp4_h_r_34 <X> T_16_19.lc_trk_g2_2
 (24 9)  (840 313)  (840 313)  routing T_16_19.sp4_h_r_34 <X> T_16_19.lc_trk_g2_2
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 313)  (846 313)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 313)  (850 313)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_4
 (35 9)  (851 313)  (851 313)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.input_2_4
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (38 9)  (854 313)  (854 313)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (39 10)  (855 314)  (855 314)  LC_5 Logic Functioning bit
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (856 315)  (856 315)  LC_5 Logic Functioning bit
 (41 11)  (857 315)  (857 315)  LC_5 Logic Functioning bit
 (42 11)  (858 315)  (858 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (5 12)  (821 316)  (821 316)  routing T_16_19.sp4_h_l_43 <X> T_16_19.sp4_h_r_9
 (14 12)  (830 316)  (830 316)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g3_0
 (25 12)  (841 316)  (841 316)  routing T_16_19.sp4_v_t_23 <X> T_16_19.lc_trk_g3_2
 (27 12)  (843 316)  (843 316)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (47 12)  (863 316)  (863 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (866 316)  (866 316)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (820 317)  (820 317)  routing T_16_19.sp4_h_l_43 <X> T_16_19.sp4_h_r_9
 (15 13)  (831 317)  (831 317)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g3_0
 (16 13)  (832 317)  (832 317)  routing T_16_19.sp4_h_l_21 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 317)  (839 317)  routing T_16_19.sp4_v_t_23 <X> T_16_19.lc_trk_g3_2
 (25 13)  (841 317)  (841 317)  routing T_16_19.sp4_v_t_23 <X> T_16_19.lc_trk_g3_2
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 317)  (843 317)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (15 14)  (831 318)  (831 318)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g3_5
 (16 14)  (832 318)  (832 318)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 318)  (834 318)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g3_5
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp4_v_b_47 <X> T_16_19.lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.sp4_v_b_47 <X> T_16_19.lc_trk_g3_7
 (25 14)  (841 318)  (841 318)  routing T_16_19.bnl_op_6 <X> T_16_19.lc_trk_g3_6
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 319)  (841 319)  routing T_16_19.bnl_op_6 <X> T_16_19.lc_trk_g3_6


LogicTile_17_19

 (21 0)  (895 304)  (895 304)  routing T_17_19.sp4_h_r_11 <X> T_17_19.lc_trk_g0_3
 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (897 304)  (897 304)  routing T_17_19.sp4_h_r_11 <X> T_17_19.lc_trk_g0_3
 (24 0)  (898 304)  (898 304)  routing T_17_19.sp4_h_r_11 <X> T_17_19.lc_trk_g0_3
 (25 0)  (899 304)  (899 304)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 304)  (904 304)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 305)  (897 305)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (25 1)  (899 305)  (899 305)  routing T_17_19.sp4_h_l_7 <X> T_17_19.lc_trk_g0_2
 (26 1)  (900 305)  (900 305)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 305)  (904 305)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (40 1)  (914 305)  (914 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (877 306)  (877 306)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_h_l_23
 (21 2)  (895 306)  (895 306)  routing T_17_19.sp4_h_l_2 <X> T_17_19.lc_trk_g0_7
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (897 306)  (897 306)  routing T_17_19.sp4_h_l_2 <X> T_17_19.lc_trk_g0_7
 (24 2)  (898 306)  (898 306)  routing T_17_19.sp4_h_l_2 <X> T_17_19.lc_trk_g0_7
 (3 3)  (877 307)  (877 307)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_h_l_23
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 308)  (898 308)  routing T_17_19.top_op_3 <X> T_17_19.lc_trk_g1_3
 (14 5)  (888 309)  (888 309)  routing T_17_19.sp4_h_r_0 <X> T_17_19.lc_trk_g1_0
 (15 5)  (889 309)  (889 309)  routing T_17_19.sp4_h_r_0 <X> T_17_19.lc_trk_g1_0
 (16 5)  (890 309)  (890 309)  routing T_17_19.sp4_h_r_0 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (895 309)  (895 309)  routing T_17_19.top_op_3 <X> T_17_19.lc_trk_g1_3
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 309)  (898 309)  routing T_17_19.top_op_2 <X> T_17_19.lc_trk_g1_2
 (25 5)  (899 309)  (899 309)  routing T_17_19.top_op_2 <X> T_17_19.lc_trk_g1_2
 (1 6)  (875 310)  (875 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (14 6)  (888 310)  (888 310)  routing T_17_19.lft_op_4 <X> T_17_19.lc_trk_g1_4
 (25 6)  (899 310)  (899 310)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g1_6
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 310)  (909 310)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (47 6)  (921 310)  (921 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (1 7)  (875 311)  (875 311)  routing T_17_19.glb_netwk_4 <X> T_17_19.glb2local_0
 (15 7)  (889 311)  (889 311)  routing T_17_19.lft_op_4 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (901 311)  (901 311)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (907 311)  (907 311)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_3
 (34 7)  (908 311)  (908 311)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_3
 (35 7)  (909 311)  (909 311)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.input_2_3
 (42 7)  (916 311)  (916 311)  LC_3 Logic Functioning bit
 (43 7)  (917 311)  (917 311)  LC_3 Logic Functioning bit
 (22 8)  (896 312)  (896 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 312)  (898 312)  routing T_17_19.tnr_op_3 <X> T_17_19.lc_trk_g2_3
 (26 8)  (900 312)  (900 312)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 312)  (902 312)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 312)  (908 312)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 312)  (909 312)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.input_2_4
 (37 8)  (911 312)  (911 312)  LC_4 Logic Functioning bit
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (39 8)  (913 312)  (913 312)  LC_4 Logic Functioning bit
 (28 9)  (902 313)  (902 313)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 313)  (905 313)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 313)  (906 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (907 313)  (907 313)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.input_2_4
 (34 9)  (908 313)  (908 313)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.input_2_4
 (36 9)  (910 313)  (910 313)  LC_4 Logic Functioning bit
 (37 9)  (911 313)  (911 313)  LC_4 Logic Functioning bit
 (38 9)  (912 313)  (912 313)  LC_4 Logic Functioning bit
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (3 10)  (877 314)  (877 314)  routing T_17_19.sp12_h_r_1 <X> T_17_19.sp12_h_l_22
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g2_5
 (25 10)  (899 314)  (899 314)  routing T_17_19.sp4_h_r_38 <X> T_17_19.lc_trk_g2_6
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 314)  (902 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (909 314)  (909 314)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (42 10)  (916 314)  (916 314)  LC_5 Logic Functioning bit
 (3 11)  (877 315)  (877 315)  routing T_17_19.sp12_h_r_1 <X> T_17_19.sp12_h_l_22
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp12_v_b_20 <X> T_17_19.lc_trk_g2_4
 (16 11)  (890 315)  (890 315)  routing T_17_19.sp12_v_b_20 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 315)  (897 315)  routing T_17_19.sp4_h_r_38 <X> T_17_19.lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.sp4_h_r_38 <X> T_17_19.lc_trk_g2_6
 (26 11)  (900 315)  (900 315)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 315)  (902 315)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (908 315)  (908 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (35 11)  (909 315)  (909 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.input_2_5
 (12 12)  (886 316)  (886 316)  routing T_17_19.sp4_v_t_46 <X> T_17_19.sp4_h_r_11
 (15 12)  (889 316)  (889 316)  routing T_17_19.rgt_op_1 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.rgt_op_1 <X> T_17_19.lc_trk_g3_1
 (21 12)  (895 316)  (895 316)  routing T_17_19.bnl_op_3 <X> T_17_19.lc_trk_g3_3
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 316)  (911 316)  LC_6 Logic Functioning bit
 (40 12)  (914 316)  (914 316)  LC_6 Logic Functioning bit
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (42 12)  (916 316)  (916 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (45 12)  (919 316)  (919 316)  LC_6 Logic Functioning bit
 (50 12)  (924 316)  (924 316)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (895 317)  (895 317)  routing T_17_19.bnl_op_3 <X> T_17_19.lc_trk_g3_3
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (37 13)  (911 317)  (911 317)  LC_6 Logic Functioning bit
 (40 13)  (914 317)  (914 317)  LC_6 Logic Functioning bit
 (41 13)  (915 317)  (915 317)  LC_6 Logic Functioning bit
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (43 13)  (917 317)  (917 317)  LC_6 Logic Functioning bit
 (46 13)  (920 317)  (920 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (927 317)  (927 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (888 318)  (888 318)  routing T_17_19.wire_logic_cluster/lc_4/out <X> T_17_19.lc_trk_g3_4
 (16 14)  (890 318)  (890 318)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 318)  (892 318)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g3_5
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_18_19

 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 304)  (965 304)  LC_0 Logic Functioning bit
 (39 0)  (967 304)  (967 304)  LC_0 Logic Functioning bit
 (40 0)  (968 304)  (968 304)  LC_0 Logic Functioning bit
 (42 0)  (970 304)  (970 304)  LC_0 Logic Functioning bit
 (27 1)  (955 305)  (955 305)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 305)  (956 305)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 305)  (958 305)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 305)  (959 305)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 305)  (961 305)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.input_2_0
 (35 1)  (963 305)  (963 305)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.input_2_0
 (36 1)  (964 305)  (964 305)  LC_0 Logic Functioning bit
 (38 1)  (966 305)  (966 305)  LC_0 Logic Functioning bit
 (41 1)  (969 305)  (969 305)  LC_0 Logic Functioning bit
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (955 306)  (955 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 306)  (956 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 306)  (958 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 306)  (959 306)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (968 306)  (968 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (45 2)  (973 306)  (973 306)  LC_1 Logic Functioning bit
 (50 2)  (978 306)  (978 306)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (954 307)  (954 307)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 307)  (958 307)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (40 3)  (968 307)  (968 307)  LC_1 Logic Functioning bit
 (1 6)  (929 310)  (929 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (25 6)  (953 310)  (953 310)  routing T_18_19.sp4_h_l_11 <X> T_18_19.lc_trk_g1_6
 (1 7)  (929 311)  (929 311)  routing T_18_19.glb_netwk_4 <X> T_18_19.glb2local_0
 (22 7)  (950 311)  (950 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (951 311)  (951 311)  routing T_18_19.sp4_h_l_11 <X> T_18_19.lc_trk_g1_6
 (24 7)  (952 311)  (952 311)  routing T_18_19.sp4_h_l_11 <X> T_18_19.lc_trk_g1_6
 (25 7)  (953 311)  (953 311)  routing T_18_19.sp4_h_l_11 <X> T_18_19.lc_trk_g1_6
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (952 312)  (952 312)  routing T_18_19.tnl_op_3 <X> T_18_19.lc_trk_g2_3
 (21 9)  (949 313)  (949 313)  routing T_18_19.tnl_op_3 <X> T_18_19.lc_trk_g2_3
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 313)  (951 313)  routing T_18_19.sp4_h_l_15 <X> T_18_19.lc_trk_g2_2
 (24 9)  (952 313)  (952 313)  routing T_18_19.sp4_h_l_15 <X> T_18_19.lc_trk_g2_2
 (25 9)  (953 313)  (953 313)  routing T_18_19.sp4_h_l_15 <X> T_18_19.lc_trk_g2_2
 (3 10)  (931 314)  (931 314)  routing T_18_19.sp12_v_t_22 <X> T_18_19.sp12_h_l_22
 (21 10)  (949 314)  (949 314)  routing T_18_19.rgt_op_7 <X> T_18_19.lc_trk_g2_7
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 314)  (952 314)  routing T_18_19.rgt_op_7 <X> T_18_19.lc_trk_g2_7
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 316)  (946 316)  routing T_18_19.wire_logic_cluster/lc_1/out <X> T_18_19.lc_trk_g3_1
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 318)  (951 318)  routing T_18_19.sp4_v_b_47 <X> T_18_19.lc_trk_g3_7
 (24 14)  (952 318)  (952 318)  routing T_18_19.sp4_v_b_47 <X> T_18_19.lc_trk_g3_7
 (26 14)  (954 318)  (954 318)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 318)  (961 318)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 318)  (962 318)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (968 318)  (968 318)  LC_7 Logic Functioning bit
 (42 14)  (970 318)  (970 318)  LC_7 Logic Functioning bit
 (47 14)  (975 318)  (975 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (979 318)  (979 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (954 319)  (954 319)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 319)  (956 319)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (41 15)  (969 319)  (969 319)  LC_7 Logic Functioning bit
 (43 15)  (971 319)  (971 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (17 0)  (999 304)  (999 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (1004 304)  (1004 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (1003 305)  (1003 305)  routing T_19_19.sp4_r_v_b_32 <X> T_19_19.lc_trk_g0_3
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (983 310)  (983 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (983 311)  (983 311)  routing T_19_19.glb_netwk_4 <X> T_19_19.glb2local_0
 (14 8)  (996 312)  (996 312)  routing T_19_19.sp4_v_b_24 <X> T_19_19.lc_trk_g2_0
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g3_4 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (39 8)  (1021 312)  (1021 312)  LC_4 Logic Functioning bit
 (46 8)  (1028 312)  (1028 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (16 9)  (998 313)  (998 313)  routing T_19_19.sp4_v_b_24 <X> T_19_19.lc_trk_g2_0
 (17 9)  (999 313)  (999 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (27 9)  (1009 313)  (1009 313)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 313)  (1010 313)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 313)  (1012 313)  routing T_19_19.lc_trk_g0_3 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 313)  (1014 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1015 313)  (1015 313)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.input_2_4
 (14 10)  (996 314)  (996 314)  routing T_19_19.sp4_h_r_36 <X> T_19_19.lc_trk_g2_4
 (17 10)  (999 314)  (999 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1003 314)  (1003 314)  routing T_19_19.wire_logic_cluster/lc_7/out <X> T_19_19.lc_trk_g2_7
 (22 10)  (1004 314)  (1004 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (1008 314)  (1008 314)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 314)  (1012 314)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 314)  (1013 314)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (43 10)  (1025 314)  (1025 314)  LC_5 Logic Functioning bit
 (50 10)  (1032 314)  (1032 314)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (997 315)  (997 315)  routing T_19_19.sp4_h_r_36 <X> T_19_19.lc_trk_g2_4
 (16 11)  (998 315)  (998 315)  routing T_19_19.sp4_h_r_36 <X> T_19_19.lc_trk_g2_4
 (17 11)  (999 315)  (999 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1000 315)  (1000 315)  routing T_19_19.sp4_r_v_b_37 <X> T_19_19.lc_trk_g2_5
 (28 11)  (1010 315)  (1010 315)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (16 12)  (998 316)  (998 316)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1008 316)  (1008 316)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (50 12)  (1032 316)  (1032 316)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (1000 317)  (1000 317)  routing T_19_19.sp4_v_b_33 <X> T_19_19.lc_trk_g3_1
 (26 13)  (1008 317)  (1008 317)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 317)  (1009 317)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 317)  (1010 317)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (42 13)  (1024 317)  (1024 317)  LC_6 Logic Functioning bit
 (4 14)  (986 318)  (986 318)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_t_44
 (6 14)  (988 318)  (988 318)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_t_44
 (14 14)  (996 318)  (996 318)  routing T_19_19.sp4_h_r_44 <X> T_19_19.lc_trk_g3_4
 (21 14)  (1003 318)  (1003 318)  routing T_19_19.sp4_v_t_18 <X> T_19_19.lc_trk_g3_7
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1005 318)  (1005 318)  routing T_19_19.sp4_v_t_18 <X> T_19_19.lc_trk_g3_7
 (26 14)  (1008 318)  (1008 318)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 318)  (1010 318)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (37 14)  (1019 318)  (1019 318)  LC_7 Logic Functioning bit
 (42 14)  (1024 318)  (1024 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (45 14)  (1027 318)  (1027 318)  LC_7 Logic Functioning bit
 (50 14)  (1032 318)  (1032 318)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (985 319)  (985 319)  routing T_19_19.sp12_h_l_22 <X> T_19_19.sp12_v_t_22
 (5 15)  (987 319)  (987 319)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_t_44
 (14 15)  (996 319)  (996 319)  routing T_19_19.sp4_h_r_44 <X> T_19_19.lc_trk_g3_4
 (15 15)  (997 319)  (997 319)  routing T_19_19.sp4_h_r_44 <X> T_19_19.lc_trk_g3_4
 (16 15)  (998 319)  (998 319)  routing T_19_19.sp4_h_r_44 <X> T_19_19.lc_trk_g3_4
 (17 15)  (999 319)  (999 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (1008 319)  (1008 319)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 319)  (1010 319)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 319)  (1012 319)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit
 (40 15)  (1022 319)  (1022 319)  LC_7 Logic Functioning bit
 (42 15)  (1024 319)  (1024 319)  LC_7 Logic Functioning bit
 (43 15)  (1025 319)  (1025 319)  LC_7 Logic Functioning bit


LogicTile_20_19

 (8 7)  (1044 311)  (1044 311)  routing T_20_19.sp4_h_r_4 <X> T_20_19.sp4_v_t_41
 (9 7)  (1045 311)  (1045 311)  routing T_20_19.sp4_h_r_4 <X> T_20_19.sp4_v_t_41
 (8 10)  (1044 314)  (1044 314)  routing T_20_19.sp4_v_t_36 <X> T_20_19.sp4_h_l_42
 (9 10)  (1045 314)  (1045 314)  routing T_20_19.sp4_v_t_36 <X> T_20_19.sp4_h_l_42
 (10 10)  (1046 314)  (1046 314)  routing T_20_19.sp4_v_t_36 <X> T_20_19.sp4_h_l_42
 (19 15)  (1055 319)  (1055 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_19

 (8 1)  (1098 305)  (1098 305)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_b_1


LogicTile_22_19

 (3 7)  (1147 311)  (1147 311)  routing T_22_19.sp12_h_l_23 <X> T_22_19.sp12_v_t_23
 (19 13)  (1163 317)  (1163 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (3 15)  (1147 319)  (1147 319)  routing T_22_19.sp12_h_l_22 <X> T_22_19.sp12_v_t_22


LogicTile_23_19

 (17 2)  (1215 306)  (1215 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1216 307)  (1216 307)  routing T_23_19.sp4_r_v_b_29 <X> T_23_19.lc_trk_g0_5
 (16 4)  (1214 308)  (1214 308)  routing T_23_19.sp12_h_l_14 <X> T_23_19.lc_trk_g1_1
 (17 4)  (1215 308)  (1215 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (26 4)  (1224 308)  (1224 308)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1225 308)  (1225 308)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 308)  (1226 308)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 308)  (1227 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 308)  (1229 308)  routing T_23_19.lc_trk_g0_5 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 308)  (1230 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 308)  (1234 308)  LC_2 Logic Functioning bit
 (38 4)  (1236 308)  (1236 308)  LC_2 Logic Functioning bit
 (41 4)  (1239 308)  (1239 308)  LC_2 Logic Functioning bit
 (43 4)  (1241 308)  (1241 308)  LC_2 Logic Functioning bit
 (47 4)  (1245 308)  (1245 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (1216 309)  (1216 309)  routing T_23_19.sp12_h_l_14 <X> T_23_19.lc_trk_g1_1
 (27 5)  (1225 309)  (1225 309)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 309)  (1226 309)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 309)  (1227 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (1235 309)  (1235 309)  LC_2 Logic Functioning bit
 (39 5)  (1237 309)  (1237 309)  LC_2 Logic Functioning bit
 (41 5)  (1239 309)  (1239 309)  LC_2 Logic Functioning bit
 (43 5)  (1241 309)  (1241 309)  LC_2 Logic Functioning bit
 (15 11)  (1213 315)  (1213 315)  routing T_23_19.sp4_v_t_33 <X> T_23_19.lc_trk_g2_4
 (16 11)  (1214 315)  (1214 315)  routing T_23_19.sp4_v_t_33 <X> T_23_19.lc_trk_g2_4
 (17 11)  (1215 315)  (1215 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (15 13)  (1213 317)  (1213 317)  routing T_23_19.sp4_v_t_29 <X> T_23_19.lc_trk_g3_0
 (16 13)  (1214 317)  (1214 317)  routing T_23_19.sp4_v_t_29 <X> T_23_19.lc_trk_g3_0
 (17 13)  (1215 317)  (1215 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (16 14)  (1214 318)  (1214 318)  routing T_23_19.sp4_v_b_37 <X> T_23_19.lc_trk_g3_5
 (17 14)  (1215 318)  (1215 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1216 318)  (1216 318)  routing T_23_19.sp4_v_b_37 <X> T_23_19.lc_trk_g3_5
 (27 14)  (1225 318)  (1225 318)  routing T_23_19.lc_trk_g1_1 <X> T_23_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 318)  (1227 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 318)  (1229 318)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 318)  (1230 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 318)  (1231 318)  routing T_23_19.lc_trk_g2_4 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (1235 318)  (1235 318)  LC_7 Logic Functioning bit
 (39 14)  (1237 318)  (1237 318)  LC_7 Logic Functioning bit
 (51 14)  (1249 318)  (1249 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (1216 319)  (1216 319)  routing T_23_19.sp4_v_b_37 <X> T_23_19.lc_trk_g3_5
 (37 15)  (1235 319)  (1235 319)  LC_7 Logic Functioning bit
 (39 15)  (1237 319)  (1237 319)  LC_7 Logic Functioning bit
 (52 15)  (1250 319)  (1250 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (1251 319)  (1251 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_24_19

 (17 0)  (1269 304)  (1269 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (1270 305)  (1270 305)  routing T_24_19.sp4_r_v_b_34 <X> T_24_19.lc_trk_g0_1
 (17 4)  (1269 308)  (1269 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (1278 308)  (1278 308)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (1281 308)  (1281 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 308)  (1283 308)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 308)  (1284 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 308)  (1285 308)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 308)  (1286 308)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 308)  (1288 308)  LC_2 Logic Functioning bit
 (37 4)  (1289 308)  (1289 308)  LC_2 Logic Functioning bit
 (38 4)  (1290 308)  (1290 308)  LC_2 Logic Functioning bit
 (39 4)  (1291 308)  (1291 308)  LC_2 Logic Functioning bit
 (41 4)  (1293 308)  (1293 308)  LC_2 Logic Functioning bit
 (43 4)  (1295 308)  (1295 308)  LC_2 Logic Functioning bit
 (18 5)  (1270 309)  (1270 309)  routing T_24_19.sp4_r_v_b_25 <X> T_24_19.lc_trk_g1_1
 (27 5)  (1279 309)  (1279 309)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 309)  (1280 309)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 309)  (1281 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 309)  (1283 309)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 309)  (1288 309)  LC_2 Logic Functioning bit
 (38 5)  (1290 309)  (1290 309)  LC_2 Logic Functioning bit
 (9 6)  (1261 310)  (1261 310)  routing T_24_19.sp4_v_b_4 <X> T_24_19.sp4_h_l_41
 (26 6)  (1278 310)  (1278 310)  routing T_24_19.lc_trk_g2_5 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 310)  (1279 310)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 310)  (1281 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 310)  (1283 310)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 310)  (1284 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 310)  (1285 310)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 310)  (1286 310)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 310)  (1288 310)  LC_3 Logic Functioning bit
 (38 6)  (1290 310)  (1290 310)  LC_3 Logic Functioning bit
 (41 6)  (1293 310)  (1293 310)  LC_3 Logic Functioning bit
 (43 6)  (1295 310)  (1295 310)  LC_3 Logic Functioning bit
 (47 6)  (1299 310)  (1299 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (1280 311)  (1280 311)  routing T_24_19.lc_trk_g2_5 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 311)  (1281 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 311)  (1289 311)  LC_3 Logic Functioning bit
 (39 7)  (1291 311)  (1291 311)  LC_3 Logic Functioning bit
 (41 7)  (1293 311)  (1293 311)  LC_3 Logic Functioning bit
 (43 7)  (1295 311)  (1295 311)  LC_3 Logic Functioning bit
 (17 10)  (1269 314)  (1269 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (1270 315)  (1270 315)  routing T_24_19.sp4_r_v_b_37 <X> T_24_19.lc_trk_g2_5
 (16 14)  (1268 318)  (1268 318)  routing T_24_19.sp4_v_t_16 <X> T_24_19.lc_trk_g3_5
 (17 14)  (1269 318)  (1269 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 318)  (1270 318)  routing T_24_19.sp4_v_t_16 <X> T_24_19.lc_trk_g3_5
 (22 15)  (1274 319)  (1274 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 319)  (1277 319)  routing T_24_19.sp4_r_v_b_46 <X> T_24_19.lc_trk_g3_6


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (10 1)  (1316 305)  (1316 305)  routing T_25_19.sp4_h_r_8 <X> T_25_19.sp4_v_b_1
 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 2)  (1322 306)  (1322 306)  routing T_25_19.sp4_v_b_5 <X> T_25_19.lc_trk_g0_5
 (17 2)  (1323 306)  (1323 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1324 306)  (1324 306)  routing T_25_19.sp4_v_b_5 <X> T_25_19.lc_trk_g0_5
 (9 5)  (1315 309)  (1315 309)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_v_b_4
 (10 5)  (1316 309)  (1316 309)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_v_b_4
 (13 6)  (1319 310)  (1319 310)  routing T_25_19.sp4_v_b_5 <X> T_25_19.sp4_v_t_40
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g0_5 <X> T_25_19.wire_bram/ram/WDATA_11
 (9 9)  (1315 313)  (1315 313)  routing T_25_19.sp4_v_t_46 <X> T_25_19.sp4_v_b_7
 (10 9)  (1316 313)  (1316 313)  routing T_25_19.sp4_v_t_46 <X> T_25_19.sp4_v_b_7
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE


LogicTile_29_19

 (12 10)  (1522 314)  (1522 314)  routing T_29_19.sp4_v_t_45 <X> T_29_19.sp4_h_l_45
 (11 11)  (1521 315)  (1521 315)  routing T_29_19.sp4_v_t_45 <X> T_29_19.sp4_h_l_45


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


LogicTile_31_19

 (3 8)  (1621 312)  (1621 312)  routing T_31_19.sp12_v_t_22 <X> T_31_19.sp12_v_b_1
 (19 10)  (1637 314)  (1637 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (14 13)  (1740 317)  (1740 317)  routing T_33_19.span4_vert_t_15 <X> T_33_19.span4_vert_b_3
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (5 0)  (12 288)  (12 288)  routing T_0_18.span4_horz_17 <X> T_0_18.lc_trk_g0_1
 (6 0)  (11 288)  (11 288)  routing T_0_18.span4_horz_17 <X> T_0_18.lc_trk_g0_1
 (7 0)  (10 288)  (10 288)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
 (17 0)  (0 288)  (0 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g1_3 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (5 10)  (12 298)  (12 298)  routing T_0_18.span4_vert_b_3 <X> T_0_18.lc_trk_g1_3
 (7 10)  (10 298)  (10 298)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (8 11)  (9 299)  (9 299)  routing T_0_18.span4_vert_b_3 <X> T_0_18.lc_trk_g1_3
 (13 14)  (4 302)  (4 302)  routing T_0_18.lc_trk_g0_1 <X> T_0_18.wire_io_cluster/io_1/outclk
 (15 15)  (2 303)  (2 303)  Enable bit of Mux _clock_links/clk_mux => lc_trk_g0_1 wire_io_cluster/io_1/outclk


LogicTile_3_18

 (8 6)  (134 294)  (134 294)  routing T_3_18.sp4_v_t_47 <X> T_3_18.sp4_h_l_41
 (9 6)  (135 294)  (135 294)  routing T_3_18.sp4_v_t_47 <X> T_3_18.sp4_h_l_41
 (10 6)  (136 294)  (136 294)  routing T_3_18.sp4_v_t_47 <X> T_3_18.sp4_h_l_41


RAM_Tile_8_18

 (3 6)  (399 294)  (399 294)  routing T_8_18.sp12_h_r_0 <X> T_8_18.sp12_v_t_23
 (3 7)  (399 295)  (399 295)  routing T_8_18.sp12_h_r_0 <X> T_8_18.sp12_v_t_23


LogicTile_9_18

 (16 0)  (454 288)  (454 288)  routing T_9_18.sp4_v_b_1 <X> T_9_18.lc_trk_g0_1
 (17 0)  (455 288)  (455 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (456 288)  (456 288)  routing T_9_18.sp4_v_b_1 <X> T_9_18.lc_trk_g0_1
 (25 0)  (463 288)  (463 288)  routing T_9_18.sp4_h_r_10 <X> T_9_18.lc_trk_g0_2
 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 288)  (466 288)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 288)  (468 288)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 288)  (469 288)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 288)  (473 288)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_0
 (37 0)  (475 288)  (475 288)  LC_0 Logic Functioning bit
 (40 0)  (478 288)  (478 288)  LC_0 Logic Functioning bit
 (41 0)  (479 288)  (479 288)  LC_0 Logic Functioning bit
 (43 0)  (481 288)  (481 288)  LC_0 Logic Functioning bit
 (22 1)  (460 289)  (460 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 289)  (461 289)  routing T_9_18.sp4_h_r_10 <X> T_9_18.lc_trk_g0_2
 (24 1)  (462 289)  (462 289)  routing T_9_18.sp4_h_r_10 <X> T_9_18.lc_trk_g0_2
 (27 1)  (465 289)  (465 289)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 289)  (466 289)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 289)  (468 289)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 289)  (469 289)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (472 289)  (472 289)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_0
 (35 1)  (473 289)  (473 289)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.input_2_0
 (39 1)  (477 289)  (477 289)  LC_0 Logic Functioning bit
 (41 1)  (479 289)  (479 289)  LC_0 Logic Functioning bit
 (42 1)  (480 289)  (480 289)  LC_0 Logic Functioning bit
 (43 1)  (481 289)  (481 289)  LC_0 Logic Functioning bit
 (22 2)  (460 290)  (460 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (462 290)  (462 290)  routing T_9_18.bot_op_7 <X> T_9_18.lc_trk_g0_7
 (27 2)  (465 290)  (465 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 290)  (466 290)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 290)  (471 290)  routing T_9_18.lc_trk_g2_0 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (39 2)  (477 290)  (477 290)  LC_1 Logic Functioning bit
 (40 2)  (478 290)  (478 290)  LC_1 Logic Functioning bit
 (43 2)  (481 290)  (481 290)  LC_1 Logic Functioning bit
 (50 2)  (488 290)  (488 290)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (467 291)  (467 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (38 3)  (476 291)  (476 291)  LC_1 Logic Functioning bit
 (39 3)  (477 291)  (477 291)  LC_1 Logic Functioning bit
 (42 3)  (480 291)  (480 291)  LC_1 Logic Functioning bit
 (43 3)  (481 291)  (481 291)  LC_1 Logic Functioning bit
 (15 4)  (453 292)  (453 292)  routing T_9_18.bot_op_1 <X> T_9_18.lc_trk_g1_1
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (463 292)  (463 292)  routing T_9_18.bnr_op_2 <X> T_9_18.lc_trk_g1_2
 (26 4)  (464 292)  (464 292)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 292)  (465 292)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 292)  (468 292)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 292)  (469 292)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (478 292)  (478 292)  LC_2 Logic Functioning bit
 (41 4)  (479 292)  (479 292)  LC_2 Logic Functioning bit
 (42 4)  (480 292)  (480 292)  LC_2 Logic Functioning bit
 (43 4)  (481 292)  (481 292)  LC_2 Logic Functioning bit
 (50 4)  (488 292)  (488 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (460 293)  (460 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (463 293)  (463 293)  routing T_9_18.bnr_op_2 <X> T_9_18.lc_trk_g1_2
 (26 5)  (464 293)  (464 293)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 293)  (465 293)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 293)  (468 293)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 293)  (469 293)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (478 293)  (478 293)  LC_2 Logic Functioning bit
 (42 5)  (480 293)  (480 293)  LC_2 Logic Functioning bit
 (43 5)  (481 293)  (481 293)  LC_2 Logic Functioning bit
 (21 6)  (459 294)  (459 294)  routing T_9_18.sp4_v_b_7 <X> T_9_18.lc_trk_g1_7
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (461 294)  (461 294)  routing T_9_18.sp4_v_b_7 <X> T_9_18.lc_trk_g1_7
 (22 7)  (460 295)  (460 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (14 8)  (452 296)  (452 296)  routing T_9_18.rgt_op_0 <X> T_9_18.lc_trk_g2_0
 (15 8)  (453 296)  (453 296)  routing T_9_18.rgt_op_1 <X> T_9_18.lc_trk_g2_1
 (17 8)  (455 296)  (455 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 296)  (456 296)  routing T_9_18.rgt_op_1 <X> T_9_18.lc_trk_g2_1
 (21 8)  (459 296)  (459 296)  routing T_9_18.rgt_op_3 <X> T_9_18.lc_trk_g2_3
 (22 8)  (460 296)  (460 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 296)  (462 296)  routing T_9_18.rgt_op_3 <X> T_9_18.lc_trk_g2_3
 (27 8)  (465 296)  (465 296)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (478 296)  (478 296)  LC_4 Logic Functioning bit
 (41 8)  (479 296)  (479 296)  LC_4 Logic Functioning bit
 (42 8)  (480 296)  (480 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (15 9)  (453 297)  (453 297)  routing T_9_18.rgt_op_0 <X> T_9_18.lc_trk_g2_0
 (17 9)  (455 297)  (455 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (464 297)  (464 297)  routing T_9_18.lc_trk_g0_2 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 297)  (468 297)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (37 9)  (475 297)  (475 297)  LC_4 Logic Functioning bit
 (38 9)  (476 297)  (476 297)  LC_4 Logic Functioning bit
 (39 9)  (477 297)  (477 297)  LC_4 Logic Functioning bit
 (21 10)  (459 298)  (459 298)  routing T_9_18.rgt_op_7 <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 298)  (462 298)  routing T_9_18.rgt_op_7 <X> T_9_18.lc_trk_g2_7
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 298)  (472 298)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (37 10)  (475 298)  (475 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (40 10)  (478 298)  (478 298)  LC_5 Logic Functioning bit
 (42 10)  (480 298)  (480 298)  LC_5 Logic Functioning bit
 (50 10)  (488 298)  (488 298)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (464 299)  (464 299)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 299)  (468 299)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (39 11)  (477 299)  (477 299)  LC_5 Logic Functioning bit
 (43 11)  (481 299)  (481 299)  LC_5 Logic Functioning bit
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 300)  (471 300)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (476 300)  (476 300)  LC_6 Logic Functioning bit
 (39 12)  (477 300)  (477 300)  LC_6 Logic Functioning bit
 (42 12)  (480 300)  (480 300)  LC_6 Logic Functioning bit
 (43 12)  (481 300)  (481 300)  LC_6 Logic Functioning bit
 (50 12)  (488 300)  (488 300)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (456 301)  (456 301)  routing T_9_18.sp4_r_v_b_41 <X> T_9_18.lc_trk_g3_1
 (31 13)  (469 301)  (469 301)  routing T_9_18.lc_trk_g2_3 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (38 13)  (476 301)  (476 301)  LC_6 Logic Functioning bit
 (39 13)  (477 301)  (477 301)  LC_6 Logic Functioning bit
 (42 13)  (480 301)  (480 301)  LC_6 Logic Functioning bit
 (43 13)  (481 301)  (481 301)  LC_6 Logic Functioning bit
 (15 14)  (453 302)  (453 302)  routing T_9_18.rgt_op_5 <X> T_9_18.lc_trk_g3_5
 (17 14)  (455 302)  (455 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 302)  (456 302)  routing T_9_18.rgt_op_5 <X> T_9_18.lc_trk_g3_5
 (25 14)  (463 302)  (463 302)  routing T_9_18.rgt_op_6 <X> T_9_18.lc_trk_g3_6
 (26 14)  (464 302)  (464 302)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 302)  (465 302)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 302)  (469 302)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 302)  (471 302)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g3_5 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (39 14)  (477 302)  (477 302)  LC_7 Logic Functioning bit
 (50 14)  (488 302)  (488 302)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (446 303)  (446 303)  routing T_9_18.sp4_v_b_7 <X> T_9_18.sp4_v_t_47
 (10 15)  (448 303)  (448 303)  routing T_9_18.sp4_v_b_7 <X> T_9_18.sp4_v_t_47
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (462 303)  (462 303)  routing T_9_18.rgt_op_6 <X> T_9_18.lc_trk_g3_6
 (26 15)  (464 303)  (464 303)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 303)  (474 303)  LC_7 Logic Functioning bit


LogicTile_10_18

 (15 0)  (507 288)  (507 288)  routing T_10_18.sp4_h_l_4 <X> T_10_18.lc_trk_g0_1
 (16 0)  (508 288)  (508 288)  routing T_10_18.sp4_h_l_4 <X> T_10_18.lc_trk_g0_1
 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 288)  (510 288)  routing T_10_18.sp4_h_l_4 <X> T_10_18.lc_trk_g0_1
 (25 0)  (517 288)  (517 288)  routing T_10_18.bnr_op_2 <X> T_10_18.lc_trk_g0_2
 (28 0)  (520 288)  (520 288)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 288)  (522 288)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 288)  (525 288)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 288)  (527 288)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.input_2_0
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (510 289)  (510 289)  routing T_10_18.sp4_h_l_4 <X> T_10_18.lc_trk_g0_1
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (517 289)  (517 289)  routing T_10_18.bnr_op_2 <X> T_10_18.lc_trk_g0_2
 (27 1)  (519 289)  (519 289)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 289)  (522 289)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 289)  (523 289)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (525 289)  (525 289)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.input_2_0
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (13 2)  (505 290)  (505 290)  routing T_10_18.sp4_v_b_2 <X> T_10_18.sp4_v_t_39
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 290)  (520 290)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 290)  (522 290)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (532 290)  (532 290)  LC_1 Logic Functioning bit
 (41 2)  (533 290)  (533 290)  LC_1 Logic Functioning bit
 (42 2)  (534 290)  (534 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (15 3)  (507 291)  (507 291)  routing T_10_18.bot_op_4 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (519 291)  (519 291)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 291)  (520 291)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (38 3)  (530 291)  (530 291)  LC_1 Logic Functioning bit
 (41 3)  (533 291)  (533 291)  LC_1 Logic Functioning bit
 (43 3)  (535 291)  (535 291)  LC_1 Logic Functioning bit
 (17 4)  (509 292)  (509 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (517 292)  (517 292)  routing T_10_18.bnr_op_2 <X> T_10_18.lc_trk_g1_2
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (41 4)  (533 292)  (533 292)  LC_2 Logic Functioning bit
 (42 4)  (534 292)  (534 292)  LC_2 Logic Functioning bit
 (50 4)  (542 292)  (542 292)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (506 293)  (506 293)  routing T_10_18.sp4_r_v_b_24 <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (517 293)  (517 293)  routing T_10_18.bnr_op_2 <X> T_10_18.lc_trk_g1_2
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (38 5)  (530 293)  (530 293)  LC_2 Logic Functioning bit
 (40 5)  (532 293)  (532 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (4 6)  (496 294)  (496 294)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_38
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (515 294)  (515 294)  routing T_10_18.sp4_h_r_7 <X> T_10_18.lc_trk_g1_7
 (24 6)  (516 294)  (516 294)  routing T_10_18.sp4_h_r_7 <X> T_10_18.lc_trk_g1_7
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 294)  (525 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (39 6)  (531 294)  (531 294)  LC_3 Logic Functioning bit
 (40 6)  (532 294)  (532 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (50 6)  (542 294)  (542 294)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (497 295)  (497 295)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_38
 (15 7)  (507 295)  (507 295)  routing T_10_18.sp4_v_t_9 <X> T_10_18.lc_trk_g1_4
 (16 7)  (508 295)  (508 295)  routing T_10_18.sp4_v_t_9 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (513 295)  (513 295)  routing T_10_18.sp4_h_r_7 <X> T_10_18.lc_trk_g1_7
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 295)  (516 295)  routing T_10_18.bot_op_6 <X> T_10_18.lc_trk_g1_6
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 295)  (522 295)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 295)  (523 295)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (38 7)  (530 295)  (530 295)  LC_3 Logic Functioning bit
 (39 7)  (531 295)  (531 295)  LC_3 Logic Functioning bit
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (43 7)  (535 295)  (535 295)  LC_3 Logic Functioning bit
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 296)  (510 296)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g2_1
 (21 8)  (513 296)  (513 296)  routing T_10_18.rgt_op_3 <X> T_10_18.lc_trk_g2_3
 (22 8)  (514 296)  (514 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (516 296)  (516 296)  routing T_10_18.rgt_op_3 <X> T_10_18.lc_trk_g2_3
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 296)  (519 296)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 296)  (520 296)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 296)  (529 296)  LC_4 Logic Functioning bit
 (39 8)  (531 296)  (531 296)  LC_4 Logic Functioning bit
 (40 8)  (532 296)  (532 296)  LC_4 Logic Functioning bit
 (42 8)  (534 296)  (534 296)  LC_4 Logic Functioning bit
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 297)  (522 297)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 297)  (528 297)  LC_4 Logic Functioning bit
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (38 9)  (530 297)  (530 297)  LC_4 Logic Functioning bit
 (39 9)  (531 297)  (531 297)  LC_4 Logic Functioning bit
 (41 9)  (533 297)  (533 297)  LC_4 Logic Functioning bit
 (43 9)  (535 297)  (535 297)  LC_4 Logic Functioning bit
 (21 10)  (513 298)  (513 298)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g2_7
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 298)  (522 298)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 298)  (525 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 298)  (526 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (38 10)  (530 298)  (530 298)  LC_5 Logic Functioning bit
 (41 10)  (533 298)  (533 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (50 10)  (542 298)  (542 298)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (500 299)  (500 299)  routing T_10_18.sp4_h_r_1 <X> T_10_18.sp4_v_t_42
 (9 11)  (501 299)  (501 299)  routing T_10_18.sp4_h_r_1 <X> T_10_18.sp4_v_t_42
 (10 11)  (502 299)  (502 299)  routing T_10_18.sp4_h_r_1 <X> T_10_18.sp4_v_t_42
 (16 11)  (508 299)  (508 299)  routing T_10_18.sp12_v_b_12 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (27 11)  (519 299)  (519 299)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 299)  (522 299)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (516 300)  (516 300)  routing T_10_18.tnr_op_3 <X> T_10_18.lc_trk_g3_3
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 300)  (520 300)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (37 12)  (529 300)  (529 300)  LC_6 Logic Functioning bit
 (40 12)  (532 300)  (532 300)  LC_6 Logic Functioning bit
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (14 13)  (506 301)  (506 301)  routing T_10_18.sp4_r_v_b_40 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (515 301)  (515 301)  routing T_10_18.sp12_v_t_9 <X> T_10_18.lc_trk_g3_2
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 301)  (523 301)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 301)  (524 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (38 13)  (530 301)  (530 301)  LC_6 Logic Functioning bit
 (39 13)  (531 301)  (531 301)  LC_6 Logic Functioning bit
 (42 13)  (534 301)  (534 301)  LC_6 Logic Functioning bit
 (43 13)  (535 301)  (535 301)  LC_6 Logic Functioning bit
 (16 14)  (508 302)  (508 302)  routing T_10_18.sp12_v_t_10 <X> T_10_18.lc_trk_g3_5
 (17 14)  (509 302)  (509 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (40 14)  (532 302)  (532 302)  LC_7 Logic Functioning bit
 (42 14)  (534 302)  (534 302)  LC_7 Logic Functioning bit
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 303)  (520 303)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit
 (41 15)  (533 303)  (533 303)  LC_7 Logic Functioning bit
 (43 15)  (535 303)  (535 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 288)  (569 288)  routing T_11_18.sp4_v_b_19 <X> T_11_18.lc_trk_g0_3
 (24 0)  (570 288)  (570 288)  routing T_11_18.sp4_v_b_19 <X> T_11_18.lc_trk_g0_3
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (14 2)  (560 290)  (560 290)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g0_4
 (15 2)  (561 290)  (561 290)  routing T_11_18.sp4_v_b_21 <X> T_11_18.lc_trk_g0_5
 (16 2)  (562 290)  (562 290)  routing T_11_18.sp4_v_b_21 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (571 290)  (571 290)  routing T_11_18.sp4_v_b_6 <X> T_11_18.lc_trk_g0_6
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (40 2)  (586 290)  (586 290)  LC_1 Logic Functioning bit
 (8 3)  (554 291)  (554 291)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_v_t_36
 (9 3)  (555 291)  (555 291)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_v_t_36
 (10 3)  (556 291)  (556 291)  routing T_11_18.sp4_h_r_7 <X> T_11_18.sp4_v_t_36
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (569 291)  (569 291)  routing T_11_18.sp4_v_b_6 <X> T_11_18.lc_trk_g0_6
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (579 291)  (579 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.input_2_1
 (34 3)  (580 291)  (580 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.input_2_1
 (35 3)  (581 291)  (581 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.input_2_1
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (26 4)  (572 292)  (572 292)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (50 4)  (596 292)  (596 292)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 293)  (570 293)  routing T_11_18.bot_op_2 <X> T_11_18.lc_trk_g1_2
 (26 5)  (572 293)  (572 293)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (38 5)  (584 293)  (584 293)  LC_2 Logic Functioning bit
 (41 5)  (587 293)  (587 293)  LC_2 Logic Functioning bit
 (13 6)  (559 294)  (559 294)  routing T_11_18.sp4_h_r_5 <X> T_11_18.sp4_v_t_40
 (14 6)  (560 294)  (560 294)  routing T_11_18.bnr_op_4 <X> T_11_18.lc_trk_g1_4
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (564 294)  (564 294)  routing T_11_18.bnr_op_5 <X> T_11_18.lc_trk_g1_5
 (21 6)  (567 294)  (567 294)  routing T_11_18.wire_logic_cluster/lc_7/out <X> T_11_18.lc_trk_g1_7
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (50 6)  (596 294)  (596 294)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (558 295)  (558 295)  routing T_11_18.sp4_h_r_5 <X> T_11_18.sp4_v_t_40
 (14 7)  (560 295)  (560 295)  routing T_11_18.bnr_op_4 <X> T_11_18.lc_trk_g1_4
 (17 7)  (563 295)  (563 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (564 295)  (564 295)  routing T_11_18.bnr_op_5 <X> T_11_18.lc_trk_g1_5
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (41 7)  (587 295)  (587 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (21 8)  (567 296)  (567 296)  routing T_11_18.sp4_h_r_35 <X> T_11_18.lc_trk_g2_3
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 296)  (569 296)  routing T_11_18.sp4_h_r_35 <X> T_11_18.lc_trk_g2_3
 (24 8)  (570 296)  (570 296)  routing T_11_18.sp4_h_r_35 <X> T_11_18.lc_trk_g2_3
 (25 8)  (571 296)  (571 296)  routing T_11_18.sp4_h_r_34 <X> T_11_18.lc_trk_g2_2
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 296)  (580 296)  routing T_11_18.lc_trk_g1_4 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (39 8)  (585 296)  (585 296)  LC_4 Logic Functioning bit
 (40 8)  (586 296)  (586 296)  LC_4 Logic Functioning bit
 (41 8)  (587 296)  (587 296)  LC_4 Logic Functioning bit
 (42 8)  (588 296)  (588 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 297)  (569 297)  routing T_11_18.sp4_h_r_34 <X> T_11_18.lc_trk_g2_2
 (24 9)  (570 297)  (570 297)  routing T_11_18.sp4_h_r_34 <X> T_11_18.lc_trk_g2_2
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 297)  (576 297)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (41 9)  (587 297)  (587 297)  LC_4 Logic Functioning bit
 (43 9)  (589 297)  (589 297)  LC_4 Logic Functioning bit
 (25 10)  (571 298)  (571 298)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g2_6
 (28 10)  (574 298)  (574 298)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 298)  (580 298)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 298)  (582 298)  LC_5 Logic Functioning bit
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (39 10)  (585 298)  (585 298)  LC_5 Logic Functioning bit
 (41 10)  (587 298)  (587 298)  LC_5 Logic Functioning bit
 (42 10)  (588 298)  (588 298)  LC_5 Logic Functioning bit
 (43 10)  (589 298)  (589 298)  LC_5 Logic Functioning bit
 (50 10)  (596 298)  (596 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 299)  (576 299)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (583 299)  (583 299)  LC_5 Logic Functioning bit
 (39 11)  (585 299)  (585 299)  LC_5 Logic Functioning bit
 (40 11)  (586 299)  (586 299)  LC_5 Logic Functioning bit
 (41 11)  (587 299)  (587 299)  LC_5 Logic Functioning bit
 (42 11)  (588 299)  (588 299)  LC_5 Logic Functioning bit
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.bnl_op_1 <X> T_11_18.lc_trk_g3_1
 (25 12)  (571 300)  (571 300)  routing T_11_18.sp4_h_r_34 <X> T_11_18.lc_trk_g3_2
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (40 12)  (586 300)  (586 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (46 12)  (592 300)  (592 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (561 301)  (561 301)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g3_0
 (16 13)  (562 301)  (562 301)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (564 301)  (564 301)  routing T_11_18.bnl_op_1 <X> T_11_18.lc_trk_g3_1
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 301)  (569 301)  routing T_11_18.sp4_h_r_34 <X> T_11_18.lc_trk_g3_2
 (24 13)  (570 301)  (570 301)  routing T_11_18.sp4_h_r_34 <X> T_11_18.lc_trk_g3_2
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (40 13)  (586 301)  (586 301)  LC_6 Logic Functioning bit
 (42 13)  (588 301)  (588 301)  LC_6 Logic Functioning bit
 (14 14)  (560 302)  (560 302)  routing T_11_18.bnl_op_4 <X> T_11_18.lc_trk_g3_4
 (26 14)  (572 302)  (572 302)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 302)  (573 302)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 302)  (574 302)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (586 302)  (586 302)  LC_7 Logic Functioning bit
 (41 14)  (587 302)  (587 302)  LC_7 Logic Functioning bit
 (42 14)  (588 302)  (588 302)  LC_7 Logic Functioning bit
 (43 14)  (589 302)  (589 302)  LC_7 Logic Functioning bit
 (14 15)  (560 303)  (560 303)  routing T_11_18.bnl_op_4 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (41 15)  (587 303)  (587 303)  LC_7 Logic Functioning bit
 (43 15)  (589 303)  (589 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (47 0)  (647 288)  (647 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (618 291)  (618 291)  routing T_12_18.sp4_r_v_b_29 <X> T_12_18.lc_trk_g0_5
 (3 4)  (603 292)  (603 292)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_h_r_0
 (14 4)  (614 292)  (614 292)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g1_0
 (21 4)  (621 292)  (621 292)  routing T_12_18.sp4_v_b_3 <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (623 292)  (623 292)  routing T_12_18.sp4_v_b_3 <X> T_12_18.lc_trk_g1_3
 (15 5)  (615 293)  (615 293)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g1_0
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.bot_op_2 <X> T_12_18.lc_trk_g1_2
 (16 6)  (616 294)  (616 294)  routing T_12_18.sp4_v_b_5 <X> T_12_18.lc_trk_g1_5
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.sp4_v_b_5 <X> T_12_18.lc_trk_g1_5
 (21 6)  (621 294)  (621 294)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (40 6)  (640 294)  (640 294)  LC_3 Logic Functioning bit
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (14 7)  (614 295)  (614 295)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g1_4
 (15 7)  (615 295)  (615 295)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g1_4
 (16 7)  (616 295)  (616 295)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (633 295)  (633 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.input_2_3
 (34 7)  (634 295)  (634 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.input_2_3
 (35 7)  (635 295)  (635 295)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.input_2_3
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 296)  (623 296)  routing T_12_18.sp4_v_t_30 <X> T_12_18.lc_trk_g2_3
 (24 8)  (624 296)  (624 296)  routing T_12_18.sp4_v_t_30 <X> T_12_18.lc_trk_g2_3
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 296)  (651 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (53 9)  (653 297)  (653 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 298)  (635 298)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.input_2_5
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (15 11)  (615 299)  (615 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (634 299)  (634 299)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.input_2_5
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (38 11)  (638 299)  (638 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (8 12)  (608 300)  (608 300)  routing T_12_18.sp4_v_b_10 <X> T_12_18.sp4_h_r_10
 (9 12)  (609 300)  (609 300)  routing T_12_18.sp4_v_b_10 <X> T_12_18.sp4_h_r_10
 (14 12)  (614 300)  (614 300)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g3_0
 (15 12)  (615 300)  (615 300)  routing T_12_18.sp4_h_r_25 <X> T_12_18.lc_trk_g3_1
 (16 12)  (616 300)  (616 300)  routing T_12_18.sp4_h_r_25 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (25 12)  (625 300)  (625 300)  routing T_12_18.sp12_v_t_1 <X> T_12_18.lc_trk_g3_2
 (15 13)  (615 301)  (615 301)  routing T_12_18.rgt_op_0 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (618 301)  (618 301)  routing T_12_18.sp4_h_r_25 <X> T_12_18.lc_trk_g3_1
 (21 13)  (621 301)  (621 301)  routing T_12_18.sp4_h_r_27 <X> T_12_18.lc_trk_g3_3
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (624 301)  (624 301)  routing T_12_18.sp12_v_t_1 <X> T_12_18.lc_trk_g3_2
 (25 13)  (625 301)  (625 301)  routing T_12_18.sp12_v_t_1 <X> T_12_18.lc_trk_g3_2
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g3_5
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 303)  (632 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (633 303)  (633 303)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_7
 (35 15)  (635 303)  (635 303)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_7
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.bot_op_3 <X> T_13_18.lc_trk_g0_3
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 288)  (689 288)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_0
 (40 0)  (694 288)  (694 288)  LC_0 Logic Functioning bit
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (14 2)  (668 290)  (668 290)  routing T_13_18.bnr_op_4 <X> T_13_18.lc_trk_g0_4
 (15 2)  (669 290)  (669 290)  routing T_13_18.bot_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (40 2)  (694 290)  (694 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (668 291)  (668 291)  routing T_13_18.bnr_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 291)  (678 291)  routing T_13_18.bot_op_6 <X> T_13_18.lc_trk_g0_6
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (51 3)  (705 291)  (705 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (675 292)  (675 292)  routing T_13_18.bnr_op_3 <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (679 292)  (679 292)  routing T_13_18.bnr_op_2 <X> T_13_18.lc_trk_g1_2
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (46 4)  (700 292)  (700 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (675 293)  (675 293)  routing T_13_18.bnr_op_3 <X> T_13_18.lc_trk_g1_3
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 293)  (679 293)  routing T_13_18.bnr_op_2 <X> T_13_18.lc_trk_g1_2
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (51 5)  (705 293)  (705 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (675 294)  (675 294)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 294)  (679 294)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g1_6
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (694 294)  (694 294)  LC_3 Logic Functioning bit
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (50 6)  (704 294)  (704 294)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (669 295)  (669 295)  routing T_13_18.bot_op_4 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (38 7)  (692 295)  (692 295)  LC_3 Logic Functioning bit
 (40 7)  (694 295)  (694 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (40 8)  (694 296)  (694 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (50 8)  (704 296)  (704 296)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g2_5
 (25 10)  (679 298)  (679 298)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 298)  (689 298)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_5
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (51 10)  (705 298)  (705 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_5
 (34 11)  (688 299)  (688 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_5
 (35 11)  (689 299)  (689 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.input_2_5
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (26 12)  (680 300)  (680 300)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_6
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (40 12)  (694 300)  (694 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 301)  (687 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_6
 (35 13)  (689 301)  (689 301)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (53 13)  (707 301)  (707 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (10 14)  (664 302)  (664 302)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_h_l_47
 (25 14)  (679 302)  (679 302)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g3_6
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (40 14)  (694 302)  (694 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (50 14)  (704 302)  (704 302)  Cascade bit: LH_LC07_inmux02_5

 (13 15)  (667 303)  (667 303)  routing T_13_18.sp4_v_b_6 <X> T_13_18.sp4_h_l_46
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g3_6
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (40 15)  (694 303)  (694 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (25 0)  (733 288)  (733 288)  routing T_14_18.sp4_h_r_10 <X> T_14_18.lc_trk_g0_2
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (41 0)  (749 288)  (749 288)  LC_0 Logic Functioning bit
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (48 0)  (756 288)  (756 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 289)  (731 289)  routing T_14_18.sp4_h_r_10 <X> T_14_18.lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.sp4_h_r_10 <X> T_14_18.lc_trk_g0_2
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (43 1)  (751 289)  (751 289)  LC_0 Logic Functioning bit
 (47 1)  (755 289)  (755 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (757 289)  (757 289)  Carry_In_Mux bit 

 (51 1)  (759 289)  (759 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (717 290)  (717 290)  routing T_14_18.sp4_v_b_1 <X> T_14_18.sp4_h_l_36
 (15 2)  (723 290)  (723 290)  routing T_14_18.bot_op_5 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (722 292)  (722 292)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g1_0
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (13 5)  (721 293)  (721 293)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_h_r_5
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (5 6)  (713 294)  (713 294)  routing T_14_18.sp4_v_b_3 <X> T_14_18.sp4_h_l_38
 (10 6)  (718 294)  (718 294)  routing T_14_18.sp4_v_b_11 <X> T_14_18.sp4_h_l_41
 (9 10)  (717 298)  (717 298)  routing T_14_18.sp4_v_b_7 <X> T_14_18.sp4_h_l_42
 (8 12)  (716 300)  (716 300)  routing T_14_18.sp4_v_b_4 <X> T_14_18.sp4_h_r_10
 (9 12)  (717 300)  (717 300)  routing T_14_18.sp4_v_b_4 <X> T_14_18.sp4_h_r_10
 (10 12)  (718 300)  (718 300)  routing T_14_18.sp4_v_b_4 <X> T_14_18.sp4_h_r_10
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (46 12)  (754 300)  (754 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (759 300)  (759 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (48 13)  (756 301)  (756 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 302)  (708 302)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (708 303)  (708 303)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 303)  (726 303)  routing T_14_18.sp4_r_v_b_45 <X> T_14_18.lc_trk_g3_5


LogicTile_15_18

 (14 0)  (776 288)  (776 288)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g0_0
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 288)  (802 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (14 1)  (776 289)  (776 289)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g0_0
 (15 1)  (777 289)  (777 289)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g0_0
 (16 1)  (778 289)  (778 289)  routing T_15_18.sp4_h_l_5 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (50 2)  (812 290)  (812 290)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 291)  (786 291)  routing T_15_18.top_op_6 <X> T_15_18.lc_trk_g0_6
 (25 3)  (787 291)  (787 291)  routing T_15_18.top_op_6 <X> T_15_18.lc_trk_g0_6
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (12 4)  (774 292)  (774 292)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_h_r_5
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (50 4)  (812 292)  (812 292)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (773 293)  (773 293)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_h_r_5
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 293)  (785 293)  routing T_15_18.sp4_v_b_18 <X> T_15_18.lc_trk_g1_2
 (24 5)  (786 293)  (786 293)  routing T_15_18.sp4_v_b_18 <X> T_15_18.lc_trk_g1_2
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (11 7)  (773 295)  (773 295)  routing T_15_18.sp4_h_r_5 <X> T_15_18.sp4_h_l_40
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 295)  (795 295)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.input_2_3
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (14 8)  (776 296)  (776 296)  routing T_15_18.bnl_op_0 <X> T_15_18.lc_trk_g2_0
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (780 296)  (780 296)  routing T_15_18.bnl_op_1 <X> T_15_18.lc_trk_g2_1
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (14 9)  (776 297)  (776 297)  routing T_15_18.bnl_op_0 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (780 297)  (780 297)  routing T_15_18.bnl_op_1 <X> T_15_18.lc_trk_g2_1
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (51 9)  (813 297)  (813 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (8 10)  (770 298)  (770 298)  routing T_15_18.sp4_h_r_7 <X> T_15_18.sp4_h_l_42
 (14 10)  (776 298)  (776 298)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (21 10)  (783 298)  (783 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 298)  (785 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 298)  (797 298)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_5
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (14 11)  (776 299)  (776 299)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (15 11)  (777 299)  (777 299)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (16 11)  (778 299)  (778 299)  routing T_15_18.sp4_h_r_44 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (783 299)  (783 299)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (27 11)  (789 299)  (789 299)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (795 299)  (795 299)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_5
 (35 11)  (797 299)  (797 299)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.input_2_5
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g3_1
 (27 12)  (789 300)  (789 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 300)  (797 300)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (38 12)  (800 300)  (800 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (43 12)  (805 300)  (805 300)  LC_6 Logic Functioning bit
 (14 13)  (776 301)  (776 301)  routing T_15_18.tnl_op_0 <X> T_15_18.lc_trk_g3_0
 (15 13)  (777 301)  (777 301)  routing T_15_18.tnl_op_0 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 301)  (794 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 301)  (795 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (34 13)  (796 301)  (796 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (35 13)  (797 301)  (797 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (40 13)  (802 301)  (802 301)  LC_6 Logic Functioning bit
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (15 14)  (777 302)  (777 302)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (776 303)  (776 303)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g3_4
 (15 15)  (777 303)  (777 303)  routing T_15_18.tnl_op_4 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (780 303)  (780 303)  routing T_15_18.tnl_op_5 <X> T_15_18.lc_trk_g3_5
 (21 15)  (783 303)  (783 303)  routing T_15_18.sp4_r_v_b_47 <X> T_15_18.lc_trk_g3_7


LogicTile_16_18

 (25 2)  (841 290)  (841 290)  routing T_16_18.lft_op_6 <X> T_16_18.lc_trk_g0_6
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.lft_op_6 <X> T_16_18.lc_trk_g0_6
 (8 5)  (824 293)  (824 293)  routing T_16_18.sp4_h_l_47 <X> T_16_18.sp4_v_b_4
 (9 5)  (825 293)  (825 293)  routing T_16_18.sp4_h_l_47 <X> T_16_18.sp4_v_b_4
 (10 5)  (826 293)  (826 293)  routing T_16_18.sp4_h_l_47 <X> T_16_18.sp4_v_b_4
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 294)  (851 294)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (40 6)  (856 294)  (856 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (14 7)  (830 295)  (830 295)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g1_4
 (15 7)  (831 295)  (831 295)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (849 295)  (849 295)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (34 7)  (850 295)  (850 295)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 296)  (840 296)  routing T_16_18.tnl_op_3 <X> T_16_18.lc_trk_g2_3
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (837 297)  (837 297)  routing T_16_18.tnl_op_3 <X> T_16_18.lc_trk_g2_3
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (40 9)  (856 297)  (856 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (840 302)  (840 302)  routing T_16_18.tnl_op_7 <X> T_16_18.lc_trk_g3_7
 (8 15)  (824 303)  (824 303)  routing T_16_18.sp4_h_l_47 <X> T_16_18.sp4_v_t_47
 (14 15)  (830 303)  (830 303)  routing T_16_18.tnl_op_4 <X> T_16_18.lc_trk_g3_4
 (15 15)  (831 303)  (831 303)  routing T_16_18.tnl_op_4 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (837 303)  (837 303)  routing T_16_18.tnl_op_7 <X> T_16_18.lc_trk_g3_7


LogicTile_17_18

 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (897 288)  (897 288)  routing T_17_18.sp12_h_r_11 <X> T_17_18.lc_trk_g0_3
 (28 4)  (902 292)  (902 292)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (15 8)  (889 296)  (889 296)  routing T_17_18.tnr_op_1 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1


LogicTile_18_18

 (25 4)  (953 292)  (953 292)  routing T_18_18.lft_op_2 <X> T_18_18.lc_trk_g1_2
 (27 4)  (955 292)  (955 292)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 292)  (959 292)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 292)  (961 292)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (41 4)  (969 292)  (969 292)  LC_2 Logic Functioning bit
 (43 4)  (971 292)  (971 292)  LC_2 Logic Functioning bit
 (51 4)  (979 292)  (979 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (22 5)  (950 293)  (950 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 293)  (952 293)  routing T_18_18.lft_op_2 <X> T_18_18.lc_trk_g1_2
 (30 5)  (958 293)  (958 293)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 293)  (959 293)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (41 5)  (969 293)  (969 293)  LC_2 Logic Functioning bit
 (43 5)  (971 293)  (971 293)  LC_2 Logic Functioning bit
 (46 5)  (974 293)  (974 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (979 293)  (979 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (952 298)  (952 298)  routing T_18_18.tnr_op_7 <X> T_18_18.lc_trk_g2_7


LogicTile_19_18

 (12 8)  (994 296)  (994 296)  routing T_19_18.sp4_h_l_40 <X> T_19_18.sp4_h_r_8
 (13 9)  (995 297)  (995 297)  routing T_19_18.sp4_h_l_40 <X> T_19_18.sp4_h_r_8
 (8 10)  (990 298)  (990 298)  routing T_19_18.sp4_h_r_7 <X> T_19_18.sp4_h_l_42


LogicTile_20_18

 (14 1)  (1050 289)  (1050 289)  routing T_20_18.sp12_h_r_16 <X> T_20_18.lc_trk_g0_0
 (16 1)  (1052 289)  (1052 289)  routing T_20_18.sp12_h_r_16 <X> T_20_18.lc_trk_g0_0
 (17 1)  (1053 289)  (1053 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (2 8)  (1038 296)  (1038 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1060 302)  (1060 302)  routing T_20_18.tnl_op_7 <X> T_20_18.lc_trk_g3_7
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 302)  (1067 302)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 302)  (1069 302)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 302)  (1070 302)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 302)  (1072 302)  LC_7 Logic Functioning bit
 (38 14)  (1074 302)  (1074 302)  LC_7 Logic Functioning bit
 (21 15)  (1057 303)  (1057 303)  routing T_20_18.tnl_op_7 <X> T_20_18.lc_trk_g3_7
 (31 15)  (1067 303)  (1067 303)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 303)  (1072 303)  LC_7 Logic Functioning bit
 (38 15)  (1074 303)  (1074 303)  LC_7 Logic Functioning bit
 (53 15)  (1089 303)  (1089 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_21_18

 (14 6)  (1104 294)  (1104 294)  routing T_21_18.sp4_v_t_1 <X> T_21_18.lc_trk_g1_4
 (21 6)  (1111 294)  (1111 294)  routing T_21_18.lft_op_7 <X> T_21_18.lc_trk_g1_7
 (22 6)  (1112 294)  (1112 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1114 294)  (1114 294)  routing T_21_18.lft_op_7 <X> T_21_18.lc_trk_g1_7
 (14 7)  (1104 295)  (1104 295)  routing T_21_18.sp4_v_t_1 <X> T_21_18.lc_trk_g1_4
 (16 7)  (1106 295)  (1106 295)  routing T_21_18.sp4_v_t_1 <X> T_21_18.lc_trk_g1_4
 (17 7)  (1107 295)  (1107 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (15 12)  (1105 300)  (1105 300)  routing T_21_18.sp4_h_r_41 <X> T_21_18.lc_trk_g3_1
 (16 12)  (1106 300)  (1106 300)  routing T_21_18.sp4_h_r_41 <X> T_21_18.lc_trk_g3_1
 (17 12)  (1107 300)  (1107 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1108 300)  (1108 300)  routing T_21_18.sp4_h_r_41 <X> T_21_18.lc_trk_g3_1
 (25 12)  (1115 300)  (1115 300)  routing T_21_18.sp4_v_b_26 <X> T_21_18.lc_trk_g3_2
 (18 13)  (1108 301)  (1108 301)  routing T_21_18.sp4_h_r_41 <X> T_21_18.lc_trk_g3_1
 (22 13)  (1112 301)  (1112 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1113 301)  (1113 301)  routing T_21_18.sp4_v_b_26 <X> T_21_18.lc_trk_g3_2
 (26 14)  (1116 302)  (1116 302)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 302)  (1117 302)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 302)  (1119 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 302)  (1120 302)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 302)  (1122 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 302)  (1123 302)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 302)  (1124 302)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 302)  (1126 302)  LC_7 Logic Functioning bit
 (38 14)  (1128 302)  (1128 302)  LC_7 Logic Functioning bit
 (43 14)  (1133 302)  (1133 302)  LC_7 Logic Functioning bit
 (52 14)  (1142 302)  (1142 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (1117 303)  (1117 303)  routing T_21_18.lc_trk_g1_4 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 303)  (1119 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 303)  (1120 303)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 303)  (1122 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1123 303)  (1123 303)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.input_2_7
 (34 15)  (1124 303)  (1124 303)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.input_2_7
 (35 15)  (1125 303)  (1125 303)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.input_2_7
 (36 15)  (1126 303)  (1126 303)  LC_7 Logic Functioning bit
 (37 15)  (1127 303)  (1127 303)  LC_7 Logic Functioning bit
 (39 15)  (1129 303)  (1129 303)  LC_7 Logic Functioning bit
 (43 15)  (1133 303)  (1133 303)  LC_7 Logic Functioning bit
 (53 15)  (1143 303)  (1143 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_18

 (5 4)  (1149 292)  (1149 292)  routing T_22_18.sp4_v_t_38 <X> T_22_18.sp4_h_r_3
 (17 4)  (1161 292)  (1161 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1162 292)  (1162 292)  routing T_22_18.bnr_op_1 <X> T_22_18.lc_trk_g1_1
 (18 5)  (1162 293)  (1162 293)  routing T_22_18.bnr_op_1 <X> T_22_18.lc_trk_g1_1
 (8 7)  (1152 295)  (1152 295)  routing T_22_18.sp4_h_l_41 <X> T_22_18.sp4_v_t_41
 (6 8)  (1150 296)  (1150 296)  routing T_22_18.sp4_v_t_38 <X> T_22_18.sp4_v_b_6
 (5 9)  (1149 297)  (1149 297)  routing T_22_18.sp4_v_t_38 <X> T_22_18.sp4_v_b_6
 (15 10)  (1159 298)  (1159 298)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g2_5
 (16 10)  (1160 298)  (1160 298)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g2_5
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1162 298)  (1162 298)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g2_5
 (26 10)  (1170 298)  (1170 298)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 298)  (1171 298)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 298)  (1172 298)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 298)  (1178 298)  routing T_22_18.lc_trk_g1_1 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 298)  (1181 298)  LC_5 Logic Functioning bit
 (38 10)  (1182 298)  (1182 298)  LC_5 Logic Functioning bit
 (40 10)  (1184 298)  (1184 298)  LC_5 Logic Functioning bit
 (41 10)  (1185 298)  (1185 298)  LC_5 Logic Functioning bit
 (42 10)  (1186 298)  (1186 298)  LC_5 Logic Functioning bit
 (18 11)  (1162 299)  (1162 299)  routing T_22_18.sp4_h_r_45 <X> T_22_18.lc_trk_g2_5
 (28 11)  (1172 299)  (1172 299)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 299)  (1173 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 299)  (1174 299)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (1176 299)  (1176 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1177 299)  (1177 299)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.input_2_5
 (34 11)  (1178 299)  (1178 299)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.input_2_5
 (39 11)  (1183 299)  (1183 299)  LC_5 Logic Functioning bit
 (40 11)  (1184 299)  (1184 299)  LC_5 Logic Functioning bit
 (41 11)  (1185 299)  (1185 299)  LC_5 Logic Functioning bit
 (47 11)  (1191 299)  (1191 299)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (1165 300)  (1165 300)  routing T_22_18.rgt_op_3 <X> T_22_18.lc_trk_g3_3
 (22 12)  (1166 300)  (1166 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1168 300)  (1168 300)  routing T_22_18.rgt_op_3 <X> T_22_18.lc_trk_g3_3
 (15 13)  (1159 301)  (1159 301)  routing T_22_18.sp4_v_t_29 <X> T_22_18.lc_trk_g3_0
 (16 13)  (1160 301)  (1160 301)  routing T_22_18.sp4_v_t_29 <X> T_22_18.lc_trk_g3_0
 (17 13)  (1161 301)  (1161 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_23_18

 (11 0)  (1209 288)  (1209 288)  routing T_23_18.sp4_h_l_45 <X> T_23_18.sp4_v_b_2
 (13 0)  (1211 288)  (1211 288)  routing T_23_18.sp4_h_l_45 <X> T_23_18.sp4_v_b_2
 (14 0)  (1212 288)  (1212 288)  routing T_23_18.sp4_h_r_8 <X> T_23_18.lc_trk_g0_0
 (27 0)  (1225 288)  (1225 288)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 288)  (1226 288)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 288)  (1227 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 288)  (1229 288)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 288)  (1230 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 288)  (1231 288)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (1235 288)  (1235 288)  LC_0 Logic Functioning bit
 (38 0)  (1236 288)  (1236 288)  LC_0 Logic Functioning bit
 (40 0)  (1238 288)  (1238 288)  LC_0 Logic Functioning bit
 (41 0)  (1239 288)  (1239 288)  LC_0 Logic Functioning bit
 (42 0)  (1240 288)  (1240 288)  LC_0 Logic Functioning bit
 (12 1)  (1210 289)  (1210 289)  routing T_23_18.sp4_h_l_45 <X> T_23_18.sp4_v_b_2
 (15 1)  (1213 289)  (1213 289)  routing T_23_18.sp4_h_r_8 <X> T_23_18.lc_trk_g0_0
 (16 1)  (1214 289)  (1214 289)  routing T_23_18.sp4_h_r_8 <X> T_23_18.lc_trk_g0_0
 (17 1)  (1215 289)  (1215 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (1227 289)  (1227 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 289)  (1228 289)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 289)  (1229 289)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 289)  (1230 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1231 289)  (1231 289)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.input_2_0
 (34 1)  (1232 289)  (1232 289)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.input_2_0
 (39 1)  (1237 289)  (1237 289)  LC_0 Logic Functioning bit
 (40 1)  (1238 289)  (1238 289)  LC_0 Logic Functioning bit
 (41 1)  (1239 289)  (1239 289)  LC_0 Logic Functioning bit
 (14 3)  (1212 291)  (1212 291)  routing T_23_18.sp12_h_r_20 <X> T_23_18.lc_trk_g0_4
 (16 3)  (1214 291)  (1214 291)  routing T_23_18.sp12_h_r_20 <X> T_23_18.lc_trk_g0_4
 (17 3)  (1215 291)  (1215 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 4)  (1219 292)  (1219 292)  routing T_23_18.sp4_v_b_3 <X> T_23_18.lc_trk_g1_3
 (22 4)  (1220 292)  (1220 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1221 292)  (1221 292)  routing T_23_18.sp4_v_b_3 <X> T_23_18.lc_trk_g1_3
 (11 6)  (1209 294)  (1209 294)  routing T_23_18.sp4_v_b_9 <X> T_23_18.sp4_v_t_40
 (13 6)  (1211 294)  (1211 294)  routing T_23_18.sp4_v_b_9 <X> T_23_18.sp4_v_t_40
 (29 6)  (1227 294)  (1227 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 294)  (1228 294)  routing T_23_18.lc_trk_g0_4 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 294)  (1230 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 294)  (1232 294)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 294)  (1234 294)  LC_3 Logic Functioning bit
 (37 6)  (1235 294)  (1235 294)  LC_3 Logic Functioning bit
 (38 6)  (1236 294)  (1236 294)  LC_3 Logic Functioning bit
 (39 6)  (1237 294)  (1237 294)  LC_3 Logic Functioning bit
 (41 6)  (1239 294)  (1239 294)  LC_3 Logic Functioning bit
 (43 6)  (1241 294)  (1241 294)  LC_3 Logic Functioning bit
 (27 7)  (1225 295)  (1225 295)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 295)  (1226 295)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 295)  (1227 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 295)  (1229 295)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 295)  (1234 295)  LC_3 Logic Functioning bit
 (38 7)  (1236 295)  (1236 295)  LC_3 Logic Functioning bit
 (11 9)  (1209 297)  (1209 297)  routing T_23_18.sp4_h_l_45 <X> T_23_18.sp4_h_r_8
 (21 10)  (1219 298)  (1219 298)  routing T_23_18.rgt_op_7 <X> T_23_18.lc_trk_g2_7
 (22 10)  (1220 298)  (1220 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1222 298)  (1222 298)  routing T_23_18.rgt_op_7 <X> T_23_18.lc_trk_g2_7
 (17 12)  (1215 300)  (1215 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (1212 301)  (1212 301)  routing T_23_18.sp4_r_v_b_40 <X> T_23_18.lc_trk_g3_0
 (17 13)  (1215 301)  (1215 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1216 301)  (1216 301)  routing T_23_18.sp4_r_v_b_41 <X> T_23_18.lc_trk_g3_1
 (22 13)  (1220 301)  (1220 301)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1222 301)  (1222 301)  routing T_23_18.tnr_op_2 <X> T_23_18.lc_trk_g3_2
 (5 15)  (1203 303)  (1203 303)  routing T_23_18.sp4_h_l_44 <X> T_23_18.sp4_v_t_44


LogicTile_24_18

 (19 4)  (1271 292)  (1271 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (8 5)  (1260 293)  (1260 293)  routing T_24_18.sp4_v_t_36 <X> T_24_18.sp4_v_b_4
 (10 5)  (1262 293)  (1262 293)  routing T_24_18.sp4_v_t_36 <X> T_24_18.sp4_v_b_4
 (15 9)  (1267 297)  (1267 297)  routing T_24_18.sp4_v_t_29 <X> T_24_18.lc_trk_g2_0
 (16 9)  (1268 297)  (1268 297)  routing T_24_18.sp4_v_t_29 <X> T_24_18.lc_trk_g2_0
 (17 9)  (1269 297)  (1269 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (17 10)  (1269 298)  (1269 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 11)  (1267 299)  (1267 299)  routing T_24_18.tnr_op_4 <X> T_24_18.lc_trk_g2_4
 (17 11)  (1269 299)  (1269 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 14)  (1278 302)  (1278 302)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (1280 302)  (1280 302)  routing T_24_18.lc_trk_g2_0 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 302)  (1281 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 302)  (1283 302)  routing T_24_18.lc_trk_g2_4 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 302)  (1284 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 302)  (1285 302)  routing T_24_18.lc_trk_g2_4 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 302)  (1288 302)  LC_7 Logic Functioning bit
 (38 14)  (1290 302)  (1290 302)  LC_7 Logic Functioning bit
 (28 15)  (1280 303)  (1280 303)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 303)  (1281 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (1288 303)  (1288 303)  LC_7 Logic Functioning bit
 (37 15)  (1289 303)  (1289 303)  LC_7 Logic Functioning bit
 (38 15)  (1290 303)  (1290 303)  LC_7 Logic Functioning bit
 (39 15)  (1291 303)  (1291 303)  LC_7 Logic Functioning bit
 (40 15)  (1292 303)  (1292 303)  LC_7 Logic Functioning bit
 (42 15)  (1294 303)  (1294 303)  LC_7 Logic Functioning bit


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (19 0)  (1325 288)  (1325 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (3 2)  (1309 290)  (1309 290)  routing T_25_18.sp12_v_t_23 <X> T_25_18.sp12_h_l_23
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 291)  (1320 291)  routing T_25_18.sp4_r_v_b_28 <X> T_25_18.lc_trk_g0_4
 (17 3)  (1323 291)  (1323 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (0 4)  (1306 292)  (1306 292)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (0 5)  (1306 293)  (1306 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (28 8)  (1334 296)  (1334 296)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 296)  (1336 296)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (39 8)  (1345 296)  (1345 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.wire_bram/ram/WDATA_3
 (21 12)  (1327 300)  (1327 300)  routing T_25_18.bnl_op_3 <X> T_25_18.lc_trk_g3_3
 (22 12)  (1328 300)  (1328 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (1327 301)  (1327 301)  routing T_25_18.bnl_op_3 <X> T_25_18.lc_trk_g3_3
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (11 14)  (1317 302)  (1317 302)  routing T_25_18.sp4_v_b_8 <X> T_25_18.sp4_v_t_46
 (25 14)  (1331 302)  (1331 302)  routing T_25_18.sp4_h_l_27 <X> T_25_18.lc_trk_g3_6
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g0_4 <X> T_25_18.wire_bram/ram/WE
 (12 15)  (1318 303)  (1318 303)  routing T_25_18.sp4_v_b_8 <X> T_25_18.sp4_v_t_46
 (22 15)  (1328 303)  (1328 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_l_27 lc_trk_g3_6
 (23 15)  (1329 303)  (1329 303)  routing T_25_18.sp4_h_l_27 <X> T_25_18.lc_trk_g3_6
 (24 15)  (1330 303)  (1330 303)  routing T_25_18.sp4_h_l_27 <X> T_25_18.lc_trk_g3_6


LogicTile_31_18

 (3 8)  (1621 296)  (1621 296)  routing T_31_18.sp12_v_t_22 <X> T_31_18.sp12_v_b_1


IO_Tile_0_17

 (17 0)  (0 272)  (0 272)  IOB_0 IO Functioning bit
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (4 4)  (13 276)  (13 276)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g0_4
 (12 4)  (5 276)  (5 276)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 276)  (4 276)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (5 5)  (12 277)  (12 277)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g0_4
 (7 5)  (10 277)  (10 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (12 5)  (5 277)  (5 277)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (4 12)  (13 284)  (13 284)  routing T_0_17.logic_op_rgt_4 <X> T_0_17.lc_trk_g1_4
 (11 12)  (6 284)  (6 284)  routing T_0_17.span4_horz_19 <X> T_0_17.span4_vert_t_15
 (12 12)  (5 284)  (5 284)  routing T_0_17.span4_horz_19 <X> T_0_17.span4_vert_t_15
 (4 13)  (13 285)  (13 285)  routing T_0_17.logic_op_rgt_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => logic_op_rgt_4 lc_trk_g1_4
 (6 14)  (11 286)  (11 286)  routing T_0_17.span4_horz_15 <X> T_0_17.lc_trk_g1_7
 (7 14)  (10 286)  (10 286)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (9 286)  (9 286)  routing T_0_17.span4_horz_15 <X> T_0_17.lc_trk_g1_7
 (13 14)  (4 286)  (4 286)  routing T_0_17.lc_trk_g0_4 <X> T_0_17.wire_io_cluster/io_1/outclk
 (8 15)  (9 287)  (9 287)  routing T_0_17.span4_horz_15 <X> T_0_17.lc_trk_g1_7
 (12 15)  (5 287)  (5 287)  routing T_0_17.lc_trk_g0_4 <X> T_0_17.wire_io_cluster/io_1/outclk
 (15 15)  (2 287)  (2 287)  Enable bit of Mux _clock_links/clk_mux => lc_trk_g0_4 wire_io_cluster/io_1/outclk


LogicTile_1_17

 (22 2)  (40 274)  (40 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 8)  (45 280)  (45 280)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 280)  (46 280)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 280)  (47 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 280)  (48 280)  routing T_1_17.lc_trk_g3_4 <X> T_1_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 280)  (49 280)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 280)  (50 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 280)  (54 280)  LC_4 Logic Functioning bit
 (37 8)  (55 280)  (55 280)  LC_4 Logic Functioning bit
 (38 8)  (56 280)  (56 280)  LC_4 Logic Functioning bit
 (39 8)  (57 280)  (57 280)  LC_4 Logic Functioning bit
 (41 8)  (59 280)  (59 280)  LC_4 Logic Functioning bit
 (43 8)  (61 280)  (61 280)  LC_4 Logic Functioning bit
 (31 9)  (49 281)  (49 281)  routing T_1_17.lc_trk_g0_7 <X> T_1_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 281)  (54 281)  LC_4 Logic Functioning bit
 (37 9)  (55 281)  (55 281)  LC_4 Logic Functioning bit
 (38 9)  (56 281)  (56 281)  LC_4 Logic Functioning bit
 (39 9)  (57 281)  (57 281)  LC_4 Logic Functioning bit
 (41 9)  (59 281)  (59 281)  LC_4 Logic Functioning bit
 (43 9)  (61 281)  (61 281)  LC_4 Logic Functioning bit
 (0 12)  (18 284)  (18 284)  routing T_1_17.glb_netwk_2 <X> T_1_17.glb2local_3
 (1 12)  (19 284)  (19 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (14 15)  (32 287)  (32 287)  routing T_1_17.sp12_v_b_20 <X> T_1_17.lc_trk_g3_4
 (16 15)  (34 287)  (34 287)  routing T_1_17.sp12_v_b_20 <X> T_1_17.lc_trk_g3_4
 (17 15)  (35 287)  (35 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_3_17

 (13 3)  (139 275)  (139 275)  routing T_3_17.sp4_v_b_9 <X> T_3_17.sp4_h_l_39
 (4 11)  (130 283)  (130 283)  routing T_3_17.sp4_v_b_1 <X> T_3_17.sp4_h_l_43


LogicTile_5_17

 (4 2)  (238 274)  (238 274)  routing T_5_17.sp4_h_r_6 <X> T_5_17.sp4_v_t_37
 (6 2)  (240 274)  (240 274)  routing T_5_17.sp4_h_r_6 <X> T_5_17.sp4_v_t_37
 (5 3)  (239 275)  (239 275)  routing T_5_17.sp4_h_r_6 <X> T_5_17.sp4_v_t_37


LogicTile_7_17

 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (365 276)  (365 276)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g1_3
 (24 4)  (366 276)  (366 276)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g1_3
 (21 5)  (363 277)  (363 277)  routing T_7_17.sp4_h_r_3 <X> T_7_17.lc_trk_g1_3
 (16 8)  (358 280)  (358 280)  routing T_7_17.sp4_v_t_12 <X> T_7_17.lc_trk_g2_1
 (17 8)  (359 280)  (359 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (360 280)  (360 280)  routing T_7_17.sp4_v_t_12 <X> T_7_17.lc_trk_g2_1
 (15 11)  (357 283)  (357 283)  routing T_7_17.sp4_v_t_33 <X> T_7_17.lc_trk_g2_4
 (16 11)  (358 283)  (358 283)  routing T_7_17.sp4_v_t_33 <X> T_7_17.lc_trk_g2_4
 (17 11)  (359 283)  (359 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 14)  (369 286)  (369 286)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 286)  (371 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 286)  (373 286)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 286)  (374 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 286)  (375 286)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 286)  (378 286)  LC_7 Logic Functioning bit
 (37 14)  (379 286)  (379 286)  LC_7 Logic Functioning bit
 (38 14)  (380 286)  (380 286)  LC_7 Logic Functioning bit
 (39 14)  (381 286)  (381 286)  LC_7 Logic Functioning bit
 (41 14)  (383 286)  (383 286)  LC_7 Logic Functioning bit
 (43 14)  (385 286)  (385 286)  LC_7 Logic Functioning bit
 (46 14)  (388 286)  (388 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (28 15)  (370 287)  (370 287)  routing T_7_17.lc_trk_g2_1 <X> T_7_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 287)  (371 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 287)  (372 287)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 287)  (378 287)  LC_7 Logic Functioning bit
 (37 15)  (379 287)  (379 287)  LC_7 Logic Functioning bit
 (38 15)  (380 287)  (380 287)  LC_7 Logic Functioning bit
 (39 15)  (381 287)  (381 287)  LC_7 Logic Functioning bit
 (40 15)  (382 287)  (382 287)  LC_7 Logic Functioning bit
 (41 15)  (383 287)  (383 287)  LC_7 Logic Functioning bit
 (42 15)  (384 287)  (384 287)  LC_7 Logic Functioning bit
 (43 15)  (385 287)  (385 287)  LC_7 Logic Functioning bit


LogicTile_9_17

 (26 0)  (464 272)  (464 272)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 272)  (465 272)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 272)  (468 272)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 272)  (471 272)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 272)  (475 272)  LC_0 Logic Functioning bit
 (39 0)  (477 272)  (477 272)  LC_0 Logic Functioning bit
 (40 0)  (478 272)  (478 272)  LC_0 Logic Functioning bit
 (42 0)  (480 272)  (480 272)  LC_0 Logic Functioning bit
 (14 1)  (452 273)  (452 273)  routing T_9_17.sp4_h_r_0 <X> T_9_17.lc_trk_g0_0
 (15 1)  (453 273)  (453 273)  routing T_9_17.sp4_h_r_0 <X> T_9_17.lc_trk_g0_0
 (16 1)  (454 273)  (454 273)  routing T_9_17.sp4_h_r_0 <X> T_9_17.lc_trk_g0_0
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (27 1)  (465 273)  (465 273)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 273)  (466 273)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 273)  (469 273)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 273)  (470 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (471 273)  (471 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.input_2_0
 (34 1)  (472 273)  (472 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.input_2_0
 (35 1)  (473 273)  (473 273)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.input_2_0
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (39 1)  (477 273)  (477 273)  LC_0 Logic Functioning bit
 (41 1)  (479 273)  (479 273)  LC_0 Logic Functioning bit
 (43 1)  (481 273)  (481 273)  LC_0 Logic Functioning bit
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 274)  (472 274)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 274)  (475 274)  LC_1 Logic Functioning bit
 (39 2)  (477 274)  (477 274)  LC_1 Logic Functioning bit
 (41 2)  (479 274)  (479 274)  LC_1 Logic Functioning bit
 (43 2)  (481 274)  (481 274)  LC_1 Logic Functioning bit
 (26 3)  (464 275)  (464 275)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 275)  (465 275)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (38 3)  (476 275)  (476 275)  LC_1 Logic Functioning bit
 (40 3)  (478 275)  (478 275)  LC_1 Logic Functioning bit
 (42 3)  (480 275)  (480 275)  LC_1 Logic Functioning bit
 (53 3)  (491 275)  (491 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (452 276)  (452 276)  routing T_9_17.wire_logic_cluster/lc_0/out <X> T_9_17.lc_trk_g1_0
 (17 4)  (455 276)  (455 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 277)  (461 277)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g1_2
 (24 5)  (462 277)  (462 277)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g1_2
 (14 6)  (452 278)  (452 278)  routing T_9_17.sp4_h_l_1 <X> T_9_17.lc_trk_g1_4
 (21 6)  (459 278)  (459 278)  routing T_9_17.sp4_v_b_15 <X> T_9_17.lc_trk_g1_7
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (461 278)  (461 278)  routing T_9_17.sp4_v_b_15 <X> T_9_17.lc_trk_g1_7
 (15 7)  (453 279)  (453 279)  routing T_9_17.sp4_h_l_1 <X> T_9_17.lc_trk_g1_4
 (16 7)  (454 279)  (454 279)  routing T_9_17.sp4_h_l_1 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (459 279)  (459 279)  routing T_9_17.sp4_v_b_15 <X> T_9_17.lc_trk_g1_7
 (3 8)  (441 280)  (441 280)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_b_1
 (27 8)  (465 280)  (465 280)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 280)  (469 280)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 280)  (471 280)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 280)  (474 280)  LC_4 Logic Functioning bit
 (38 8)  (476 280)  (476 280)  LC_4 Logic Functioning bit
 (3 9)  (441 281)  (441 281)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_b_1
 (27 9)  (465 281)  (465 281)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 281)  (468 281)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (465 282)  (465 282)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 282)  (466 282)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 282)  (467 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 282)  (469 282)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 282)  (471 282)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 282)  (473 282)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.input_2_5
 (37 10)  (475 282)  (475 282)  LC_5 Logic Functioning bit
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (39 10)  (477 282)  (477 282)  LC_5 Logic Functioning bit
 (42 10)  (480 282)  (480 282)  LC_5 Logic Functioning bit
 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (464 283)  (464 283)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 283)  (465 283)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 283)  (466 283)  routing T_9_17.lc_trk_g3_2 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 283)  (468 283)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 283)  (470 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (472 283)  (472 283)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.input_2_5
 (38 11)  (476 283)  (476 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (41 11)  (479 283)  (479 283)  LC_5 Logic Functioning bit
 (43 11)  (481 283)  (481 283)  LC_5 Logic Functioning bit
 (22 12)  (460 284)  (460 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (465 284)  (465 284)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (50 12)  (488 284)  (488 284)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (448 285)  (448 285)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_b_10
 (22 13)  (460 285)  (460 285)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (462 285)  (462 285)  routing T_9_17.tnr_op_2 <X> T_9_17.lc_trk_g3_2
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 285)  (468 285)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (42 13)  (480 285)  (480 285)  LC_6 Logic Functioning bit
 (14 14)  (452 286)  (452 286)  routing T_9_17.wire_logic_cluster/lc_4/out <X> T_9_17.lc_trk_g3_4
 (15 14)  (453 286)  (453 286)  routing T_9_17.rgt_op_5 <X> T_9_17.lc_trk_g3_5
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 286)  (456 286)  routing T_9_17.rgt_op_5 <X> T_9_17.lc_trk_g3_5
 (26 14)  (464 286)  (464 286)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 286)  (465 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 286)  (468 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 286)  (469 286)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 286)  (471 286)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (50 14)  (488 286)  (488 286)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (465 287)  (465 287)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 287)  (466 287)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 287)  (468 287)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (41 15)  (479 287)  (479 287)  LC_7 Logic Functioning bit


LogicTile_10_17

 (17 0)  (509 272)  (509 272)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (510 272)  (510 272)  routing T_10_17.bnr_op_1 <X> T_10_17.lc_trk_g0_1
 (22 0)  (514 272)  (514 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (40 0)  (532 272)  (532 272)  LC_0 Logic Functioning bit
 (41 0)  (533 272)  (533 272)  LC_0 Logic Functioning bit
 (42 0)  (534 272)  (534 272)  LC_0 Logic Functioning bit
 (43 0)  (535 272)  (535 272)  LC_0 Logic Functioning bit
 (18 1)  (510 273)  (510 273)  routing T_10_17.bnr_op_1 <X> T_10_17.lc_trk_g0_1
 (21 1)  (513 273)  (513 273)  routing T_10_17.sp4_r_v_b_32 <X> T_10_17.lc_trk_g0_3
 (28 1)  (520 273)  (520 273)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (41 1)  (533 273)  (533 273)  LC_0 Logic Functioning bit
 (43 1)  (535 273)  (535 273)  LC_0 Logic Functioning bit
 (15 2)  (507 274)  (507 274)  routing T_10_17.bot_op_5 <X> T_10_17.lc_trk_g0_5
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (518 274)  (518 274)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g1_1 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 274)  (523 274)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (50 2)  (542 274)  (542 274)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (518 275)  (518 275)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 275)  (519 275)  routing T_10_17.lc_trk_g1_6 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 275)  (523 275)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (40 3)  (532 275)  (532 275)  LC_1 Logic Functioning bit
 (42 3)  (534 275)  (534 275)  LC_1 Logic Functioning bit
 (43 3)  (535 275)  (535 275)  LC_1 Logic Functioning bit
 (15 4)  (507 276)  (507 276)  routing T_10_17.sp4_v_b_17 <X> T_10_17.lc_trk_g1_1
 (16 4)  (508 276)  (508 276)  routing T_10_17.sp4_v_b_17 <X> T_10_17.lc_trk_g1_1
 (17 4)  (509 276)  (509 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 276)  (525 276)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (40 4)  (532 276)  (532 276)  LC_2 Logic Functioning bit
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (50 4)  (542 276)  (542 276)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (497 277)  (497 277)  routing T_10_17.sp4_h_r_3 <X> T_10_17.sp4_v_b_3
 (8 5)  (500 277)  (500 277)  routing T_10_17.sp4_h_r_4 <X> T_10_17.sp4_v_b_4
 (14 5)  (506 277)  (506 277)  routing T_10_17.sp4_h_r_0 <X> T_10_17.lc_trk_g1_0
 (15 5)  (507 277)  (507 277)  routing T_10_17.sp4_h_r_0 <X> T_10_17.lc_trk_g1_0
 (16 5)  (508 277)  (508 277)  routing T_10_17.sp4_h_r_0 <X> T_10_17.lc_trk_g1_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 277)  (516 277)  routing T_10_17.top_op_2 <X> T_10_17.lc_trk_g1_2
 (25 5)  (517 277)  (517 277)  routing T_10_17.top_op_2 <X> T_10_17.lc_trk_g1_2
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (41 5)  (533 277)  (533 277)  LC_2 Logic Functioning bit
 (42 5)  (534 277)  (534 277)  LC_2 Logic Functioning bit
 (53 5)  (545 277)  (545 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (496 278)  (496 278)  routing T_10_17.sp4_h_r_9 <X> T_10_17.sp4_v_t_38
 (6 6)  (498 278)  (498 278)  routing T_10_17.sp4_h_r_9 <X> T_10_17.sp4_v_t_38
 (13 6)  (505 278)  (505 278)  routing T_10_17.sp4_h_r_5 <X> T_10_17.sp4_v_t_40
 (21 6)  (513 278)  (513 278)  routing T_10_17.bnr_op_7 <X> T_10_17.lc_trk_g1_7
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (517 278)  (517 278)  routing T_10_17.bnr_op_6 <X> T_10_17.lc_trk_g1_6
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (41 6)  (533 278)  (533 278)  LC_3 Logic Functioning bit
 (43 6)  (535 278)  (535 278)  LC_3 Logic Functioning bit
 (48 6)  (540 278)  (540 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (497 279)  (497 279)  routing T_10_17.sp4_h_r_9 <X> T_10_17.sp4_v_t_38
 (8 7)  (500 279)  (500 279)  routing T_10_17.sp4_v_b_1 <X> T_10_17.sp4_v_t_41
 (10 7)  (502 279)  (502 279)  routing T_10_17.sp4_v_b_1 <X> T_10_17.sp4_v_t_41
 (12 7)  (504 279)  (504 279)  routing T_10_17.sp4_h_r_5 <X> T_10_17.sp4_v_t_40
 (21 7)  (513 279)  (513 279)  routing T_10_17.bnr_op_7 <X> T_10_17.lc_trk_g1_7
 (22 7)  (514 279)  (514 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 279)  (517 279)  routing T_10_17.bnr_op_6 <X> T_10_17.lc_trk_g1_6
 (26 7)  (518 279)  (518 279)  routing T_10_17.lc_trk_g0_3 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (47 7)  (539 279)  (539 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (507 280)  (507 280)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g2_1
 (16 8)  (508 280)  (508 280)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g2_1
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (510 280)  (510 280)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g2_1
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (40 8)  (532 280)  (532 280)  LC_4 Logic Functioning bit
 (42 8)  (534 280)  (534 280)  LC_4 Logic Functioning bit
 (14 9)  (506 281)  (506 281)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g2_0
 (15 9)  (507 281)  (507 281)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g2_0
 (16 9)  (508 281)  (508 281)  routing T_10_17.sp4_h_r_24 <X> T_10_17.lc_trk_g2_0
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (517 281)  (517 281)  routing T_10_17.sp4_r_v_b_34 <X> T_10_17.lc_trk_g2_2
 (26 9)  (518 281)  (518 281)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 281)  (520 281)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (525 281)  (525 281)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.input_2_4
 (34 9)  (526 281)  (526 281)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.input_2_4
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (42 9)  (534 281)  (534 281)  LC_4 Logic Functioning bit
 (52 9)  (544 281)  (544 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 282)  (525 282)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (37 10)  (529 282)  (529 282)  LC_5 Logic Functioning bit
 (40 10)  (532 282)  (532 282)  LC_5 Logic Functioning bit
 (41 10)  (533 282)  (533 282)  LC_5 Logic Functioning bit
 (50 10)  (542 282)  (542 282)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 283)  (517 283)  routing T_10_17.sp4_r_v_b_38 <X> T_10_17.lc_trk_g2_6
 (31 11)  (523 283)  (523 283)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (40 11)  (532 283)  (532 283)  LC_5 Logic Functioning bit
 (41 11)  (533 283)  (533 283)  LC_5 Logic Functioning bit
 (15 12)  (507 284)  (507 284)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g3_1
 (16 12)  (508 284)  (508 284)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g3_1
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g3_1
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (515 284)  (515 284)  routing T_10_17.sp12_v_b_11 <X> T_10_17.lc_trk_g3_3
 (25 12)  (517 284)  (517 284)  routing T_10_17.rgt_op_2 <X> T_10_17.lc_trk_g3_2
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (40 12)  (532 284)  (532 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (50 12)  (542 284)  (542 284)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (514 285)  (514 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 285)  (516 285)  routing T_10_17.rgt_op_2 <X> T_10_17.lc_trk_g3_2
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 285)  (519 285)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 285)  (522 285)  routing T_10_17.lc_trk_g3_2 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp12_v_b_14 <X> T_10_17.lc_trk_g3_6


LogicTile_11_17

 (25 0)  (571 272)  (571 272)  routing T_11_17.bnr_op_2 <X> T_11_17.lc_trk_g0_2
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 272)  (580 272)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (46 0)  (592 272)  (592 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (571 273)  (571 273)  routing T_11_17.bnr_op_2 <X> T_11_17.lc_trk_g0_2
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (4 2)  (550 274)  (550 274)  routing T_11_17.sp4_v_b_0 <X> T_11_17.sp4_v_t_37
 (16 2)  (562 274)  (562 274)  routing T_11_17.sp4_v_b_13 <X> T_11_17.lc_trk_g0_5
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 274)  (564 274)  routing T_11_17.sp4_v_b_13 <X> T_11_17.lc_trk_g0_5
 (27 2)  (573 274)  (573 274)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (40 2)  (586 274)  (586 274)  LC_1 Logic Functioning bit
 (42 2)  (588 274)  (588 274)  LC_1 Logic Functioning bit
 (18 3)  (564 275)  (564 275)  routing T_11_17.sp4_v_b_13 <X> T_11_17.lc_trk_g0_5
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 275)  (573 275)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (40 3)  (586 275)  (586 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (10 4)  (556 276)  (556 276)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_h_r_4
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 276)  (569 276)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g1_3
 (24 4)  (570 276)  (570 276)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g1_3
 (25 4)  (571 276)  (571 276)  routing T_11_17.sp4_v_b_2 <X> T_11_17.lc_trk_g1_2
 (27 4)  (573 276)  (573 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 276)  (577 276)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (46 4)  (592 276)  (592 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (596 276)  (596 276)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (567 277)  (567 277)  routing T_11_17.sp4_h_r_3 <X> T_11_17.lc_trk_g1_3
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (569 277)  (569 277)  routing T_11_17.sp4_v_b_2 <X> T_11_17.lc_trk_g1_2
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 277)  (573 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (42 5)  (588 277)  (588 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (47 5)  (593 277)  (593 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (594 277)  (594 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (597 277)  (597 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (557 278)  (557 278)  routing T_11_17.sp4_v_b_2 <X> T_11_17.sp4_v_t_40
 (16 6)  (562 278)  (562 278)  routing T_11_17.sp4_v_b_13 <X> T_11_17.lc_trk_g1_5
 (17 6)  (563 278)  (563 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 278)  (564 278)  routing T_11_17.sp4_v_b_13 <X> T_11_17.lc_trk_g1_5
 (12 7)  (558 279)  (558 279)  routing T_11_17.sp4_v_b_2 <X> T_11_17.sp4_v_t_40
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (564 279)  (564 279)  routing T_11_17.sp4_v_b_13 <X> T_11_17.lc_trk_g1_5
 (21 8)  (567 280)  (567 280)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g2_3
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (569 280)  (569 280)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g2_3
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (40 8)  (586 280)  (586 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (42 8)  (588 280)  (588 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (21 9)  (567 281)  (567 281)  routing T_11_17.sp4_v_t_22 <X> T_11_17.lc_trk_g2_3
 (27 9)  (573 281)  (573 281)  routing T_11_17.lc_trk_g1_5 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (14 10)  (560 282)  (560 282)  routing T_11_17.rgt_op_4 <X> T_11_17.lc_trk_g2_4
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.bnl_op_5 <X> T_11_17.lc_trk_g2_5
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (586 282)  (586 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (42 10)  (588 282)  (588 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (51 10)  (597 282)  (597 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (561 283)  (561 283)  routing T_11_17.rgt_op_4 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (564 283)  (564 283)  routing T_11_17.bnl_op_5 <X> T_11_17.lc_trk_g2_5
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (40 11)  (586 283)  (586 283)  LC_5 Logic Functioning bit
 (41 11)  (587 283)  (587 283)  LC_5 Logic Functioning bit
 (42 11)  (588 283)  (588 283)  LC_5 Logic Functioning bit
 (43 11)  (589 283)  (589 283)  LC_5 Logic Functioning bit
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 287)  (569 287)  routing T_11_17.sp4_v_b_46 <X> T_11_17.lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.sp4_v_b_46 <X> T_11_17.lc_trk_g3_6


LogicTile_12_17

 (15 1)  (615 273)  (615 273)  routing T_12_17.sp4_v_t_5 <X> T_12_17.lc_trk_g0_0
 (16 1)  (616 273)  (616 273)  routing T_12_17.sp4_v_t_5 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (14 2)  (614 274)  (614 274)  routing T_12_17.sp4_h_l_1 <X> T_12_17.lc_trk_g0_4
 (25 2)  (625 274)  (625 274)  routing T_12_17.sp4_v_t_3 <X> T_12_17.lc_trk_g0_6
 (4 3)  (604 275)  (604 275)  routing T_12_17.sp4_v_b_7 <X> T_12_17.sp4_h_l_37
 (15 3)  (615 275)  (615 275)  routing T_12_17.sp4_h_l_1 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp4_h_l_1 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 275)  (623 275)  routing T_12_17.sp4_v_t_3 <X> T_12_17.lc_trk_g0_6
 (25 3)  (625 275)  (625 275)  routing T_12_17.sp4_v_t_3 <X> T_12_17.lc_trk_g0_6
 (13 4)  (613 276)  (613 276)  routing T_12_17.sp4_v_t_40 <X> T_12_17.sp4_v_b_5
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 276)  (623 276)  routing T_12_17.sp4_v_b_19 <X> T_12_17.lc_trk_g1_3
 (24 4)  (624 276)  (624 276)  routing T_12_17.sp4_v_b_19 <X> T_12_17.lc_trk_g1_3
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 276)  (635 276)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.input_2_2
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (53 4)  (653 276)  (653 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 277)  (635 277)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.input_2_2
 (14 6)  (614 278)  (614 278)  routing T_12_17.sp4_v_b_4 <X> T_12_17.lc_trk_g1_4
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 278)  (635 278)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.input_2_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (37 6)  (637 278)  (637 278)  LC_3 Logic Functioning bit
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (16 7)  (616 279)  (616 279)  routing T_12_17.sp4_v_b_4 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (634 279)  (634 279)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.input_2_3
 (36 7)  (636 279)  (636 279)  LC_3 Logic Functioning bit
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (43 7)  (643 279)  (643 279)  LC_3 Logic Functioning bit
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (621 280)  (621 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 280)  (623 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (42 8)  (642 280)  (642 280)  LC_4 Logic Functioning bit
 (46 8)  (646 280)  (646 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (650 280)  (650 280)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (618 281)  (618 281)  routing T_12_17.sp4_r_v_b_33 <X> T_12_17.lc_trk_g2_1
 (30 9)  (630 281)  (630 281)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (4 10)  (604 282)  (604 282)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_v_t_43
 (6 10)  (606 282)  (606 282)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_v_t_43
 (14 10)  (614 282)  (614 282)  routing T_12_17.bnl_op_4 <X> T_12_17.lc_trk_g2_4
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.bnl_op_5 <X> T_12_17.lc_trk_g2_5
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 282)  (628 282)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 282)  (634 282)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 282)  (637 282)  LC_5 Logic Functioning bit
 (50 10)  (650 282)  (650 282)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (605 283)  (605 283)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_v_t_43
 (14 11)  (614 283)  (614 283)  routing T_12_17.bnl_op_4 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (618 283)  (618 283)  routing T_12_17.bnl_op_5 <X> T_12_17.lc_trk_g2_5
 (30 11)  (630 283)  (630 283)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 283)  (637 283)  LC_5 Logic Functioning bit
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g3_3
 (25 12)  (625 284)  (625 284)  routing T_12_17.bnl_op_2 <X> T_12_17.lc_trk_g3_2
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (37 12)  (637 284)  (637 284)  LC_6 Logic Functioning bit
 (39 12)  (639 284)  (639 284)  LC_6 Logic Functioning bit
 (40 12)  (640 284)  (640 284)  LC_6 Logic Functioning bit
 (42 12)  (642 284)  (642 284)  LC_6 Logic Functioning bit
 (46 12)  (646 284)  (646 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 285)  (625 285)  routing T_12_17.bnl_op_2 <X> T_12_17.lc_trk_g3_2
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 285)  (636 285)  LC_6 Logic Functioning bit
 (38 13)  (638 285)  (638 285)  LC_6 Logic Functioning bit
 (41 13)  (641 285)  (641 285)  LC_6 Logic Functioning bit
 (43 13)  (643 285)  (643 285)  LC_6 Logic Functioning bit
 (4 15)  (604 287)  (604 287)  routing T_12_17.sp4_v_b_4 <X> T_12_17.sp4_h_l_44


LogicTile_13_17

 (9 0)  (663 272)  (663 272)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_r_1
 (21 0)  (675 272)  (675 272)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.sp4_r_v_b_33 <X> T_13_17.lc_trk_g0_2
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 274)  (668 274)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g0_4
 (4 3)  (658 275)  (658 275)  routing T_13_17.sp4_v_b_7 <X> T_13_17.sp4_h_l_37
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (663 276)  (663 276)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_r_4
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (4 6)  (658 278)  (658 278)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_v_t_38
 (6 6)  (660 278)  (660 278)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_v_t_38
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (40 6)  (694 278)  (694 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (5 7)  (659 279)  (659 279)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_v_t_38
 (11 7)  (665 279)  (665 279)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_h_l_40
 (13 7)  (667 279)  (667 279)  routing T_13_17.sp4_h_r_9 <X> T_13_17.sp4_h_l_40
 (18 7)  (672 279)  (672 279)  routing T_13_17.sp4_r_v_b_29 <X> T_13_17.lc_trk_g1_5
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_3
 (34 7)  (688 279)  (688 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_3
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (15 9)  (669 281)  (669 281)  routing T_13_17.tnr_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (37 9)  (691 281)  (691 281)  LC_4 Logic Functioning bit
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (15 10)  (669 282)  (669 282)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.rgt_op_5 <X> T_13_17.lc_trk_g2_5
 (21 10)  (675 282)  (675 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 282)  (689 282)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_5
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (51 10)  (705 282)  (705 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g3_7 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_5
 (35 11)  (689 283)  (689 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_5
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (669 285)  (669 285)  routing T_13_17.tnr_op_0 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 286)  (668 286)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (21 14)  (675 286)  (675 286)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g3_7
 (22 14)  (676 286)  (676 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 286)  (678 286)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g3_7
 (25 14)  (679 286)  (679 286)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g3_6
 (0 15)  (654 287)  (654 287)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 287)  (655 287)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (15 15)  (669 287)  (669 287)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.rgt_op_6 <X> T_13_17.lc_trk_g3_6


LogicTile_14_17

 (10 0)  (718 272)  (718 272)  routing T_14_17.sp4_v_t_45 <X> T_14_17.sp4_h_r_1
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (40 0)  (748 272)  (748 272)  LC_0 Logic Functioning bit
 (42 0)  (750 272)  (750 272)  LC_0 Logic Functioning bit
 (44 0)  (752 272)  (752 272)  LC_0 Logic Functioning bit
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 273)  (741 273)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.input_2_0
 (51 1)  (759 273)  (759 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (761 273)  (761 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (44 2)  (752 274)  (752 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (47 2)  (755 274)  (755 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (760 274)  (760 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (47 3)  (755 275)  (755 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (759 275)  (759 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (761 275)  (761 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (729 276)  (729 276)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (44 4)  (752 276)  (752 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (46 4)  (754 276)  (754 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (760 276)  (760 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (47 5)  (755 277)  (755 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (759 277)  (759 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (713 278)  (713 278)  routing T_14_17.sp4_v_t_44 <X> T_14_17.sp4_h_l_38
 (14 6)  (722 278)  (722 278)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g1_4
 (25 6)  (733 278)  (733 278)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g1_6
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (44 6)  (752 278)  (752 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (52 6)  (760 278)  (760 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (712 279)  (712 279)  routing T_14_17.sp4_v_t_44 <X> T_14_17.sp4_h_l_38
 (6 7)  (714 279)  (714 279)  routing T_14_17.sp4_v_t_44 <X> T_14_17.sp4_h_l_38
 (14 7)  (722 279)  (722 279)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g1_4
 (16 7)  (724 279)  (724 279)  routing T_14_17.sp4_h_l_9 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (47 7)  (755 279)  (755 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (756 279)  (756 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (759 279)  (759 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (44 8)  (752 280)  (752 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (46 8)  (754 280)  (754 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (759 280)  (759 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp4_r_v_b_32 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (14 10)  (722 282)  (722 282)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (44 10)  (752 282)  (752 282)  LC_5 Logic Functioning bit
 (14 11)  (722 283)  (722 283)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (15 11)  (723 283)  (723 283)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_h_r_44 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g3_1
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (44 12)  (752 284)  (752 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (51 12)  (759 284)  (759 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (48 13)  (756 285)  (756 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 286)  (708 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (720 286)  (720 286)  routing T_14_17.sp4_v_b_11 <X> T_14_17.sp4_h_l_46
 (14 14)  (722 286)  (722 286)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g3_4
 (15 14)  (723 286)  (723 286)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (21 14)  (729 286)  (729 286)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g3_7
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 286)  (736 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (44 14)  (752 286)  (752 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (51 14)  (759 286)  (759 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (708 287)  (708 287)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 287)  (709 287)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (726 287)  (726 287)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 287)  (733 287)  routing T_14_17.sp4_r_v_b_46 <X> T_14_17.lc_trk_g3_6
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit
 (48 15)  (756 287)  (756 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_17

 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 272)  (797 272)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.input_2_0
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (52 0)  (814 272)  (814 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 273)  (790 273)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 273)  (796 273)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.input_2_0
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (48 1)  (810 273)  (810 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 4)  (770 276)  (770 276)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_h_r_4
 (14 6)  (776 278)  (776 278)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g1_4
 (15 6)  (777 278)  (777 278)  routing T_15_17.top_op_5 <X> T_15_17.lc_trk_g1_5
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (15 7)  (777 279)  (777 279)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g1_4
 (16 7)  (778 279)  (778 279)  routing T_15_17.sp4_h_l_1 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (780 279)  (780 279)  routing T_15_17.top_op_5 <X> T_15_17.lc_trk_g1_5
 (15 8)  (777 280)  (777 280)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g2_1
 (16 8)  (778 280)  (778 280)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (780 281)  (780 281)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g2_1
 (6 10)  (768 282)  (768 282)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_v_t_43
 (12 10)  (774 282)  (774 282)  routing T_15_17.sp4_v_b_8 <X> T_15_17.sp4_h_l_45
 (13 10)  (775 282)  (775 282)  routing T_15_17.sp4_v_b_8 <X> T_15_17.sp4_v_t_45
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 285)  (790 285)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (802 285)  (802 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (4 15)  (766 287)  (766 287)  routing T_15_17.sp4_v_b_4 <X> T_15_17.sp4_h_l_44
 (15 15)  (777 287)  (777 287)  routing T_15_17.tnr_op_4 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_16_17

 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (841 274)  (841 274)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g0_6
 (26 2)  (842 274)  (842 274)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 274)  (846 274)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 274)  (849 274)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (37 2)  (853 274)  (853 274)  LC_1 Logic Functioning bit
 (42 2)  (858 274)  (858 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g0_6
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 275)  (846 275)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 275)  (848 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 275)  (849 275)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.input_2_1
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (42 3)  (858 275)  (858 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (46 3)  (862 275)  (862 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (11 6)  (827 278)  (827 278)  routing T_16_17.sp4_v_b_9 <X> T_16_17.sp4_v_t_40
 (13 6)  (829 278)  (829 278)  routing T_16_17.sp4_v_b_9 <X> T_16_17.sp4_v_t_40
 (14 7)  (830 279)  (830 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (15 7)  (831 279)  (831 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (15 8)  (831 280)  (831 280)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g2_1
 (16 8)  (832 280)  (832 280)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g2_1
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g2_1
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (46 8)  (862 280)  (862 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (834 281)  (834 281)  routing T_16_17.sp4_h_r_41 <X> T_16_17.lc_trk_g2_1
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.tnl_op_2 <X> T_16_17.lc_trk_g2_2
 (25 9)  (841 281)  (841 281)  routing T_16_17.tnl_op_2 <X> T_16_17.lc_trk_g2_2
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (41 9)  (857 281)  (857 281)  LC_4 Logic Functioning bit
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (43 9)  (859 281)  (859 281)  LC_4 Logic Functioning bit
 (46 9)  (862 281)  (862 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 285)  (840 285)  routing T_16_17.tnl_op_2 <X> T_16_17.lc_trk_g3_2
 (25 13)  (841 285)  (841 285)  routing T_16_17.tnl_op_2 <X> T_16_17.lc_trk_g3_2
 (8 15)  (824 287)  (824 287)  routing T_16_17.sp4_h_l_47 <X> T_16_17.sp4_v_t_47


LogicTile_17_17

 (3 12)  (877 284)  (877 284)  routing T_17_17.sp12_v_t_22 <X> T_17_17.sp12_h_r_1


LogicTile_18_17

 (9 0)  (937 272)  (937 272)  routing T_18_17.sp4_v_t_36 <X> T_18_17.sp4_h_r_1
 (6 1)  (934 273)  (934 273)  routing T_18_17.sp4_h_l_37 <X> T_18_17.sp4_h_r_0
 (19 12)  (947 284)  (947 284)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (11 14)  (939 286)  (939 286)  routing T_18_17.sp4_v_b_8 <X> T_18_17.sp4_v_t_46
 (12 15)  (940 287)  (940 287)  routing T_18_17.sp4_v_b_8 <X> T_18_17.sp4_v_t_46


LogicTile_19_17

 (8 5)  (990 277)  (990 277)  routing T_19_17.sp4_h_l_41 <X> T_19_17.sp4_v_b_4
 (9 5)  (991 277)  (991 277)  routing T_19_17.sp4_h_l_41 <X> T_19_17.sp4_v_b_4
 (9 8)  (991 280)  (991 280)  routing T_19_17.sp4_h_l_41 <X> T_19_17.sp4_h_r_7
 (10 8)  (992 280)  (992 280)  routing T_19_17.sp4_h_l_41 <X> T_19_17.sp4_h_r_7
 (9 13)  (991 285)  (991 285)  routing T_19_17.sp4_v_t_47 <X> T_19_17.sp4_v_b_10
 (4 14)  (986 286)  (986 286)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (6 14)  (988 286)  (988 286)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (5 15)  (987 287)  (987 287)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44


LogicTile_20_17

 (13 0)  (1049 272)  (1049 272)  routing T_20_17.sp4_h_l_39 <X> T_20_17.sp4_v_b_2
 (12 1)  (1048 273)  (1048 273)  routing T_20_17.sp4_h_l_39 <X> T_20_17.sp4_v_b_2
 (8 4)  (1044 276)  (1044 276)  routing T_20_17.sp4_h_l_45 <X> T_20_17.sp4_h_r_4
 (10 4)  (1046 276)  (1046 276)  routing T_20_17.sp4_h_l_45 <X> T_20_17.sp4_h_r_4
 (12 4)  (1048 276)  (1048 276)  routing T_20_17.sp4_h_l_39 <X> T_20_17.sp4_h_r_5
 (13 5)  (1049 277)  (1049 277)  routing T_20_17.sp4_h_l_39 <X> T_20_17.sp4_h_r_5
 (3 6)  (1039 278)  (1039 278)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_v_t_23
 (3 7)  (1039 279)  (1039 279)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_v_t_23
 (13 8)  (1049 280)  (1049 280)  routing T_20_17.sp4_h_l_45 <X> T_20_17.sp4_v_b_8
 (12 9)  (1048 281)  (1048 281)  routing T_20_17.sp4_h_l_45 <X> T_20_17.sp4_v_b_8
 (19 15)  (1055 287)  (1055 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_17

 (4 5)  (1094 277)  (1094 277)  routing T_21_17.sp4_v_t_47 <X> T_21_17.sp4_h_r_3
 (4 8)  (1094 280)  (1094 280)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_6
 (6 8)  (1096 280)  (1096 280)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_6
 (10 8)  (1100 280)  (1100 280)  routing T_21_17.sp4_v_t_39 <X> T_21_17.sp4_h_r_7
 (5 9)  (1095 281)  (1095 281)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_v_b_6


LogicTile_22_17

 (8 0)  (1152 272)  (1152 272)  routing T_22_17.sp4_h_l_36 <X> T_22_17.sp4_h_r_1
 (8 1)  (1152 273)  (1152 273)  routing T_22_17.sp4_v_t_47 <X> T_22_17.sp4_v_b_1
 (10 1)  (1154 273)  (1154 273)  routing T_22_17.sp4_v_t_47 <X> T_22_17.sp4_v_b_1
 (11 6)  (1155 278)  (1155 278)  routing T_22_17.sp4_h_l_37 <X> T_22_17.sp4_v_t_40
 (9 12)  (1153 284)  (1153 284)  routing T_22_17.sp4_v_t_47 <X> T_22_17.sp4_h_r_10


LogicTile_23_17

 (14 1)  (1212 273)  (1212 273)  routing T_23_17.top_op_0 <X> T_23_17.lc_trk_g0_0
 (15 1)  (1213 273)  (1213 273)  routing T_23_17.top_op_0 <X> T_23_17.lc_trk_g0_0
 (17 1)  (1215 273)  (1215 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 2)  (1219 274)  (1219 274)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g0_7
 (22 2)  (1220 274)  (1220 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1221 274)  (1221 274)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g0_7
 (27 2)  (1225 274)  (1225 274)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 274)  (1226 274)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 274)  (1227 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 274)  (1228 274)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 274)  (1231 274)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 274)  (1234 274)  LC_1 Logic Functioning bit
 (37 2)  (1235 274)  (1235 274)  LC_1 Logic Functioning bit
 (38 2)  (1236 274)  (1236 274)  LC_1 Logic Functioning bit
 (39 2)  (1237 274)  (1237 274)  LC_1 Logic Functioning bit
 (41 2)  (1239 274)  (1239 274)  LC_1 Logic Functioning bit
 (43 2)  (1241 274)  (1241 274)  LC_1 Logic Functioning bit
 (21 3)  (1219 275)  (1219 275)  routing T_23_17.sp4_v_b_15 <X> T_23_17.lc_trk_g0_7
 (27 3)  (1225 275)  (1225 275)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 275)  (1226 275)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 275)  (1227 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (38 3)  (1236 275)  (1236 275)  LC_1 Logic Functioning bit
 (25 4)  (1223 276)  (1223 276)  routing T_23_17.sp4_h_r_10 <X> T_23_17.lc_trk_g1_2
 (22 5)  (1220 277)  (1220 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1221 277)  (1221 277)  routing T_23_17.sp4_h_r_10 <X> T_23_17.lc_trk_g1_2
 (24 5)  (1222 277)  (1222 277)  routing T_23_17.sp4_h_r_10 <X> T_23_17.lc_trk_g1_2
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 278)  (1229 278)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 278)  (1231 278)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 278)  (1232 278)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 278)  (1233 278)  routing T_23_17.lc_trk_g0_7 <X> T_23_17.input_2_3
 (36 6)  (1234 278)  (1234 278)  LC_3 Logic Functioning bit
 (39 6)  (1237 278)  (1237 278)  LC_3 Logic Functioning bit
 (40 6)  (1238 278)  (1238 278)  LC_3 Logic Functioning bit
 (26 7)  (1224 279)  (1224 279)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 279)  (1225 279)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 279)  (1226 279)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 279)  (1227 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 279)  (1229 279)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 279)  (1230 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1233 279)  (1233 279)  routing T_23_17.lc_trk_g0_7 <X> T_23_17.input_2_3
 (36 7)  (1234 279)  (1234 279)  LC_3 Logic Functioning bit
 (37 7)  (1235 279)  (1235 279)  LC_3 Logic Functioning bit
 (39 7)  (1237 279)  (1237 279)  LC_3 Logic Functioning bit
 (40 7)  (1238 279)  (1238 279)  LC_3 Logic Functioning bit
 (42 7)  (1240 279)  (1240 279)  LC_3 Logic Functioning bit
 (11 8)  (1209 280)  (1209 280)  routing T_23_17.sp4_v_t_40 <X> T_23_17.sp4_v_b_8
 (14 8)  (1212 280)  (1212 280)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (26 8)  (1224 280)  (1224 280)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 280)  (1225 280)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 280)  (1226 280)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 280)  (1227 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 280)  (1228 280)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 280)  (1230 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 280)  (1232 280)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 280)  (1234 280)  LC_4 Logic Functioning bit
 (37 8)  (1235 280)  (1235 280)  LC_4 Logic Functioning bit
 (38 8)  (1236 280)  (1236 280)  LC_4 Logic Functioning bit
 (41 8)  (1239 280)  (1239 280)  LC_4 Logic Functioning bit
 (43 8)  (1241 280)  (1241 280)  LC_4 Logic Functioning bit
 (50 8)  (1248 280)  (1248 280)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1250 280)  (1250 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (12 9)  (1210 281)  (1210 281)  routing T_23_17.sp4_v_t_40 <X> T_23_17.sp4_v_b_8
 (15 9)  (1213 281)  (1213 281)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (16 9)  (1214 281)  (1214 281)  routing T_23_17.sp4_h_l_21 <X> T_23_17.lc_trk_g2_0
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (1224 281)  (1224 281)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 281)  (1226 281)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 281)  (1227 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 281)  (1228 281)  routing T_23_17.lc_trk_g3_6 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 281)  (1229 281)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (1235 281)  (1235 281)  LC_4 Logic Functioning bit
 (22 11)  (1220 283)  (1220 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1221 283)  (1221 283)  routing T_23_17.sp4_h_r_30 <X> T_23_17.lc_trk_g2_6
 (24 11)  (1222 283)  (1222 283)  routing T_23_17.sp4_h_r_30 <X> T_23_17.lc_trk_g2_6
 (25 11)  (1223 283)  (1223 283)  routing T_23_17.sp4_h_r_30 <X> T_23_17.lc_trk_g2_6
 (9 12)  (1207 284)  (1207 284)  routing T_23_17.sp4_h_l_42 <X> T_23_17.sp4_h_r_10
 (10 12)  (1208 284)  (1208 284)  routing T_23_17.sp4_h_l_42 <X> T_23_17.sp4_h_r_10
 (14 12)  (1212 284)  (1212 284)  routing T_23_17.sp4_h_r_40 <X> T_23_17.lc_trk_g3_0
 (25 12)  (1223 284)  (1223 284)  routing T_23_17.rgt_op_2 <X> T_23_17.lc_trk_g3_2
 (14 13)  (1212 285)  (1212 285)  routing T_23_17.sp4_h_r_40 <X> T_23_17.lc_trk_g3_0
 (15 13)  (1213 285)  (1213 285)  routing T_23_17.sp4_h_r_40 <X> T_23_17.lc_trk_g3_0
 (16 13)  (1214 285)  (1214 285)  routing T_23_17.sp4_h_r_40 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1220 285)  (1220 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1222 285)  (1222 285)  routing T_23_17.rgt_op_2 <X> T_23_17.lc_trk_g3_2
 (15 14)  (1213 286)  (1213 286)  routing T_23_17.sp4_h_l_16 <X> T_23_17.lc_trk_g3_5
 (16 14)  (1214 286)  (1214 286)  routing T_23_17.sp4_h_l_16 <X> T_23_17.lc_trk_g3_5
 (17 14)  (1215 286)  (1215 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (1219 286)  (1219 286)  routing T_23_17.rgt_op_7 <X> T_23_17.lc_trk_g3_7
 (22 14)  (1220 286)  (1220 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1222 286)  (1222 286)  routing T_23_17.rgt_op_7 <X> T_23_17.lc_trk_g3_7
 (25 14)  (1223 286)  (1223 286)  routing T_23_17.sp12_v_b_6 <X> T_23_17.lc_trk_g3_6
 (18 15)  (1216 287)  (1216 287)  routing T_23_17.sp4_h_l_16 <X> T_23_17.lc_trk_g3_5
 (22 15)  (1220 287)  (1220 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1222 287)  (1222 287)  routing T_23_17.sp12_v_b_6 <X> T_23_17.lc_trk_g3_6
 (25 15)  (1223 287)  (1223 287)  routing T_23_17.sp12_v_b_6 <X> T_23_17.lc_trk_g3_6


LogicTile_24_17

 (11 0)  (1263 272)  (1263 272)  routing T_24_17.sp4_v_t_46 <X> T_24_17.sp4_v_b_2
 (15 0)  (1267 272)  (1267 272)  routing T_24_17.sp4_v_b_17 <X> T_24_17.lc_trk_g0_1
 (16 0)  (1268 272)  (1268 272)  routing T_24_17.sp4_v_b_17 <X> T_24_17.lc_trk_g0_1
 (17 0)  (1269 272)  (1269 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (12 1)  (1264 273)  (1264 273)  routing T_24_17.sp4_v_t_46 <X> T_24_17.sp4_v_b_2
 (22 2)  (1274 274)  (1274 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (1273 275)  (1273 275)  routing T_24_17.sp4_r_v_b_31 <X> T_24_17.lc_trk_g0_7
 (22 3)  (1274 275)  (1274 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1275 275)  (1275 275)  routing T_24_17.sp12_h_r_14 <X> T_24_17.lc_trk_g0_6
 (13 4)  (1265 276)  (1265 276)  routing T_24_17.sp4_h_l_40 <X> T_24_17.sp4_v_b_5
 (17 4)  (1269 276)  (1269 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (1274 276)  (1274 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1278 276)  (1278 276)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (1281 276)  (1281 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 276)  (1282 276)  routing T_24_17.lc_trk_g0_7 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 276)  (1284 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 276)  (1285 276)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 276)  (1286 276)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 276)  (1288 276)  LC_2 Logic Functioning bit
 (37 4)  (1289 276)  (1289 276)  LC_2 Logic Functioning bit
 (38 4)  (1290 276)  (1290 276)  LC_2 Logic Functioning bit
 (39 4)  (1291 276)  (1291 276)  LC_2 Logic Functioning bit
 (41 4)  (1293 276)  (1293 276)  LC_2 Logic Functioning bit
 (43 4)  (1295 276)  (1295 276)  LC_2 Logic Functioning bit
 (12 5)  (1264 277)  (1264 277)  routing T_24_17.sp4_h_l_40 <X> T_24_17.sp4_v_b_5
 (18 5)  (1270 277)  (1270 277)  routing T_24_17.sp4_r_v_b_25 <X> T_24_17.lc_trk_g1_1
 (27 5)  (1279 277)  (1279 277)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 277)  (1281 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 277)  (1282 277)  routing T_24_17.lc_trk_g0_7 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (1288 277)  (1288 277)  LC_2 Logic Functioning bit
 (38 5)  (1290 277)  (1290 277)  LC_2 Logic Functioning bit
 (16 6)  (1268 278)  (1268 278)  routing T_24_17.sp4_v_b_5 <X> T_24_17.lc_trk_g1_5
 (17 6)  (1269 278)  (1269 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1270 278)  (1270 278)  routing T_24_17.sp4_v_b_5 <X> T_24_17.lc_trk_g1_5
 (29 6)  (1281 278)  (1281 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 278)  (1282 278)  routing T_24_17.lc_trk_g0_6 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 278)  (1283 278)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 278)  (1284 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 278)  (1285 278)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 278)  (1286 278)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (1289 278)  (1289 278)  LC_3 Logic Functioning bit
 (8 7)  (1260 279)  (1260 279)  routing T_24_17.sp4_h_l_41 <X> T_24_17.sp4_v_t_41
 (12 7)  (1264 279)  (1264 279)  routing T_24_17.sp4_h_l_40 <X> T_24_17.sp4_v_t_40
 (14 7)  (1266 279)  (1266 279)  routing T_24_17.sp4_r_v_b_28 <X> T_24_17.lc_trk_g1_4
 (17 7)  (1269 279)  (1269 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (29 7)  (1281 279)  (1281 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 279)  (1282 279)  routing T_24_17.lc_trk_g0_6 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 279)  (1283 279)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 279)  (1284 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1285 279)  (1285 279)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.input_2_3
 (34 7)  (1286 279)  (1286 279)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.input_2_3
 (35 7)  (1287 279)  (1287 279)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.input_2_3
 (53 7)  (1305 279)  (1305 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (1267 280)  (1267 280)  routing T_24_17.sp4_h_r_25 <X> T_24_17.lc_trk_g2_1
 (16 8)  (1268 280)  (1268 280)  routing T_24_17.sp4_h_r_25 <X> T_24_17.lc_trk_g2_1
 (17 8)  (1269 280)  (1269 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (8 9)  (1260 281)  (1260 281)  routing T_24_17.sp4_v_t_41 <X> T_24_17.sp4_v_b_7
 (10 9)  (1262 281)  (1262 281)  routing T_24_17.sp4_v_t_41 <X> T_24_17.sp4_v_b_7
 (18 9)  (1270 281)  (1270 281)  routing T_24_17.sp4_h_r_25 <X> T_24_17.lc_trk_g2_1
 (17 12)  (1269 284)  (1269 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (1277 284)  (1277 284)  routing T_24_17.sp4_h_r_42 <X> T_24_17.lc_trk_g3_2
 (27 12)  (1279 284)  (1279 284)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 284)  (1280 284)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 284)  (1281 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 284)  (1282 284)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 284)  (1284 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 284)  (1285 284)  routing T_24_17.lc_trk_g2_1 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 284)  (1288 284)  LC_6 Logic Functioning bit
 (37 12)  (1289 284)  (1289 284)  LC_6 Logic Functioning bit
 (38 12)  (1290 284)  (1290 284)  LC_6 Logic Functioning bit
 (41 12)  (1293 284)  (1293 284)  LC_6 Logic Functioning bit
 (43 12)  (1295 284)  (1295 284)  LC_6 Logic Functioning bit
 (53 12)  (1305 284)  (1305 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (1269 285)  (1269 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1274 285)  (1274 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1275 285)  (1275 285)  routing T_24_17.sp4_h_r_42 <X> T_24_17.lc_trk_g3_2
 (24 13)  (1276 285)  (1276 285)  routing T_24_17.sp4_h_r_42 <X> T_24_17.lc_trk_g3_2
 (25 13)  (1277 285)  (1277 285)  routing T_24_17.sp4_h_r_42 <X> T_24_17.lc_trk_g3_2
 (27 13)  (1279 285)  (1279 285)  routing T_24_17.lc_trk_g1_1 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 285)  (1281 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 285)  (1282 285)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 285)  (1284 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1286 285)  (1286 285)  routing T_24_17.lc_trk_g1_3 <X> T_24_17.input_2_6
 (35 13)  (1287 285)  (1287 285)  routing T_24_17.lc_trk_g1_3 <X> T_24_17.input_2_6
 (36 13)  (1288 285)  (1288 285)  LC_6 Logic Functioning bit
 (37 13)  (1289 285)  (1289 285)  LC_6 Logic Functioning bit
 (52 13)  (1304 285)  (1304 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (1273 286)  (1273 286)  routing T_24_17.sp4_v_t_26 <X> T_24_17.lc_trk_g3_7
 (22 14)  (1274 286)  (1274 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1275 286)  (1275 286)  routing T_24_17.sp4_v_t_26 <X> T_24_17.lc_trk_g3_7
 (25 14)  (1277 286)  (1277 286)  routing T_24_17.sp4_h_r_38 <X> T_24_17.lc_trk_g3_6
 (26 14)  (1278 286)  (1278 286)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 286)  (1279 286)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 286)  (1280 286)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 286)  (1281 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 286)  (1283 286)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 286)  (1284 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 286)  (1286 286)  routing T_24_17.lc_trk_g1_5 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 286)  (1288 286)  LC_7 Logic Functioning bit
 (38 14)  (1290 286)  (1290 286)  LC_7 Logic Functioning bit
 (41 14)  (1293 286)  (1293 286)  LC_7 Logic Functioning bit
 (43 14)  (1295 286)  (1295 286)  LC_7 Logic Functioning bit
 (21 15)  (1273 287)  (1273 287)  routing T_24_17.sp4_v_t_26 <X> T_24_17.lc_trk_g3_7
 (22 15)  (1274 287)  (1274 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1275 287)  (1275 287)  routing T_24_17.sp4_h_r_38 <X> T_24_17.lc_trk_g3_6
 (24 15)  (1276 287)  (1276 287)  routing T_24_17.sp4_h_r_38 <X> T_24_17.lc_trk_g3_6
 (27 15)  (1279 287)  (1279 287)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 287)  (1281 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (1289 287)  (1289 287)  LC_7 Logic Functioning bit
 (39 15)  (1291 287)  (1291 287)  LC_7 Logic Functioning bit
 (41 15)  (1293 287)  (1293 287)  LC_7 Logic Functioning bit
 (43 15)  (1295 287)  (1295 287)  LC_7 Logic Functioning bit


RAM_Tile_25_17

 (4 0)  (1310 272)  (1310 272)  routing T_25_17.sp4_v_t_41 <X> T_25_17.sp4_v_b_0
 (6 0)  (1312 272)  (1312 272)  routing T_25_17.sp4_v_t_41 <X> T_25_17.sp4_v_b_0
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (1315 275)  (1315 275)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_v_t_36
 (10 3)  (1316 275)  (1316 275)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_v_t_36
 (12 6)  (1318 278)  (1318 278)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_40
 (5 7)  (1311 279)  (1311 279)  routing T_25_17.sp4_h_l_38 <X> T_25_17.sp4_v_t_38
 (11 7)  (1317 279)  (1317 279)  routing T_25_17.sp4_v_t_40 <X> T_25_17.sp4_h_l_40
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (41 9)  (1347 281)  (1347 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (12 10)  (1318 282)  (1318 282)  routing T_25_17.sp4_v_b_8 <X> T_25_17.sp4_h_l_45
 (19 10)  (1325 282)  (1325 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (21 10)  (1327 282)  (1327 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (22 10)  (1328 282)  (1328 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 282)  (1329 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (24 10)  (1330 282)  (1330 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (4 11)  (1310 283)  (1310 283)  routing T_25_17.sp4_h_r_10 <X> T_25_17.sp4_h_l_43
 (6 11)  (1312 283)  (1312 283)  routing T_25_17.sp4_h_r_10 <X> T_25_17.sp4_h_l_43
 (14 11)  (1320 283)  (1320 283)  routing T_25_17.sp4_r_v_b_36 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (1327 283)  (1327 283)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (13 12)  (1319 284)  (1319 284)  routing T_25_17.sp4_v_t_46 <X> T_25_17.sp4_v_b_11
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE


LogicTile_29_17

 (8 14)  (1518 286)  (1518 286)  routing T_29_17.sp4_v_t_47 <X> T_29_17.sp4_h_l_47
 (9 14)  (1519 286)  (1519 286)  routing T_29_17.sp4_v_t_47 <X> T_29_17.sp4_h_l_47


LogicTile_30_17

 (3 3)  (1567 275)  (1567 275)  routing T_30_17.sp12_v_b_0 <X> T_30_17.sp12_h_l_23


LogicTile_31_17

 (3 4)  (1621 276)  (1621 276)  routing T_31_17.sp12_v_t_23 <X> T_31_17.sp12_h_r_0


LogicTile_32_17

 (3 2)  (1675 274)  (1675 274)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23
 (3 3)  (1675 275)  (1675 275)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23


IO_Tile_33_17

 (5 0)  (1731 272)  (1731 272)  routing T_33_17.span4_vert_b_9 <X> T_33_17.lc_trk_g0_1
 (7 0)  (1733 272)  (1733 272)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 272)  (1734 272)  routing T_33_17.span4_vert_b_9 <X> T_33_17.lc_trk_g0_1
 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 1)  (1743 273)  (1743 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (1731 274)  (1731 274)  routing T_33_17.span4_vert_b_11 <X> T_33_17.lc_trk_g0_3
 (7 2)  (1733 274)  (1733 274)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 274)  (1734 274)  routing T_33_17.span4_vert_b_11 <X> T_33_17.lc_trk_g0_3
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (17 4)  (1743 276)  (1743 276)  IOB_0 IO Functioning bit
 (10 5)  (1736 277)  (1736 277)  routing T_33_17.lc_trk_g0_3 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 277)  (1737 277)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (5 10)  (1731 282)  (1731 282)  routing T_33_17.span12_horz_3 <X> T_33_17.lc_trk_g1_3
 (7 10)  (1733 282)  (1733 282)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_3 lc_trk_g1_3
 (8 10)  (1734 282)  (1734 282)  routing T_33_17.span12_horz_3 <X> T_33_17.lc_trk_g1_3
 (8 11)  (1734 283)  (1734 283)  routing T_33_17.span12_horz_3 <X> T_33_17.lc_trk_g1_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (0 9)  (17 265)  (17 265)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_4_16

 (9 8)  (189 264)  (189 264)  routing T_4_16.sp4_h_l_41 <X> T_4_16.sp4_h_r_7
 (10 8)  (190 264)  (190 264)  routing T_4_16.sp4_h_l_41 <X> T_4_16.sp4_h_r_7


LogicTile_7_16

 (4 14)  (346 270)  (346 270)  routing T_7_16.sp4_v_b_9 <X> T_7_16.sp4_v_t_44


RAM_Tile_8_16

 (4 0)  (400 256)  (400 256)  routing T_8_16.sp4_v_t_37 <X> T_8_16.sp4_v_b_0
 (9 12)  (405 268)  (405 268)  routing T_8_16.sp4_h_l_42 <X> T_8_16.sp4_h_r_10
 (10 12)  (406 268)  (406 268)  routing T_8_16.sp4_h_l_42 <X> T_8_16.sp4_h_r_10


LogicTile_9_16

 (3 0)  (441 256)  (441 256)  routing T_9_16.sp12_v_t_23 <X> T_9_16.sp12_v_b_0
 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 256)  (468 256)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (44 0)  (482 256)  (482 256)  LC_0 Logic Functioning bit
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (30 1)  (468 257)  (468 257)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (50 1)  (488 257)  (488 257)  Carry_In_Mux bit 

 (22 2)  (460 258)  (460 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (461 258)  (461 258)  routing T_9_16.sp4_v_b_23 <X> T_9_16.lc_trk_g0_7
 (24 2)  (462 258)  (462 258)  routing T_9_16.sp4_v_b_23 <X> T_9_16.lc_trk_g0_7
 (25 2)  (463 258)  (463 258)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g0_6
 (27 2)  (465 258)  (465 258)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 258)  (466 258)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 258)  (467 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 258)  (468 258)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 258)  (474 258)  LC_1 Logic Functioning bit
 (39 2)  (477 258)  (477 258)  LC_1 Logic Functioning bit
 (41 2)  (479 258)  (479 258)  LC_1 Logic Functioning bit
 (42 2)  (480 258)  (480 258)  LC_1 Logic Functioning bit
 (44 2)  (482 258)  (482 258)  LC_1 Logic Functioning bit
 (22 3)  (460 259)  (460 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (468 259)  (468 259)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 259)  (470 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (471 259)  (471 259)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_1
 (34 3)  (472 259)  (472 259)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_1
 (35 3)  (473 259)  (473 259)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.input_2_1
 (36 3)  (474 259)  (474 259)  LC_1 Logic Functioning bit
 (39 3)  (477 259)  (477 259)  LC_1 Logic Functioning bit
 (41 3)  (479 259)  (479 259)  LC_1 Logic Functioning bit
 (42 3)  (480 259)  (480 259)  LC_1 Logic Functioning bit
 (5 4)  (443 260)  (443 260)  routing T_9_16.sp4_v_b_9 <X> T_9_16.sp4_h_r_3
 (6 4)  (444 260)  (444 260)  routing T_9_16.sp4_h_r_10 <X> T_9_16.sp4_v_b_3
 (12 4)  (450 260)  (450 260)  routing T_9_16.sp4_v_b_5 <X> T_9_16.sp4_h_r_5
 (21 4)  (459 260)  (459 260)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g1_3
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (465 260)  (465 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 260)  (466 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 260)  (468 260)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (473 260)  (473 260)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.input_2_2
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (37 4)  (475 260)  (475 260)  LC_2 Logic Functioning bit
 (40 4)  (478 260)  (478 260)  LC_2 Logic Functioning bit
 (41 4)  (479 260)  (479 260)  LC_2 Logic Functioning bit
 (44 4)  (482 260)  (482 260)  LC_2 Logic Functioning bit
 (4 5)  (442 261)  (442 261)  routing T_9_16.sp4_v_b_9 <X> T_9_16.sp4_h_r_3
 (6 5)  (444 261)  (444 261)  routing T_9_16.sp4_v_b_9 <X> T_9_16.sp4_h_r_3
 (9 5)  (447 261)  (447 261)  routing T_9_16.sp4_v_t_45 <X> T_9_16.sp4_v_b_4
 (10 5)  (448 261)  (448 261)  routing T_9_16.sp4_v_t_45 <X> T_9_16.sp4_v_b_4
 (11 5)  (449 261)  (449 261)  routing T_9_16.sp4_v_b_5 <X> T_9_16.sp4_h_r_5
 (15 5)  (453 261)  (453 261)  routing T_9_16.sp4_v_t_5 <X> T_9_16.lc_trk_g1_0
 (16 5)  (454 261)  (454 261)  routing T_9_16.sp4_v_t_5 <X> T_9_16.lc_trk_g1_0
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (464 261)  (464 261)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 261)  (465 261)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 261)  (468 261)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 261)  (470 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (473 261)  (473 261)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.input_2_2
 (38 5)  (476 261)  (476 261)  LC_2 Logic Functioning bit
 (39 5)  (477 261)  (477 261)  LC_2 Logic Functioning bit
 (42 5)  (480 261)  (480 261)  LC_2 Logic Functioning bit
 (43 5)  (481 261)  (481 261)  LC_2 Logic Functioning bit
 (14 6)  (452 262)  (452 262)  routing T_9_16.sp4_v_t_1 <X> T_9_16.lc_trk_g1_4
 (26 6)  (464 262)  (464 262)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 262)  (475 262)  LC_3 Logic Functioning bit
 (39 6)  (477 262)  (477 262)  LC_3 Logic Functioning bit
 (41 6)  (479 262)  (479 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (14 7)  (452 263)  (452 263)  routing T_9_16.sp4_v_t_1 <X> T_9_16.lc_trk_g1_4
 (16 7)  (454 263)  (454 263)  routing T_9_16.sp4_v_t_1 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (474 263)  (474 263)  LC_3 Logic Functioning bit
 (38 7)  (476 263)  (476 263)  LC_3 Logic Functioning bit
 (40 7)  (478 263)  (478 263)  LC_3 Logic Functioning bit
 (42 7)  (480 263)  (480 263)  LC_3 Logic Functioning bit
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 265)  (468 265)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (39 9)  (477 265)  (477 265)  LC_4 Logic Functioning bit
 (47 9)  (485 265)  (485 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (25 10)  (463 266)  (463 266)  routing T_9_16.sp4_h_r_46 <X> T_9_16.lc_trk_g2_6
 (31 10)  (469 266)  (469 266)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 266)  (471 266)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 266)  (478 266)  LC_5 Logic Functioning bit
 (41 10)  (479 266)  (479 266)  LC_5 Logic Functioning bit
 (42 10)  (480 266)  (480 266)  LC_5 Logic Functioning bit
 (43 10)  (481 266)  (481 266)  LC_5 Logic Functioning bit
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (461 267)  (461 267)  routing T_9_16.sp4_h_r_46 <X> T_9_16.lc_trk_g2_6
 (24 11)  (462 267)  (462 267)  routing T_9_16.sp4_h_r_46 <X> T_9_16.lc_trk_g2_6
 (25 11)  (463 267)  (463 267)  routing T_9_16.sp4_h_r_46 <X> T_9_16.lc_trk_g2_6
 (31 11)  (469 267)  (469 267)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (40 11)  (478 267)  (478 267)  LC_5 Logic Functioning bit
 (41 11)  (479 267)  (479 267)  LC_5 Logic Functioning bit
 (42 11)  (480 267)  (480 267)  LC_5 Logic Functioning bit
 (43 11)  (481 267)  (481 267)  LC_5 Logic Functioning bit
 (46 11)  (484 267)  (484 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 268)  (471 268)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (478 268)  (478 268)  LC_6 Logic Functioning bit
 (41 12)  (479 268)  (479 268)  LC_6 Logic Functioning bit
 (42 12)  (480 268)  (480 268)  LC_6 Logic Functioning bit
 (43 12)  (481 268)  (481 268)  LC_6 Logic Functioning bit
 (22 13)  (460 269)  (460 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (461 269)  (461 269)  routing T_9_16.sp12_v_b_18 <X> T_9_16.lc_trk_g3_2
 (25 13)  (463 269)  (463 269)  routing T_9_16.sp12_v_b_18 <X> T_9_16.lc_trk_g3_2
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (40 13)  (478 269)  (478 269)  LC_6 Logic Functioning bit
 (41 13)  (479 269)  (479 269)  LC_6 Logic Functioning bit
 (42 13)  (480 269)  (480 269)  LC_6 Logic Functioning bit
 (43 13)  (481 269)  (481 269)  LC_6 Logic Functioning bit
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 270)  (461 270)  routing T_9_16.sp4_h_r_31 <X> T_9_16.lc_trk_g3_7
 (24 14)  (462 270)  (462 270)  routing T_9_16.sp4_h_r_31 <X> T_9_16.lc_trk_g3_7
 (21 15)  (459 271)  (459 271)  routing T_9_16.sp4_h_r_31 <X> T_9_16.lc_trk_g3_7
 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (461 271)  (461 271)  routing T_9_16.sp12_v_b_14 <X> T_9_16.lc_trk_g3_6


LogicTile_10_16

 (14 0)  (506 256)  (506 256)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g0_0
 (22 0)  (514 256)  (514 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 256)  (516 256)  routing T_10_16.bot_op_3 <X> T_10_16.lc_trk_g0_3
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (532 256)  (532 256)  LC_0 Logic Functioning bit
 (41 0)  (533 256)  (533 256)  LC_0 Logic Functioning bit
 (42 0)  (534 256)  (534 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (4 1)  (496 257)  (496 257)  routing T_10_16.sp4_v_t_42 <X> T_10_16.sp4_h_r_0
 (12 1)  (504 257)  (504 257)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_v_b_2
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (518 257)  (518 257)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 257)  (520 257)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 257)  (522 257)  routing T_10_16.lc_trk_g2_3 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (37 1)  (529 257)  (529 257)  LC_0 Logic Functioning bit
 (39 1)  (531 257)  (531 257)  LC_0 Logic Functioning bit
 (40 1)  (532 257)  (532 257)  LC_0 Logic Functioning bit
 (42 1)  (534 257)  (534 257)  LC_0 Logic Functioning bit
 (22 2)  (514 258)  (514 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (515 258)  (515 258)  routing T_10_16.sp4_h_r_7 <X> T_10_16.lc_trk_g0_7
 (24 2)  (516 258)  (516 258)  routing T_10_16.sp4_h_r_7 <X> T_10_16.lc_trk_g0_7
 (26 2)  (518 258)  (518 258)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 258)  (522 258)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 258)  (527 258)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.input_2_1
 (37 2)  (529 258)  (529 258)  LC_1 Logic Functioning bit
 (39 2)  (531 258)  (531 258)  LC_1 Logic Functioning bit
 (40 2)  (532 258)  (532 258)  LC_1 Logic Functioning bit
 (42 2)  (534 258)  (534 258)  LC_1 Logic Functioning bit
 (15 3)  (507 259)  (507 259)  routing T_10_16.bot_op_4 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (513 259)  (513 259)  routing T_10_16.sp4_h_r_7 <X> T_10_16.lc_trk_g0_7
 (26 3)  (518 259)  (518 259)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 259)  (522 259)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (527 259)  (527 259)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.input_2_1
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (39 3)  (531 259)  (531 259)  LC_1 Logic Functioning bit
 (40 3)  (532 259)  (532 259)  LC_1 Logic Functioning bit
 (6 4)  (498 260)  (498 260)  routing T_10_16.sp4_h_r_10 <X> T_10_16.sp4_v_b_3
 (21 4)  (513 260)  (513 260)  routing T_10_16.sp4_v_b_11 <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (515 260)  (515 260)  routing T_10_16.sp4_v_b_11 <X> T_10_16.lc_trk_g1_3
 (27 4)  (519 260)  (519 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 260)  (520 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 260)  (522 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 260)  (523 260)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 260)  (526 260)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (50 4)  (542 260)  (542 260)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (502 261)  (502 261)  routing T_10_16.sp4_h_r_11 <X> T_10_16.sp4_v_b_4
 (12 5)  (504 261)  (504 261)  routing T_10_16.sp4_h_r_5 <X> T_10_16.sp4_v_b_5
 (21 5)  (513 261)  (513 261)  routing T_10_16.sp4_v_b_11 <X> T_10_16.lc_trk_g1_3
 (22 5)  (514 261)  (514 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (37 5)  (529 261)  (529 261)  LC_2 Logic Functioning bit
 (39 5)  (531 261)  (531 261)  LC_2 Logic Functioning bit
 (43 5)  (535 261)  (535 261)  LC_2 Logic Functioning bit
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 262)  (522 262)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 262)  (526 262)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (39 6)  (531 262)  (531 262)  LC_3 Logic Functioning bit
 (40 6)  (532 262)  (532 262)  LC_3 Logic Functioning bit
 (41 6)  (533 262)  (533 262)  LC_3 Logic Functioning bit
 (42 6)  (534 262)  (534 262)  LC_3 Logic Functioning bit
 (43 6)  (535 262)  (535 262)  LC_3 Logic Functioning bit
 (12 7)  (504 263)  (504 263)  routing T_10_16.sp4_h_l_40 <X> T_10_16.sp4_v_t_40
 (22 7)  (514 263)  (514 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (518 263)  (518 263)  routing T_10_16.lc_trk_g0_3 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 263)  (524 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (525 263)  (525 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_3
 (34 7)  (526 263)  (526 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_3
 (35 7)  (527 263)  (527 263)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.input_2_3
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (11 8)  (503 264)  (503 264)  routing T_10_16.sp4_h_r_3 <X> T_10_16.sp4_v_b_8
 (14 8)  (506 264)  (506 264)  routing T_10_16.rgt_op_0 <X> T_10_16.lc_trk_g2_0
 (17 8)  (509 264)  (509 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 264)  (510 264)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g2_1
 (21 8)  (513 264)  (513 264)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g2_3
 (22 8)  (514 264)  (514 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (517 264)  (517 264)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g2_2
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 264)  (522 264)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (42 8)  (534 264)  (534 264)  LC_4 Logic Functioning bit
 (9 9)  (501 265)  (501 265)  routing T_10_16.sp4_v_t_42 <X> T_10_16.sp4_v_b_7
 (15 9)  (507 265)  (507 265)  routing T_10_16.rgt_op_0 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 265)  (522 265)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 265)  (524 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (525 265)  (525 265)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.input_2_4
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (11 10)  (503 266)  (503 266)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_v_t_45
 (13 10)  (505 266)  (505 266)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_v_t_45
 (14 10)  (506 266)  (506 266)  routing T_10_16.bnl_op_4 <X> T_10_16.lc_trk_g2_4
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 266)  (525 266)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (37 10)  (529 266)  (529 266)  LC_5 Logic Functioning bit
 (39 10)  (531 266)  (531 266)  LC_5 Logic Functioning bit
 (43 10)  (535 266)  (535 266)  LC_5 Logic Functioning bit
 (50 10)  (542 266)  (542 266)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (504 267)  (504 267)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_v_t_45
 (14 11)  (506 267)  (506 267)  routing T_10_16.bnl_op_4 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (31 11)  (523 267)  (523 267)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 267)  (528 267)  LC_5 Logic Functioning bit
 (37 11)  (529 267)  (529 267)  LC_5 Logic Functioning bit
 (39 11)  (531 267)  (531 267)  LC_5 Logic Functioning bit
 (43 11)  (535 267)  (535 267)  LC_5 Logic Functioning bit
 (53 11)  (545 267)  (545 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (506 268)  (506 268)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g3_0
 (15 12)  (507 268)  (507 268)  routing T_10_16.sp4_h_r_33 <X> T_10_16.lc_trk_g3_1
 (16 12)  (508 268)  (508 268)  routing T_10_16.sp4_h_r_33 <X> T_10_16.lc_trk_g3_1
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 268)  (510 268)  routing T_10_16.sp4_h_r_33 <X> T_10_16.lc_trk_g3_1
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (515 268)  (515 268)  routing T_10_16.sp4_h_r_27 <X> T_10_16.lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.sp4_h_r_27 <X> T_10_16.lc_trk_g3_3
 (26 12)  (518 268)  (518 268)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 268)  (520 268)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 268)  (522 268)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 268)  (529 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (40 12)  (532 268)  (532 268)  LC_6 Logic Functioning bit
 (42 12)  (534 268)  (534 268)  LC_6 Logic Functioning bit
 (51 12)  (543 268)  (543 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (507 269)  (507 269)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g3_0
 (16 13)  (508 269)  (508 269)  routing T_10_16.sp4_h_l_21 <X> T_10_16.lc_trk_g3_0
 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (513 269)  (513 269)  routing T_10_16.sp4_h_r_27 <X> T_10_16.lc_trk_g3_3
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 269)  (523 269)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 269)  (524 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (525 269)  (525 269)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.input_2_6
 (34 13)  (526 269)  (526 269)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.input_2_6
 (37 13)  (529 269)  (529 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (39 13)  (531 269)  (531 269)  LC_6 Logic Functioning bit
 (41 13)  (533 269)  (533 269)  LC_6 Logic Functioning bit
 (43 13)  (535 269)  (535 269)  LC_6 Logic Functioning bit
 (14 14)  (506 270)  (506 270)  routing T_10_16.bnl_op_4 <X> T_10_16.lc_trk_g3_4
 (15 14)  (507 270)  (507 270)  routing T_10_16.sp4_h_r_45 <X> T_10_16.lc_trk_g3_5
 (16 14)  (508 270)  (508 270)  routing T_10_16.sp4_h_r_45 <X> T_10_16.lc_trk_g3_5
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (510 270)  (510 270)  routing T_10_16.sp4_h_r_45 <X> T_10_16.lc_trk_g3_5
 (21 14)  (513 270)  (513 270)  routing T_10_16.rgt_op_7 <X> T_10_16.lc_trk_g3_7
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (516 270)  (516 270)  routing T_10_16.rgt_op_7 <X> T_10_16.lc_trk_g3_7
 (11 15)  (503 271)  (503 271)  routing T_10_16.sp4_h_r_11 <X> T_10_16.sp4_h_l_46
 (14 15)  (506 271)  (506 271)  routing T_10_16.bnl_op_4 <X> T_10_16.lc_trk_g3_4
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (510 271)  (510 271)  routing T_10_16.sp4_h_r_45 <X> T_10_16.lc_trk_g3_5
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (515 271)  (515 271)  routing T_10_16.sp4_h_r_30 <X> T_10_16.lc_trk_g3_6
 (24 15)  (516 271)  (516 271)  routing T_10_16.sp4_h_r_30 <X> T_10_16.lc_trk_g3_6
 (25 15)  (517 271)  (517 271)  routing T_10_16.sp4_h_r_30 <X> T_10_16.lc_trk_g3_6


LogicTile_11_16

 (21 0)  (567 256)  (567 256)  routing T_11_16.bnr_op_3 <X> T_11_16.lc_trk_g0_3
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (572 256)  (572 256)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 256)  (584 256)  LC_0 Logic Functioning bit
 (39 0)  (585 256)  (585 256)  LC_0 Logic Functioning bit
 (40 0)  (586 256)  (586 256)  LC_0 Logic Functioning bit
 (41 0)  (587 256)  (587 256)  LC_0 Logic Functioning bit
 (42 0)  (588 256)  (588 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (15 1)  (561 257)  (561 257)  routing T_11_16.sp4_v_t_5 <X> T_11_16.lc_trk_g0_0
 (16 1)  (562 257)  (562 257)  routing T_11_16.sp4_v_t_5 <X> T_11_16.lc_trk_g0_0
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (567 257)  (567 257)  routing T_11_16.bnr_op_3 <X> T_11_16.lc_trk_g0_3
 (27 1)  (573 257)  (573 257)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 257)  (576 257)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (582 257)  (582 257)  LC_0 Logic Functioning bit
 (37 1)  (583 257)  (583 257)  LC_0 Logic Functioning bit
 (38 1)  (584 257)  (584 257)  LC_0 Logic Functioning bit
 (42 1)  (588 257)  (588 257)  LC_0 Logic Functioning bit
 (43 1)  (589 257)  (589 257)  LC_0 Logic Functioning bit
 (14 2)  (560 258)  (560 258)  routing T_11_16.bnr_op_4 <X> T_11_16.lc_trk_g0_4
 (25 2)  (571 258)  (571 258)  routing T_11_16.bnr_op_6 <X> T_11_16.lc_trk_g0_6
 (26 2)  (572 258)  (572 258)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 258)  (579 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 258)  (580 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (40 2)  (586 258)  (586 258)  LC_1 Logic Functioning bit
 (43 2)  (589 258)  (589 258)  LC_1 Logic Functioning bit
 (46 2)  (592 258)  (592 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (560 259)  (560 259)  routing T_11_16.bnr_op_4 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (568 259)  (568 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (571 259)  (571 259)  routing T_11_16.bnr_op_6 <X> T_11_16.lc_trk_g0_6
 (26 3)  (572 259)  (572 259)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 259)  (573 259)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 259)  (578 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (580 259)  (580 259)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.input_2_1
 (35 3)  (581 259)  (581 259)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.input_2_1
 (38 3)  (584 259)  (584 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (21 4)  (567 260)  (567 260)  routing T_11_16.lft_op_3 <X> T_11_16.lc_trk_g1_3
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.lft_op_3 <X> T_11_16.lc_trk_g1_3
 (25 4)  (571 260)  (571 260)  routing T_11_16.bnr_op_2 <X> T_11_16.lc_trk_g1_2
 (26 4)  (572 260)  (572 260)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 260)  (573 260)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (42 4)  (588 260)  (588 260)  LC_2 Logic Functioning bit
 (43 4)  (589 260)  (589 260)  LC_2 Logic Functioning bit
 (22 5)  (568 261)  (568 261)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (571 261)  (571 261)  routing T_11_16.bnr_op_2 <X> T_11_16.lc_trk_g1_2
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 261)  (577 261)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 261)  (578 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 261)  (579 261)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_2
 (35 5)  (581 261)  (581 261)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_2
 (40 5)  (586 261)  (586 261)  LC_2 Logic Functioning bit
 (41 5)  (587 261)  (587 261)  LC_2 Logic Functioning bit
 (4 6)  (550 262)  (550 262)  routing T_11_16.sp4_h_r_9 <X> T_11_16.sp4_v_t_38
 (6 6)  (552 262)  (552 262)  routing T_11_16.sp4_h_r_9 <X> T_11_16.sp4_v_t_38
 (25 6)  (571 262)  (571 262)  routing T_11_16.bnr_op_6 <X> T_11_16.lc_trk_g1_6
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (39 6)  (585 262)  (585 262)  LC_3 Logic Functioning bit
 (40 6)  (586 262)  (586 262)  LC_3 Logic Functioning bit
 (41 6)  (587 262)  (587 262)  LC_3 Logic Functioning bit
 (48 6)  (594 262)  (594 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (551 263)  (551 263)  routing T_11_16.sp4_h_r_9 <X> T_11_16.sp4_v_t_38
 (22 7)  (568 263)  (568 263)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 263)  (571 263)  routing T_11_16.bnr_op_6 <X> T_11_16.lc_trk_g1_6
 (26 7)  (572 263)  (572 263)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 263)  (578 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 263)  (580 263)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.input_2_3
 (35 7)  (581 263)  (581 263)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.input_2_3
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (43 7)  (589 263)  (589 263)  LC_3 Logic Functioning bit
 (21 8)  (567 264)  (567 264)  routing T_11_16.wire_logic_cluster/lc_3/out <X> T_11_16.lc_trk_g2_3
 (22 8)  (568 264)  (568 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (571 264)  (571 264)  routing T_11_16.bnl_op_2 <X> T_11_16.lc_trk_g2_2
 (26 8)  (572 264)  (572 264)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 264)  (577 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 264)  (579 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 264)  (580 264)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (42 8)  (588 264)  (588 264)  LC_4 Logic Functioning bit
 (43 8)  (589 264)  (589 264)  LC_4 Logic Functioning bit
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (571 265)  (571 265)  routing T_11_16.bnl_op_2 <X> T_11_16.lc_trk_g2_2
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 265)  (576 265)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 265)  (577 265)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 265)  (578 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (579 265)  (579 265)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_4
 (35 9)  (581 265)  (581 265)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_4
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (40 9)  (586 265)  (586 265)  LC_4 Logic Functioning bit
 (41 9)  (587 265)  (587 265)  LC_4 Logic Functioning bit
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (8 10)  (554 266)  (554 266)  routing T_11_16.sp4_v_t_42 <X> T_11_16.sp4_h_l_42
 (9 10)  (555 266)  (555 266)  routing T_11_16.sp4_v_t_42 <X> T_11_16.sp4_h_l_42
 (12 10)  (558 266)  (558 266)  routing T_11_16.sp4_v_b_8 <X> T_11_16.sp4_h_l_45
 (26 10)  (572 266)  (572 266)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 266)  (574 266)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (40 10)  (586 266)  (586 266)  LC_5 Logic Functioning bit
 (42 10)  (588 266)  (588 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (50 10)  (596 266)  (596 266)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 267)  (573 267)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 267)  (576 267)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (41 11)  (587 267)  (587 267)  LC_5 Logic Functioning bit
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 268)  (581 268)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.input_2_6
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (41 12)  (587 268)  (587 268)  LC_6 Logic Functioning bit
 (42 12)  (588 268)  (588 268)  LC_6 Logic Functioning bit
 (43 12)  (589 268)  (589 268)  LC_6 Logic Functioning bit
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (572 269)  (572 269)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 269)  (573 269)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 269)  (576 269)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (581 269)  (581 269)  routing T_11_16.lc_trk_g0_6 <X> T_11_16.input_2_6
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (41 13)  (587 269)  (587 269)  LC_6 Logic Functioning bit
 (13 14)  (559 270)  (559 270)  routing T_11_16.sp4_v_b_11 <X> T_11_16.sp4_v_t_46
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.bnl_op_5 <X> T_11_16.lc_trk_g3_5
 (25 14)  (571 270)  (571 270)  routing T_11_16.sp4_h_r_38 <X> T_11_16.lc_trk_g3_6
 (26 14)  (572 270)  (572 270)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 270)  (577 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 270)  (579 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 270)  (580 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (39 14)  (585 270)  (585 270)  LC_7 Logic Functioning bit
 (40 14)  (586 270)  (586 270)  LC_7 Logic Functioning bit
 (41 14)  (587 270)  (587 270)  LC_7 Logic Functioning bit
 (42 14)  (588 270)  (588 270)  LC_7 Logic Functioning bit
 (43 14)  (589 270)  (589 270)  LC_7 Logic Functioning bit
 (18 15)  (564 271)  (564 271)  routing T_11_16.bnl_op_5 <X> T_11_16.lc_trk_g3_5
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 271)  (569 271)  routing T_11_16.sp4_h_r_38 <X> T_11_16.lc_trk_g3_6
 (24 15)  (570 271)  (570 271)  routing T_11_16.sp4_h_r_38 <X> T_11_16.lc_trk_g3_6
 (26 15)  (572 271)  (572 271)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 271)  (573 271)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 271)  (574 271)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 271)  (578 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (580 271)  (580 271)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.input_2_7
 (35 15)  (581 271)  (581 271)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.input_2_7
 (36 15)  (582 271)  (582 271)  LC_7 Logic Functioning bit
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (38 15)  (584 271)  (584 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 256)  (624 256)  routing T_12_16.bot_op_3 <X> T_12_16.lc_trk_g0_3
 (26 0)  (626 256)  (626 256)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (48 0)  (648 256)  (648 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 257)  (623 257)  routing T_12_16.sp4_v_b_18 <X> T_12_16.lc_trk_g0_2
 (24 1)  (624 257)  (624 257)  routing T_12_16.sp4_v_b_18 <X> T_12_16.lc_trk_g0_2
 (26 1)  (626 257)  (626 257)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 257)  (633 257)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.input_2_0
 (35 1)  (635 257)  (635 257)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.input_2_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (43 1)  (643 257)  (643 257)  LC_0 Logic Functioning bit
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 258)  (633 258)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (43 2)  (643 258)  (643 258)  LC_1 Logic Functioning bit
 (50 2)  (650 258)  (650 258)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (652 258)  (652 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (615 259)  (615 259)  routing T_12_16.bot_op_4 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 259)  (624 259)  routing T_12_16.bot_op_6 <X> T_12_16.lc_trk_g0_6
 (26 3)  (626 259)  (626 259)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 259)  (627 259)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (47 3)  (647 259)  (647 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (651 259)  (651 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (11 4)  (611 260)  (611 260)  routing T_12_16.sp4_v_t_39 <X> T_12_16.sp4_v_b_5
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.bot_op_3 <X> T_12_16.lc_trk_g1_3
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (46 4)  (646 260)  (646 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (648 260)  (648 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (12 5)  (612 261)  (612 261)  routing T_12_16.sp4_v_t_39 <X> T_12_16.sp4_v_b_5
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 261)  (623 261)  routing T_12_16.sp4_v_b_18 <X> T_12_16.lc_trk_g1_2
 (24 5)  (624 261)  (624 261)  routing T_12_16.sp4_v_b_18 <X> T_12_16.lc_trk_g1_2
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (25 6)  (625 262)  (625 262)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g1_6
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 262)  (630 262)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 262)  (633 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (48 6)  (648 262)  (648 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (604 263)  (604 263)  routing T_12_16.sp4_v_b_10 <X> T_12_16.sp4_h_l_38
 (15 7)  (615 263)  (615 263)  routing T_12_16.bot_op_4 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (48 7)  (648 263)  (648 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (614 264)  (614 264)  routing T_12_16.sp4_h_r_40 <X> T_12_16.lc_trk_g2_0
 (22 8)  (622 264)  (622 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (623 264)  (623 264)  routing T_12_16.sp4_h_r_27 <X> T_12_16.lc_trk_g2_3
 (24 8)  (624 264)  (624 264)  routing T_12_16.sp4_h_r_27 <X> T_12_16.lc_trk_g2_3
 (25 8)  (625 264)  (625 264)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g2_2
 (26 8)  (626 264)  (626 264)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (37 8)  (637 264)  (637 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (39 8)  (639 264)  (639 264)  LC_4 Logic Functioning bit
 (40 8)  (640 264)  (640 264)  LC_4 Logic Functioning bit
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (42 8)  (642 264)  (642 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (50 8)  (650 264)  (650 264)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (614 265)  (614 265)  routing T_12_16.sp4_h_r_40 <X> T_12_16.lc_trk_g2_0
 (15 9)  (615 265)  (615 265)  routing T_12_16.sp4_h_r_40 <X> T_12_16.lc_trk_g2_0
 (16 9)  (616 265)  (616 265)  routing T_12_16.sp4_h_r_40 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (621 265)  (621 265)  routing T_12_16.sp4_h_r_27 <X> T_12_16.lc_trk_g2_3
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (37 9)  (637 265)  (637 265)  LC_4 Logic Functioning bit
 (38 9)  (638 265)  (638 265)  LC_4 Logic Functioning bit
 (40 9)  (640 265)  (640 265)  LC_4 Logic Functioning bit
 (41 9)  (641 265)  (641 265)  LC_4 Logic Functioning bit
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (12 10)  (612 266)  (612 266)  routing T_12_16.sp4_v_b_8 <X> T_12_16.sp4_h_l_45
 (15 10)  (615 266)  (615 266)  routing T_12_16.sp4_h_l_16 <X> T_12_16.lc_trk_g2_5
 (16 10)  (616 266)  (616 266)  routing T_12_16.sp4_h_l_16 <X> T_12_16.lc_trk_g2_5
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (625 266)  (625 266)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g2_6
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (42 10)  (642 266)  (642 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (50 10)  (650 266)  (650 266)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (652 266)  (652 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (604 267)  (604 267)  routing T_12_16.sp4_v_b_1 <X> T_12_16.sp4_h_l_43
 (14 11)  (614 267)  (614 267)  routing T_12_16.tnl_op_4 <X> T_12_16.lc_trk_g2_4
 (15 11)  (615 267)  (615 267)  routing T_12_16.tnl_op_4 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (618 267)  (618 267)  routing T_12_16.sp4_h_l_16 <X> T_12_16.lc_trk_g2_5
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 267)  (623 267)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g2_6
 (24 11)  (624 267)  (624 267)  routing T_12_16.sp4_h_r_38 <X> T_12_16.lc_trk_g2_6
 (27 11)  (627 267)  (627 267)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (27 12)  (627 268)  (627 268)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (640 268)  (640 268)  LC_6 Logic Functioning bit
 (42 12)  (642 268)  (642 268)  LC_6 Logic Functioning bit
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 269)  (623 269)  routing T_12_16.sp4_h_l_15 <X> T_12_16.lc_trk_g3_2
 (24 13)  (624 269)  (624 269)  routing T_12_16.sp4_h_l_15 <X> T_12_16.lc_trk_g3_2
 (25 13)  (625 269)  (625 269)  routing T_12_16.sp4_h_l_15 <X> T_12_16.lc_trk_g3_2
 (26 13)  (626 269)  (626 269)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 269)  (631 269)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 269)  (632 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (633 269)  (633 269)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.input_2_6
 (35 13)  (635 269)  (635 269)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.input_2_6
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (48 13)  (648 269)  (648 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (618 270)  (618 270)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g3_5
 (4 15)  (604 271)  (604 271)  routing T_12_16.sp4_v_b_4 <X> T_12_16.sp4_h_l_44
 (8 15)  (608 271)  (608 271)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_v_t_47
 (14 15)  (614 271)  (614 271)  routing T_12_16.sp4_r_v_b_44 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (618 271)  (618 271)  routing T_12_16.bnl_op_5 <X> T_12_16.lc_trk_g3_5


LogicTile_13_16

 (25 2)  (679 258)  (679 258)  routing T_13_16.lft_op_6 <X> T_13_16.lc_trk_g0_6
 (8 3)  (662 259)  (662 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.sp4_v_t_36
 (9 3)  (663 259)  (663 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.sp4_v_t_36
 (10 3)  (664 259)  (664 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.sp4_v_t_36
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 259)  (678 259)  routing T_13_16.lft_op_6 <X> T_13_16.lc_trk_g0_6
 (12 7)  (666 263)  (666 263)  routing T_13_16.sp4_h_l_40 <X> T_13_16.sp4_v_t_40
 (14 8)  (668 264)  (668 264)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g2_0
 (15 8)  (669 264)  (669 264)  routing T_13_16.tnr_op_1 <X> T_13_16.lc_trk_g2_1
 (17 8)  (671 264)  (671 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (675 264)  (675 264)  routing T_13_16.rgt_op_3 <X> T_13_16.lc_trk_g2_3
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.rgt_op_3 <X> T_13_16.lc_trk_g2_3
 (14 9)  (668 265)  (668 265)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g2_0
 (16 9)  (670 265)  (670 265)  routing T_13_16.sp4_v_t_21 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.tnr_op_2 <X> T_13_16.lc_trk_g2_2
 (15 10)  (669 266)  (669 266)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g2_5
 (16 10)  (670 266)  (670 266)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.tnr_op_7 <X> T_13_16.lc_trk_g2_7
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 266)  (689 266)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.input_2_5
 (40 10)  (694 266)  (694 266)  LC_5 Logic Functioning bit
 (18 11)  (672 267)  (672 267)  routing T_13_16.sp4_h_l_16 <X> T_13_16.lc_trk_g2_5
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 267)  (684 267)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (687 267)  (687 267)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.input_2_5
 (35 11)  (689 267)  (689 267)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.input_2_5
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 268)  (678 268)  routing T_13_16.tnr_op_3 <X> T_13_16.lc_trk_g3_3
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g2_1 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (42 12)  (696 268)  (696 268)  LC_6 Logic Functioning bit
 (50 12)  (704 268)  (704 268)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (15 14)  (669 270)  (669 270)  routing T_13_16.sp4_h_l_24 <X> T_13_16.lc_trk_g3_5
 (16 14)  (670 270)  (670 270)  routing T_13_16.sp4_h_l_24 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (672 270)  (672 270)  routing T_13_16.sp4_h_l_24 <X> T_13_16.lc_trk_g3_5
 (25 14)  (679 270)  (679 270)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6
 (28 14)  (682 270)  (682 270)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (50 14)  (704 270)  (704 270)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (707 270)  (707 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6
 (26 15)  (680 271)  (680 271)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 271)  (682 271)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (9 0)  (717 256)  (717 256)  routing T_14_16.sp4_h_l_47 <X> T_14_16.sp4_h_r_1
 (10 0)  (718 256)  (718 256)  routing T_14_16.sp4_h_l_47 <X> T_14_16.sp4_h_r_1
 (12 2)  (720 258)  (720 258)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_h_l_39
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (46 2)  (754 258)  (754 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (11 3)  (719 259)  (719 259)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_h_l_39
 (13 3)  (721 259)  (721 259)  routing T_14_16.sp4_v_t_45 <X> T_14_16.sp4_h_l_39
 (14 3)  (722 259)  (722 259)  routing T_14_16.top_op_4 <X> T_14_16.lc_trk_g0_4
 (15 3)  (723 259)  (723 259)  routing T_14_16.top_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g0_6
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (14 4)  (722 260)  (722 260)  routing T_14_16.bnr_op_0 <X> T_14_16.lc_trk_g1_0
 (14 5)  (722 261)  (722 261)  routing T_14_16.bnr_op_0 <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (5 6)  (713 262)  (713 262)  routing T_14_16.sp4_v_t_44 <X> T_14_16.sp4_h_l_38
 (12 6)  (720 262)  (720 262)  routing T_14_16.sp4_v_t_46 <X> T_14_16.sp4_h_l_40
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (732 262)  (732 262)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g1_7
 (25 6)  (733 262)  (733 262)  routing T_14_16.bnr_op_6 <X> T_14_16.lc_trk_g1_6
 (26 6)  (734 262)  (734 262)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 262)  (738 262)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (748 262)  (748 262)  LC_3 Logic Functioning bit
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (4 7)  (712 263)  (712 263)  routing T_14_16.sp4_v_t_44 <X> T_14_16.sp4_h_l_38
 (6 7)  (714 263)  (714 263)  routing T_14_16.sp4_v_t_44 <X> T_14_16.sp4_h_l_38
 (11 7)  (719 263)  (719 263)  routing T_14_16.sp4_v_t_46 <X> T_14_16.sp4_h_l_40
 (13 7)  (721 263)  (721 263)  routing T_14_16.sp4_v_t_46 <X> T_14_16.sp4_h_l_40
 (21 7)  (729 263)  (729 263)  routing T_14_16.top_op_7 <X> T_14_16.lc_trk_g1_7
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.bnr_op_6 <X> T_14_16.lc_trk_g1_6
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (4 9)  (712 265)  (712 265)  routing T_14_16.sp4_h_l_47 <X> T_14_16.sp4_h_r_6
 (6 9)  (714 265)  (714 265)  routing T_14_16.sp4_h_l_47 <X> T_14_16.sp4_h_r_6
 (9 9)  (717 265)  (717 265)  routing T_14_16.sp4_v_t_46 <X> T_14_16.sp4_v_b_7
 (10 9)  (718 265)  (718 265)  routing T_14_16.sp4_v_t_46 <X> T_14_16.sp4_v_b_7
 (8 11)  (716 267)  (716 267)  routing T_14_16.sp4_h_r_1 <X> T_14_16.sp4_v_t_42
 (9 11)  (717 267)  (717 267)  routing T_14_16.sp4_h_r_1 <X> T_14_16.sp4_v_t_42
 (10 11)  (718 267)  (718 267)  routing T_14_16.sp4_h_r_1 <X> T_14_16.sp4_v_t_42
 (4 12)  (712 268)  (712 268)  routing T_14_16.sp4_v_t_44 <X> T_14_16.sp4_v_b_9
 (14 12)  (722 268)  (722 268)  routing T_14_16.sp4_v_b_24 <X> T_14_16.lc_trk_g3_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (37 12)  (745 268)  (745 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (39 12)  (747 268)  (747 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (51 12)  (759 268)  (759 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (716 269)  (716 269)  routing T_14_16.sp4_h_l_47 <X> T_14_16.sp4_v_b_10
 (9 13)  (717 269)  (717 269)  routing T_14_16.sp4_h_l_47 <X> T_14_16.sp4_v_b_10
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp4_v_b_24 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (41 13)  (749 269)  (749 269)  LC_6 Logic Functioning bit
 (43 13)  (751 269)  (751 269)  LC_6 Logic Functioning bit
 (51 13)  (759 269)  (759 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (12 14)  (720 270)  (720 270)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_l_46
 (14 14)  (722 270)  (722 270)  routing T_14_16.sp4_v_b_36 <X> T_14_16.lc_trk_g3_4
 (11 15)  (719 271)  (719 271)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_l_46
 (13 15)  (721 271)  (721 271)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_l_46
 (14 15)  (722 271)  (722 271)  routing T_14_16.sp4_v_b_36 <X> T_14_16.lc_trk_g3_4
 (16 15)  (724 271)  (724 271)  routing T_14_16.sp4_v_b_36 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_15_16

 (11 0)  (773 256)  (773 256)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_v_b_2
 (12 1)  (774 257)  (774 257)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_v_b_2
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 6)  (774 262)  (774 262)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_h_l_40
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g1_5
 (11 7)  (773 263)  (773 263)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_h_l_40
 (13 7)  (775 263)  (775 263)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_h_l_40
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 266)  (802 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (40 11)  (802 267)  (802 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_16

 (11 14)  (939 270)  (939 270)  routing T_18_16.sp4_h_l_43 <X> T_18_16.sp4_v_t_46


LogicTile_23_16

 (13 4)  (1211 260)  (1211 260)  routing T_23_16.sp4_v_t_40 <X> T_23_16.sp4_v_b_5


LogicTile_24_16

 (9 4)  (1261 260)  (1261 260)  routing T_24_16.sp4_v_t_41 <X> T_24_16.sp4_h_r_4
 (11 4)  (1263 260)  (1263 260)  routing T_24_16.sp4_v_t_39 <X> T_24_16.sp4_v_b_5
 (9 5)  (1261 261)  (1261 261)  routing T_24_16.sp4_v_t_41 <X> T_24_16.sp4_v_b_4
 (12 5)  (1264 261)  (1264 261)  routing T_24_16.sp4_v_t_39 <X> T_24_16.sp4_v_b_5


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (1321 256)  (1321 256)  routing T_25_16.sp4_h_r_17 <X> T_25_16.lc_trk_g0_1
 (16 0)  (1322 256)  (1322 256)  routing T_25_16.sp4_h_r_17 <X> T_25_16.lc_trk_g0_1
 (17 0)  (1323 256)  (1323 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_17 lc_trk_g0_1
 (18 0)  (1324 256)  (1324 256)  routing T_25_16.sp4_h_r_17 <X> T_25_16.lc_trk_g0_1
 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 257)  (1324 257)  routing T_25_16.sp4_h_r_17 <X> T_25_16.lc_trk_g0_1
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 260)  (1306 260)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.wire_bram/ram/WCLKE
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (0 5)  (1306 261)  (1306 261)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.wire_bram/ram/WCLKE
 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g3_3 <X> T_25_16.wire_bram/ram/WCLKE
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (9 5)  (1315 261)  (1315 261)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_v_b_4
 (10 5)  (1316 261)  (1316 261)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_v_b_4
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (40 8)  (1346 264)  (1346 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_25
 (14 10)  (1320 266)  (1320 266)  routing T_25_16.sp4_h_r_36 <X> T_25_16.lc_trk_g2_4
 (15 11)  (1321 267)  (1321 267)  routing T_25_16.sp4_h_r_36 <X> T_25_16.lc_trk_g2_4
 (16 11)  (1322 267)  (1322 267)  routing T_25_16.sp4_h_r_36 <X> T_25_16.lc_trk_g2_4
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 12)  (1327 268)  (1327 268)  routing T_25_16.sp4_v_t_14 <X> T_25_16.lc_trk_g3_3
 (22 12)  (1328 268)  (1328 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 268)  (1329 268)  routing T_25_16.sp4_v_t_14 <X> T_25_16.lc_trk_g3_3
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE


LogicTile_26_16

 (9 1)  (1357 257)  (1357 257)  routing T_26_16.sp4_v_t_36 <X> T_26_16.sp4_v_b_1
 (8 2)  (1356 258)  (1356 258)  routing T_26_16.sp4_v_t_36 <X> T_26_16.sp4_h_l_36
 (9 2)  (1357 258)  (1357 258)  routing T_26_16.sp4_v_t_36 <X> T_26_16.sp4_h_l_36
 (9 5)  (1357 261)  (1357 261)  routing T_26_16.sp4_v_t_41 <X> T_26_16.sp4_v_b_4


LogicTile_31_16

 (9 12)  (1627 268)  (1627 268)  routing T_31_16.sp4_v_t_47 <X> T_31_16.sp4_h_r_10


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_horz_23 <X> T_33_16.lc_trk_g0_7
 (6 6)  (1732 262)  (1732 262)  routing T_33_16.span4_horz_23 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_23 lc_trk_g0_7
 (10 10)  (1736 266)  (1736 266)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 266)  (1737 266)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (10 11)  (1736 267)  (1736 267)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 267)  (1737 267)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (5 14)  (1731 270)  (1731 270)  routing T_33_16.span4_vert_b_15 <X> T_33_16.lc_trk_g1_7
 (7 14)  (1733 270)  (1733 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 270)  (1734 270)  routing T_33_16.span4_vert_b_15 <X> T_33_16.lc_trk_g1_7
 (17 14)  (1743 270)  (1743 270)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (11 0)  (6 240)  (6 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12
 (12 0)  (5 240)  (5 240)  routing T_0_15.span4_horz_1 <X> T_0_15.span4_vert_t_12


LogicTile_1_15

 (3 6)  (21 246)  (21 246)  routing T_1_15.sp12_h_r_0 <X> T_1_15.sp12_v_t_23
 (3 7)  (21 247)  (21 247)  routing T_1_15.sp12_h_r_0 <X> T_1_15.sp12_v_t_23


LogicTile_4_15

 (9 2)  (189 242)  (189 242)  routing T_4_15.sp4_v_b_1 <X> T_4_15.sp4_h_l_36


LogicTile_7_15

 (8 3)  (350 243)  (350 243)  routing T_7_15.sp4_h_r_1 <X> T_7_15.sp4_v_t_36
 (9 3)  (351 243)  (351 243)  routing T_7_15.sp4_h_r_1 <X> T_7_15.sp4_v_t_36


LogicTile_9_15

 (22 0)  (460 240)  (460 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 240)  (462 240)  routing T_9_15.top_op_3 <X> T_9_15.lc_trk_g0_3
 (28 0)  (466 240)  (466 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (44 0)  (482 240)  (482 240)  LC_0 Logic Functioning bit
 (21 1)  (459 241)  (459 241)  routing T_9_15.top_op_3 <X> T_9_15.lc_trk_g0_3
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 241)  (462 241)  routing T_9_15.top_op_2 <X> T_9_15.lc_trk_g0_2
 (25 1)  (463 241)  (463 241)  routing T_9_15.top_op_2 <X> T_9_15.lc_trk_g0_2
 (50 1)  (488 241)  (488 241)  Carry_In_Mux bit 

 (15 2)  (453 242)  (453 242)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (16 2)  (454 242)  (454 242)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (17 2)  (455 242)  (455 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 242)  (468 242)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (39 2)  (477 242)  (477 242)  LC_1 Logic Functioning bit
 (41 2)  (479 242)  (479 242)  LC_1 Logic Functioning bit
 (42 2)  (480 242)  (480 242)  LC_1 Logic Functioning bit
 (44 2)  (482 242)  (482 242)  LC_1 Logic Functioning bit
 (52 2)  (490 242)  (490 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (452 243)  (452 243)  routing T_9_15.sp4_r_v_b_28 <X> T_9_15.lc_trk_g0_4
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (456 243)  (456 243)  routing T_9_15.sp4_h_r_5 <X> T_9_15.lc_trk_g0_5
 (32 3)  (470 243)  (470 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (473 243)  (473 243)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.input_2_1
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (39 3)  (477 243)  (477 243)  LC_1 Logic Functioning bit
 (41 3)  (479 243)  (479 243)  LC_1 Logic Functioning bit
 (42 3)  (480 243)  (480 243)  LC_1 Logic Functioning bit
 (15 4)  (453 244)  (453 244)  routing T_9_15.top_op_1 <X> T_9_15.lc_trk_g1_1
 (17 4)  (455 244)  (455 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (460 244)  (460 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (465 244)  (465 244)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 244)  (467 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 244)  (468 244)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (37 4)  (475 244)  (475 244)  LC_2 Logic Functioning bit
 (40 4)  (478 244)  (478 244)  LC_2 Logic Functioning bit
 (41 4)  (479 244)  (479 244)  LC_2 Logic Functioning bit
 (44 4)  (482 244)  (482 244)  LC_2 Logic Functioning bit
 (46 4)  (484 244)  (484 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (456 245)  (456 245)  routing T_9_15.top_op_1 <X> T_9_15.lc_trk_g1_1
 (21 5)  (459 245)  (459 245)  routing T_9_15.sp4_r_v_b_27 <X> T_9_15.lc_trk_g1_3
 (26 5)  (464 245)  (464 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 245)  (465 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 245)  (466 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 245)  (467 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 245)  (468 245)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 245)  (470 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (472 245)  (472 245)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.input_2_2
 (38 5)  (476 245)  (476 245)  LC_2 Logic Functioning bit
 (39 5)  (477 245)  (477 245)  LC_2 Logic Functioning bit
 (42 5)  (480 245)  (480 245)  LC_2 Logic Functioning bit
 (43 5)  (481 245)  (481 245)  LC_2 Logic Functioning bit
 (25 6)  (463 246)  (463 246)  routing T_9_15.wire_logic_cluster/lc_6/out <X> T_9_15.lc_trk_g1_6
 (29 6)  (467 246)  (467 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 246)  (475 246)  LC_3 Logic Functioning bit
 (39 6)  (477 246)  (477 246)  LC_3 Logic Functioning bit
 (41 6)  (479 246)  (479 246)  LC_3 Logic Functioning bit
 (43 6)  (481 246)  (481 246)  LC_3 Logic Functioning bit
 (46 6)  (484 246)  (484 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (460 247)  (460 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (468 247)  (468 247)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (37 7)  (475 247)  (475 247)  LC_3 Logic Functioning bit
 (39 7)  (477 247)  (477 247)  LC_3 Logic Functioning bit
 (41 7)  (479 247)  (479 247)  LC_3 Logic Functioning bit
 (43 7)  (481 247)  (481 247)  LC_3 Logic Functioning bit
 (27 8)  (465 248)  (465 248)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 248)  (466 248)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 248)  (467 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 248)  (469 248)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (479 248)  (479 248)  LC_4 Logic Functioning bit
 (43 8)  (481 248)  (481 248)  LC_4 Logic Functioning bit
 (30 9)  (468 249)  (468 249)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (41 9)  (479 249)  (479 249)  LC_4 Logic Functioning bit
 (43 9)  (481 249)  (481 249)  LC_4 Logic Functioning bit
 (53 9)  (491 249)  (491 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (453 250)  (453 250)  routing T_9_15.sp12_v_t_2 <X> T_9_15.lc_trk_g2_5
 (17 10)  (455 250)  (455 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (456 250)  (456 250)  routing T_9_15.sp12_v_t_2 <X> T_9_15.lc_trk_g2_5
 (19 10)  (457 250)  (457 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (460 250)  (460 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (464 250)  (464 250)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 250)  (465 250)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 250)  (467 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 250)  (469 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 250)  (470 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 250)  (471 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 250)  (472 250)  routing T_9_15.lc_trk_g3_5 <X> T_9_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 250)  (475 250)  LC_5 Logic Functioning bit
 (39 10)  (477 250)  (477 250)  LC_5 Logic Functioning bit
 (40 10)  (478 250)  (478 250)  LC_5 Logic Functioning bit
 (43 10)  (481 250)  (481 250)  LC_5 Logic Functioning bit
 (18 11)  (456 251)  (456 251)  routing T_9_15.sp12_v_t_2 <X> T_9_15.lc_trk_g2_5
 (26 11)  (464 251)  (464 251)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 251)  (466 251)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 251)  (467 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 251)  (468 251)  routing T_9_15.lc_trk_g1_3 <X> T_9_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 251)  (470 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (471 251)  (471 251)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.input_2_5
 (34 11)  (472 251)  (472 251)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.input_2_5
 (36 11)  (474 251)  (474 251)  LC_5 Logic Functioning bit
 (37 11)  (475 251)  (475 251)  LC_5 Logic Functioning bit
 (40 11)  (478 251)  (478 251)  LC_5 Logic Functioning bit
 (41 11)  (479 251)  (479 251)  LC_5 Logic Functioning bit
 (42 11)  (480 251)  (480 251)  LC_5 Logic Functioning bit
 (48 11)  (486 251)  (486 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 12)  (459 252)  (459 252)  routing T_9_15.wire_logic_cluster/lc_3/out <X> T_9_15.lc_trk_g3_3
 (22 12)  (460 252)  (460 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (463 252)  (463 252)  routing T_9_15.rgt_op_2 <X> T_9_15.lc_trk_g3_2
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (40 12)  (478 252)  (478 252)  LC_6 Logic Functioning bit
 (41 12)  (479 252)  (479 252)  LC_6 Logic Functioning bit
 (42 12)  (480 252)  (480 252)  LC_6 Logic Functioning bit
 (43 12)  (481 252)  (481 252)  LC_6 Logic Functioning bit
 (17 13)  (455 253)  (455 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 253)  (462 253)  routing T_9_15.rgt_op_2 <X> T_9_15.lc_trk_g3_2
 (31 13)  (469 253)  (469 253)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (40 13)  (478 253)  (478 253)  LC_6 Logic Functioning bit
 (41 13)  (479 253)  (479 253)  LC_6 Logic Functioning bit
 (42 13)  (480 253)  (480 253)  LC_6 Logic Functioning bit
 (43 13)  (481 253)  (481 253)  LC_6 Logic Functioning bit
 (17 14)  (455 254)  (455 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_10_15

 (27 0)  (519 240)  (519 240)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 240)  (521 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (37 0)  (529 240)  (529 240)  LC_0 Logic Functioning bit
 (38 0)  (530 240)  (530 240)  LC_0 Logic Functioning bit
 (39 0)  (531 240)  (531 240)  LC_0 Logic Functioning bit
 (44 0)  (536 240)  (536 240)  LC_0 Logic Functioning bit
 (47 0)  (539 240)  (539 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (40 1)  (532 241)  (532 241)  LC_0 Logic Functioning bit
 (41 1)  (533 241)  (533 241)  LC_0 Logic Functioning bit
 (42 1)  (534 241)  (534 241)  LC_0 Logic Functioning bit
 (43 1)  (535 241)  (535 241)  LC_0 Logic Functioning bit
 (49 1)  (541 241)  (541 241)  Carry_In_Mux bit 

 (0 2)  (492 242)  (492 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (493 242)  (493 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 242)  (506 242)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g0_4
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 242)  (522 242)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (529 242)  (529 242)  LC_1 Logic Functioning bit
 (39 2)  (531 242)  (531 242)  LC_1 Logic Functioning bit
 (41 2)  (533 242)  (533 242)  LC_1 Logic Functioning bit
 (43 2)  (535 242)  (535 242)  LC_1 Logic Functioning bit
 (46 2)  (538 242)  (538 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (506 243)  (506 243)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g0_4
 (15 3)  (507 243)  (507 243)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g0_4
 (16 3)  (508 243)  (508 243)  routing T_10_15.sp4_h_l_9 <X> T_10_15.lc_trk_g0_4
 (17 3)  (509 243)  (509 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (37 3)  (529 243)  (529 243)  LC_1 Logic Functioning bit
 (39 3)  (531 243)  (531 243)  LC_1 Logic Functioning bit
 (41 3)  (533 243)  (533 243)  LC_1 Logic Functioning bit
 (43 3)  (535 243)  (535 243)  LC_1 Logic Functioning bit
 (1 4)  (493 244)  (493 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (5 4)  (497 244)  (497 244)  routing T_10_15.sp4_v_b_3 <X> T_10_15.sp4_h_r_3
 (11 4)  (503 244)  (503 244)  routing T_10_15.sp4_h_r_0 <X> T_10_15.sp4_v_b_5
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 244)  (525 244)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 244)  (528 244)  LC_2 Logic Functioning bit
 (37 4)  (529 244)  (529 244)  LC_2 Logic Functioning bit
 (38 4)  (530 244)  (530 244)  LC_2 Logic Functioning bit
 (39 4)  (531 244)  (531 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (46 4)  (538 244)  (538 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (540 244)  (540 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (544 244)  (544 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (492 245)  (492 245)  routing T_10_15.glb_netwk_3 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (6 5)  (498 245)  (498 245)  routing T_10_15.sp4_v_b_3 <X> T_10_15.sp4_h_r_3
 (14 5)  (506 245)  (506 245)  routing T_10_15.sp4_h_r_0 <X> T_10_15.lc_trk_g1_0
 (15 5)  (507 245)  (507 245)  routing T_10_15.sp4_h_r_0 <X> T_10_15.lc_trk_g1_0
 (16 5)  (508 245)  (508 245)  routing T_10_15.sp4_h_r_0 <X> T_10_15.lc_trk_g1_0
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (36 5)  (528 245)  (528 245)  LC_2 Logic Functioning bit
 (37 5)  (529 245)  (529 245)  LC_2 Logic Functioning bit
 (38 5)  (530 245)  (530 245)  LC_2 Logic Functioning bit
 (39 5)  (531 245)  (531 245)  LC_2 Logic Functioning bit
 (47 5)  (539 245)  (539 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (545 245)  (545 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (36 6)  (528 246)  (528 246)  LC_3 Logic Functioning bit
 (38 6)  (530 246)  (530 246)  LC_3 Logic Functioning bit
 (41 6)  (533 246)  (533 246)  LC_3 Logic Functioning bit
 (43 6)  (535 246)  (535 246)  LC_3 Logic Functioning bit
 (45 6)  (537 246)  (537 246)  LC_3 Logic Functioning bit
 (53 6)  (545 246)  (545 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (28 7)  (520 247)  (520 247)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 247)  (529 247)  LC_3 Logic Functioning bit
 (39 7)  (531 247)  (531 247)  LC_3 Logic Functioning bit
 (40 7)  (532 247)  (532 247)  LC_3 Logic Functioning bit
 (42 7)  (534 247)  (534 247)  LC_3 Logic Functioning bit
 (14 8)  (506 248)  (506 248)  routing T_10_15.wire_logic_cluster/lc_0/out <X> T_10_15.lc_trk_g2_0
 (17 8)  (509 248)  (509 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 248)  (510 248)  routing T_10_15.wire_logic_cluster/lc_1/out <X> T_10_15.lc_trk_g2_1
 (36 8)  (528 248)  (528 248)  LC_4 Logic Functioning bit
 (38 8)  (530 248)  (530 248)  LC_4 Logic Functioning bit
 (41 8)  (533 248)  (533 248)  LC_4 Logic Functioning bit
 (43 8)  (535 248)  (535 248)  LC_4 Logic Functioning bit
 (45 8)  (537 248)  (537 248)  LC_4 Logic Functioning bit
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (520 249)  (520 249)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 249)  (521 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 249)  (529 249)  LC_4 Logic Functioning bit
 (39 9)  (531 249)  (531 249)  LC_4 Logic Functioning bit
 (40 9)  (532 249)  (532 249)  LC_4 Logic Functioning bit
 (42 9)  (534 249)  (534 249)  LC_4 Logic Functioning bit
 (48 9)  (540 249)  (540 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 250)  (525 250)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (37 10)  (529 250)  (529 250)  LC_5 Logic Functioning bit
 (38 10)  (530 250)  (530 250)  LC_5 Logic Functioning bit
 (39 10)  (531 250)  (531 250)  LC_5 Logic Functioning bit
 (45 10)  (537 250)  (537 250)  LC_5 Logic Functioning bit
 (36 11)  (528 251)  (528 251)  LC_5 Logic Functioning bit
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (38 11)  (530 251)  (530 251)  LC_5 Logic Functioning bit
 (39 11)  (531 251)  (531 251)  LC_5 Logic Functioning bit
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 255)  (492 255)  routing T_10_15.glb_netwk_2 <X> T_10_15.wire_logic_cluster/lc_7/s_r


LogicTile_11_15

 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (558 244)  (558 244)  routing T_11_15.sp4_v_b_5 <X> T_11_15.sp4_h_r_5
 (26 4)  (572 244)  (572 244)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 244)  (574 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 244)  (576 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 244)  (586 244)  LC_2 Logic Functioning bit
 (41 4)  (587 244)  (587 244)  LC_2 Logic Functioning bit
 (42 4)  (588 244)  (588 244)  LC_2 Logic Functioning bit
 (43 4)  (589 244)  (589 244)  LC_2 Logic Functioning bit
 (0 5)  (546 245)  (546 245)  routing T_11_15.glb_netwk_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (10 5)  (556 245)  (556 245)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_b_4
 (11 5)  (557 245)  (557 245)  routing T_11_15.sp4_v_b_5 <X> T_11_15.sp4_h_r_5
 (26 5)  (572 245)  (572 245)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 245)  (574 245)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (38 5)  (584 245)  (584 245)  LC_2 Logic Functioning bit
 (39 5)  (585 245)  (585 245)  LC_2 Logic Functioning bit
 (51 5)  (597 245)  (597 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 8)  (562 248)  (562 248)  routing T_11_15.sp4_v_b_33 <X> T_11_15.lc_trk_g2_1
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 248)  (564 248)  routing T_11_15.sp4_v_b_33 <X> T_11_15.lc_trk_g2_1
 (18 9)  (564 249)  (564 249)  routing T_11_15.sp4_v_b_33 <X> T_11_15.lc_trk_g2_1
 (11 10)  (557 250)  (557 250)  routing T_11_15.sp4_v_b_0 <X> T_11_15.sp4_v_t_45
 (13 10)  (559 250)  (559 250)  routing T_11_15.sp4_v_b_0 <X> T_11_15.sp4_v_t_45
 (14 10)  (560 250)  (560 250)  routing T_11_15.bnl_op_4 <X> T_11_15.lc_trk_g2_4
 (31 10)  (577 250)  (577 250)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 250)  (579 250)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 250)  (582 250)  LC_5 Logic Functioning bit
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (14 11)  (560 251)  (560 251)  routing T_11_15.bnl_op_4 <X> T_11_15.lc_trk_g2_4
 (17 11)  (563 251)  (563 251)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (568 251)  (568 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 251)  (569 251)  routing T_11_15.sp4_h_r_30 <X> T_11_15.lc_trk_g2_6
 (24 11)  (570 251)  (570 251)  routing T_11_15.sp4_h_r_30 <X> T_11_15.lc_trk_g2_6
 (25 11)  (571 251)  (571 251)  routing T_11_15.sp4_h_r_30 <X> T_11_15.lc_trk_g2_6
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (37 11)  (583 251)  (583 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (39 11)  (585 251)  (585 251)  LC_5 Logic Functioning bit
 (48 11)  (594 251)  (594 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (598 251)  (598 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (599 251)  (599 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 13)  (551 253)  (551 253)  routing T_11_15.sp4_h_r_9 <X> T_11_15.sp4_v_b_9
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (13 14)  (559 254)  (559 254)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_t_46
 (31 14)  (577 254)  (577 254)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 254)  (579 254)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 254)  (582 254)  LC_7 Logic Functioning bit
 (37 14)  (583 254)  (583 254)  LC_7 Logic Functioning bit
 (38 14)  (584 254)  (584 254)  LC_7 Logic Functioning bit
 (39 14)  (585 254)  (585 254)  LC_7 Logic Functioning bit
 (45 14)  (591 254)  (591 254)  LC_7 Logic Functioning bit
 (0 15)  (546 255)  (546 255)  routing T_11_15.glb_netwk_2 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (9 15)  (555 255)  (555 255)  routing T_11_15.sp4_v_b_10 <X> T_11_15.sp4_v_t_47
 (12 15)  (558 255)  (558 255)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_t_46
 (15 15)  (561 255)  (561 255)  routing T_11_15.sp4_v_t_33 <X> T_11_15.lc_trk_g3_4
 (16 15)  (562 255)  (562 255)  routing T_11_15.sp4_v_t_33 <X> T_11_15.lc_trk_g3_4
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (36 15)  (582 255)  (582 255)  LC_7 Logic Functioning bit
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (38 15)  (584 255)  (584 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit
 (48 15)  (594 255)  (594 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (597 255)  (597 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_15

 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 242)  (614 242)  routing T_12_15.sp4_h_l_9 <X> T_12_15.lc_trk_g0_4
 (15 2)  (615 242)  (615 242)  routing T_12_15.lft_op_5 <X> T_12_15.lc_trk_g0_5
 (17 2)  (617 242)  (617 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 242)  (618 242)  routing T_12_15.lft_op_5 <X> T_12_15.lc_trk_g0_5
 (26 2)  (626 242)  (626 242)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (640 242)  (640 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (48 2)  (648 242)  (648 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (614 243)  (614 243)  routing T_12_15.sp4_h_l_9 <X> T_12_15.lc_trk_g0_4
 (15 3)  (615 243)  (615 243)  routing T_12_15.sp4_h_l_9 <X> T_12_15.lc_trk_g0_4
 (16 3)  (616 243)  (616 243)  routing T_12_15.sp4_h_l_9 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (627 243)  (627 243)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 243)  (628 243)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (5 4)  (605 244)  (605 244)  routing T_12_15.sp4_v_b_3 <X> T_12_15.sp4_h_r_3
 (11 4)  (611 244)  (611 244)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_v_b_5
 (13 4)  (613 244)  (613 244)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_v_b_5
 (15 4)  (615 244)  (615 244)  routing T_12_15.bot_op_1 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (46 4)  (646 244)  (646 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (600 245)  (600 245)  routing T_12_15.glb_netwk_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (6 5)  (606 245)  (606 245)  routing T_12_15.sp4_v_b_3 <X> T_12_15.sp4_h_r_3
 (12 5)  (612 245)  (612 245)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_v_b_5
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (15 6)  (615 246)  (615 246)  routing T_12_15.lft_op_5 <X> T_12_15.lc_trk_g1_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.lft_op_5 <X> T_12_15.lc_trk_g1_5
 (25 6)  (625 246)  (625 246)  routing T_12_15.wire_logic_cluster/lc_6/out <X> T_12_15.lc_trk_g1_6
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (46 6)  (646 246)  (646 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (16 7)  (616 247)  (616 247)  routing T_12_15.sp12_h_r_12 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (48 7)  (648 247)  (648 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (651 247)  (651 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (652 247)  (652 247)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (46 8)  (646 248)  (646 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (651 248)  (651 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (47 9)  (647 249)  (647 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (648 249)  (648 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (621 250)  (621 250)  routing T_12_15.sp4_v_t_26 <X> T_12_15.lc_trk_g2_7
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 250)  (623 250)  routing T_12_15.sp4_v_t_26 <X> T_12_15.lc_trk_g2_7
 (26 10)  (626 250)  (626 250)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 250)  (635 250)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.input_2_5
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (40 10)  (640 250)  (640 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (21 11)  (621 251)  (621 251)  routing T_12_15.sp4_v_t_26 <X> T_12_15.lc_trk_g2_7
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 251)  (632 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (634 251)  (634 251)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.input_2_5
 (35 11)  (635 251)  (635 251)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.input_2_5
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (40 11)  (640 251)  (640 251)  LC_5 Logic Functioning bit
 (48 11)  (648 251)  (648 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (4 12)  (604 252)  (604 252)  routing T_12_15.sp4_h_l_44 <X> T_12_15.sp4_v_b_9
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (623 252)  (623 252)  routing T_12_15.sp4_h_r_27 <X> T_12_15.lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.sp4_h_r_27 <X> T_12_15.lc_trk_g3_3
 (25 12)  (625 252)  (625 252)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (5 13)  (605 253)  (605 253)  routing T_12_15.sp4_h_l_44 <X> T_12_15.sp4_v_b_9
 (21 13)  (621 253)  (621 253)  routing T_12_15.sp4_h_r_27 <X> T_12_15.lc_trk_g3_3
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 253)  (623 253)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (24 13)  (624 253)  (624 253)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (25 13)  (625 253)  (625 253)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (48 13)  (648 253)  (648 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (651 253)  (651 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 254)  (614 254)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g3_4
 (26 14)  (626 254)  (626 254)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (40 14)  (640 254)  (640 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (0 15)  (600 255)  (600 255)  routing T_12_15.glb_netwk_2 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (40 15)  (640 255)  (640 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit
 (51 15)  (651 255)  (651 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_15

 (5 0)  (659 240)  (659 240)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_h_r_0
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (698 240)  (698 240)  LC_0 Logic Functioning bit
 (4 1)  (658 241)  (658 241)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_h_r_0
 (50 1)  (704 241)  (704 241)  Carry_In_Mux bit 

 (3 2)  (657 242)  (657 242)  routing T_13_15.sp12_h_r_0 <X> T_13_15.sp12_h_l_23
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_1
 (40 2)  (694 242)  (694 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (44 2)  (698 242)  (698 242)  LC_1 Logic Functioning bit
 (3 3)  (657 243)  (657 243)  routing T_13_15.sp12_h_r_0 <X> T_13_15.sp12_h_l_23
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 243)  (688 243)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_1
 (35 3)  (689 243)  (689 243)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.input_2_1
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (14 4)  (668 244)  (668 244)  routing T_13_15.sp4_v_b_0 <X> T_13_15.lc_trk_g1_0
 (25 4)  (679 244)  (679 244)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g1_2
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 244)  (689 244)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_2
 (40 4)  (694 244)  (694 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (44 4)  (698 244)  (698 244)  LC_2 Logic Functioning bit
 (16 5)  (670 245)  (670 245)  routing T_13_15.sp4_v_b_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 245)  (684 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 245)  (687 245)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_2
 (35 5)  (689 245)  (689 245)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.input_2_2
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (25 6)  (679 246)  (679 246)  routing T_13_15.sp4_h_r_14 <X> T_13_15.lc_trk_g1_6
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (52 6)  (706 246)  (706 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (677 247)  (677 247)  routing T_13_15.sp4_h_r_14 <X> T_13_15.lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.sp4_h_r_14 <X> T_13_15.lc_trk_g1_6
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (14 9)  (668 249)  (668 249)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g2_0
 (15 9)  (669 249)  (669 249)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (5 10)  (659 250)  (659 250)  routing T_13_15.sp4_v_b_6 <X> T_13_15.sp4_h_l_43
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 12)  (668 252)  (668 252)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g3_0
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (15 13)  (669 253)  (669 253)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g3_0
 (16 13)  (670 253)  (670 253)  routing T_13_15.sp4_h_l_21 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (5 15)  (659 255)  (659 255)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_t_44


LogicTile_14_15

 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 240)  (732 240)  routing T_14_15.bot_op_3 <X> T_14_15.lc_trk_g0_3
 (9 1)  (717 241)  (717 241)  routing T_14_15.sp4_v_t_36 <X> T_14_15.sp4_v_b_1
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (21 5)  (729 245)  (729 245)  routing T_14_15.top_op_3 <X> T_14_15.lc_trk_g1_3
 (13 6)  (721 246)  (721 246)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_40
 (12 7)  (720 247)  (720 247)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_40
 (4 8)  (712 248)  (712 248)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_6
 (6 8)  (714 248)  (714 248)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_6
 (14 8)  (722 248)  (722 248)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (21 8)  (729 248)  (729 248)  routing T_14_15.sp4_v_t_22 <X> T_14_15.lc_trk_g2_3
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 248)  (731 248)  routing T_14_15.sp4_v_t_22 <X> T_14_15.lc_trk_g2_3
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 248)  (741 248)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (14 9)  (722 249)  (722 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (15 9)  (723 249)  (723 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (16 9)  (724 249)  (724 249)  routing T_14_15.sp4_h_r_40 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (729 249)  (729 249)  routing T_14_15.sp4_v_t_22 <X> T_14_15.lc_trk_g2_3
 (26 9)  (734 249)  (734 249)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 249)  (738 249)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (741 249)  (741 249)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.input_2_4
 (16 10)  (724 250)  (724 250)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g2_5
 (25 10)  (733 250)  (733 250)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g2_6
 (18 11)  (726 251)  (726 251)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g2_5
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 251)  (733 251)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g2_6
 (28 12)  (736 252)  (736 252)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (51 12)  (759 252)  (759 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (734 253)  (734 253)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 253)  (735 253)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (38 13)  (746 253)  (746 253)  LC_6 Logic Functioning bit
 (25 14)  (733 254)  (733 254)  routing T_14_15.sp4_v_b_38 <X> T_14_15.lc_trk_g3_6
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 255)  (731 255)  routing T_14_15.sp4_v_b_38 <X> T_14_15.lc_trk_g3_6
 (25 15)  (733 255)  (733 255)  routing T_14_15.sp4_v_b_38 <X> T_14_15.lc_trk_g3_6


LogicTile_15_15

 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (46 0)  (808 240)  (808 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (51 1)  (813 241)  (813 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (815 241)  (815 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (767 242)  (767 242)  routing T_15_15.sp4_v_t_43 <X> T_15_15.sp4_h_l_37
 (25 2)  (787 242)  (787 242)  routing T_15_15.lft_op_6 <X> T_15_15.lc_trk_g0_6
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (4 3)  (766 243)  (766 243)  routing T_15_15.sp4_v_t_43 <X> T_15_15.sp4_h_l_37
 (6 3)  (768 243)  (768 243)  routing T_15_15.sp4_v_t_43 <X> T_15_15.sp4_h_l_37
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 243)  (786 243)  routing T_15_15.lft_op_6 <X> T_15_15.lc_trk_g0_6
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (802 243)  (802 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (1 6)  (763 246)  (763 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (14 6)  (776 246)  (776 246)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (15 6)  (777 246)  (777 246)  routing T_15_15.top_op_5 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (1 7)  (763 247)  (763 247)  routing T_15_15.glb_netwk_4 <X> T_15_15.glb2local_0
 (15 7)  (777 247)  (777 247)  routing T_15_15.lft_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (780 247)  (780 247)  routing T_15_15.top_op_5 <X> T_15_15.lc_trk_g1_5
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g2_1
 (14 9)  (776 249)  (776 249)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g2_0
 (15 9)  (777 249)  (777 249)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g2_0
 (16 9)  (778 249)  (778 249)  routing T_15_15.sp4_h_r_24 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (12 10)  (774 250)  (774 250)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_h_l_45
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g2_5
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (11 11)  (773 251)  (773 251)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_h_l_45
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (40 11)  (802 251)  (802 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (47 12)  (809 252)  (809 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (812 252)  (812 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (813 252)  (813 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (814 252)  (814 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (51 13)  (813 253)  (813 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (47 14)  (809 254)  (809 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (812 254)  (812 254)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit


LogicTile_24_15

 (3 13)  (1255 253)  (1255 253)  routing T_24_15.sp12_h_l_22 <X> T_24_15.sp12_h_r_1


RAM_Tile_25_15

 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g2_5 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_11
 (30 8)  (1336 248)  (1336 248)  routing T_25_15.lc_trk_g2_5 <X> T_25_15.wire_bram/ram/WDATA_11
 (39 8)  (1345 248)  (1345 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (16 10)  (1322 250)  (1322 250)  routing T_25_15.sp4_v_t_24 <X> T_25_15.lc_trk_g2_5
 (17 10)  (1323 250)  (1323 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_24 lc_trk_g2_5
 (18 10)  (1324 250)  (1324 250)  routing T_25_15.sp4_v_t_24 <X> T_25_15.lc_trk_g2_5
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1324 251)  (1324 251)  routing T_25_15.sp4_v_t_24 <X> T_25_15.lc_trk_g2_5
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE


LogicTile_29_15

 (1 3)  (1511 243)  (1511 243)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_32_15

 (9 8)  (1681 248)  (1681 248)  routing T_32_15.sp4_h_l_41 <X> T_32_15.sp4_h_r_7
 (10 8)  (1682 248)  (1682 248)  routing T_32_15.sp4_h_l_41 <X> T_32_15.sp4_h_r_7


IO_Tile_33_15

 (11 2)  (1737 242)  (1737 242)  routing T_33_15.span4_horz_7 <X> T_33_15.span4_vert_t_13
 (12 2)  (1738 242)  (1738 242)  routing T_33_15.span4_horz_7 <X> T_33_15.span4_vert_t_13
 (14 13)  (1740 253)  (1740 253)  routing T_33_15.span4_vert_t_15 <X> T_33_15.span4_vert_b_3


IO_Tile_0_14

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_horz_19 <X> T_0_14.span4_vert_t_15
 (12 12)  (5 236)  (5 236)  routing T_0_14.span4_horz_19 <X> T_0_14.span4_vert_t_15


LogicTile_3_14

 (17 0)  (143 224)  (143 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (144 224)  (144 224)  routing T_3_14.bnr_op_1 <X> T_3_14.lc_trk_g0_1
 (15 1)  (141 225)  (141 225)  routing T_3_14.bot_op_0 <X> T_3_14.lc_trk_g0_0
 (17 1)  (143 225)  (143 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (144 225)  (144 225)  routing T_3_14.bnr_op_1 <X> T_3_14.lc_trk_g0_1
 (22 3)  (148 227)  (148 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (150 227)  (150 227)  routing T_3_14.bot_op_6 <X> T_3_14.lc_trk_g0_6
 (14 4)  (140 228)  (140 228)  routing T_3_14.bnr_op_0 <X> T_3_14.lc_trk_g1_0
 (29 4)  (155 228)  (155 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (14 5)  (140 229)  (140 229)  routing T_3_14.bnr_op_0 <X> T_3_14.lc_trk_g1_0
 (17 5)  (143 229)  (143 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (29 5)  (155 229)  (155 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (162 229)  (162 229)  LC_2 Logic Functioning bit
 (38 5)  (164 229)  (164 229)  LC_2 Logic Functioning bit
 (41 5)  (167 229)  (167 229)  LC_2 Logic Functioning bit
 (43 5)  (169 229)  (169 229)  LC_2 Logic Functioning bit
 (51 5)  (177 229)  (177 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 10)  (131 234)  (131 234)  routing T_3_14.sp4_v_b_6 <X> T_3_14.sp4_h_l_43
 (31 10)  (157 234)  (157 234)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 234)  (158 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (167 234)  (167 234)  LC_5 Logic Functioning bit
 (43 10)  (169 234)  (169 234)  LC_5 Logic Functioning bit
 (52 10)  (178 234)  (178 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (29 11)  (155 235)  (155 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 235)  (157 235)  routing T_3_14.lc_trk_g0_6 <X> T_3_14.wire_logic_cluster/lc_5/in_3
 (40 11)  (166 235)  (166 235)  LC_5 Logic Functioning bit
 (42 11)  (168 235)  (168 235)  LC_5 Logic Functioning bit
 (29 12)  (155 236)  (155 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 236)  (158 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 236)  (160 236)  routing T_3_14.lc_trk_g1_0 <X> T_3_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (167 236)  (167 236)  LC_6 Logic Functioning bit
 (43 12)  (169 236)  (169 236)  LC_6 Logic Functioning bit
 (51 12)  (177 236)  (177 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (41 13)  (167 237)  (167 237)  LC_6 Logic Functioning bit
 (43 13)  (169 237)  (169 237)  LC_6 Logic Functioning bit


LogicTile_4_14

 (15 0)  (195 224)  (195 224)  routing T_4_14.bot_op_1 <X> T_4_14.lc_trk_g0_1
 (17 0)  (197 224)  (197 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (15 2)  (195 226)  (195 226)  routing T_4_14.bot_op_5 <X> T_4_14.lc_trk_g0_5
 (17 2)  (197 226)  (197 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 12)  (209 236)  (209 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 236)  (211 236)  routing T_4_14.lc_trk_g0_5 <X> T_4_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 236)  (212 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (221 236)  (221 236)  LC_6 Logic Functioning bit
 (43 12)  (223 236)  (223 236)  LC_6 Logic Functioning bit
 (41 13)  (221 237)  (221 237)  LC_6 Logic Functioning bit
 (43 13)  (223 237)  (223 237)  LC_6 Logic Functioning bit
 (48 13)  (228 237)  (228 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_9_14

 (22 0)  (460 224)  (460 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (465 224)  (465 224)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 224)  (466 224)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 224)  (467 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 224)  (468 224)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (44 0)  (482 224)  (482 224)  LC_0 Logic Functioning bit
 (21 1)  (459 225)  (459 225)  routing T_9_14.sp4_r_v_b_32 <X> T_9_14.lc_trk_g0_3
 (50 1)  (488 225)  (488 225)  Carry_In_Mux bit 

 (11 2)  (449 226)  (449 226)  routing T_9_14.sp4_h_r_8 <X> T_9_14.sp4_v_t_39
 (13 2)  (451 226)  (451 226)  routing T_9_14.sp4_h_r_8 <X> T_9_14.sp4_v_t_39
 (15 2)  (453 226)  (453 226)  routing T_9_14.top_op_5 <X> T_9_14.lc_trk_g0_5
 (17 2)  (455 226)  (455 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (463 226)  (463 226)  routing T_9_14.sp4_v_t_3 <X> T_9_14.lc_trk_g0_6
 (27 2)  (465 226)  (465 226)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 226)  (466 226)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 226)  (467 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (473 226)  (473 226)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_1
 (36 2)  (474 226)  (474 226)  LC_1 Logic Functioning bit
 (39 2)  (477 226)  (477 226)  LC_1 Logic Functioning bit
 (41 2)  (479 226)  (479 226)  LC_1 Logic Functioning bit
 (42 2)  (480 226)  (480 226)  LC_1 Logic Functioning bit
 (44 2)  (482 226)  (482 226)  LC_1 Logic Functioning bit
 (52 2)  (490 226)  (490 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (446 227)  (446 227)  routing T_9_14.sp4_h_r_7 <X> T_9_14.sp4_v_t_36
 (9 3)  (447 227)  (447 227)  routing T_9_14.sp4_h_r_7 <X> T_9_14.sp4_v_t_36
 (10 3)  (448 227)  (448 227)  routing T_9_14.sp4_h_r_7 <X> T_9_14.sp4_v_t_36
 (12 3)  (450 227)  (450 227)  routing T_9_14.sp4_h_r_8 <X> T_9_14.sp4_v_t_39
 (18 3)  (456 227)  (456 227)  routing T_9_14.top_op_5 <X> T_9_14.lc_trk_g0_5
 (22 3)  (460 227)  (460 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 227)  (461 227)  routing T_9_14.sp4_v_t_3 <X> T_9_14.lc_trk_g0_6
 (25 3)  (463 227)  (463 227)  routing T_9_14.sp4_v_t_3 <X> T_9_14.lc_trk_g0_6
 (30 3)  (468 227)  (468 227)  routing T_9_14.lc_trk_g3_3 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 227)  (470 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (471 227)  (471 227)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_1
 (35 3)  (473 227)  (473 227)  routing T_9_14.lc_trk_g2_7 <X> T_9_14.input_2_1
 (36 3)  (474 227)  (474 227)  LC_1 Logic Functioning bit
 (39 3)  (477 227)  (477 227)  LC_1 Logic Functioning bit
 (41 3)  (479 227)  (479 227)  LC_1 Logic Functioning bit
 (42 3)  (480 227)  (480 227)  LC_1 Logic Functioning bit
 (21 4)  (459 228)  (459 228)  routing T_9_14.wire_logic_cluster/lc_3/out <X> T_9_14.lc_trk_g1_3
 (22 4)  (460 228)  (460 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (466 228)  (466 228)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 228)  (467 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (473 228)  (473 228)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.input_2_2
 (36 4)  (474 228)  (474 228)  LC_2 Logic Functioning bit
 (37 4)  (475 228)  (475 228)  LC_2 Logic Functioning bit
 (40 4)  (478 228)  (478 228)  LC_2 Logic Functioning bit
 (41 4)  (479 228)  (479 228)  LC_2 Logic Functioning bit
 (44 4)  (482 228)  (482 228)  LC_2 Logic Functioning bit
 (22 5)  (460 229)  (460 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (463 229)  (463 229)  routing T_9_14.sp4_r_v_b_26 <X> T_9_14.lc_trk_g1_2
 (26 5)  (464 229)  (464 229)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 229)  (465 229)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 229)  (467 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 229)  (468 229)  routing T_9_14.lc_trk_g2_3 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 229)  (470 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (473 229)  (473 229)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.input_2_2
 (38 5)  (476 229)  (476 229)  LC_2 Logic Functioning bit
 (39 5)  (477 229)  (477 229)  LC_2 Logic Functioning bit
 (42 5)  (480 229)  (480 229)  LC_2 Logic Functioning bit
 (43 5)  (481 229)  (481 229)  LC_2 Logic Functioning bit
 (51 5)  (489 229)  (489 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (455 230)  (455 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (464 230)  (464 230)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 230)  (475 230)  LC_3 Logic Functioning bit
 (39 6)  (477 230)  (477 230)  LC_3 Logic Functioning bit
 (41 6)  (479 230)  (479 230)  LC_3 Logic Functioning bit
 (43 6)  (481 230)  (481 230)  LC_3 Logic Functioning bit
 (52 6)  (490 230)  (490 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (453 231)  (453 231)  routing T_9_14.bot_op_4 <X> T_9_14.lc_trk_g1_4
 (17 7)  (455 231)  (455 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (456 231)  (456 231)  routing T_9_14.sp4_r_v_b_29 <X> T_9_14.lc_trk_g1_5
 (27 7)  (465 231)  (465 231)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 231)  (467 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (474 231)  (474 231)  LC_3 Logic Functioning bit
 (38 7)  (476 231)  (476 231)  LC_3 Logic Functioning bit
 (40 7)  (478 231)  (478 231)  LC_3 Logic Functioning bit
 (42 7)  (480 231)  (480 231)  LC_3 Logic Functioning bit
 (22 8)  (460 232)  (460 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (464 232)  (464 232)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 232)  (465 232)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 232)  (467 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 232)  (470 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 232)  (473 232)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.input_2_4
 (36 8)  (474 232)  (474 232)  LC_4 Logic Functioning bit
 (39 8)  (477 232)  (477 232)  LC_4 Logic Functioning bit
 (41 8)  (479 232)  (479 232)  LC_4 Logic Functioning bit
 (42 8)  (480 232)  (480 232)  LC_4 Logic Functioning bit
 (43 8)  (481 232)  (481 232)  LC_4 Logic Functioning bit
 (8 9)  (446 233)  (446 233)  routing T_9_14.sp4_h_r_7 <X> T_9_14.sp4_v_b_7
 (26 9)  (464 233)  (464 233)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 233)  (466 233)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 233)  (467 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 233)  (468 233)  routing T_9_14.lc_trk_g1_2 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 233)  (469 233)  routing T_9_14.lc_trk_g0_3 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 233)  (470 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (472 233)  (472 233)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.input_2_4
 (36 9)  (474 233)  (474 233)  LC_4 Logic Functioning bit
 (37 9)  (475 233)  (475 233)  LC_4 Logic Functioning bit
 (38 9)  (476 233)  (476 233)  LC_4 Logic Functioning bit
 (39 9)  (477 233)  (477 233)  LC_4 Logic Functioning bit
 (40 9)  (478 233)  (478 233)  LC_4 Logic Functioning bit
 (41 9)  (479 233)  (479 233)  LC_4 Logic Functioning bit
 (21 10)  (459 234)  (459 234)  routing T_9_14.wire_logic_cluster/lc_7/out <X> T_9_14.lc_trk_g2_7
 (22 10)  (460 234)  (460 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (8 11)  (446 235)  (446 235)  routing T_9_14.sp4_h_r_7 <X> T_9_14.sp4_v_t_42
 (9 11)  (447 235)  (447 235)  routing T_9_14.sp4_h_r_7 <X> T_9_14.sp4_v_t_42
 (22 11)  (460 235)  (460 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 235)  (463 235)  routing T_9_14.sp4_r_v_b_38 <X> T_9_14.lc_trk_g2_6
 (21 12)  (459 236)  (459 236)  routing T_9_14.sp4_v_t_14 <X> T_9_14.lc_trk_g3_3
 (22 12)  (460 236)  (460 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (461 236)  (461 236)  routing T_9_14.sp4_v_t_14 <X> T_9_14.lc_trk_g3_3
 (26 12)  (464 236)  (464 236)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (31 12)  (469 236)  (469 236)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 236)  (470 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (475 236)  (475 236)  LC_6 Logic Functioning bit
 (39 12)  (477 236)  (477 236)  LC_6 Logic Functioning bit
 (40 12)  (478 236)  (478 236)  LC_6 Logic Functioning bit
 (42 12)  (480 236)  (480 236)  LC_6 Logic Functioning bit
 (26 13)  (464 237)  (464 237)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 237)  (466 237)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 237)  (467 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 237)  (474 237)  LC_6 Logic Functioning bit
 (38 13)  (476 237)  (476 237)  LC_6 Logic Functioning bit
 (41 13)  (479 237)  (479 237)  LC_6 Logic Functioning bit
 (43 13)  (481 237)  (481 237)  LC_6 Logic Functioning bit
 (48 13)  (486 237)  (486 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (452 238)  (452 238)  routing T_9_14.sp4_h_r_36 <X> T_9_14.lc_trk_g3_4
 (31 14)  (469 238)  (469 238)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 238)  (470 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (478 238)  (478 238)  LC_7 Logic Functioning bit
 (41 14)  (479 238)  (479 238)  LC_7 Logic Functioning bit
 (42 14)  (480 238)  (480 238)  LC_7 Logic Functioning bit
 (43 14)  (481 238)  (481 238)  LC_7 Logic Functioning bit
 (15 15)  (453 239)  (453 239)  routing T_9_14.sp4_h_r_36 <X> T_9_14.lc_trk_g3_4
 (16 15)  (454 239)  (454 239)  routing T_9_14.sp4_h_r_36 <X> T_9_14.lc_trk_g3_4
 (17 15)  (455 239)  (455 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (31 15)  (469 239)  (469 239)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (40 15)  (478 239)  (478 239)  LC_7 Logic Functioning bit
 (41 15)  (479 239)  (479 239)  LC_7 Logic Functioning bit
 (42 15)  (480 239)  (480 239)  LC_7 Logic Functioning bit
 (43 15)  (481 239)  (481 239)  LC_7 Logic Functioning bit


LogicTile_10_14

 (11 0)  (503 224)  (503 224)  routing T_10_14.sp4_h_r_9 <X> T_10_14.sp4_v_b_2
 (15 0)  (507 224)  (507 224)  routing T_10_14.sp4_h_r_9 <X> T_10_14.lc_trk_g0_1
 (16 0)  (508 224)  (508 224)  routing T_10_14.sp4_h_r_9 <X> T_10_14.lc_trk_g0_1
 (17 0)  (509 224)  (509 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (510 224)  (510 224)  routing T_10_14.sp4_h_r_9 <X> T_10_14.lc_trk_g0_1
 (22 0)  (514 224)  (514 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (515 224)  (515 224)  routing T_10_14.sp4_h_r_3 <X> T_10_14.lc_trk_g0_3
 (24 0)  (516 224)  (516 224)  routing T_10_14.sp4_h_r_3 <X> T_10_14.lc_trk_g0_3
 (25 0)  (517 224)  (517 224)  routing T_10_14.sp4_h_r_10 <X> T_10_14.lc_trk_g0_2
 (26 0)  (518 224)  (518 224)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 224)  (519 224)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 224)  (520 224)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (533 224)  (533 224)  LC_0 Logic Functioning bit
 (43 0)  (535 224)  (535 224)  LC_0 Logic Functioning bit
 (44 0)  (536 224)  (536 224)  LC_0 Logic Functioning bit
 (45 0)  (537 224)  (537 224)  LC_0 Logic Functioning bit
 (52 0)  (544 224)  (544 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (513 225)  (513 225)  routing T_10_14.sp4_h_r_3 <X> T_10_14.lc_trk_g0_3
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 225)  (515 225)  routing T_10_14.sp4_h_r_10 <X> T_10_14.lc_trk_g0_2
 (24 1)  (516 225)  (516 225)  routing T_10_14.sp4_h_r_10 <X> T_10_14.lc_trk_g0_2
 (27 1)  (519 225)  (519 225)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 225)  (520 225)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 225)  (523 225)  routing T_10_14.lc_trk_g0_3 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 225)  (524 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 225)  (527 225)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.input_2_0
 (36 1)  (528 225)  (528 225)  LC_0 Logic Functioning bit
 (37 1)  (529 225)  (529 225)  LC_0 Logic Functioning bit
 (38 1)  (530 225)  (530 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (41 1)  (533 225)  (533 225)  LC_0 Logic Functioning bit
 (43 1)  (535 225)  (535 225)  LC_0 Logic Functioning bit
 (46 1)  (538 225)  (538 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (496 226)  (496 226)  routing T_10_14.sp4_h_r_6 <X> T_10_14.sp4_v_t_37
 (6 2)  (498 226)  (498 226)  routing T_10_14.sp4_h_r_6 <X> T_10_14.sp4_v_t_37
 (8 2)  (500 226)  (500 226)  routing T_10_14.sp4_h_r_5 <X> T_10_14.sp4_h_l_36
 (10 2)  (502 226)  (502 226)  routing T_10_14.sp4_h_r_5 <X> T_10_14.sp4_h_l_36
 (13 2)  (505 226)  (505 226)  routing T_10_14.sp4_h_r_2 <X> T_10_14.sp4_v_t_39
 (26 2)  (518 226)  (518 226)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 226)  (519 226)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 226)  (521 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (533 226)  (533 226)  LC_1 Logic Functioning bit
 (43 2)  (535 226)  (535 226)  LC_1 Logic Functioning bit
 (44 2)  (536 226)  (536 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (46 2)  (538 226)  (538 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (539 226)  (539 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (544 226)  (544 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (497 227)  (497 227)  routing T_10_14.sp4_h_r_6 <X> T_10_14.sp4_v_t_37
 (12 3)  (504 227)  (504 227)  routing T_10_14.sp4_h_r_2 <X> T_10_14.sp4_v_t_39
 (28 3)  (520 227)  (520 227)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 227)  (521 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 227)  (528 227)  LC_1 Logic Functioning bit
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (38 3)  (530 227)  (530 227)  LC_1 Logic Functioning bit
 (39 3)  (531 227)  (531 227)  LC_1 Logic Functioning bit
 (41 3)  (533 227)  (533 227)  LC_1 Logic Functioning bit
 (43 3)  (535 227)  (535 227)  LC_1 Logic Functioning bit
 (48 3)  (540 227)  (540 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (545 227)  (545 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (6 4)  (498 228)  (498 228)  routing T_10_14.sp4_v_t_37 <X> T_10_14.sp4_v_b_3
 (17 4)  (509 228)  (509 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (510 228)  (510 228)  routing T_10_14.wire_logic_cluster/lc_1/out <X> T_10_14.lc_trk_g1_1
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 228)  (516 228)  routing T_10_14.bot_op_3 <X> T_10_14.lc_trk_g1_3
 (26 4)  (518 228)  (518 228)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 228)  (519 228)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 228)  (520 228)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (533 228)  (533 228)  LC_2 Logic Functioning bit
 (43 4)  (535 228)  (535 228)  LC_2 Logic Functioning bit
 (44 4)  (536 228)  (536 228)  LC_2 Logic Functioning bit
 (45 4)  (537 228)  (537 228)  LC_2 Logic Functioning bit
 (48 4)  (540 228)  (540 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (544 228)  (544 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (497 229)  (497 229)  routing T_10_14.sp4_v_t_37 <X> T_10_14.sp4_v_b_3
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (515 229)  (515 229)  routing T_10_14.sp4_h_r_2 <X> T_10_14.lc_trk_g1_2
 (24 5)  (516 229)  (516 229)  routing T_10_14.sp4_h_r_2 <X> T_10_14.lc_trk_g1_2
 (25 5)  (517 229)  (517 229)  routing T_10_14.sp4_h_r_2 <X> T_10_14.lc_trk_g1_2
 (27 5)  (519 229)  (519 229)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 229)  (520 229)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 229)  (521 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 229)  (522 229)  routing T_10_14.lc_trk_g3_2 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 229)  (528 229)  LC_2 Logic Functioning bit
 (37 5)  (529 229)  (529 229)  LC_2 Logic Functioning bit
 (38 5)  (530 229)  (530 229)  LC_2 Logic Functioning bit
 (39 5)  (531 229)  (531 229)  LC_2 Logic Functioning bit
 (41 5)  (533 229)  (533 229)  LC_2 Logic Functioning bit
 (43 5)  (535 229)  (535 229)  LC_2 Logic Functioning bit
 (46 5)  (538 229)  (538 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (543 229)  (543 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (545 229)  (545 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (496 230)  (496 230)  routing T_10_14.sp4_h_r_9 <X> T_10_14.sp4_v_t_38
 (6 6)  (498 230)  (498 230)  routing T_10_14.sp4_h_r_9 <X> T_10_14.sp4_v_t_38
 (26 6)  (518 230)  (518 230)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 230)  (519 230)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 230)  (520 230)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (533 230)  (533 230)  LC_3 Logic Functioning bit
 (43 6)  (535 230)  (535 230)  LC_3 Logic Functioning bit
 (44 6)  (536 230)  (536 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (51 6)  (543 230)  (543 230)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (5 7)  (497 231)  (497 231)  routing T_10_14.sp4_h_r_9 <X> T_10_14.sp4_v_t_38
 (28 7)  (520 231)  (520 231)  routing T_10_14.lc_trk_g2_5 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 231)  (522 231)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 231)  (528 231)  LC_3 Logic Functioning bit
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (38 7)  (530 231)  (530 231)  LC_3 Logic Functioning bit
 (39 7)  (531 231)  (531 231)  LC_3 Logic Functioning bit
 (41 7)  (533 231)  (533 231)  LC_3 Logic Functioning bit
 (43 7)  (535 231)  (535 231)  LC_3 Logic Functioning bit
 (46 7)  (538 231)  (538 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (540 231)  (540 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (544 231)  (544 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (545 231)  (545 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (37 8)  (529 232)  (529 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (44 8)  (536 232)  (536 232)  LC_4 Logic Functioning bit
 (47 8)  (539 232)  (539 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (40 9)  (532 233)  (532 233)  LC_4 Logic Functioning bit
 (41 9)  (533 233)  (533 233)  LC_4 Logic Functioning bit
 (42 9)  (534 233)  (534 233)  LC_4 Logic Functioning bit
 (43 9)  (535 233)  (535 233)  LC_4 Logic Functioning bit
 (4 10)  (496 234)  (496 234)  routing T_10_14.sp4_h_r_0 <X> T_10_14.sp4_v_t_43
 (6 10)  (498 234)  (498 234)  routing T_10_14.sp4_h_r_0 <X> T_10_14.sp4_v_t_43
 (15 10)  (507 234)  (507 234)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g2_5
 (16 10)  (508 234)  (508 234)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g2_5
 (17 10)  (509 234)  (509 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (510 234)  (510 234)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g2_5
 (27 10)  (519 234)  (519 234)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 234)  (521 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (37 10)  (529 234)  (529 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (39 10)  (531 234)  (531 234)  LC_5 Logic Functioning bit
 (44 10)  (536 234)  (536 234)  LC_5 Logic Functioning bit
 (46 10)  (538 234)  (538 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (539 234)  (539 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (497 235)  (497 235)  routing T_10_14.sp4_h_r_0 <X> T_10_14.sp4_v_t_43
 (30 11)  (522 235)  (522 235)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_5/in_1
 (40 11)  (532 235)  (532 235)  LC_5 Logic Functioning bit
 (41 11)  (533 235)  (533 235)  LC_5 Logic Functioning bit
 (42 11)  (534 235)  (534 235)  LC_5 Logic Functioning bit
 (43 11)  (535 235)  (535 235)  LC_5 Logic Functioning bit
 (14 12)  (506 236)  (506 236)  routing T_10_14.wire_logic_cluster/lc_0/out <X> T_10_14.lc_trk_g3_0
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (513 236)  (513 236)  routing T_10_14.wire_logic_cluster/lc_3/out <X> T_10_14.lc_trk_g3_3
 (22 12)  (514 236)  (514 236)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (517 236)  (517 236)  routing T_10_14.wire_logic_cluster/lc_2/out <X> T_10_14.lc_trk_g3_2
 (27 12)  (519 236)  (519 236)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (37 12)  (529 236)  (529 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (39 12)  (531 236)  (531 236)  LC_6 Logic Functioning bit
 (44 12)  (536 236)  (536 236)  LC_6 Logic Functioning bit
 (17 13)  (509 237)  (509 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (514 237)  (514 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (522 237)  (522 237)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 237)  (532 237)  LC_6 Logic Functioning bit
 (41 13)  (533 237)  (533 237)  LC_6 Logic Functioning bit
 (42 13)  (534 237)  (534 237)  LC_6 Logic Functioning bit
 (43 13)  (535 237)  (535 237)  LC_6 Logic Functioning bit
 (46 13)  (538 237)  (538 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 238)  (507 238)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g3_5
 (16 14)  (508 238)  (508 238)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g3_5
 (17 14)  (509 238)  (509 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 238)  (510 238)  routing T_10_14.sp4_h_l_24 <X> T_10_14.lc_trk_g3_5
 (27 14)  (519 238)  (519 238)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 238)  (520 238)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 238)  (521 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (37 14)  (529 238)  (529 238)  LC_7 Logic Functioning bit
 (38 14)  (530 238)  (530 238)  LC_7 Logic Functioning bit
 (39 14)  (531 238)  (531 238)  LC_7 Logic Functioning bit
 (44 14)  (536 238)  (536 238)  LC_7 Logic Functioning bit
 (0 15)  (492 239)  (492 239)  routing T_10_14.glb_netwk_2 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (40 15)  (532 239)  (532 239)  LC_7 Logic Functioning bit
 (41 15)  (533 239)  (533 239)  LC_7 Logic Functioning bit
 (42 15)  (534 239)  (534 239)  LC_7 Logic Functioning bit
 (43 15)  (535 239)  (535 239)  LC_7 Logic Functioning bit
 (46 15)  (538 239)  (538 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (540 239)  (540 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_14

 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 224)  (570 224)  routing T_11_14.bot_op_3 <X> T_11_14.lc_trk_g0_3
 (26 0)  (572 224)  (572 224)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 224)  (573 224)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 224)  (576 224)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 224)  (577 224)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 224)  (579 224)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (40 0)  (586 224)  (586 224)  LC_0 Logic Functioning bit
 (42 0)  (588 224)  (588 224)  LC_0 Logic Functioning bit
 (48 0)  (594 224)  (594 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (27 1)  (573 225)  (573 225)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (47 1)  (593 225)  (593 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (594 225)  (594 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (597 225)  (597 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (551 226)  (551 226)  routing T_11_14.sp4_h_r_9 <X> T_11_14.sp4_h_l_37
 (22 2)  (568 226)  (568 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 226)  (570 226)  routing T_11_14.top_op_7 <X> T_11_14.lc_trk_g0_7
 (28 2)  (574 226)  (574 226)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 226)  (579 226)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 226)  (580 226)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (41 2)  (587 226)  (587 226)  LC_1 Logic Functioning bit
 (50 2)  (596 226)  (596 226)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (599 226)  (599 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (550 227)  (550 227)  routing T_11_14.sp4_h_r_9 <X> T_11_14.sp4_h_l_37
 (21 3)  (567 227)  (567 227)  routing T_11_14.top_op_7 <X> T_11_14.lc_trk_g0_7
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 227)  (570 227)  routing T_11_14.bot_op_6 <X> T_11_14.lc_trk_g0_6
 (26 3)  (572 227)  (572 227)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 227)  (573 227)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 227)  (574 227)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (40 3)  (586 227)  (586 227)  LC_1 Logic Functioning bit
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (11 4)  (557 228)  (557 228)  routing T_11_14.sp4_h_l_46 <X> T_11_14.sp4_v_b_5
 (13 4)  (559 228)  (559 228)  routing T_11_14.sp4_h_l_46 <X> T_11_14.sp4_v_b_5
 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 228)  (574 228)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 228)  (575 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 228)  (576 228)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (42 4)  (588 228)  (588 228)  LC_2 Logic Functioning bit
 (43 4)  (589 228)  (589 228)  LC_2 Logic Functioning bit
 (48 4)  (594 228)  (594 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (596 228)  (596 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 229)  (546 229)  routing T_11_14.glb_netwk_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (5 5)  (551 229)  (551 229)  routing T_11_14.sp4_h_r_3 <X> T_11_14.sp4_v_b_3
 (12 5)  (558 229)  (558 229)  routing T_11_14.sp4_h_l_46 <X> T_11_14.sp4_v_b_5
 (27 5)  (573 229)  (573 229)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 229)  (574 229)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 229)  (576 229)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 229)  (577 229)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 229)  (582 229)  LC_2 Logic Functioning bit
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (38 5)  (584 229)  (584 229)  LC_2 Logic Functioning bit
 (40 5)  (586 229)  (586 229)  LC_2 Logic Functioning bit
 (41 5)  (587 229)  (587 229)  LC_2 Logic Functioning bit
 (14 6)  (560 230)  (560 230)  routing T_11_14.wire_logic_cluster/lc_4/out <X> T_11_14.lc_trk_g1_4
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 230)  (564 230)  routing T_11_14.wire_logic_cluster/lc_5/out <X> T_11_14.lc_trk_g1_5
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 230)  (570 230)  routing T_11_14.bot_op_7 <X> T_11_14.lc_trk_g1_7
 (25 6)  (571 230)  (571 230)  routing T_11_14.lft_op_6 <X> T_11_14.lc_trk_g1_6
 (27 6)  (573 230)  (573 230)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 230)  (577 230)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (38 6)  (584 230)  (584 230)  LC_3 Logic Functioning bit
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (48 6)  (594 230)  (594 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (596 230)  (596 230)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (568 231)  (568 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 231)  (570 231)  routing T_11_14.lft_op_6 <X> T_11_14.lc_trk_g1_6
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 231)  (582 231)  LC_3 Logic Functioning bit
 (38 7)  (584 231)  (584 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (43 7)  (589 231)  (589 231)  LC_3 Logic Functioning bit
 (14 8)  (560 232)  (560 232)  routing T_11_14.rgt_op_0 <X> T_11_14.lc_trk_g2_0
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 232)  (569 232)  routing T_11_14.sp4_h_r_27 <X> T_11_14.lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.sp4_h_r_27 <X> T_11_14.lc_trk_g2_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 232)  (582 232)  LC_4 Logic Functioning bit
 (37 8)  (583 232)  (583 232)  LC_4 Logic Functioning bit
 (38 8)  (584 232)  (584 232)  LC_4 Logic Functioning bit
 (39 8)  (585 232)  (585 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (51 8)  (597 232)  (597 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (561 233)  (561 233)  routing T_11_14.rgt_op_0 <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (567 233)  (567 233)  routing T_11_14.sp4_h_r_27 <X> T_11_14.lc_trk_g2_3
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (37 9)  (583 233)  (583 233)  LC_4 Logic Functioning bit
 (38 9)  (584 233)  (584 233)  LC_4 Logic Functioning bit
 (39 9)  (585 233)  (585 233)  LC_4 Logic Functioning bit
 (4 10)  (550 234)  (550 234)  routing T_11_14.sp4_v_b_10 <X> T_11_14.sp4_v_t_43
 (6 10)  (552 234)  (552 234)  routing T_11_14.sp4_v_b_10 <X> T_11_14.sp4_v_t_43
 (15 10)  (561 234)  (561 234)  routing T_11_14.tnl_op_5 <X> T_11_14.lc_trk_g2_5
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (570 234)  (570 234)  routing T_11_14.tnr_op_7 <X> T_11_14.lc_trk_g2_7
 (26 10)  (572 234)  (572 234)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (41 10)  (587 234)  (587 234)  LC_5 Logic Functioning bit
 (43 10)  (589 234)  (589 234)  LC_5 Logic Functioning bit
 (45 10)  (591 234)  (591 234)  LC_5 Logic Functioning bit
 (51 10)  (597 234)  (597 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (564 235)  (564 235)  routing T_11_14.tnl_op_5 <X> T_11_14.lc_trk_g2_5
 (26 11)  (572 235)  (572 235)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 235)  (573 235)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (40 11)  (586 235)  (586 235)  LC_5 Logic Functioning bit
 (42 11)  (588 235)  (588 235)  LC_5 Logic Functioning bit
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 236)  (569 236)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g3_3
 (24 12)  (570 236)  (570 236)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g3_3
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 236)  (576 236)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 236)  (577 236)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 236)  (579 236)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 236)  (581 236)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.input_2_6
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (37 12)  (583 236)  (583 236)  LC_6 Logic Functioning bit
 (38 12)  (584 236)  (584 236)  LC_6 Logic Functioning bit
 (40 12)  (586 236)  (586 236)  LC_6 Logic Functioning bit
 (41 12)  (587 236)  (587 236)  LC_6 Logic Functioning bit
 (42 12)  (588 236)  (588 236)  LC_6 Logic Functioning bit
 (43 12)  (589 236)  (589 236)  LC_6 Logic Functioning bit
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (570 237)  (570 237)  routing T_11_14.tnr_op_2 <X> T_11_14.lc_trk_g3_2
 (28 13)  (574 237)  (574 237)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 237)  (576 237)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 237)  (578 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (580 237)  (580 237)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.input_2_6
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (37 13)  (583 237)  (583 237)  LC_6 Logic Functioning bit
 (40 13)  (586 237)  (586 237)  LC_6 Logic Functioning bit
 (41 13)  (587 237)  (587 237)  LC_6 Logic Functioning bit
 (42 13)  (588 237)  (588 237)  LC_6 Logic Functioning bit
 (43 13)  (589 237)  (589 237)  LC_6 Logic Functioning bit
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 238)  (561 238)  routing T_11_14.tnr_op_5 <X> T_11_14.lc_trk_g3_5
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (572 238)  (572 238)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 238)  (574 238)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 238)  (575 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 238)  (577 238)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 238)  (580 238)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 238)  (583 238)  LC_7 Logic Functioning bit
 (39 14)  (585 238)  (585 238)  LC_7 Logic Functioning bit
 (40 14)  (586 238)  (586 238)  LC_7 Logic Functioning bit
 (41 14)  (587 238)  (587 238)  LC_7 Logic Functioning bit
 (42 14)  (588 238)  (588 238)  LC_7 Logic Functioning bit
 (43 14)  (589 238)  (589 238)  LC_7 Logic Functioning bit
 (0 15)  (546 239)  (546 239)  routing T_11_14.glb_netwk_2 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (11 15)  (557 239)  (557 239)  routing T_11_14.sp4_h_r_3 <X> T_11_14.sp4_h_l_46
 (13 15)  (559 239)  (559 239)  routing T_11_14.sp4_h_r_3 <X> T_11_14.sp4_h_l_46
 (26 15)  (572 239)  (572 239)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 239)  (582 239)  LC_7 Logic Functioning bit
 (37 15)  (583 239)  (583 239)  LC_7 Logic Functioning bit
 (38 15)  (584 239)  (584 239)  LC_7 Logic Functioning bit
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit
 (40 15)  (586 239)  (586 239)  LC_7 Logic Functioning bit
 (41 15)  (587 239)  (587 239)  LC_7 Logic Functioning bit
 (42 15)  (588 239)  (588 239)  LC_7 Logic Functioning bit
 (43 15)  (589 239)  (589 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (38 1)  (638 225)  (638 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (51 1)  (651 225)  (651 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (12 3)  (612 227)  (612 227)  routing T_12_14.sp4_h_l_39 <X> T_12_14.sp4_v_t_39
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (39 3)  (639 227)  (639 227)  LC_1 Logic Functioning bit
 (51 3)  (651 227)  (651 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (600 229)  (600 229)  routing T_12_14.glb_netwk_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (25 6)  (625 230)  (625 230)  routing T_12_14.sp12_h_l_5 <X> T_12_14.lc_trk_g1_6
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.sp12_h_l_5 <X> T_12_14.lc_trk_g1_6
 (25 7)  (625 231)  (625 231)  routing T_12_14.sp12_h_l_5 <X> T_12_14.lc_trk_g1_6
 (14 10)  (614 234)  (614 234)  routing T_12_14.sp4_h_r_36 <X> T_12_14.lc_trk_g2_4
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 234)  (633 234)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (46 10)  (646 234)  (646 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (651 234)  (651 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (652 234)  (652 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (615 235)  (615 235)  routing T_12_14.sp4_h_r_36 <X> T_12_14.lc_trk_g2_4
 (16 11)  (616 235)  (616 235)  routing T_12_14.sp4_h_r_36 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (38 11)  (638 235)  (638 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (51 11)  (651 235)  (651 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (652 235)  (652 235)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 239)  (600 239)  routing T_12_14.glb_netwk_2 <X> T_12_14.wire_logic_cluster/lc_7/s_r


LogicTile_13_14

 (16 0)  (670 224)  (670 224)  routing T_13_14.sp12_h_l_14 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (42 0)  (696 224)  (696 224)  LC_0 Logic Functioning bit
 (52 0)  (706 224)  (706 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (672 225)  (672 225)  routing T_13_14.sp12_h_l_14 <X> T_13_14.lc_trk_g0_1
 (28 1)  (682 225)  (682 225)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.input_2_0
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (675 227)  (675 227)  routing T_13_14.sp4_r_v_b_31 <X> T_13_14.lc_trk_g0_7
 (11 6)  (665 230)  (665 230)  routing T_13_14.sp4_h_r_11 <X> T_13_14.sp4_v_t_40
 (13 6)  (667 230)  (667 230)  routing T_13_14.sp4_h_r_11 <X> T_13_14.sp4_v_t_40
 (12 7)  (666 231)  (666 231)  routing T_13_14.sp4_h_r_11 <X> T_13_14.sp4_v_t_40
 (11 8)  (665 232)  (665 232)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_v_b_8
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (12 9)  (666 233)  (666 233)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_v_b_8
 (18 9)  (672 233)  (672 233)  routing T_13_14.sp4_r_v_b_33 <X> T_13_14.lc_trk_g2_1
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 233)  (679 233)  routing T_13_14.sp4_r_v_b_34 <X> T_13_14.lc_trk_g2_2
 (6 10)  (660 234)  (660 234)  routing T_13_14.sp4_v_b_3 <X> T_13_14.sp4_v_t_43
 (15 10)  (669 234)  (669 234)  routing T_13_14.sp4_h_l_24 <X> T_13_14.lc_trk_g2_5
 (16 10)  (670 234)  (670 234)  routing T_13_14.sp4_h_l_24 <X> T_13_14.lc_trk_g2_5
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.sp4_h_l_24 <X> T_13_14.lc_trk_g2_5
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (51 10)  (705 234)  (705 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (659 235)  (659 235)  routing T_13_14.sp4_v_b_3 <X> T_13_14.sp4_v_t_43
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (15 12)  (669 236)  (669 236)  routing T_13_14.sp4_h_r_41 <X> T_13_14.lc_trk_g3_1
 (16 12)  (670 236)  (670 236)  routing T_13_14.sp4_h_r_41 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.sp4_h_r_41 <X> T_13_14.lc_trk_g3_1
 (21 12)  (675 236)  (675 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (50 12)  (704 236)  (704 236)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (672 237)  (672 237)  routing T_13_14.sp4_h_r_41 <X> T_13_14.lc_trk_g3_1
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit


LogicTile_14_14

 (4 0)  (712 224)  (712 224)  routing T_14_14.sp4_h_l_43 <X> T_14_14.sp4_v_b_0
 (6 0)  (714 224)  (714 224)  routing T_14_14.sp4_h_l_43 <X> T_14_14.sp4_v_b_0
 (5 1)  (713 225)  (713 225)  routing T_14_14.sp4_h_l_43 <X> T_14_14.sp4_v_b_0
 (13 1)  (721 225)  (721 225)  routing T_14_14.sp4_v_t_44 <X> T_14_14.sp4_h_r_2
 (16 1)  (724 225)  (724 225)  routing T_14_14.sp12_h_r_8 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 229)  (708 229)  routing T_14_14.glb_netwk_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (5 6)  (713 230)  (713 230)  routing T_14_14.sp4_v_t_44 <X> T_14_14.sp4_h_l_38
 (12 6)  (720 230)  (720 230)  routing T_14_14.sp4_v_t_46 <X> T_14_14.sp4_h_l_40
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (46 6)  (754 230)  (754 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (4 7)  (712 231)  (712 231)  routing T_14_14.sp4_v_t_44 <X> T_14_14.sp4_h_l_38
 (6 7)  (714 231)  (714 231)  routing T_14_14.sp4_v_t_44 <X> T_14_14.sp4_h_l_38
 (11 7)  (719 231)  (719 231)  routing T_14_14.sp4_v_t_46 <X> T_14_14.sp4_h_l_40
 (13 7)  (721 231)  (721 231)  routing T_14_14.sp4_v_t_46 <X> T_14_14.sp4_h_l_40
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (46 7)  (754 231)  (754 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (755 231)  (755 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (756 231)  (756 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 238)  (713 238)  routing T_14_14.sp4_h_r_6 <X> T_14_14.sp4_h_l_44
 (8 14)  (716 238)  (716 238)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_h_l_47
 (10 14)  (718 238)  (718 238)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_h_l_47
 (0 15)  (708 239)  (708 239)  routing T_14_14.glb_netwk_2 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 239)  (712 239)  routing T_14_14.sp4_h_r_6 <X> T_14_14.sp4_h_l_44


LogicTile_15_14

 (11 2)  (773 226)  (773 226)  routing T_15_14.sp4_h_l_44 <X> T_15_14.sp4_v_t_39
 (5 14)  (767 238)  (767 238)  routing T_15_14.sp4_v_t_44 <X> T_15_14.sp4_h_l_44
 (6 15)  (768 239)  (768 239)  routing T_15_14.sp4_v_t_44 <X> T_15_14.sp4_h_l_44


LogicTile_19_14

 (16 3)  (998 227)  (998 227)  routing T_19_14.sp12_h_r_12 <X> T_19_14.lc_trk_g0_4
 (17 3)  (999 227)  (999 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 6)  (1008 230)  (1008 230)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 230)  (1012 230)  routing T_19_14.lc_trk_g0_4 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 230)  (1015 230)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 230)  (1016 230)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 230)  (1018 230)  LC_3 Logic Functioning bit
 (43 6)  (1025 230)  (1025 230)  LC_3 Logic Functioning bit
 (48 6)  (1030 230)  (1030 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (1008 231)  (1008 231)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 231)  (1010 231)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 231)  (1014 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1015 231)  (1015 231)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.input_2_3
 (34 7)  (1016 231)  (1016 231)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.input_2_3
 (36 7)  (1018 231)  (1018 231)  LC_3 Logic Functioning bit
 (37 7)  (1019 231)  (1019 231)  LC_3 Logic Functioning bit
 (38 7)  (1020 231)  (1020 231)  LC_3 Logic Functioning bit
 (42 7)  (1024 231)  (1024 231)  LC_3 Logic Functioning bit
 (22 10)  (1004 234)  (1004 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1005 234)  (1005 234)  routing T_19_14.sp4_v_b_47 <X> T_19_14.lc_trk_g2_7
 (24 10)  (1006 234)  (1006 234)  routing T_19_14.sp4_v_b_47 <X> T_19_14.lc_trk_g2_7
 (15 12)  (997 236)  (997 236)  routing T_19_14.sp4_v_t_28 <X> T_19_14.lc_trk_g3_1
 (16 12)  (998 236)  (998 236)  routing T_19_14.sp4_v_t_28 <X> T_19_14.lc_trk_g3_1
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (17 13)  (999 237)  (999 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


LogicTile_22_14

 (4 8)  (1148 232)  (1148 232)  routing T_22_14.sp4_v_t_43 <X> T_22_14.sp4_v_b_6
 (5 8)  (1149 232)  (1149 232)  routing T_22_14.sp4_v_t_43 <X> T_22_14.sp4_h_r_6


LogicTile_23_14

 (12 0)  (1210 224)  (1210 224)  routing T_23_14.sp4_v_t_39 <X> T_23_14.sp4_h_r_2
 (22 1)  (1220 225)  (1220 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1221 225)  (1221 225)  routing T_23_14.sp4_h_r_2 <X> T_23_14.lc_trk_g0_2
 (24 1)  (1222 225)  (1222 225)  routing T_23_14.sp4_h_r_2 <X> T_23_14.lc_trk_g0_2
 (25 1)  (1223 225)  (1223 225)  routing T_23_14.sp4_h_r_2 <X> T_23_14.lc_trk_g0_2
 (17 4)  (1215 228)  (1215 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1216 228)  (1216 228)  routing T_23_14.bnr_op_1 <X> T_23_14.lc_trk_g1_1
 (18 5)  (1216 229)  (1216 229)  routing T_23_14.bnr_op_1 <X> T_23_14.lc_trk_g1_1
 (22 5)  (1220 229)  (1220 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1221 229)  (1221 229)  routing T_23_14.sp4_h_r_2 <X> T_23_14.lc_trk_g1_2
 (24 5)  (1222 229)  (1222 229)  routing T_23_14.sp4_h_r_2 <X> T_23_14.lc_trk_g1_2
 (25 5)  (1223 229)  (1223 229)  routing T_23_14.sp4_h_r_2 <X> T_23_14.lc_trk_g1_2
 (6 6)  (1204 230)  (1204 230)  routing T_23_14.sp4_v_b_0 <X> T_23_14.sp4_v_t_38
 (5 7)  (1203 231)  (1203 231)  routing T_23_14.sp4_v_b_0 <X> T_23_14.sp4_v_t_38
 (15 10)  (1213 234)  (1213 234)  routing T_23_14.rgt_op_5 <X> T_23_14.lc_trk_g2_5
 (17 10)  (1215 234)  (1215 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1216 234)  (1216 234)  routing T_23_14.rgt_op_5 <X> T_23_14.lc_trk_g2_5
 (21 10)  (1219 234)  (1219 234)  routing T_23_14.wire_logic_cluster/lc_7/out <X> T_23_14.lc_trk_g2_7
 (22 10)  (1220 234)  (1220 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1223 234)  (1223 234)  routing T_23_14.rgt_op_6 <X> T_23_14.lc_trk_g2_6
 (28 10)  (1226 234)  (1226 234)  routing T_23_14.lc_trk_g2_6 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 234)  (1227 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 234)  (1228 234)  routing T_23_14.lc_trk_g2_6 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 234)  (1230 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 234)  (1232 234)  routing T_23_14.lc_trk_g1_1 <X> T_23_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 234)  (1235 234)  LC_5 Logic Functioning bit
 (38 10)  (1236 234)  (1236 234)  LC_5 Logic Functioning bit
 (40 10)  (1238 234)  (1238 234)  LC_5 Logic Functioning bit
 (41 10)  (1239 234)  (1239 234)  LC_5 Logic Functioning bit
 (42 10)  (1240 234)  (1240 234)  LC_5 Logic Functioning bit
 (15 11)  (1213 235)  (1213 235)  routing T_23_14.sp4_v_t_33 <X> T_23_14.lc_trk_g2_4
 (16 11)  (1214 235)  (1214 235)  routing T_23_14.sp4_v_t_33 <X> T_23_14.lc_trk_g2_4
 (17 11)  (1215 235)  (1215 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1220 235)  (1220 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1222 235)  (1222 235)  routing T_23_14.rgt_op_6 <X> T_23_14.lc_trk_g2_6
 (26 11)  (1224 235)  (1224 235)  routing T_23_14.lc_trk_g1_2 <X> T_23_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 235)  (1225 235)  routing T_23_14.lc_trk_g1_2 <X> T_23_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 235)  (1227 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 235)  (1228 235)  routing T_23_14.lc_trk_g2_6 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (1230 235)  (1230 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1231 235)  (1231 235)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.input_2_5
 (34 11)  (1232 235)  (1232 235)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.input_2_5
 (35 11)  (1233 235)  (1233 235)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.input_2_5
 (39 11)  (1237 235)  (1237 235)  LC_5 Logic Functioning bit
 (40 11)  (1238 235)  (1238 235)  LC_5 Logic Functioning bit
 (41 11)  (1239 235)  (1239 235)  LC_5 Logic Functioning bit
 (28 12)  (1226 236)  (1226 236)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 236)  (1227 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 236)  (1228 236)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 236)  (1229 236)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 236)  (1230 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 236)  (1231 236)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 236)  (1234 236)  LC_6 Logic Functioning bit
 (38 12)  (1236 236)  (1236 236)  LC_6 Logic Functioning bit
 (39 12)  (1237 236)  (1237 236)  LC_6 Logic Functioning bit
 (40 12)  (1238 236)  (1238 236)  LC_6 Logic Functioning bit
 (41 12)  (1239 236)  (1239 236)  LC_6 Logic Functioning bit
 (48 12)  (1246 236)  (1246 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (1248 236)  (1248 236)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1212 237)  (1212 237)  routing T_23_14.sp4_r_v_b_40 <X> T_23_14.lc_trk_g3_0
 (17 13)  (1215 237)  (1215 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1220 237)  (1220 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1223 237)  (1223 237)  routing T_23_14.sp4_r_v_b_42 <X> T_23_14.lc_trk_g3_2
 (26 13)  (1224 237)  (1224 237)  routing T_23_14.lc_trk_g0_2 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 237)  (1227 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 237)  (1229 237)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (1235 237)  (1235 237)  LC_6 Logic Functioning bit
 (38 13)  (1236 237)  (1236 237)  LC_6 Logic Functioning bit
 (41 13)  (1239 237)  (1239 237)  LC_6 Logic Functioning bit
 (6 14)  (1204 238)  (1204 238)  routing T_23_14.sp4_v_b_6 <X> T_23_14.sp4_v_t_44
 (15 14)  (1213 238)  (1213 238)  routing T_23_14.sp4_v_t_32 <X> T_23_14.lc_trk_g3_5
 (16 14)  (1214 238)  (1214 238)  routing T_23_14.sp4_v_t_32 <X> T_23_14.lc_trk_g3_5
 (17 14)  (1215 238)  (1215 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (1225 238)  (1225 238)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 238)  (1226 238)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 238)  (1227 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 238)  (1228 238)  routing T_23_14.lc_trk_g3_5 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 238)  (1229 238)  routing T_23_14.lc_trk_g2_4 <X> T_23_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 238)  (1230 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 238)  (1231 238)  routing T_23_14.lc_trk_g2_4 <X> T_23_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 238)  (1234 238)  LC_7 Logic Functioning bit
 (37 14)  (1235 238)  (1235 238)  LC_7 Logic Functioning bit
 (38 14)  (1236 238)  (1236 238)  LC_7 Logic Functioning bit
 (39 14)  (1237 238)  (1237 238)  LC_7 Logic Functioning bit
 (41 14)  (1239 238)  (1239 238)  LC_7 Logic Functioning bit
 (43 14)  (1241 238)  (1241 238)  LC_7 Logic Functioning bit
 (5 15)  (1203 239)  (1203 239)  routing T_23_14.sp4_v_b_6 <X> T_23_14.sp4_v_t_44
 (27 15)  (1225 239)  (1225 239)  routing T_23_14.lc_trk_g3_0 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 239)  (1226 239)  routing T_23_14.lc_trk_g3_0 <X> T_23_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 239)  (1227 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (1234 239)  (1234 239)  LC_7 Logic Functioning bit
 (38 15)  (1236 239)  (1236 239)  LC_7 Logic Functioning bit


LogicTile_24_14

 (4 0)  (1256 224)  (1256 224)  routing T_24_14.sp4_v_t_41 <X> T_24_14.sp4_v_b_0
 (6 0)  (1258 224)  (1258 224)  routing T_24_14.sp4_v_t_41 <X> T_24_14.sp4_v_b_0
 (22 0)  (1274 224)  (1274 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (1279 224)  (1279 224)  routing T_24_14.lc_trk_g1_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 224)  (1281 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 224)  (1282 224)  routing T_24_14.lc_trk_g1_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 224)  (1283 224)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 224)  (1284 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 224)  (1285 224)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 224)  (1288 224)  LC_0 Logic Functioning bit
 (37 0)  (1289 224)  (1289 224)  LC_0 Logic Functioning bit
 (38 0)  (1290 224)  (1290 224)  LC_0 Logic Functioning bit
 (39 0)  (1291 224)  (1291 224)  LC_0 Logic Functioning bit
 (41 0)  (1293 224)  (1293 224)  LC_0 Logic Functioning bit
 (43 0)  (1295 224)  (1295 224)  LC_0 Logic Functioning bit
 (21 1)  (1273 225)  (1273 225)  routing T_24_14.sp4_r_v_b_32 <X> T_24_14.lc_trk_g0_3
 (28 1)  (1280 225)  (1280 225)  routing T_24_14.lc_trk_g2_0 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 225)  (1281 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 225)  (1282 225)  routing T_24_14.lc_trk_g1_6 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 225)  (1283 225)  routing T_24_14.lc_trk_g2_7 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 225)  (1288 225)  LC_0 Logic Functioning bit
 (38 1)  (1290 225)  (1290 225)  LC_0 Logic Functioning bit
 (14 2)  (1266 226)  (1266 226)  routing T_24_14.bnr_op_4 <X> T_24_14.lc_trk_g0_4
 (14 3)  (1266 227)  (1266 227)  routing T_24_14.bnr_op_4 <X> T_24_14.lc_trk_g0_4
 (17 3)  (1269 227)  (1269 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 7)  (1274 231)  (1274 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (8 8)  (1260 232)  (1260 232)  routing T_24_14.sp4_v_b_1 <X> T_24_14.sp4_h_r_7
 (9 8)  (1261 232)  (1261 232)  routing T_24_14.sp4_v_b_1 <X> T_24_14.sp4_h_r_7
 (10 8)  (1262 232)  (1262 232)  routing T_24_14.sp4_v_b_1 <X> T_24_14.sp4_h_r_7
 (8 9)  (1260 233)  (1260 233)  routing T_24_14.sp4_v_t_41 <X> T_24_14.sp4_v_b_7
 (10 9)  (1262 233)  (1262 233)  routing T_24_14.sp4_v_t_41 <X> T_24_14.sp4_v_b_7
 (15 9)  (1267 233)  (1267 233)  routing T_24_14.sp4_v_t_29 <X> T_24_14.lc_trk_g2_0
 (16 9)  (1268 233)  (1268 233)  routing T_24_14.sp4_v_t_29 <X> T_24_14.lc_trk_g2_0
 (17 9)  (1269 233)  (1269 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (17 10)  (1269 234)  (1269 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1274 234)  (1274 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1275 234)  (1275 234)  routing T_24_14.sp4_h_r_31 <X> T_24_14.lc_trk_g2_7
 (24 10)  (1276 234)  (1276 234)  routing T_24_14.sp4_h_r_31 <X> T_24_14.lc_trk_g2_7
 (26 10)  (1278 234)  (1278 234)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (1281 234)  (1281 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 234)  (1282 234)  routing T_24_14.lc_trk_g0_4 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 234)  (1284 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 234)  (1285 234)  routing T_24_14.lc_trk_g2_0 <X> T_24_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 234)  (1288 234)  LC_5 Logic Functioning bit
 (38 10)  (1290 234)  (1290 234)  LC_5 Logic Functioning bit
 (41 10)  (1293 234)  (1293 234)  LC_5 Logic Functioning bit
 (43 10)  (1295 234)  (1295 234)  LC_5 Logic Functioning bit
 (18 11)  (1270 235)  (1270 235)  routing T_24_14.sp4_r_v_b_37 <X> T_24_14.lc_trk_g2_5
 (21 11)  (1273 235)  (1273 235)  routing T_24_14.sp4_h_r_31 <X> T_24_14.lc_trk_g2_7
 (26 11)  (1278 235)  (1278 235)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 235)  (1279 235)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 235)  (1280 235)  routing T_24_14.lc_trk_g3_6 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 235)  (1281 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (1289 235)  (1289 235)  LC_5 Logic Functioning bit
 (39 11)  (1291 235)  (1291 235)  LC_5 Logic Functioning bit
 (41 11)  (1293 235)  (1293 235)  LC_5 Logic Functioning bit
 (43 11)  (1295 235)  (1295 235)  LC_5 Logic Functioning bit
 (28 12)  (1280 236)  (1280 236)  routing T_24_14.lc_trk_g2_5 <X> T_24_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 236)  (1281 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 236)  (1282 236)  routing T_24_14.lc_trk_g2_5 <X> T_24_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 236)  (1284 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 236)  (1288 236)  LC_6 Logic Functioning bit
 (37 12)  (1289 236)  (1289 236)  LC_6 Logic Functioning bit
 (38 12)  (1290 236)  (1290 236)  LC_6 Logic Functioning bit
 (39 12)  (1291 236)  (1291 236)  LC_6 Logic Functioning bit
 (41 12)  (1293 236)  (1293 236)  LC_6 Logic Functioning bit
 (43 12)  (1295 236)  (1295 236)  LC_6 Logic Functioning bit
 (28 13)  (1280 237)  (1280 237)  routing T_24_14.lc_trk_g2_0 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 237)  (1281 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 237)  (1283 237)  routing T_24_14.lc_trk_g0_3 <X> T_24_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 237)  (1288 237)  LC_6 Logic Functioning bit
 (38 13)  (1290 237)  (1290 237)  LC_6 Logic Functioning bit
 (22 15)  (1274 239)  (1274 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 239)  (1277 239)  routing T_24_14.sp4_r_v_b_46 <X> T_24_14.lc_trk_g3_6


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 224)  (1331 224)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 225)  (1328 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 225)  (1329 225)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (24 1)  (1330 225)  (1330 225)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (25 1)  (1331 225)  (1331 225)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (19 2)  (1325 226)  (1325 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 227)  (1320 227)  routing T_25_14.sp4_r_v_b_28 <X> T_25_14.lc_trk_g0_4
 (17 3)  (1323 227)  (1323 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (6 4)  (1312 228)  (1312 228)  routing T_25_14.sp4_v_t_37 <X> T_25_14.sp4_v_b_3
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g0_2 <X> T_25_14.wire_bram/ram/WCLKE
 (5 5)  (1311 229)  (1311 229)  routing T_25_14.sp4_v_t_37 <X> T_25_14.sp4_v_b_3
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (6 6)  (1312 230)  (1312 230)  routing T_25_14.sp4_v_b_0 <X> T_25_14.sp4_v_t_38
 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (5 7)  (1311 231)  (1311 231)  routing T_25_14.sp4_v_b_0 <X> T_25_14.sp4_v_t_38
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (9 7)  (1315 231)  (1315 231)  routing T_25_14.sp4_v_b_8 <X> T_25_14.sp4_v_t_41
 (10 7)  (1316 231)  (1316 231)  routing T_25_14.sp4_v_b_8 <X> T_25_14.sp4_v_t_41
 (21 8)  (1327 232)  (1327 232)  routing T_25_14.sp4_h_l_30 <X> T_25_14.lc_trk_g2_3
 (22 8)  (1328 232)  (1328 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 232)  (1329 232)  routing T_25_14.sp4_h_l_30 <X> T_25_14.lc_trk_g2_3
 (24 8)  (1330 232)  (1330 232)  routing T_25_14.sp4_h_l_30 <X> T_25_14.lc_trk_g2_3
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 232)  (1345 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 9)  (1327 233)  (1327 233)  routing T_25_14.sp4_h_l_30 <X> T_25_14.lc_trk_g2_3
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.wire_bram/ram/WDATA_3
 (11 10)  (1317 234)  (1317 234)  routing T_25_14.sp4_v_b_5 <X> T_25_14.sp4_v_t_45
 (12 11)  (1318 235)  (1318 235)  routing T_25_14.sp4_v_b_5 <X> T_25_14.sp4_v_t_45
 (9 13)  (1315 237)  (1315 237)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_v_b_10
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g0_4 <X> T_25_14.wire_bram/ram/WE


LogicTile_26_14

 (8 10)  (1356 234)  (1356 234)  routing T_26_14.sp4_v_t_36 <X> T_26_14.sp4_h_l_42
 (9 10)  (1357 234)  (1357 234)  routing T_26_14.sp4_v_t_36 <X> T_26_14.sp4_h_l_42
 (10 10)  (1358 234)  (1358 234)  routing T_26_14.sp4_v_t_36 <X> T_26_14.sp4_h_l_42


LogicTile_3_13

 (26 0)  (152 208)  (152 208)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 208)  (153 208)  routing T_3_13.lc_trk_g3_0 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 208)  (154 208)  routing T_3_13.lc_trk_g3_0 <X> T_3_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 208)  (155 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (158 208)  (158 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 208)  (159 208)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 208)  (160 208)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 208)  (161 208)  routing T_3_13.lc_trk_g2_4 <X> T_3_13.input_2_0
 (39 0)  (165 208)  (165 208)  LC_0 Logic Functioning bit
 (40 0)  (166 208)  (166 208)  LC_0 Logic Functioning bit
 (42 0)  (168 208)  (168 208)  LC_0 Logic Functioning bit
 (43 0)  (169 208)  (169 208)  LC_0 Logic Functioning bit
 (26 1)  (152 209)  (152 209)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 209)  (154 209)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 209)  (155 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 209)  (157 209)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 209)  (158 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (159 209)  (159 209)  routing T_3_13.lc_trk_g2_4 <X> T_3_13.input_2_0
 (37 1)  (163 209)  (163 209)  LC_0 Logic Functioning bit
 (39 1)  (165 209)  (165 209)  LC_0 Logic Functioning bit
 (40 1)  (166 209)  (166 209)  LC_0 Logic Functioning bit
 (41 1)  (167 209)  (167 209)  LC_0 Logic Functioning bit
 (14 10)  (140 218)  (140 218)  routing T_3_13.sp4_h_r_36 <X> T_3_13.lc_trk_g2_4
 (25 10)  (151 218)  (151 218)  routing T_3_13.sp4_h_r_38 <X> T_3_13.lc_trk_g2_6
 (15 11)  (141 219)  (141 219)  routing T_3_13.sp4_h_r_36 <X> T_3_13.lc_trk_g2_4
 (16 11)  (142 219)  (142 219)  routing T_3_13.sp4_h_r_36 <X> T_3_13.lc_trk_g2_4
 (17 11)  (143 219)  (143 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (148 219)  (148 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (149 219)  (149 219)  routing T_3_13.sp4_h_r_38 <X> T_3_13.lc_trk_g2_6
 (24 11)  (150 219)  (150 219)  routing T_3_13.sp4_h_r_38 <X> T_3_13.lc_trk_g2_6
 (14 12)  (140 220)  (140 220)  routing T_3_13.sp4_h_r_40 <X> T_3_13.lc_trk_g3_0
 (25 12)  (151 220)  (151 220)  routing T_3_13.sp4_h_r_42 <X> T_3_13.lc_trk_g3_2
 (26 12)  (152 220)  (152 220)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 220)  (153 220)  routing T_3_13.lc_trk_g3_0 <X> T_3_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 220)  (154 220)  routing T_3_13.lc_trk_g3_0 <X> T_3_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 220)  (155 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (158 220)  (158 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 220)  (159 220)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 220)  (160 220)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (161 220)  (161 220)  routing T_3_13.lc_trk_g2_4 <X> T_3_13.input_2_6
 (39 12)  (165 220)  (165 220)  LC_6 Logic Functioning bit
 (40 12)  (166 220)  (166 220)  LC_6 Logic Functioning bit
 (41 12)  (167 220)  (167 220)  LC_6 Logic Functioning bit
 (14 13)  (140 221)  (140 221)  routing T_3_13.sp4_h_r_40 <X> T_3_13.lc_trk_g3_0
 (15 13)  (141 221)  (141 221)  routing T_3_13.sp4_h_r_40 <X> T_3_13.lc_trk_g3_0
 (16 13)  (142 221)  (142 221)  routing T_3_13.sp4_h_r_40 <X> T_3_13.lc_trk_g3_0
 (17 13)  (143 221)  (143 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (148 221)  (148 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (149 221)  (149 221)  routing T_3_13.sp4_h_r_42 <X> T_3_13.lc_trk_g3_2
 (24 13)  (150 221)  (150 221)  routing T_3_13.sp4_h_r_42 <X> T_3_13.lc_trk_g3_2
 (25 13)  (151 221)  (151 221)  routing T_3_13.sp4_h_r_42 <X> T_3_13.lc_trk_g3_2
 (26 13)  (152 221)  (152 221)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 221)  (154 221)  routing T_3_13.lc_trk_g2_6 <X> T_3_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 221)  (155 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 221)  (157 221)  routing T_3_13.lc_trk_g3_2 <X> T_3_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 221)  (158 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (159 221)  (159 221)  routing T_3_13.lc_trk_g2_4 <X> T_3_13.input_2_6
 (36 13)  (162 221)  (162 221)  LC_6 Logic Functioning bit
 (37 13)  (163 221)  (163 221)  LC_6 Logic Functioning bit
 (38 13)  (164 221)  (164 221)  LC_6 Logic Functioning bit
 (40 13)  (166 221)  (166 221)  LC_6 Logic Functioning bit
 (42 13)  (168 221)  (168 221)  LC_6 Logic Functioning bit


LogicTile_4_13

 (15 0)  (195 208)  (195 208)  routing T_4_13.sp4_h_r_9 <X> T_4_13.lc_trk_g0_1
 (16 0)  (196 208)  (196 208)  routing T_4_13.sp4_h_r_9 <X> T_4_13.lc_trk_g0_1
 (17 0)  (197 208)  (197 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (198 208)  (198 208)  routing T_4_13.sp4_h_r_9 <X> T_4_13.lc_trk_g0_1
 (26 0)  (206 208)  (206 208)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (209 208)  (209 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 208)  (211 208)  routing T_4_13.lc_trk_g1_4 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 208)  (212 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (214 208)  (214 208)  routing T_4_13.lc_trk_g1_4 <X> T_4_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 208)  (215 208)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.input_2_0
 (37 0)  (217 208)  (217 208)  LC_0 Logic Functioning bit
 (39 0)  (219 208)  (219 208)  LC_0 Logic Functioning bit
 (40 0)  (220 208)  (220 208)  LC_0 Logic Functioning bit
 (41 0)  (221 208)  (221 208)  LC_0 Logic Functioning bit
 (42 0)  (222 208)  (222 208)  LC_0 Logic Functioning bit
 (26 1)  (206 209)  (206 209)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 209)  (207 209)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 209)  (209 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 209)  (212 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (214 209)  (214 209)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.input_2_0
 (38 1)  (218 209)  (218 209)  LC_0 Logic Functioning bit
 (41 1)  (221 209)  (221 209)  LC_0 Logic Functioning bit
 (42 1)  (222 209)  (222 209)  LC_0 Logic Functioning bit
 (8 2)  (188 210)  (188 210)  routing T_4_13.sp4_h_r_5 <X> T_4_13.sp4_h_l_36
 (10 2)  (190 210)  (190 210)  routing T_4_13.sp4_h_r_5 <X> T_4_13.sp4_h_l_36
 (27 2)  (207 210)  (207 210)  routing T_4_13.lc_trk_g1_1 <X> T_4_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 210)  (209 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (211 210)  (211 210)  routing T_4_13.lc_trk_g0_4 <X> T_4_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 210)  (212 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (221 210)  (221 210)  LC_1 Logic Functioning bit
 (43 2)  (223 210)  (223 210)  LC_1 Logic Functioning bit
 (48 2)  (228 210)  (228 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (17 3)  (197 211)  (197 211)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (41 3)  (221 211)  (221 211)  LC_1 Logic Functioning bit
 (43 3)  (223 211)  (223 211)  LC_1 Logic Functioning bit
 (16 4)  (196 212)  (196 212)  routing T_4_13.sp12_h_r_9 <X> T_4_13.lc_trk_g1_1
 (17 4)  (197 212)  (197 212)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (12 5)  (192 213)  (192 213)  routing T_4_13.sp4_h_r_5 <X> T_4_13.sp4_v_b_5
 (1 6)  (181 214)  (181 214)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (195 214)  (195 214)  routing T_4_13.sp4_h_r_5 <X> T_4_13.lc_trk_g1_5
 (16 6)  (196 214)  (196 214)  routing T_4_13.sp4_h_r_5 <X> T_4_13.lc_trk_g1_5
 (17 6)  (197 214)  (197 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (202 214)  (202 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (203 214)  (203 214)  routing T_4_13.sp4_h_r_7 <X> T_4_13.lc_trk_g1_7
 (24 6)  (204 214)  (204 214)  routing T_4_13.sp4_h_r_7 <X> T_4_13.lc_trk_g1_7
 (1 7)  (181 215)  (181 215)  routing T_4_13.glb_netwk_4 <X> T_4_13.glb2local_0
 (4 7)  (184 215)  (184 215)  routing T_4_13.sp4_h_r_7 <X> T_4_13.sp4_h_l_38
 (6 7)  (186 215)  (186 215)  routing T_4_13.sp4_h_r_7 <X> T_4_13.sp4_h_l_38
 (11 7)  (191 215)  (191 215)  routing T_4_13.sp4_h_r_9 <X> T_4_13.sp4_h_l_40
 (13 7)  (193 215)  (193 215)  routing T_4_13.sp4_h_r_9 <X> T_4_13.sp4_h_l_40
 (14 7)  (194 215)  (194 215)  routing T_4_13.sp4_h_r_4 <X> T_4_13.lc_trk_g1_4
 (15 7)  (195 215)  (195 215)  routing T_4_13.sp4_h_r_4 <X> T_4_13.lc_trk_g1_4
 (16 7)  (196 215)  (196 215)  routing T_4_13.sp4_h_r_4 <X> T_4_13.lc_trk_g1_4
 (17 7)  (197 215)  (197 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (198 215)  (198 215)  routing T_4_13.sp4_h_r_5 <X> T_4_13.lc_trk_g1_5
 (21 7)  (201 215)  (201 215)  routing T_4_13.sp4_h_r_7 <X> T_4_13.lc_trk_g1_7
 (10 9)  (190 217)  (190 217)  routing T_4_13.sp4_h_r_2 <X> T_4_13.sp4_v_b_7
 (9 10)  (189 218)  (189 218)  routing T_4_13.sp4_h_r_4 <X> T_4_13.sp4_h_l_42
 (10 10)  (190 218)  (190 218)  routing T_4_13.sp4_h_r_4 <X> T_4_13.sp4_h_l_42
 (26 10)  (206 218)  (206 218)  routing T_4_13.lc_trk_g1_4 <X> T_4_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 218)  (207 218)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 218)  (209 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 218)  (210 218)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 218)  (211 218)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 218)  (212 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 218)  (214 218)  routing T_4_13.lc_trk_g1_5 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (40 10)  (220 218)  (220 218)  LC_5 Logic Functioning bit
 (41 10)  (221 218)  (221 218)  LC_5 Logic Functioning bit
 (42 10)  (222 218)  (222 218)  LC_5 Logic Functioning bit
 (27 11)  (207 219)  (207 219)  routing T_4_13.lc_trk_g1_4 <X> T_4_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 219)  (209 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 219)  (210 219)  routing T_4_13.lc_trk_g1_7 <X> T_4_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (212 219)  (212 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (217 219)  (217 219)  LC_5 Logic Functioning bit
 (38 11)  (218 219)  (218 219)  LC_5 Logic Functioning bit
 (40 11)  (220 219)  (220 219)  LC_5 Logic Functioning bit
 (42 11)  (222 219)  (222 219)  LC_5 Logic Functioning bit
 (6 12)  (186 220)  (186 220)  routing T_4_13.sp4_h_r_4 <X> T_4_13.sp4_v_b_9


LogicTile_7_13

 (22 4)  (364 212)  (364 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (365 212)  (365 212)  routing T_7_13.sp12_h_l_16 <X> T_7_13.lc_trk_g1_3
 (21 5)  (363 213)  (363 213)  routing T_7_13.sp12_h_l_16 <X> T_7_13.lc_trk_g1_3
 (15 6)  (357 214)  (357 214)  routing T_7_13.sp4_h_r_13 <X> T_7_13.lc_trk_g1_5
 (16 6)  (358 214)  (358 214)  routing T_7_13.sp4_h_r_13 <X> T_7_13.lc_trk_g1_5
 (17 6)  (359 214)  (359 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (360 214)  (360 214)  routing T_7_13.sp4_h_r_13 <X> T_7_13.lc_trk_g1_5
 (17 10)  (359 218)  (359 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (360 219)  (360 219)  routing T_7_13.sp4_r_v_b_37 <X> T_7_13.lc_trk_g2_5
 (26 14)  (368 222)  (368 222)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (369 222)  (369 222)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 222)  (371 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 222)  (372 222)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 222)  (374 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 222)  (376 222)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 222)  (377 222)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.input_2_7
 (37 14)  (379 222)  (379 222)  LC_7 Logic Functioning bit
 (39 14)  (381 222)  (381 222)  LC_7 Logic Functioning bit
 (40 14)  (382 222)  (382 222)  LC_7 Logic Functioning bit
 (42 14)  (384 222)  (384 222)  LC_7 Logic Functioning bit
 (15 15)  (357 223)  (357 223)  routing T_7_13.sp4_v_t_33 <X> T_7_13.lc_trk_g3_4
 (16 15)  (358 223)  (358 223)  routing T_7_13.sp4_v_t_33 <X> T_7_13.lc_trk_g3_4
 (17 15)  (359 223)  (359 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (28 15)  (370 223)  (370 223)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 223)  (371 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 223)  (373 223)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 223)  (374 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (375 223)  (375 223)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.input_2_7
 (34 15)  (376 223)  (376 223)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.input_2_7
 (36 15)  (378 223)  (378 223)  LC_7 Logic Functioning bit
 (38 15)  (380 223)  (380 223)  LC_7 Logic Functioning bit
 (40 15)  (382 223)  (382 223)  LC_7 Logic Functioning bit
 (41 15)  (383 223)  (383 223)  LC_7 Logic Functioning bit
 (43 15)  (385 223)  (385 223)  LC_7 Logic Functioning bit
 (51 15)  (393 223)  (393 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_8_13

 (13 3)  (409 211)  (409 211)  routing T_8_13.sp4_v_b_9 <X> T_8_13.sp4_h_l_39
 (10 6)  (406 214)  (406 214)  routing T_8_13.sp4_v_b_11 <X> T_8_13.sp4_h_l_41
 (12 6)  (408 214)  (408 214)  routing T_8_13.sp4_v_b_5 <X> T_8_13.sp4_h_l_40
 (9 10)  (405 218)  (405 218)  routing T_8_13.sp4_v_b_7 <X> T_8_13.sp4_h_l_42
 (5 14)  (401 222)  (401 222)  routing T_8_13.sp4_v_b_9 <X> T_8_13.sp4_h_l_44


LogicTile_9_13

 (17 0)  (455 208)  (455 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 208)  (456 208)  routing T_9_13.wire_logic_cluster/lc_1/out <X> T_9_13.lc_trk_g0_1
 (29 0)  (467 208)  (467 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 208)  (470 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 208)  (472 208)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 208)  (475 208)  LC_0 Logic Functioning bit
 (39 0)  (477 208)  (477 208)  LC_0 Logic Functioning bit
 (40 0)  (478 208)  (478 208)  LC_0 Logic Functioning bit
 (42 0)  (480 208)  (480 208)  LC_0 Logic Functioning bit
 (22 1)  (460 209)  (460 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (462 209)  (462 209)  routing T_9_13.bot_op_2 <X> T_9_13.lc_trk_g0_2
 (26 1)  (464 209)  (464 209)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 209)  (466 209)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 209)  (467 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 209)  (474 209)  LC_0 Logic Functioning bit
 (38 1)  (476 209)  (476 209)  LC_0 Logic Functioning bit
 (41 1)  (479 209)  (479 209)  LC_0 Logic Functioning bit
 (43 1)  (481 209)  (481 209)  LC_0 Logic Functioning bit
 (31 2)  (469 210)  (469 210)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 210)  (470 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (476 210)  (476 210)  LC_1 Logic Functioning bit
 (39 2)  (477 210)  (477 210)  LC_1 Logic Functioning bit
 (42 2)  (480 210)  (480 210)  LC_1 Logic Functioning bit
 (43 2)  (481 210)  (481 210)  LC_1 Logic Functioning bit
 (50 2)  (488 210)  (488 210)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (452 211)  (452 211)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g0_4
 (15 3)  (453 211)  (453 211)  routing T_9_13.top_op_4 <X> T_9_13.lc_trk_g0_4
 (17 3)  (455 211)  (455 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (38 3)  (476 211)  (476 211)  LC_1 Logic Functioning bit
 (39 3)  (477 211)  (477 211)  LC_1 Logic Functioning bit
 (42 3)  (480 211)  (480 211)  LC_1 Logic Functioning bit
 (43 3)  (481 211)  (481 211)  LC_1 Logic Functioning bit
 (6 4)  (444 212)  (444 212)  routing T_9_13.sp4_h_r_10 <X> T_9_13.sp4_v_b_3
 (14 4)  (452 212)  (452 212)  routing T_9_13.wire_logic_cluster/lc_0/out <X> T_9_13.lc_trk_g1_0
 (22 4)  (460 212)  (460 212)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 212)  (462 212)  routing T_9_13.bot_op_3 <X> T_9_13.lc_trk_g1_3
 (17 5)  (455 213)  (455 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (11 6)  (449 214)  (449 214)  routing T_9_13.sp4_h_r_11 <X> T_9_13.sp4_v_t_40
 (13 6)  (451 214)  (451 214)  routing T_9_13.sp4_h_r_11 <X> T_9_13.sp4_v_t_40
 (12 7)  (450 215)  (450 215)  routing T_9_13.sp4_h_r_11 <X> T_9_13.sp4_v_t_40
 (25 8)  (463 216)  (463 216)  routing T_9_13.sp4_v_t_23 <X> T_9_13.lc_trk_g2_2
 (29 8)  (467 216)  (467 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 216)  (472 216)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 216)  (476 216)  LC_4 Logic Functioning bit
 (39 8)  (477 216)  (477 216)  LC_4 Logic Functioning bit
 (42 8)  (480 216)  (480 216)  LC_4 Logic Functioning bit
 (43 8)  (481 216)  (481 216)  LC_4 Logic Functioning bit
 (22 9)  (460 217)  (460 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (461 217)  (461 217)  routing T_9_13.sp4_v_t_23 <X> T_9_13.lc_trk_g2_2
 (25 9)  (463 217)  (463 217)  routing T_9_13.sp4_v_t_23 <X> T_9_13.lc_trk_g2_2
 (26 9)  (464 217)  (464 217)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 217)  (467 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 217)  (470 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (472 217)  (472 217)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.input_2_4
 (35 9)  (473 217)  (473 217)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.input_2_4
 (36 9)  (474 217)  (474 217)  LC_4 Logic Functioning bit
 (37 9)  (475 217)  (475 217)  LC_4 Logic Functioning bit
 (40 9)  (478 217)  (478 217)  LC_4 Logic Functioning bit
 (41 9)  (479 217)  (479 217)  LC_4 Logic Functioning bit
 (12 13)  (450 221)  (450 221)  routing T_9_13.sp4_h_r_11 <X> T_9_13.sp4_v_b_11
 (22 13)  (460 221)  (460 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (463 221)  (463 221)  routing T_9_13.sp4_r_v_b_42 <X> T_9_13.lc_trk_g3_2
 (22 14)  (460 222)  (460 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 222)  (461 222)  routing T_9_13.sp4_h_r_31 <X> T_9_13.lc_trk_g3_7
 (24 14)  (462 222)  (462 222)  routing T_9_13.sp4_h_r_31 <X> T_9_13.lc_trk_g3_7
 (31 14)  (469 222)  (469 222)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 222)  (470 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 222)  (471 222)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 222)  (472 222)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 222)  (474 222)  LC_7 Logic Functioning bit
 (37 14)  (475 222)  (475 222)  LC_7 Logic Functioning bit
 (38 14)  (476 222)  (476 222)  LC_7 Logic Functioning bit
 (39 14)  (477 222)  (477 222)  LC_7 Logic Functioning bit
 (41 14)  (479 222)  (479 222)  LC_7 Logic Functioning bit
 (43 14)  (481 222)  (481 222)  LC_7 Logic Functioning bit
 (21 15)  (459 223)  (459 223)  routing T_9_13.sp4_h_r_31 <X> T_9_13.lc_trk_g3_7
 (26 15)  (464 223)  (464 223)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 223)  (465 223)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 223)  (466 223)  routing T_9_13.lc_trk_g3_2 <X> T_9_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 223)  (467 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 223)  (469 223)  routing T_9_13.lc_trk_g3_7 <X> T_9_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 223)  (474 223)  LC_7 Logic Functioning bit
 (37 15)  (475 223)  (475 223)  LC_7 Logic Functioning bit
 (38 15)  (476 223)  (476 223)  LC_7 Logic Functioning bit
 (39 15)  (477 223)  (477 223)  LC_7 Logic Functioning bit
 (40 15)  (478 223)  (478 223)  LC_7 Logic Functioning bit
 (42 15)  (480 223)  (480 223)  LC_7 Logic Functioning bit
 (48 15)  (486 223)  (486 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_13

 (17 0)  (509 208)  (509 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (513 208)  (513 208)  routing T_10_13.wire_logic_cluster/lc_3/out <X> T_10_13.lc_trk_g0_3
 (22 0)  (514 208)  (514 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (518 208)  (518 208)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 208)  (519 208)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 208)  (522 208)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 208)  (523 208)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 208)  (525 208)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 208)  (528 208)  LC_0 Logic Functioning bit
 (37 0)  (529 208)  (529 208)  LC_0 Logic Functioning bit
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (39 0)  (531 208)  (531 208)  LC_0 Logic Functioning bit
 (41 0)  (533 208)  (533 208)  LC_0 Logic Functioning bit
 (43 0)  (535 208)  (535 208)  LC_0 Logic Functioning bit
 (18 1)  (510 209)  (510 209)  routing T_10_13.sp4_r_v_b_34 <X> T_10_13.lc_trk_g0_1
 (22 1)  (514 209)  (514 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 209)  (517 209)  routing T_10_13.sp4_r_v_b_33 <X> T_10_13.lc_trk_g0_2
 (26 1)  (518 209)  (518 209)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 209)  (520 209)  routing T_10_13.lc_trk_g2_6 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 209)  (521 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 209)  (523 209)  routing T_10_13.lc_trk_g2_7 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 209)  (529 209)  LC_0 Logic Functioning bit
 (39 1)  (531 209)  (531 209)  LC_0 Logic Functioning bit
 (0 2)  (492 210)  (492 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (1 2)  (493 210)  (493 210)  routing T_10_13.glb_netwk_6 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (495 210)  (495 210)  routing T_10_13.sp12_v_t_23 <X> T_10_13.sp12_h_l_23
 (5 2)  (497 210)  (497 210)  routing T_10_13.sp4_v_t_43 <X> T_10_13.sp4_h_l_37
 (21 2)  (513 210)  (513 210)  routing T_10_13.wire_logic_cluster/lc_7/out <X> T_10_13.lc_trk_g0_7
 (22 2)  (514 210)  (514 210)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (518 210)  (518 210)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 210)  (523 210)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 210)  (525 210)  routing T_10_13.lc_trk_g2_4 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (37 2)  (529 210)  (529 210)  LC_1 Logic Functioning bit
 (42 2)  (534 210)  (534 210)  LC_1 Logic Functioning bit
 (43 2)  (535 210)  (535 210)  LC_1 Logic Functioning bit
 (46 2)  (538 210)  (538 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (542 210)  (542 210)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (496 211)  (496 211)  routing T_10_13.sp4_v_t_43 <X> T_10_13.sp4_h_l_37
 (6 3)  (498 211)  (498 211)  routing T_10_13.sp4_v_t_43 <X> T_10_13.sp4_h_l_37
 (28 3)  (520 211)  (520 211)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 211)  (521 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 211)  (522 211)  routing T_10_13.lc_trk_g0_2 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 211)  (529 211)  LC_1 Logic Functioning bit
 (43 3)  (535 211)  (535 211)  LC_1 Logic Functioning bit
 (52 3)  (544 211)  (544 211)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (493 212)  (493 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (29 4)  (521 212)  (521 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (39 4)  (531 212)  (531 212)  LC_2 Logic Functioning bit
 (42 4)  (534 212)  (534 212)  LC_2 Logic Functioning bit
 (43 4)  (535 212)  (535 212)  LC_2 Logic Functioning bit
 (50 4)  (542 212)  (542 212)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (492 213)  (492 213)  routing T_10_13.glb_netwk_3 <X> T_10_13.wire_logic_cluster/lc_7/cen
 (27 5)  (519 213)  (519 213)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 213)  (520 213)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 213)  (521 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 213)  (523 213)  routing T_10_13.lc_trk_g0_3 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (38 5)  (530 213)  (530 213)  LC_2 Logic Functioning bit
 (40 5)  (532 213)  (532 213)  LC_2 Logic Functioning bit
 (41 5)  (533 213)  (533 213)  LC_2 Logic Functioning bit
 (47 5)  (539 213)  (539 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (506 214)  (506 214)  routing T_10_13.wire_logic_cluster/lc_4/out <X> T_10_13.lc_trk_g1_4
 (15 6)  (507 214)  (507 214)  routing T_10_13.top_op_5 <X> T_10_13.lc_trk_g1_5
 (17 6)  (509 214)  (509 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (514 214)  (514 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 214)  (516 214)  routing T_10_13.top_op_7 <X> T_10_13.lc_trk_g1_7
 (31 6)  (523 214)  (523 214)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 214)  (526 214)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 214)  (528 214)  LC_3 Logic Functioning bit
 (37 6)  (529 214)  (529 214)  LC_3 Logic Functioning bit
 (38 6)  (530 214)  (530 214)  LC_3 Logic Functioning bit
 (39 6)  (531 214)  (531 214)  LC_3 Logic Functioning bit
 (45 6)  (537 214)  (537 214)  LC_3 Logic Functioning bit
 (46 6)  (538 214)  (538 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (539 214)  (539 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (544 214)  (544 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (545 214)  (545 214)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (509 215)  (509 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 215)  (510 215)  routing T_10_13.top_op_5 <X> T_10_13.lc_trk_g1_5
 (21 7)  (513 215)  (513 215)  routing T_10_13.top_op_7 <X> T_10_13.lc_trk_g1_7
 (36 7)  (528 215)  (528 215)  LC_3 Logic Functioning bit
 (37 7)  (529 215)  (529 215)  LC_3 Logic Functioning bit
 (38 7)  (530 215)  (530 215)  LC_3 Logic Functioning bit
 (39 7)  (531 215)  (531 215)  LC_3 Logic Functioning bit
 (46 7)  (538 215)  (538 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (545 215)  (545 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (509 216)  (509 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 216)  (510 216)  routing T_10_13.wire_logic_cluster/lc_1/out <X> T_10_13.lc_trk_g2_1
 (25 8)  (517 216)  (517 216)  routing T_10_13.sp4_h_r_34 <X> T_10_13.lc_trk_g2_2
 (27 8)  (519 216)  (519 216)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 216)  (520 216)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 216)  (521 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 216)  (523 216)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (527 216)  (527 216)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_4
 (38 8)  (530 216)  (530 216)  LC_4 Logic Functioning bit
 (40 8)  (532 216)  (532 216)  LC_4 Logic Functioning bit
 (41 8)  (533 216)  (533 216)  LC_4 Logic Functioning bit
 (43 8)  (535 216)  (535 216)  LC_4 Logic Functioning bit
 (22 9)  (514 217)  (514 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (515 217)  (515 217)  routing T_10_13.sp4_h_r_34 <X> T_10_13.lc_trk_g2_2
 (24 9)  (516 217)  (516 217)  routing T_10_13.sp4_h_r_34 <X> T_10_13.lc_trk_g2_2
 (31 9)  (523 217)  (523 217)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 217)  (524 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (525 217)  (525 217)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_4
 (34 9)  (526 217)  (526 217)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_4
 (35 9)  (527 217)  (527 217)  routing T_10_13.lc_trk_g3_7 <X> T_10_13.input_2_4
 (38 9)  (530 217)  (530 217)  LC_4 Logic Functioning bit
 (40 9)  (532 217)  (532 217)  LC_4 Logic Functioning bit
 (41 9)  (533 217)  (533 217)  LC_4 Logic Functioning bit
 (43 9)  (535 217)  (535 217)  LC_4 Logic Functioning bit
 (16 10)  (508 218)  (508 218)  routing T_10_13.sp4_v_t_16 <X> T_10_13.lc_trk_g2_5
 (17 10)  (509 218)  (509 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 218)  (510 218)  routing T_10_13.sp4_v_t_16 <X> T_10_13.lc_trk_g2_5
 (22 10)  (514 218)  (514 218)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (516 218)  (516 218)  routing T_10_13.tnr_op_7 <X> T_10_13.lc_trk_g2_7
 (15 11)  (507 219)  (507 219)  routing T_10_13.tnr_op_4 <X> T_10_13.lc_trk_g2_4
 (17 11)  (509 219)  (509 219)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (514 219)  (514 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (516 219)  (516 219)  routing T_10_13.tnr_op_6 <X> T_10_13.lc_trk_g2_6
 (14 12)  (506 220)  (506 220)  routing T_10_13.sp4_v_t_21 <X> T_10_13.lc_trk_g3_0
 (15 12)  (507 220)  (507 220)  routing T_10_13.sp4_h_r_25 <X> T_10_13.lc_trk_g3_1
 (16 12)  (508 220)  (508 220)  routing T_10_13.sp4_h_r_25 <X> T_10_13.lc_trk_g3_1
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (29 12)  (521 220)  (521 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 220)  (525 220)  routing T_10_13.lc_trk_g2_1 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (14 13)  (506 221)  (506 221)  routing T_10_13.sp4_v_t_21 <X> T_10_13.lc_trk_g3_0
 (16 13)  (508 221)  (508 221)  routing T_10_13.sp4_v_t_21 <X> T_10_13.lc_trk_g3_0
 (17 13)  (509 221)  (509 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (510 221)  (510 221)  routing T_10_13.sp4_h_r_25 <X> T_10_13.lc_trk_g3_1
 (26 13)  (518 221)  (518 221)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 221)  (520 221)  routing T_10_13.lc_trk_g2_2 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 221)  (521 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 221)  (524 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (525 221)  (525 221)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.input_2_6
 (34 13)  (526 221)  (526 221)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.input_2_6
 (38 13)  (530 221)  (530 221)  LC_6 Logic Functioning bit
 (39 13)  (531 221)  (531 221)  LC_6 Logic Functioning bit
 (42 13)  (534 221)  (534 221)  LC_6 Logic Functioning bit
 (43 13)  (535 221)  (535 221)  LC_6 Logic Functioning bit
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (514 222)  (514 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (523 222)  (523 222)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 222)  (526 222)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (37 14)  (529 222)  (529 222)  LC_7 Logic Functioning bit
 (38 14)  (530 222)  (530 222)  LC_7 Logic Functioning bit
 (39 14)  (531 222)  (531 222)  LC_7 Logic Functioning bit
 (45 14)  (537 222)  (537 222)  LC_7 Logic Functioning bit
 (51 14)  (543 222)  (543 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (492 223)  (492 223)  routing T_10_13.glb_netwk_2 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (21 15)  (513 223)  (513 223)  routing T_10_13.sp4_r_v_b_47 <X> T_10_13.lc_trk_g3_7
 (31 15)  (523 223)  (523 223)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 223)  (528 223)  LC_7 Logic Functioning bit
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (38 15)  (530 223)  (530 223)  LC_7 Logic Functioning bit
 (39 15)  (531 223)  (531 223)  LC_7 Logic Functioning bit


LogicTile_11_13

 (4 0)  (550 208)  (550 208)  routing T_11_13.sp4_v_t_37 <X> T_11_13.sp4_v_b_0
 (13 0)  (559 208)  (559 208)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_v_b_2
 (15 0)  (561 208)  (561 208)  routing T_11_13.top_op_1 <X> T_11_13.lc_trk_g0_1
 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (568 208)  (568 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (40 0)  (586 208)  (586 208)  LC_0 Logic Functioning bit
 (43 0)  (589 208)  (589 208)  LC_0 Logic Functioning bit
 (8 1)  (554 209)  (554 209)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_v_b_1
 (9 1)  (555 209)  (555 209)  routing T_11_13.sp4_h_l_36 <X> T_11_13.sp4_v_b_1
 (18 1)  (564 209)  (564 209)  routing T_11_13.top_op_1 <X> T_11_13.lc_trk_g0_1
 (21 1)  (567 209)  (567 209)  routing T_11_13.sp4_r_v_b_32 <X> T_11_13.lc_trk_g0_3
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (572 209)  (572 209)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 209)  (574 209)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 209)  (577 209)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 209)  (578 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 209)  (580 209)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.input_2_0
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (37 1)  (583 209)  (583 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (43 1)  (589 209)  (589 209)  LC_0 Logic Functioning bit
 (26 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 210)  (579 210)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 210)  (580 210)  routing T_11_13.lc_trk_g3_5 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (39 2)  (585 210)  (585 210)  LC_1 Logic Functioning bit
 (46 2)  (592 210)  (592 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (568 211)  (568 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 211)  (569 211)  routing T_11_13.sp4_h_r_6 <X> T_11_13.lc_trk_g0_6
 (24 3)  (570 211)  (570 211)  routing T_11_13.sp4_h_r_6 <X> T_11_13.lc_trk_g0_6
 (25 3)  (571 211)  (571 211)  routing T_11_13.sp4_h_r_6 <X> T_11_13.lc_trk_g0_6
 (26 3)  (572 211)  (572 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 211)  (573 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 211)  (574 211)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 211)  (576 211)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 211)  (578 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (579 211)  (579 211)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.input_2_1
 (34 3)  (580 211)  (580 211)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.input_2_1
 (39 3)  (585 211)  (585 211)  LC_1 Logic Functioning bit
 (42 3)  (588 211)  (588 211)  LC_1 Logic Functioning bit
 (15 4)  (561 212)  (561 212)  routing T_11_13.lft_op_1 <X> T_11_13.lc_trk_g1_1
 (17 4)  (563 212)  (563 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 212)  (564 212)  routing T_11_13.lft_op_1 <X> T_11_13.lc_trk_g1_1
 (21 4)  (567 212)  (567 212)  routing T_11_13.wire_logic_cluster/lc_3/out <X> T_11_13.lc_trk_g1_3
 (22 4)  (568 212)  (568 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 212)  (571 212)  routing T_11_13.sp4_h_l_7 <X> T_11_13.lc_trk_g1_2
 (26 4)  (572 212)  (572 212)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 212)  (574 212)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (581 212)  (581 212)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.input_2_2
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (37 4)  (583 212)  (583 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (40 4)  (586 212)  (586 212)  LC_2 Logic Functioning bit
 (22 5)  (568 213)  (568 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 213)  (569 213)  routing T_11_13.sp4_h_l_7 <X> T_11_13.lc_trk_g1_2
 (24 5)  (570 213)  (570 213)  routing T_11_13.sp4_h_l_7 <X> T_11_13.lc_trk_g1_2
 (25 5)  (571 213)  (571 213)  routing T_11_13.sp4_h_l_7 <X> T_11_13.lc_trk_g1_2
 (28 5)  (574 213)  (574 213)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 213)  (577 213)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 213)  (578 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (581 213)  (581 213)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.input_2_2
 (36 5)  (582 213)  (582 213)  LC_2 Logic Functioning bit
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (38 5)  (584 213)  (584 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g1_5
 (25 6)  (571 214)  (571 214)  routing T_11_13.lft_op_6 <X> T_11_13.lc_trk_g1_6
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 214)  (579 214)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (39 6)  (585 214)  (585 214)  LC_3 Logic Functioning bit
 (43 6)  (589 214)  (589 214)  LC_3 Logic Functioning bit
 (50 6)  (596 214)  (596 214)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (599 214)  (599 214)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (568 215)  (568 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 215)  (570 215)  routing T_11_13.lft_op_6 <X> T_11_13.lc_trk_g1_6
 (27 7)  (573 215)  (573 215)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 215)  (574 215)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 215)  (577 215)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 215)  (582 215)  LC_3 Logic Functioning bit
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (38 7)  (584 215)  (584 215)  LC_3 Logic Functioning bit
 (42 7)  (588 215)  (588 215)  LC_3 Logic Functioning bit
 (4 8)  (550 216)  (550 216)  routing T_11_13.sp4_v_t_43 <X> T_11_13.sp4_v_b_6
 (5 8)  (551 216)  (551 216)  routing T_11_13.sp4_v_t_43 <X> T_11_13.sp4_h_r_6
 (11 8)  (557 216)  (557 216)  routing T_11_13.sp4_v_t_37 <X> T_11_13.sp4_v_b_8
 (13 8)  (559 216)  (559 216)  routing T_11_13.sp4_v_t_37 <X> T_11_13.sp4_v_b_8
 (14 8)  (560 216)  (560 216)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g2_0
 (15 8)  (561 216)  (561 216)  routing T_11_13.tnr_op_1 <X> T_11_13.lc_trk_g2_1
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (567 216)  (567 216)  routing T_11_13.sp4_h_r_43 <X> T_11_13.lc_trk_g2_3
 (22 8)  (568 216)  (568 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (569 216)  (569 216)  routing T_11_13.sp4_h_r_43 <X> T_11_13.lc_trk_g2_3
 (24 8)  (570 216)  (570 216)  routing T_11_13.sp4_h_r_43 <X> T_11_13.lc_trk_g2_3
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (41 8)  (587 216)  (587 216)  LC_4 Logic Functioning bit
 (42 8)  (588 216)  (588 216)  LC_4 Logic Functioning bit
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (567 217)  (567 217)  routing T_11_13.sp4_h_r_43 <X> T_11_13.lc_trk_g2_3
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 217)  (571 217)  routing T_11_13.sp4_r_v_b_34 <X> T_11_13.lc_trk_g2_2
 (26 9)  (572 217)  (572 217)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 217)  (578 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (580 217)  (580 217)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.input_2_4
 (38 9)  (584 217)  (584 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (42 9)  (588 217)  (588 217)  LC_4 Logic Functioning bit
 (43 9)  (589 217)  (589 217)  LC_4 Logic Functioning bit
 (9 10)  (555 218)  (555 218)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_h_l_42
 (10 10)  (556 218)  (556 218)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_h_l_42
 (14 10)  (560 218)  (560 218)  routing T_11_13.sp4_v_t_17 <X> T_11_13.lc_trk_g2_4
 (25 10)  (571 218)  (571 218)  routing T_11_13.rgt_op_6 <X> T_11_13.lc_trk_g2_6
 (27 10)  (573 218)  (573 218)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 218)  (575 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 218)  (579 218)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (42 10)  (588 218)  (588 218)  LC_5 Logic Functioning bit
 (50 10)  (596 218)  (596 218)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (562 219)  (562 219)  routing T_11_13.sp4_v_t_17 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (568 219)  (568 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 219)  (570 219)  routing T_11_13.rgt_op_6 <X> T_11_13.lc_trk_g2_6
 (30 11)  (576 219)  (576 219)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (582 219)  (582 219)  LC_5 Logic Functioning bit
 (37 11)  (583 219)  (583 219)  LC_5 Logic Functioning bit
 (38 11)  (584 219)  (584 219)  LC_5 Logic Functioning bit
 (42 11)  (588 219)  (588 219)  LC_5 Logic Functioning bit
 (48 11)  (594 219)  (594 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (597 219)  (597 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (598 219)  (598 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (27 12)  (573 220)  (573 220)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 220)  (577 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 220)  (580 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (39 12)  (585 220)  (585 220)  LC_6 Logic Functioning bit
 (41 12)  (587 220)  (587 220)  LC_6 Logic Functioning bit
 (42 12)  (588 220)  (588 220)  LC_6 Logic Functioning bit
 (50 12)  (596 220)  (596 220)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (551 221)  (551 221)  routing T_11_13.sp4_h_r_9 <X> T_11_13.sp4_v_b_9
 (15 13)  (561 221)  (561 221)  routing T_11_13.tnr_op_0 <X> T_11_13.lc_trk_g3_0
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (27 13)  (573 221)  (573 221)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 221)  (576 221)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 221)  (577 221)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 221)  (583 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (41 13)  (587 221)  (587 221)  LC_6 Logic Functioning bit
 (42 13)  (588 221)  (588 221)  LC_6 Logic Functioning bit
 (15 14)  (561 222)  (561 222)  routing T_11_13.tnr_op_5 <X> T_11_13.lc_trk_g3_5
 (17 14)  (563 222)  (563 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (571 222)  (571 222)  routing T_11_13.sp4_v_b_38 <X> T_11_13.lc_trk_g3_6
 (26 14)  (572 222)  (572 222)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g1_1 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 222)  (577 222)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 222)  (580 222)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (40 14)  (586 222)  (586 222)  LC_7 Logic Functioning bit
 (41 14)  (587 222)  (587 222)  LC_7 Logic Functioning bit
 (42 14)  (588 222)  (588 222)  LC_7 Logic Functioning bit
 (43 14)  (589 222)  (589 222)  LC_7 Logic Functioning bit
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 223)  (569 223)  routing T_11_13.sp4_v_b_38 <X> T_11_13.lc_trk_g3_6
 (25 15)  (571 223)  (571 223)  routing T_11_13.sp4_v_b_38 <X> T_11_13.lc_trk_g3_6
 (26 15)  (572 223)  (572 223)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 223)  (573 223)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 223)  (578 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (580 223)  (580 223)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.input_2_7
 (35 15)  (581 223)  (581 223)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.input_2_7
 (38 15)  (584 223)  (584 223)  LC_7 Logic Functioning bit
 (40 15)  (586 223)  (586 223)  LC_7 Logic Functioning bit
 (42 15)  (588 223)  (588 223)  LC_7 Logic Functioning bit
 (43 15)  (589 223)  (589 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (15 0)  (615 208)  (615 208)  routing T_12_13.top_op_1 <X> T_12_13.lc_trk_g0_1
 (17 0)  (617 208)  (617 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (626 208)  (626 208)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 208)  (630 208)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 208)  (637 208)  LC_0 Logic Functioning bit
 (38 0)  (638 208)  (638 208)  LC_0 Logic Functioning bit
 (40 0)  (640 208)  (640 208)  LC_0 Logic Functioning bit
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (43 0)  (643 208)  (643 208)  LC_0 Logic Functioning bit
 (18 1)  (618 209)  (618 209)  routing T_12_13.top_op_1 <X> T_12_13.lc_trk_g0_1
 (27 1)  (627 209)  (627 209)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 209)  (630 209)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 209)  (634 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.input_2_0
 (35 1)  (635 209)  (635 209)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.input_2_0
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (43 1)  (643 209)  (643 209)  LC_0 Logic Functioning bit
 (48 1)  (648 209)  (648 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (8 2)  (608 210)  (608 210)  routing T_12_13.sp4_v_t_42 <X> T_12_13.sp4_h_l_36
 (9 2)  (609 210)  (609 210)  routing T_12_13.sp4_v_t_42 <X> T_12_13.sp4_h_l_36
 (10 2)  (610 210)  (610 210)  routing T_12_13.sp4_v_t_42 <X> T_12_13.sp4_h_l_36
 (13 4)  (613 212)  (613 212)  routing T_12_13.sp4_v_t_40 <X> T_12_13.sp4_v_b_5
 (21 4)  (621 212)  (621 212)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 212)  (623 212)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g1_3
 (26 4)  (626 212)  (626 212)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 212)  (634 212)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (46 4)  (646 212)  (646 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (623 213)  (623 213)  routing T_12_13.sp12_h_l_17 <X> T_12_13.lc_trk_g1_2
 (25 5)  (625 213)  (625 213)  routing T_12_13.sp12_h_l_17 <X> T_12_13.lc_trk_g1_2
 (27 5)  (627 213)  (627 213)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 213)  (628 213)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (15 6)  (615 214)  (615 214)  routing T_12_13.top_op_5 <X> T_12_13.lc_trk_g1_5
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 214)  (630 214)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 214)  (633 214)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (18 7)  (618 215)  (618 215)  routing T_12_13.top_op_5 <X> T_12_13.lc_trk_g1_5
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 215)  (623 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (25 7)  (625 215)  (625 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (26 7)  (626 215)  (626 215)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 215)  (627 215)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (40 7)  (640 215)  (640 215)  LC_3 Logic Functioning bit
 (41 7)  (641 215)  (641 215)  LC_3 Logic Functioning bit
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (48 7)  (648 215)  (648 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (603 216)  (603 216)  routing T_12_13.sp12_v_t_22 <X> T_12_13.sp12_v_b_1
 (14 8)  (614 216)  (614 216)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g2_0
 (15 8)  (615 216)  (615 216)  routing T_12_13.tnl_op_1 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (4 9)  (604 217)  (604 217)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_h_r_6
 (14 9)  (614 217)  (614 217)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g2_0
 (16 9)  (616 217)  (616 217)  routing T_12_13.sp4_v_t_21 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (618 217)  (618 217)  routing T_12_13.tnl_op_1 <X> T_12_13.lc_trk_g2_1
 (3 10)  (603 218)  (603 218)  routing T_12_13.sp12_v_t_22 <X> T_12_13.sp12_h_l_22
 (5 10)  (605 218)  (605 218)  routing T_12_13.sp4_v_t_43 <X> T_12_13.sp4_h_l_43
 (6 11)  (606 219)  (606 219)  routing T_12_13.sp4_v_t_43 <X> T_12_13.sp4_h_l_43
 (12 12)  (612 220)  (612 220)  routing T_12_13.sp4_v_t_46 <X> T_12_13.sp4_h_r_11
 (21 12)  (621 220)  (621 220)  routing T_12_13.sp4_v_t_22 <X> T_12_13.lc_trk_g3_3
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 220)  (623 220)  routing T_12_13.sp4_v_t_22 <X> T_12_13.lc_trk_g3_3
 (25 12)  (625 220)  (625 220)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g3_2
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (40 12)  (640 220)  (640 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (42 12)  (642 220)  (642 220)  LC_6 Logic Functioning bit
 (43 12)  (643 220)  (643 220)  LC_6 Logic Functioning bit
 (21 13)  (621 221)  (621 221)  routing T_12_13.sp4_v_t_22 <X> T_12_13.lc_trk_g3_3
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 221)  (623 221)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g3_2
 (24 13)  (624 221)  (624 221)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g3_2
 (25 13)  (625 221)  (625 221)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g3_2
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 221)  (637 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (8 14)  (608 222)  (608 222)  routing T_12_13.sp4_v_t_41 <X> T_12_13.sp4_h_l_47
 (9 14)  (609 222)  (609 222)  routing T_12_13.sp4_v_t_41 <X> T_12_13.sp4_h_l_47
 (10 14)  (610 222)  (610 222)  routing T_12_13.sp4_v_t_41 <X> T_12_13.sp4_h_l_47
 (16 14)  (616 222)  (616 222)  routing T_12_13.sp4_v_b_37 <X> T_12_13.lc_trk_g3_5
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 222)  (618 222)  routing T_12_13.sp4_v_b_37 <X> T_12_13.lc_trk_g3_5
 (18 15)  (618 223)  (618 223)  routing T_12_13.sp4_v_b_37 <X> T_12_13.lc_trk_g3_5
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (623 223)  (623 223)  routing T_12_13.sp4_v_b_46 <X> T_12_13.lc_trk_g3_6
 (24 15)  (624 223)  (624 223)  routing T_12_13.sp4_v_b_46 <X> T_12_13.lc_trk_g3_6


LogicTile_13_13

 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 211)  (679 211)  routing T_13_13.sp4_r_v_b_30 <X> T_13_13.lc_trk_g0_6
 (11 4)  (665 212)  (665 212)  routing T_13_13.sp4_h_l_46 <X> T_13_13.sp4_v_b_5
 (13 4)  (667 212)  (667 212)  routing T_13_13.sp4_h_l_46 <X> T_13_13.sp4_v_b_5
 (12 5)  (666 213)  (666 213)  routing T_13_13.sp4_h_l_46 <X> T_13_13.sp4_v_b_5
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (40 8)  (694 216)  (694 216)  LC_4 Logic Functioning bit
 (42 8)  (696 216)  (696 216)  LC_4 Logic Functioning bit
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (41 9)  (695 217)  (695 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 220)  (678 220)  routing T_13_13.tnr_op_3 <X> T_13_13.lc_trk_g3_3
 (8 14)  (662 222)  (662 222)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_h_l_47
 (10 14)  (664 222)  (664 222)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_h_l_47
 (26 14)  (680 222)  (680 222)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 222)  (681 222)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 222)  (682 222)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (28 15)  (682 223)  (682 223)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 223)  (684 223)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (37 15)  (691 223)  (691 223)  LC_7 Logic Functioning bit
 (38 15)  (692 223)  (692 223)  LC_7 Logic Functioning bit
 (39 15)  (693 223)  (693 223)  LC_7 Logic Functioning bit
 (40 15)  (694 223)  (694 223)  LC_7 Logic Functioning bit
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (42 15)  (696 223)  (696 223)  LC_7 Logic Functioning bit
 (43 15)  (697 223)  (697 223)  LC_7 Logic Functioning bit
 (48 15)  (702 223)  (702 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (705 223)  (705 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_13

 (11 14)  (719 222)  (719 222)  routing T_14_13.sp4_h_l_43 <X> T_14_13.sp4_v_t_46
 (19 14)  (727 222)  (727 222)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_15_13

 (3 4)  (765 212)  (765 212)  routing T_15_13.sp12_v_t_23 <X> T_15_13.sp12_h_r_0
 (8 6)  (770 214)  (770 214)  routing T_15_13.sp4_h_r_4 <X> T_15_13.sp4_h_l_41


LogicTile_16_13

 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g2_1 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (40 0)  (856 208)  (856 208)  LC_0 Logic Functioning bit
 (42 0)  (858 208)  (858 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (52 0)  (868 208)  (868 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (844 209)  (844 209)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (37 1)  (853 209)  (853 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (43 1)  (859 209)  (859 209)  LC_0 Logic Functioning bit
 (47 1)  (863 209)  (863 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (844 210)  (844 210)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 210)  (847 210)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 210)  (850 210)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (37 2)  (853 210)  (853 210)  LC_1 Logic Functioning bit
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (40 2)  (856 210)  (856 210)  LC_1 Logic Functioning bit
 (42 2)  (858 210)  (858 210)  LC_1 Logic Functioning bit
 (45 2)  (861 210)  (861 210)  LC_1 Logic Functioning bit
 (31 3)  (847 211)  (847 211)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 211)  (852 211)  LC_1 Logic Functioning bit
 (37 3)  (853 211)  (853 211)  LC_1 Logic Functioning bit
 (38 3)  (854 211)  (854 211)  LC_1 Logic Functioning bit
 (39 3)  (855 211)  (855 211)  LC_1 Logic Functioning bit
 (40 3)  (856 211)  (856 211)  LC_1 Logic Functioning bit
 (42 3)  (858 211)  (858 211)  LC_1 Logic Functioning bit
 (21 6)  (837 214)  (837 214)  routing T_16_13.bnr_op_7 <X> T_16_13.lc_trk_g1_7
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (21 7)  (837 215)  (837 215)  routing T_16_13.bnr_op_7 <X> T_16_13.lc_trk_g1_7
 (17 8)  (833 216)  (833 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 216)  (834 216)  routing T_16_13.wire_logic_cluster/lc_1/out <X> T_16_13.lc_trk_g2_1
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0


LogicTile_18_13

 (12 11)  (940 219)  (940 219)  routing T_18_13.sp4_h_l_45 <X> T_18_13.sp4_v_t_45


LogicTile_19_13

 (8 6)  (990 214)  (990 214)  routing T_19_13.sp4_v_t_47 <X> T_19_13.sp4_h_l_41
 (9 6)  (991 214)  (991 214)  routing T_19_13.sp4_v_t_47 <X> T_19_13.sp4_h_l_41
 (10 6)  (992 214)  (992 214)  routing T_19_13.sp4_v_t_47 <X> T_19_13.sp4_h_l_41
 (9 12)  (991 220)  (991 220)  routing T_19_13.sp4_v_t_47 <X> T_19_13.sp4_h_r_10
 (4 13)  (986 221)  (986 221)  routing T_19_13.sp4_v_t_41 <X> T_19_13.sp4_h_r_9


LogicTile_20_13

 (10 0)  (1046 208)  (1046 208)  routing T_20_13.sp4_v_t_45 <X> T_20_13.sp4_h_r_1
 (12 0)  (1048 208)  (1048 208)  routing T_20_13.sp4_v_t_39 <X> T_20_13.sp4_h_r_2


LogicTile_21_13

 (3 8)  (1093 216)  (1093 216)  routing T_21_13.sp12_v_t_22 <X> T_21_13.sp12_v_b_1
 (3 12)  (1093 220)  (1093 220)  routing T_21_13.sp12_v_t_22 <X> T_21_13.sp12_h_r_1
 (13 13)  (1103 221)  (1103 221)  routing T_21_13.sp4_v_t_43 <X> T_21_13.sp4_h_r_11


LogicTile_22_13

 (9 1)  (1153 209)  (1153 209)  routing T_22_13.sp4_v_t_36 <X> T_22_13.sp4_v_b_1
 (14 10)  (1158 218)  (1158 218)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (21 10)  (1165 218)  (1165 218)  routing T_22_13.sp4_h_l_34 <X> T_22_13.lc_trk_g2_7
 (22 10)  (1166 218)  (1166 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1167 218)  (1167 218)  routing T_22_13.sp4_h_l_34 <X> T_22_13.lc_trk_g2_7
 (24 10)  (1168 218)  (1168 218)  routing T_22_13.sp4_h_l_34 <X> T_22_13.lc_trk_g2_7
 (25 10)  (1169 218)  (1169 218)  routing T_22_13.rgt_op_6 <X> T_22_13.lc_trk_g2_6
 (14 11)  (1158 219)  (1158 219)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (15 11)  (1159 219)  (1159 219)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (16 11)  (1160 219)  (1160 219)  routing T_22_13.sp4_h_r_44 <X> T_22_13.lc_trk_g2_4
 (17 11)  (1161 219)  (1161 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (1165 219)  (1165 219)  routing T_22_13.sp4_h_l_34 <X> T_22_13.lc_trk_g2_7
 (22 11)  (1166 219)  (1166 219)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1168 219)  (1168 219)  routing T_22_13.rgt_op_6 <X> T_22_13.lc_trk_g2_6
 (14 12)  (1158 220)  (1158 220)  routing T_22_13.sp4_h_l_21 <X> T_22_13.lc_trk_g3_0
 (15 13)  (1159 221)  (1159 221)  routing T_22_13.sp4_h_l_21 <X> T_22_13.lc_trk_g3_0
 (16 13)  (1160 221)  (1160 221)  routing T_22_13.sp4_h_l_21 <X> T_22_13.lc_trk_g3_0
 (17 13)  (1161 221)  (1161 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 14)  (1170 222)  (1170 222)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (1172 222)  (1172 222)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 222)  (1173 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 222)  (1174 222)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 222)  (1175 222)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 222)  (1176 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 222)  (1177 222)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 222)  (1180 222)  LC_7 Logic Functioning bit
 (43 14)  (1187 222)  (1187 222)  LC_7 Logic Functioning bit
 (48 14)  (1192 222)  (1192 222)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (1170 223)  (1170 223)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 223)  (1172 223)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 223)  (1173 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 223)  (1174 223)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 223)  (1176 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1177 223)  (1177 223)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.input_2_7
 (34 15)  (1178 223)  (1178 223)  routing T_22_13.lc_trk_g3_0 <X> T_22_13.input_2_7
 (36 15)  (1180 223)  (1180 223)  LC_7 Logic Functioning bit
 (37 15)  (1181 223)  (1181 223)  LC_7 Logic Functioning bit
 (38 15)  (1182 223)  (1182 223)  LC_7 Logic Functioning bit
 (42 15)  (1186 223)  (1186 223)  LC_7 Logic Functioning bit


LogicTile_23_13

 (21 0)  (1219 208)  (1219 208)  routing T_23_13.bnr_op_3 <X> T_23_13.lc_trk_g0_3
 (22 0)  (1220 208)  (1220 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (14 1)  (1212 209)  (1212 209)  routing T_23_13.sp12_h_r_16 <X> T_23_13.lc_trk_g0_0
 (16 1)  (1214 209)  (1214 209)  routing T_23_13.sp12_h_r_16 <X> T_23_13.lc_trk_g0_0
 (17 1)  (1215 209)  (1215 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (1219 209)  (1219 209)  routing T_23_13.bnr_op_3 <X> T_23_13.lc_trk_g0_3
 (14 5)  (1212 213)  (1212 213)  routing T_23_13.sp12_h_r_16 <X> T_23_13.lc_trk_g1_0
 (16 5)  (1214 213)  (1214 213)  routing T_23_13.sp12_h_r_16 <X> T_23_13.lc_trk_g1_0
 (17 5)  (1215 213)  (1215 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 8)  (1224 216)  (1224 216)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 216)  (1225 216)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 216)  (1226 216)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 216)  (1227 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 216)  (1229 216)  routing T_23_13.lc_trk_g2_5 <X> T_23_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 216)  (1230 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 216)  (1231 216)  routing T_23_13.lc_trk_g2_5 <X> T_23_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 216)  (1234 216)  LC_4 Logic Functioning bit
 (37 8)  (1235 216)  (1235 216)  LC_4 Logic Functioning bit
 (38 8)  (1236 216)  (1236 216)  LC_4 Logic Functioning bit
 (39 8)  (1237 216)  (1237 216)  LC_4 Logic Functioning bit
 (41 8)  (1239 216)  (1239 216)  LC_4 Logic Functioning bit
 (43 8)  (1241 216)  (1241 216)  LC_4 Logic Functioning bit
 (15 9)  (1213 217)  (1213 217)  routing T_23_13.tnr_op_0 <X> T_23_13.lc_trk_g2_0
 (17 9)  (1215 217)  (1215 217)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (1224 217)  (1224 217)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 217)  (1225 217)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 217)  (1226 217)  routing T_23_13.lc_trk_g3_7 <X> T_23_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 217)  (1227 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1234 217)  (1234 217)  LC_4 Logic Functioning bit
 (38 9)  (1236 217)  (1236 217)  LC_4 Logic Functioning bit
 (16 10)  (1214 218)  (1214 218)  routing T_23_13.sp4_v_b_37 <X> T_23_13.lc_trk_g2_5
 (17 10)  (1215 218)  (1215 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1216 218)  (1216 218)  routing T_23_13.sp4_v_b_37 <X> T_23_13.lc_trk_g2_5
 (26 10)  (1224 218)  (1224 218)  routing T_23_13.lc_trk_g3_4 <X> T_23_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (1227 218)  (1227 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 218)  (1230 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 218)  (1231 218)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 218)  (1232 218)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_5/in_3
 (40 10)  (1238 218)  (1238 218)  LC_5 Logic Functioning bit
 (42 10)  (1240 218)  (1240 218)  LC_5 Logic Functioning bit
 (50 10)  (1248 218)  (1248 218)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (1216 219)  (1216 219)  routing T_23_13.sp4_v_b_37 <X> T_23_13.lc_trk_g2_5
 (27 11)  (1225 219)  (1225 219)  routing T_23_13.lc_trk_g3_4 <X> T_23_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 219)  (1226 219)  routing T_23_13.lc_trk_g3_4 <X> T_23_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 219)  (1227 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 219)  (1229 219)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 219)  (1234 219)  LC_5 Logic Functioning bit
 (38 11)  (1236 219)  (1236 219)  LC_5 Logic Functioning bit
 (39 11)  (1237 219)  (1237 219)  LC_5 Logic Functioning bit
 (40 11)  (1238 219)  (1238 219)  LC_5 Logic Functioning bit
 (41 11)  (1239 219)  (1239 219)  LC_5 Logic Functioning bit
 (43 11)  (1241 219)  (1241 219)  LC_5 Logic Functioning bit
 (21 12)  (1219 220)  (1219 220)  routing T_23_13.rgt_op_3 <X> T_23_13.lc_trk_g3_3
 (22 12)  (1220 220)  (1220 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1222 220)  (1222 220)  routing T_23_13.rgt_op_3 <X> T_23_13.lc_trk_g3_3
 (27 12)  (1225 220)  (1225 220)  routing T_23_13.lc_trk_g1_0 <X> T_23_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 220)  (1227 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 220)  (1230 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 220)  (1234 220)  LC_6 Logic Functioning bit
 (38 12)  (1236 220)  (1236 220)  LC_6 Logic Functioning bit
 (39 12)  (1237 220)  (1237 220)  LC_6 Logic Functioning bit
 (40 12)  (1238 220)  (1238 220)  LC_6 Logic Functioning bit
 (41 12)  (1239 220)  (1239 220)  LC_6 Logic Functioning bit
 (50 12)  (1248 220)  (1248 220)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1213 221)  (1213 221)  routing T_23_13.sp4_v_t_29 <X> T_23_13.lc_trk_g3_0
 (16 13)  (1214 221)  (1214 221)  routing T_23_13.sp4_v_t_29 <X> T_23_13.lc_trk_g3_0
 (17 13)  (1215 221)  (1215 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (28 13)  (1226 221)  (1226 221)  routing T_23_13.lc_trk_g2_0 <X> T_23_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 221)  (1227 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 221)  (1229 221)  routing T_23_13.lc_trk_g0_3 <X> T_23_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 221)  (1234 221)  LC_6 Logic Functioning bit
 (39 13)  (1237 221)  (1237 221)  LC_6 Logic Functioning bit
 (40 13)  (1238 221)  (1238 221)  LC_6 Logic Functioning bit
 (6 14)  (1204 222)  (1204 222)  routing T_23_13.sp4_v_b_6 <X> T_23_13.sp4_v_t_44
 (14 14)  (1212 222)  (1212 222)  routing T_23_13.sp4_h_r_36 <X> T_23_13.lc_trk_g3_4
 (21 14)  (1219 222)  (1219 222)  routing T_23_13.sp4_h_r_39 <X> T_23_13.lc_trk_g3_7
 (22 14)  (1220 222)  (1220 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1221 222)  (1221 222)  routing T_23_13.sp4_h_r_39 <X> T_23_13.lc_trk_g3_7
 (24 14)  (1222 222)  (1222 222)  routing T_23_13.sp4_h_r_39 <X> T_23_13.lc_trk_g3_7
 (5 15)  (1203 223)  (1203 223)  routing T_23_13.sp4_v_b_6 <X> T_23_13.sp4_v_t_44
 (15 15)  (1213 223)  (1213 223)  routing T_23_13.sp4_h_r_36 <X> T_23_13.lc_trk_g3_4
 (16 15)  (1214 223)  (1214 223)  routing T_23_13.sp4_h_r_36 <X> T_23_13.lc_trk_g3_4
 (17 15)  (1215 223)  (1215 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_24_13

 (22 1)  (1274 209)  (1274 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (15 2)  (1267 210)  (1267 210)  routing T_24_13.sp4_h_r_5 <X> T_24_13.lc_trk_g0_5
 (16 2)  (1268 210)  (1268 210)  routing T_24_13.sp4_h_r_5 <X> T_24_13.lc_trk_g0_5
 (17 2)  (1269 210)  (1269 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (1278 210)  (1278 210)  routing T_24_13.lc_trk_g0_5 <X> T_24_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (1279 210)  (1279 210)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 210)  (1280 210)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 210)  (1281 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 210)  (1284 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 210)  (1288 210)  LC_1 Logic Functioning bit
 (37 2)  (1289 210)  (1289 210)  LC_1 Logic Functioning bit
 (38 2)  (1290 210)  (1290 210)  LC_1 Logic Functioning bit
 (39 2)  (1291 210)  (1291 210)  LC_1 Logic Functioning bit
 (41 2)  (1293 210)  (1293 210)  LC_1 Logic Functioning bit
 (43 2)  (1295 210)  (1295 210)  LC_1 Logic Functioning bit
 (14 3)  (1266 211)  (1266 211)  routing T_24_13.sp4_r_v_b_28 <X> T_24_13.lc_trk_g0_4
 (17 3)  (1269 211)  (1269 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (1270 211)  (1270 211)  routing T_24_13.sp4_h_r_5 <X> T_24_13.lc_trk_g0_5
 (22 3)  (1274 211)  (1274 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1275 211)  (1275 211)  routing T_24_13.sp4_v_b_22 <X> T_24_13.lc_trk_g0_6
 (24 3)  (1276 211)  (1276 211)  routing T_24_13.sp4_v_b_22 <X> T_24_13.lc_trk_g0_6
 (29 3)  (1281 211)  (1281 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 211)  (1282 211)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1283 211)  (1283 211)  routing T_24_13.lc_trk_g0_2 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 211)  (1288 211)  LC_1 Logic Functioning bit
 (38 3)  (1290 211)  (1290 211)  LC_1 Logic Functioning bit
 (12 4)  (1264 212)  (1264 212)  routing T_24_13.sp4_v_t_40 <X> T_24_13.sp4_h_r_5
 (16 6)  (1268 214)  (1268 214)  routing T_24_13.sp4_v_b_13 <X> T_24_13.lc_trk_g1_5
 (17 6)  (1269 214)  (1269 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1270 214)  (1270 214)  routing T_24_13.sp4_v_b_13 <X> T_24_13.lc_trk_g1_5
 (26 6)  (1278 214)  (1278 214)  routing T_24_13.lc_trk_g0_5 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 214)  (1279 214)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 214)  (1280 214)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 214)  (1281 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 214)  (1283 214)  routing T_24_13.lc_trk_g0_4 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 214)  (1284 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 214)  (1288 214)  LC_3 Logic Functioning bit
 (37 6)  (1289 214)  (1289 214)  LC_3 Logic Functioning bit
 (38 6)  (1290 214)  (1290 214)  LC_3 Logic Functioning bit
 (39 6)  (1291 214)  (1291 214)  LC_3 Logic Functioning bit
 (41 6)  (1293 214)  (1293 214)  LC_3 Logic Functioning bit
 (43 6)  (1295 214)  (1295 214)  LC_3 Logic Functioning bit
 (18 7)  (1270 215)  (1270 215)  routing T_24_13.sp4_v_b_13 <X> T_24_13.lc_trk_g1_5
 (29 7)  (1281 215)  (1281 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (1288 215)  (1288 215)  LC_3 Logic Functioning bit
 (38 7)  (1290 215)  (1290 215)  LC_3 Logic Functioning bit
 (11 8)  (1263 216)  (1263 216)  routing T_24_13.sp4_h_l_39 <X> T_24_13.sp4_v_b_8
 (13 8)  (1265 216)  (1265 216)  routing T_24_13.sp4_h_l_39 <X> T_24_13.sp4_v_b_8
 (12 9)  (1264 217)  (1264 217)  routing T_24_13.sp4_h_l_39 <X> T_24_13.sp4_v_b_8
 (12 10)  (1264 218)  (1264 218)  routing T_24_13.sp4_v_t_39 <X> T_24_13.sp4_h_l_45
 (11 11)  (1263 219)  (1263 219)  routing T_24_13.sp4_v_t_39 <X> T_24_13.sp4_h_l_45
 (13 11)  (1265 219)  (1265 219)  routing T_24_13.sp4_v_t_39 <X> T_24_13.sp4_h_l_45
 (17 12)  (1269 220)  (1269 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1274 220)  (1274 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1275 220)  (1275 220)  routing T_24_13.sp4_h_r_27 <X> T_24_13.lc_trk_g3_3
 (24 12)  (1276 220)  (1276 220)  routing T_24_13.sp4_h_r_27 <X> T_24_13.lc_trk_g3_3
 (26 12)  (1278 220)  (1278 220)  routing T_24_13.lc_trk_g1_5 <X> T_24_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 220)  (1279 220)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 220)  (1280 220)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 220)  (1281 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 220)  (1282 220)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 220)  (1284 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 220)  (1285 220)  routing T_24_13.lc_trk_g3_0 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 220)  (1286 220)  routing T_24_13.lc_trk_g3_0 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 220)  (1287 220)  routing T_24_13.lc_trk_g0_6 <X> T_24_13.input_2_6
 (38 12)  (1290 220)  (1290 220)  LC_6 Logic Functioning bit
 (15 13)  (1267 221)  (1267 221)  routing T_24_13.sp4_v_t_29 <X> T_24_13.lc_trk_g3_0
 (16 13)  (1268 221)  (1268 221)  routing T_24_13.sp4_v_t_29 <X> T_24_13.lc_trk_g3_0
 (17 13)  (1269 221)  (1269 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (1270 221)  (1270 221)  routing T_24_13.sp4_r_v_b_41 <X> T_24_13.lc_trk_g3_1
 (21 13)  (1273 221)  (1273 221)  routing T_24_13.sp4_h_r_27 <X> T_24_13.lc_trk_g3_3
 (27 13)  (1279 221)  (1279 221)  routing T_24_13.lc_trk_g1_5 <X> T_24_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 221)  (1281 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 221)  (1282 221)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 221)  (1284 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1287 221)  (1287 221)  routing T_24_13.lc_trk_g0_6 <X> T_24_13.input_2_6
 (48 13)  (1300 221)  (1300 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (1304 221)  (1304 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (25 14)  (1277 222)  (1277 222)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g3_6
 (22 15)  (1274 223)  (1274 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1275 223)  (1275 223)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g3_6
 (24 15)  (1276 223)  (1276 223)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g3_6
 (25 15)  (1277 223)  (1277 223)  routing T_24_13.sp4_h_r_46 <X> T_24_13.lc_trk_g3_6


RAM_Tile_25_13

 (16 0)  (1322 208)  (1322 208)  routing T_25_13.sp12_h_r_9 <X> T_25_13.lc_trk_g0_1
 (17 0)  (1323 208)  (1323 208)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 6)  (1310 214)  (1310 214)  routing T_25_13.sp4_h_r_3 <X> T_25_13.sp4_v_t_38
 (19 6)  (1325 214)  (1325 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_t_6
 (5 7)  (1311 215)  (1311 215)  routing T_25_13.sp4_h_r_3 <X> T_25_13.sp4_v_t_38
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (13 10)  (1319 218)  (1319 218)  routing T_25_13.sp4_v_b_8 <X> T_25_13.sp4_v_t_45
 (14 11)  (1320 219)  (1320 219)  routing T_25_13.sp4_r_v_b_36 <X> T_25_13.lc_trk_g2_4
 (17 11)  (1323 219)  (1323 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (13 12)  (1319 220)  (1319 220)  routing T_25_13.sp4_h_l_46 <X> T_25_13.sp4_v_b_11
 (12 13)  (1318 221)  (1318 221)  routing T_25_13.sp4_h_l_46 <X> T_25_13.sp4_v_b_11
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE


LogicTile_26_13

 (5 6)  (1353 214)  (1353 214)  routing T_26_13.sp4_v_t_44 <X> T_26_13.sp4_h_l_38
 (4 7)  (1352 215)  (1352 215)  routing T_26_13.sp4_v_t_44 <X> T_26_13.sp4_h_l_38
 (6 7)  (1354 215)  (1354 215)  routing T_26_13.sp4_v_t_44 <X> T_26_13.sp4_h_l_38


LogicTile_29_13

 (5 6)  (1515 214)  (1515 214)  routing T_29_13.sp4_h_r_0 <X> T_29_13.sp4_h_l_38
 (4 7)  (1514 215)  (1514 215)  routing T_29_13.sp4_h_r_0 <X> T_29_13.sp4_h_l_38


IO_Tile_33_13

 (12 7)  (1738 215)  (1738 215)  routing T_33_13.span4_vert_b_2 <X> T_33_13.span4_horz_37


LogicTile_3_12

 (17 11)  (143 203)  (143 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 12)  (141 204)  (141 204)  routing T_3_12.tnr_op_1 <X> T_3_12.lc_trk_g3_1
 (17 12)  (143 204)  (143 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (152 204)  (152 204)  routing T_3_12.lc_trk_g2_4 <X> T_3_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 204)  (153 204)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (154 204)  (154 204)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 204)  (155 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (157 204)  (157 204)  routing T_3_12.lc_trk_g3_4 <X> T_3_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 204)  (158 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 204)  (159 204)  routing T_3_12.lc_trk_g3_4 <X> T_3_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 204)  (160 204)  routing T_3_12.lc_trk_g3_4 <X> T_3_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 204)  (162 204)  LC_6 Logic Functioning bit
 (38 12)  (164 204)  (164 204)  LC_6 Logic Functioning bit
 (41 12)  (167 204)  (167 204)  LC_6 Logic Functioning bit
 (43 12)  (169 204)  (169 204)  LC_6 Logic Functioning bit
 (17 13)  (143 205)  (143 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (148 205)  (148 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (154 205)  (154 205)  routing T_3_12.lc_trk_g2_4 <X> T_3_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 205)  (155 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (156 205)  (156 205)  routing T_3_12.lc_trk_g3_2 <X> T_3_12.wire_logic_cluster/lc_6/in_1
 (41 13)  (167 205)  (167 205)  LC_6 Logic Functioning bit
 (43 13)  (169 205)  (169 205)  LC_6 Logic Functioning bit
 (28 14)  (154 206)  (154 206)  routing T_3_12.lc_trk_g2_4 <X> T_3_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 206)  (155 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 206)  (156 206)  routing T_3_12.lc_trk_g2_4 <X> T_3_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (158 206)  (158 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 206)  (159 206)  routing T_3_12.lc_trk_g3_1 <X> T_3_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (160 206)  (160 206)  routing T_3_12.lc_trk_g3_1 <X> T_3_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 206)  (162 206)  LC_7 Logic Functioning bit
 (37 14)  (163 206)  (163 206)  LC_7 Logic Functioning bit
 (38 14)  (164 206)  (164 206)  LC_7 Logic Functioning bit
 (50 14)  (176 206)  (176 206)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (143 207)  (143 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (153 207)  (153 207)  routing T_3_12.lc_trk_g3_0 <X> T_3_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 207)  (154 207)  routing T_3_12.lc_trk_g3_0 <X> T_3_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 207)  (155 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (162 207)  (162 207)  LC_7 Logic Functioning bit
 (51 15)  (177 207)  (177 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_12

 (4 14)  (346 206)  (346 206)  routing T_7_12.sp4_h_r_3 <X> T_7_12.sp4_v_t_44
 (6 14)  (348 206)  (348 206)  routing T_7_12.sp4_h_r_3 <X> T_7_12.sp4_v_t_44
 (5 15)  (347 207)  (347 207)  routing T_7_12.sp4_h_r_3 <X> T_7_12.sp4_v_t_44


RAM_Tile_8_12

 (10 5)  (406 197)  (406 197)  routing T_8_12.sp4_h_r_11 <X> T_8_12.sp4_v_b_4
 (11 6)  (407 198)  (407 198)  routing T_8_12.sp4_h_r_11 <X> T_8_12.sp4_v_t_40
 (13 6)  (409 198)  (409 198)  routing T_8_12.sp4_h_r_11 <X> T_8_12.sp4_v_t_40
 (12 7)  (408 199)  (408 199)  routing T_8_12.sp4_h_r_11 <X> T_8_12.sp4_v_t_40
 (11 8)  (407 200)  (407 200)  routing T_8_12.sp4_v_t_40 <X> T_8_12.sp4_v_b_8
 (12 9)  (408 201)  (408 201)  routing T_8_12.sp4_v_t_40 <X> T_8_12.sp4_v_b_8


LogicTile_9_12

 (4 0)  (442 192)  (442 192)  routing T_9_12.sp4_v_t_41 <X> T_9_12.sp4_v_b_0
 (6 0)  (444 192)  (444 192)  routing T_9_12.sp4_v_t_41 <X> T_9_12.sp4_v_b_0
 (28 0)  (466 192)  (466 192)  routing T_9_12.lc_trk_g2_1 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 192)  (467 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (482 192)  (482 192)  LC_0 Logic Functioning bit
 (8 1)  (446 193)  (446 193)  routing T_9_12.sp4_v_t_47 <X> T_9_12.sp4_v_b_1
 (10 1)  (448 193)  (448 193)  routing T_9_12.sp4_v_t_47 <X> T_9_12.sp4_v_b_1
 (50 1)  (488 193)  (488 193)  Carry_In_Mux bit 

 (27 2)  (465 194)  (465 194)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 194)  (466 194)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 194)  (467 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 194)  (468 194)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 194)  (470 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (473 194)  (473 194)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.input_2_1
 (36 2)  (474 194)  (474 194)  LC_1 Logic Functioning bit
 (39 2)  (477 194)  (477 194)  LC_1 Logic Functioning bit
 (41 2)  (479 194)  (479 194)  LC_1 Logic Functioning bit
 (42 2)  (480 194)  (480 194)  LC_1 Logic Functioning bit
 (44 2)  (482 194)  (482 194)  LC_1 Logic Functioning bit
 (30 3)  (468 195)  (468 195)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 195)  (470 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (471 195)  (471 195)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.input_2_1
 (34 3)  (472 195)  (472 195)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.input_2_1
 (36 3)  (474 195)  (474 195)  LC_1 Logic Functioning bit
 (39 3)  (477 195)  (477 195)  LC_1 Logic Functioning bit
 (41 3)  (479 195)  (479 195)  LC_1 Logic Functioning bit
 (42 3)  (480 195)  (480 195)  LC_1 Logic Functioning bit
 (53 3)  (491 195)  (491 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (453 196)  (453 196)  routing T_9_12.top_op_1 <X> T_9_12.lc_trk_g1_1
 (17 4)  (455 196)  (455 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (465 196)  (465 196)  routing T_9_12.lc_trk_g1_0 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 196)  (467 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 196)  (470 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 196)  (474 196)  LC_2 Logic Functioning bit
 (37 4)  (475 196)  (475 196)  LC_2 Logic Functioning bit
 (38 4)  (476 196)  (476 196)  LC_2 Logic Functioning bit
 (39 4)  (477 196)  (477 196)  LC_2 Logic Functioning bit
 (44 4)  (482 196)  (482 196)  LC_2 Logic Functioning bit
 (14 5)  (452 197)  (452 197)  routing T_9_12.top_op_0 <X> T_9_12.lc_trk_g1_0
 (15 5)  (453 197)  (453 197)  routing T_9_12.top_op_0 <X> T_9_12.lc_trk_g1_0
 (17 5)  (455 197)  (455 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (456 197)  (456 197)  routing T_9_12.top_op_1 <X> T_9_12.lc_trk_g1_1
 (32 5)  (470 197)  (470 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (472 197)  (472 197)  routing T_9_12.lc_trk_g1_1 <X> T_9_12.input_2_2
 (36 5)  (474 197)  (474 197)  LC_2 Logic Functioning bit
 (37 5)  (475 197)  (475 197)  LC_2 Logic Functioning bit
 (38 5)  (476 197)  (476 197)  LC_2 Logic Functioning bit
 (39 5)  (477 197)  (477 197)  LC_2 Logic Functioning bit
 (11 6)  (449 198)  (449 198)  routing T_9_12.sp4_h_r_11 <X> T_9_12.sp4_v_t_40
 (13 6)  (451 198)  (451 198)  routing T_9_12.sp4_h_r_11 <X> T_9_12.sp4_v_t_40
 (32 6)  (470 198)  (470 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 198)  (474 198)  LC_3 Logic Functioning bit
 (37 6)  (475 198)  (475 198)  LC_3 Logic Functioning bit
 (38 6)  (476 198)  (476 198)  LC_3 Logic Functioning bit
 (39 6)  (477 198)  (477 198)  LC_3 Logic Functioning bit
 (12 7)  (450 199)  (450 199)  routing T_9_12.sp4_h_r_11 <X> T_9_12.sp4_v_t_40
 (36 7)  (474 199)  (474 199)  LC_3 Logic Functioning bit
 (37 7)  (475 199)  (475 199)  LC_3 Logic Functioning bit
 (38 7)  (476 199)  (476 199)  LC_3 Logic Functioning bit
 (39 7)  (477 199)  (477 199)  LC_3 Logic Functioning bit
 (51 7)  (489 199)  (489 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (453 200)  (453 200)  routing T_9_12.sp4_h_r_41 <X> T_9_12.lc_trk_g2_1
 (16 8)  (454 200)  (454 200)  routing T_9_12.sp4_h_r_41 <X> T_9_12.lc_trk_g2_1
 (17 8)  (455 200)  (455 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (456 200)  (456 200)  routing T_9_12.sp4_h_r_41 <X> T_9_12.lc_trk_g2_1
 (12 9)  (450 201)  (450 201)  routing T_9_12.sp4_h_r_8 <X> T_9_12.sp4_v_b_8
 (18 9)  (456 201)  (456 201)  routing T_9_12.sp4_h_r_41 <X> T_9_12.lc_trk_g2_1
 (3 12)  (441 204)  (441 204)  routing T_9_12.sp12_v_t_22 <X> T_9_12.sp12_h_r_1
 (4 14)  (442 206)  (442 206)  routing T_9_12.sp4_h_r_9 <X> T_9_12.sp4_v_t_44
 (14 14)  (452 206)  (452 206)  routing T_9_12.sp4_v_b_36 <X> T_9_12.lc_trk_g3_4
 (22 14)  (460 206)  (460 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 206)  (461 206)  routing T_9_12.sp4_v_b_47 <X> T_9_12.lc_trk_g3_7
 (24 14)  (462 206)  (462 206)  routing T_9_12.sp4_v_b_47 <X> T_9_12.lc_trk_g3_7
 (5 15)  (443 207)  (443 207)  routing T_9_12.sp4_h_r_9 <X> T_9_12.sp4_v_t_44
 (14 15)  (452 207)  (452 207)  routing T_9_12.sp4_v_b_36 <X> T_9_12.lc_trk_g3_4
 (16 15)  (454 207)  (454 207)  routing T_9_12.sp4_v_b_36 <X> T_9_12.lc_trk_g3_4
 (17 15)  (455 207)  (455 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_10_12

 (22 0)  (514 192)  (514 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 192)  (516 192)  routing T_10_12.top_op_3 <X> T_10_12.lc_trk_g0_3
 (25 0)  (517 192)  (517 192)  routing T_10_12.bnr_op_2 <X> T_10_12.lc_trk_g0_2
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 192)  (522 192)  routing T_10_12.lc_trk_g0_7 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 192)  (525 192)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 192)  (526 192)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (42 0)  (534 192)  (534 192)  LC_0 Logic Functioning bit
 (17 1)  (509 193)  (509 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (513 193)  (513 193)  routing T_10_12.top_op_3 <X> T_10_12.lc_trk_g0_3
 (22 1)  (514 193)  (514 193)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (517 193)  (517 193)  routing T_10_12.bnr_op_2 <X> T_10_12.lc_trk_g0_2
 (28 1)  (520 193)  (520 193)  routing T_10_12.lc_trk_g2_0 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 193)  (521 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 193)  (522 193)  routing T_10_12.lc_trk_g0_7 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 193)  (523 193)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 193)  (524 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (526 193)  (526 193)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.input_2_0
 (35 1)  (527 193)  (527 193)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.input_2_0
 (40 1)  (532 193)  (532 193)  LC_0 Logic Functioning bit
 (22 2)  (514 194)  (514 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (517 194)  (517 194)  routing T_10_12.bnr_op_6 <X> T_10_12.lc_trk_g0_6
 (26 2)  (518 194)  (518 194)  routing T_10_12.lc_trk_g0_7 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 194)  (523 194)  routing T_10_12.lc_trk_g0_6 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 194)  (529 194)  LC_1 Logic Functioning bit
 (39 2)  (531 194)  (531 194)  LC_1 Logic Functioning bit
 (40 2)  (532 194)  (532 194)  LC_1 Logic Functioning bit
 (41 2)  (533 194)  (533 194)  LC_1 Logic Functioning bit
 (48 2)  (540 194)  (540 194)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (21 3)  (513 195)  (513 195)  routing T_10_12.sp4_r_v_b_31 <X> T_10_12.lc_trk_g0_7
 (22 3)  (514 195)  (514 195)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (517 195)  (517 195)  routing T_10_12.bnr_op_6 <X> T_10_12.lc_trk_g0_6
 (26 3)  (518 195)  (518 195)  routing T_10_12.lc_trk_g0_7 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 195)  (521 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 195)  (522 195)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 195)  (523 195)  routing T_10_12.lc_trk_g0_6 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 195)  (524 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (525 195)  (525 195)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.input_2_1
 (34 3)  (526 195)  (526 195)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.input_2_1
 (35 3)  (527 195)  (527 195)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.input_2_1
 (38 3)  (530 195)  (530 195)  LC_1 Logic Functioning bit
 (39 3)  (531 195)  (531 195)  LC_1 Logic Functioning bit
 (41 3)  (533 195)  (533 195)  LC_1 Logic Functioning bit
 (43 3)  (535 195)  (535 195)  LC_1 Logic Functioning bit
 (4 4)  (496 196)  (496 196)  routing T_10_12.sp4_v_t_38 <X> T_10_12.sp4_v_b_3
 (14 4)  (506 196)  (506 196)  routing T_10_12.wire_logic_cluster/lc_0/out <X> T_10_12.lc_trk_g1_0
 (15 4)  (507 196)  (507 196)  routing T_10_12.top_op_1 <X> T_10_12.lc_trk_g1_1
 (17 4)  (509 196)  (509 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (514 196)  (514 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 196)  (516 196)  routing T_10_12.top_op_3 <X> T_10_12.lc_trk_g1_3
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 196)  (525 196)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 196)  (526 196)  routing T_10_12.lc_trk_g3_0 <X> T_10_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (46 4)  (538 196)  (538 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (8 5)  (500 197)  (500 197)  routing T_10_12.sp4_h_r_4 <X> T_10_12.sp4_v_b_4
 (17 5)  (509 197)  (509 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (510 197)  (510 197)  routing T_10_12.top_op_1 <X> T_10_12.lc_trk_g1_1
 (21 5)  (513 197)  (513 197)  routing T_10_12.top_op_3 <X> T_10_12.lc_trk_g1_3
 (22 5)  (514 197)  (514 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 197)  (516 197)  routing T_10_12.top_op_2 <X> T_10_12.lc_trk_g1_2
 (25 5)  (517 197)  (517 197)  routing T_10_12.top_op_2 <X> T_10_12.lc_trk_g1_2
 (26 5)  (518 197)  (518 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 197)  (519 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 197)  (520 197)  routing T_10_12.lc_trk_g3_3 <X> T_10_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 197)  (521 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (529 197)  (529 197)  LC_2 Logic Functioning bit
 (39 5)  (531 197)  (531 197)  LC_2 Logic Functioning bit
 (53 5)  (545 197)  (545 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (500 198)  (500 198)  routing T_10_12.sp4_v_t_41 <X> T_10_12.sp4_h_l_41
 (9 6)  (501 198)  (501 198)  routing T_10_12.sp4_v_t_41 <X> T_10_12.sp4_h_l_41
 (29 6)  (521 198)  (521 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 198)  (525 198)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 198)  (526 198)  routing T_10_12.lc_trk_g3_1 <X> T_10_12.wire_logic_cluster/lc_3/in_3
 (41 6)  (533 198)  (533 198)  LC_3 Logic Functioning bit
 (46 6)  (538 198)  (538 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (542 198)  (542 198)  Cascade bit: LH_LC03_inmux02_5

 (41 7)  (533 199)  (533 199)  LC_3 Logic Functioning bit
 (47 7)  (539 199)  (539 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (506 200)  (506 200)  routing T_10_12.rgt_op_0 <X> T_10_12.lc_trk_g2_0
 (29 8)  (521 200)  (521 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 200)  (522 200)  routing T_10_12.lc_trk_g0_7 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 200)  (525 200)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 200)  (526 200)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (43 8)  (535 200)  (535 200)  LC_4 Logic Functioning bit
 (15 9)  (507 201)  (507 201)  routing T_10_12.rgt_op_0 <X> T_10_12.lc_trk_g2_0
 (17 9)  (509 201)  (509 201)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (514 201)  (514 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (515 201)  (515 201)  routing T_10_12.sp4_h_l_15 <X> T_10_12.lc_trk_g2_2
 (24 9)  (516 201)  (516 201)  routing T_10_12.sp4_h_l_15 <X> T_10_12.lc_trk_g2_2
 (25 9)  (517 201)  (517 201)  routing T_10_12.sp4_h_l_15 <X> T_10_12.lc_trk_g2_2
 (28 9)  (520 201)  (520 201)  routing T_10_12.lc_trk_g2_0 <X> T_10_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 201)  (521 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 201)  (522 201)  routing T_10_12.lc_trk_g0_7 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 201)  (523 201)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 201)  (524 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (526 201)  (526 201)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.input_2_4
 (35 9)  (527 201)  (527 201)  routing T_10_12.lc_trk_g1_3 <X> T_10_12.input_2_4
 (41 9)  (533 201)  (533 201)  LC_4 Logic Functioning bit
 (31 10)  (523 202)  (523 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 202)  (525 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 202)  (526 202)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 202)  (529 202)  LC_5 Logic Functioning bit
 (39 10)  (531 202)  (531 202)  LC_5 Logic Functioning bit
 (41 10)  (533 202)  (533 202)  LC_5 Logic Functioning bit
 (43 10)  (535 202)  (535 202)  LC_5 Logic Functioning bit
 (26 11)  (518 203)  (518 203)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 203)  (519 203)  routing T_10_12.lc_trk_g1_2 <X> T_10_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 203)  (521 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 203)  (528 203)  LC_5 Logic Functioning bit
 (38 11)  (530 203)  (530 203)  LC_5 Logic Functioning bit
 (40 11)  (532 203)  (532 203)  LC_5 Logic Functioning bit
 (42 11)  (534 203)  (534 203)  LC_5 Logic Functioning bit
 (11 12)  (503 204)  (503 204)  routing T_10_12.sp4_v_t_38 <X> T_10_12.sp4_v_b_11
 (13 12)  (505 204)  (505 204)  routing T_10_12.sp4_v_t_38 <X> T_10_12.sp4_v_b_11
 (14 12)  (506 204)  (506 204)  routing T_10_12.sp4_h_l_21 <X> T_10_12.lc_trk_g3_0
 (15 12)  (507 204)  (507 204)  routing T_10_12.sp4_v_t_28 <X> T_10_12.lc_trk_g3_1
 (16 12)  (508 204)  (508 204)  routing T_10_12.sp4_v_t_28 <X> T_10_12.lc_trk_g3_1
 (17 12)  (509 204)  (509 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (514 204)  (514 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (517 204)  (517 204)  routing T_10_12.sp4_v_b_26 <X> T_10_12.lc_trk_g3_2
 (27 12)  (519 204)  (519 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 204)  (520 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 204)  (521 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 204)  (522 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 204)  (524 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 204)  (526 204)  routing T_10_12.lc_trk_g1_0 <X> T_10_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 204)  (528 204)  LC_6 Logic Functioning bit
 (37 12)  (529 204)  (529 204)  LC_6 Logic Functioning bit
 (50 12)  (542 204)  (542 204)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (507 205)  (507 205)  routing T_10_12.sp4_h_l_21 <X> T_10_12.lc_trk_g3_0
 (16 13)  (508 205)  (508 205)  routing T_10_12.sp4_h_l_21 <X> T_10_12.lc_trk_g3_0
 (17 13)  (509 205)  (509 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (514 205)  (514 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 205)  (515 205)  routing T_10_12.sp4_v_b_26 <X> T_10_12.lc_trk_g3_2
 (28 13)  (520 205)  (520 205)  routing T_10_12.lc_trk_g2_0 <X> T_10_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 205)  (521 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 205)  (522 205)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (38 13)  (530 205)  (530 205)  LC_6 Logic Functioning bit
 (39 13)  (531 205)  (531 205)  LC_6 Logic Functioning bit
 (15 14)  (507 206)  (507 206)  routing T_10_12.tnr_op_5 <X> T_10_12.lc_trk_g3_5
 (17 14)  (509 206)  (509 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (517 206)  (517 206)  routing T_10_12.rgt_op_6 <X> T_10_12.lc_trk_g3_6
 (28 14)  (520 206)  (520 206)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 206)  (521 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 206)  (524 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 206)  (526 206)  routing T_10_12.lc_trk_g1_1 <X> T_10_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 206)  (528 206)  LC_7 Logic Functioning bit
 (39 14)  (531 206)  (531 206)  LC_7 Logic Functioning bit
 (40 14)  (532 206)  (532 206)  LC_7 Logic Functioning bit
 (42 14)  (534 206)  (534 206)  LC_7 Logic Functioning bit
 (43 14)  (535 206)  (535 206)  LC_7 Logic Functioning bit
 (22 15)  (514 207)  (514 207)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 207)  (516 207)  routing T_10_12.rgt_op_6 <X> T_10_12.lc_trk_g3_6
 (26 15)  (518 207)  (518 207)  routing T_10_12.lc_trk_g0_3 <X> T_10_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 207)  (521 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 207)  (522 207)  routing T_10_12.lc_trk_g2_2 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 207)  (524 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (525 207)  (525 207)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.input_2_7
 (34 15)  (526 207)  (526 207)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.input_2_7
 (35 15)  (527 207)  (527 207)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.input_2_7
 (40 15)  (532 207)  (532 207)  LC_7 Logic Functioning bit
 (41 15)  (533 207)  (533 207)  LC_7 Logic Functioning bit
 (42 15)  (534 207)  (534 207)  LC_7 Logic Functioning bit


LogicTile_11_12

 (26 0)  (572 192)  (572 192)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 192)  (573 192)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 192)  (574 192)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 192)  (576 192)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 192)  (579 192)  routing T_11_12.lc_trk_g2_1 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (39 0)  (585 192)  (585 192)  LC_0 Logic Functioning bit
 (40 0)  (586 192)  (586 192)  LC_0 Logic Functioning bit
 (22 1)  (568 193)  (568 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 193)  (570 193)  routing T_11_12.bot_op_2 <X> T_11_12.lc_trk_g0_2
 (28 1)  (574 193)  (574 193)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 193)  (575 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 193)  (576 193)  routing T_11_12.lc_trk_g3_6 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 193)  (578 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 193)  (580 193)  routing T_11_12.lc_trk_g1_1 <X> T_11_12.input_2_0
 (38 1)  (584 193)  (584 193)  LC_0 Logic Functioning bit
 (39 1)  (585 193)  (585 193)  LC_0 Logic Functioning bit
 (47 1)  (593 193)  (593 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (594 193)  (594 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (597 193)  (597 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (28 2)  (574 194)  (574 194)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 194)  (577 194)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 194)  (580 194)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (40 2)  (586 194)  (586 194)  LC_1 Logic Functioning bit
 (43 2)  (589 194)  (589 194)  LC_1 Logic Functioning bit
 (50 2)  (596 194)  (596 194)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (568 195)  (568 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 195)  (570 195)  routing T_11_12.bot_op_6 <X> T_11_12.lc_trk_g0_6
 (30 3)  (576 195)  (576 195)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (38 3)  (584 195)  (584 195)  LC_1 Logic Functioning bit
 (40 3)  (586 195)  (586 195)  LC_1 Logic Functioning bit
 (43 3)  (589 195)  (589 195)  LC_1 Logic Functioning bit
 (14 4)  (560 196)  (560 196)  routing T_11_12.wire_logic_cluster/lc_0/out <X> T_11_12.lc_trk_g1_0
 (15 4)  (561 196)  (561 196)  routing T_11_12.top_op_1 <X> T_11_12.lc_trk_g1_1
 (17 4)  (563 196)  (563 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (567 196)  (567 196)  routing T_11_12.wire_logic_cluster/lc_3/out <X> T_11_12.lc_trk_g1_3
 (22 4)  (568 196)  (568 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (572 196)  (572 196)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 196)  (574 196)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 196)  (580 196)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (48 4)  (594 196)  (594 196)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (563 197)  (563 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (564 197)  (564 197)  routing T_11_12.top_op_1 <X> T_11_12.lc_trk_g1_1
 (26 5)  (572 197)  (572 197)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 197)  (573 197)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 197)  (574 197)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 197)  (575 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 197)  (576 197)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 197)  (578 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (579 197)  (579 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.input_2_2
 (34 5)  (580 197)  (580 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.input_2_2
 (35 5)  (581 197)  (581 197)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.input_2_2
 (41 5)  (587 197)  (587 197)  LC_2 Logic Functioning bit
 (42 5)  (588 197)  (588 197)  LC_2 Logic Functioning bit
 (15 6)  (561 198)  (561 198)  routing T_11_12.top_op_5 <X> T_11_12.lc_trk_g1_5
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (573 198)  (573 198)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 198)  (574 198)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (41 6)  (587 198)  (587 198)  LC_3 Logic Functioning bit
 (18 7)  (564 199)  (564 199)  routing T_11_12.top_op_5 <X> T_11_12.lc_trk_g1_5
 (27 7)  (573 199)  (573 199)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 199)  (575 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 199)  (576 199)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 199)  (578 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (579 199)  (579 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_3
 (34 7)  (580 199)  (580 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_3
 (35 7)  (581 199)  (581 199)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.input_2_3
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (43 7)  (589 199)  (589 199)  LC_3 Logic Functioning bit
 (15 8)  (561 200)  (561 200)  routing T_11_12.tnl_op_1 <X> T_11_12.lc_trk_g2_1
 (17 8)  (563 200)  (563 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (568 200)  (568 200)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 200)  (570 200)  routing T_11_12.tnl_op_3 <X> T_11_12.lc_trk_g2_3
 (26 8)  (572 200)  (572 200)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 200)  (574 200)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 200)  (575 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 200)  (576 200)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 200)  (580 200)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (43 8)  (589 200)  (589 200)  LC_4 Logic Functioning bit
 (9 9)  (555 201)  (555 201)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_v_b_7
 (10 9)  (556 201)  (556 201)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_v_b_7
 (18 9)  (564 201)  (564 201)  routing T_11_12.tnl_op_1 <X> T_11_12.lc_trk_g2_1
 (21 9)  (567 201)  (567 201)  routing T_11_12.tnl_op_3 <X> T_11_12.lc_trk_g2_3
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 201)  (570 201)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g2_2
 (25 9)  (571 201)  (571 201)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g2_2
 (27 9)  (573 201)  (573 201)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 201)  (575 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 201)  (578 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (579 201)  (579 201)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.input_2_4
 (35 9)  (581 201)  (581 201)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.input_2_4
 (36 9)  (582 201)  (582 201)  LC_4 Logic Functioning bit
 (41 9)  (587 201)  (587 201)  LC_4 Logic Functioning bit
 (14 10)  (560 202)  (560 202)  routing T_11_12.sp4_v_t_17 <X> T_11_12.lc_trk_g2_4
 (16 10)  (562 202)  (562 202)  routing T_11_12.sp4_v_t_16 <X> T_11_12.lc_trk_g2_5
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 202)  (564 202)  routing T_11_12.sp4_v_t_16 <X> T_11_12.lc_trk_g2_5
 (25 10)  (571 202)  (571 202)  routing T_11_12.wire_logic_cluster/lc_6/out <X> T_11_12.lc_trk_g2_6
 (27 10)  (573 202)  (573 202)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 202)  (575 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 202)  (577 202)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 202)  (579 202)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (38 10)  (584 202)  (584 202)  LC_5 Logic Functioning bit
 (42 10)  (588 202)  (588 202)  LC_5 Logic Functioning bit
 (43 10)  (589 202)  (589 202)  LC_5 Logic Functioning bit
 (50 10)  (596 202)  (596 202)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (562 203)  (562 203)  routing T_11_12.sp4_v_t_17 <X> T_11_12.lc_trk_g2_4
 (17 11)  (563 203)  (563 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (568 203)  (568 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (576 203)  (576 203)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 203)  (577 203)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 203)  (582 203)  LC_5 Logic Functioning bit
 (38 11)  (584 203)  (584 203)  LC_5 Logic Functioning bit
 (42 11)  (588 203)  (588 203)  LC_5 Logic Functioning bit
 (43 11)  (589 203)  (589 203)  LC_5 Logic Functioning bit
 (13 12)  (559 204)  (559 204)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_v_b_11
 (21 12)  (567 204)  (567 204)  routing T_11_12.sp4_v_t_14 <X> T_11_12.lc_trk_g3_3
 (22 12)  (568 204)  (568 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 204)  (569 204)  routing T_11_12.sp4_v_t_14 <X> T_11_12.lc_trk_g3_3
 (26 12)  (572 204)  (572 204)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 204)  (574 204)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 204)  (575 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 204)  (580 204)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 204)  (583 204)  LC_6 Logic Functioning bit
 (39 12)  (585 204)  (585 204)  LC_6 Logic Functioning bit
 (41 12)  (587 204)  (587 204)  LC_6 Logic Functioning bit
 (42 12)  (588 204)  (588 204)  LC_6 Logic Functioning bit
 (43 12)  (589 204)  (589 204)  LC_6 Logic Functioning bit
 (22 13)  (568 205)  (568 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 205)  (570 205)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g3_2
 (25 13)  (571 205)  (571 205)  routing T_11_12.tnl_op_2 <X> T_11_12.lc_trk_g3_2
 (27 13)  (573 205)  (573 205)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 205)  (575 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 205)  (576 205)  routing T_11_12.lc_trk_g2_3 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 205)  (578 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (579 205)  (579 205)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.input_2_6
 (34 13)  (580 205)  (580 205)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.input_2_6
 (35 13)  (581 205)  (581 205)  routing T_11_12.lc_trk_g3_3 <X> T_11_12.input_2_6
 (36 13)  (582 205)  (582 205)  LC_6 Logic Functioning bit
 (37 13)  (583 205)  (583 205)  LC_6 Logic Functioning bit
 (41 13)  (587 205)  (587 205)  LC_6 Logic Functioning bit
 (42 13)  (588 205)  (588 205)  LC_6 Logic Functioning bit
 (21 14)  (567 206)  (567 206)  routing T_11_12.sp4_v_t_18 <X> T_11_12.lc_trk_g3_7
 (22 14)  (568 206)  (568 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (569 206)  (569 206)  routing T_11_12.sp4_v_t_18 <X> T_11_12.lc_trk_g3_7
 (26 14)  (572 206)  (572 206)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 206)  (575 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 206)  (577 206)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 206)  (578 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 206)  (582 206)  LC_7 Logic Functioning bit
 (37 14)  (583 206)  (583 206)  LC_7 Logic Functioning bit
 (38 14)  (584 206)  (584 206)  LC_7 Logic Functioning bit
 (39 14)  (585 206)  (585 206)  LC_7 Logic Functioning bit
 (22 15)  (568 207)  (568 207)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (570 207)  (570 207)  routing T_11_12.tnl_op_6 <X> T_11_12.lc_trk_g3_6
 (25 15)  (571 207)  (571 207)  routing T_11_12.tnl_op_6 <X> T_11_12.lc_trk_g3_6
 (28 15)  (574 207)  (574 207)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 207)  (575 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 207)  (576 207)  routing T_11_12.lc_trk_g0_2 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 207)  (577 207)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (40 15)  (586 207)  (586 207)  LC_7 Logic Functioning bit
 (41 15)  (587 207)  (587 207)  LC_7 Logic Functioning bit
 (42 15)  (588 207)  (588 207)  LC_7 Logic Functioning bit
 (43 15)  (589 207)  (589 207)  LC_7 Logic Functioning bit


LogicTile_12_12

 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 192)  (630 192)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (44 0)  (644 192)  (644 192)  LC_0 Logic Functioning bit
 (14 1)  (614 193)  (614 193)  routing T_12_12.sp4_r_v_b_35 <X> T_12_12.lc_trk_g0_0
 (17 1)  (617 193)  (617 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (50 1)  (650 193)  (650 193)  Carry_In_Mux bit 

 (12 2)  (612 194)  (612 194)  routing T_12_12.sp4_v_t_39 <X> T_12_12.sp4_h_l_39
 (15 2)  (615 194)  (615 194)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g0_5
 (16 2)  (616 194)  (616 194)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g0_5
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 194)  (618 194)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g0_5
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 194)  (630 194)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (44 2)  (644 194)  (644 194)  LC_1 Logic Functioning bit
 (11 3)  (611 195)  (611 195)  routing T_12_12.sp4_v_t_39 <X> T_12_12.sp4_h_l_39
 (18 3)  (618 195)  (618 195)  routing T_12_12.sp4_h_r_21 <X> T_12_12.lc_trk_g0_5
 (22 3)  (622 195)  (622 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 195)  (623 195)  routing T_12_12.sp4_h_r_6 <X> T_12_12.lc_trk_g0_6
 (24 3)  (624 195)  (624 195)  routing T_12_12.sp4_h_r_6 <X> T_12_12.lc_trk_g0_6
 (25 3)  (625 195)  (625 195)  routing T_12_12.sp4_h_r_6 <X> T_12_12.lc_trk_g0_6
 (32 3)  (632 195)  (632 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 195)  (633 195)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.input_2_1
 (34 3)  (634 195)  (634 195)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.input_2_1
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (47 3)  (647 195)  (647 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (621 196)  (621 196)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 196)  (630 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (635 196)  (635 196)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_2
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (37 4)  (637 196)  (637 196)  LC_2 Logic Functioning bit
 (40 4)  (640 196)  (640 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (44 4)  (644 196)  (644 196)  LC_2 Logic Functioning bit
 (14 5)  (614 197)  (614 197)  routing T_12_12.top_op_0 <X> T_12_12.lc_trk_g1_0
 (15 5)  (615 197)  (615 197)  routing T_12_12.top_op_0 <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (626 197)  (626 197)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 197)  (627 197)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 197)  (630 197)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (634 197)  (634 197)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_2
 (35 5)  (635 197)  (635 197)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.input_2_2
 (38 5)  (638 197)  (638 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (53 5)  (653 197)  (653 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (621 198)  (621 198)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g1_7
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 198)  (625 198)  routing T_12_12.sp12_h_l_5 <X> T_12_12.lc_trk_g1_6
 (26 6)  (626 198)  (626 198)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (637 198)  (637 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (41 6)  (641 198)  (641 198)  LC_3 Logic Functioning bit
 (43 6)  (643 198)  (643 198)  LC_3 Logic Functioning bit
 (52 6)  (652 198)  (652 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (624 199)  (624 199)  routing T_12_12.sp12_h_l_5 <X> T_12_12.lc_trk_g1_6
 (25 7)  (625 199)  (625 199)  routing T_12_12.sp12_h_l_5 <X> T_12_12.lc_trk_g1_6
 (27 7)  (627 199)  (627 199)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 199)  (628 199)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 199)  (636 199)  LC_3 Logic Functioning bit
 (38 7)  (638 199)  (638 199)  LC_3 Logic Functioning bit
 (40 7)  (640 199)  (640 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (51 7)  (651 199)  (651 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (605 200)  (605 200)  routing T_12_12.sp4_v_t_43 <X> T_12_12.sp4_h_r_6
 (22 8)  (622 200)  (622 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 200)  (623 200)  routing T_12_12.sp4_v_t_30 <X> T_12_12.lc_trk_g2_3
 (24 8)  (624 200)  (624 200)  routing T_12_12.sp4_v_t_30 <X> T_12_12.lc_trk_g2_3
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 200)  (631 200)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 200)  (638 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (42 8)  (642 200)  (642 200)  LC_4 Logic Functioning bit
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (623 201)  (623 201)  routing T_12_12.sp12_v_b_18 <X> T_12_12.lc_trk_g2_2
 (25 9)  (625 201)  (625 201)  routing T_12_12.sp12_v_b_18 <X> T_12_12.lc_trk_g2_2
 (26 9)  (626 201)  (626 201)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 201)  (628 201)  routing T_12_12.lc_trk_g3_3 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 201)  (631 201)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 201)  (632 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 201)  (633 201)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_4
 (35 9)  (635 201)  (635 201)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.input_2_4
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (38 9)  (638 201)  (638 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (43 9)  (643 201)  (643 201)  LC_4 Logic Functioning bit
 (12 10)  (612 202)  (612 202)  routing T_12_12.sp4_v_t_45 <X> T_12_12.sp4_h_l_45
 (11 11)  (611 203)  (611 203)  routing T_12_12.sp4_v_t_45 <X> T_12_12.sp4_h_l_45
 (15 11)  (615 203)  (615 203)  routing T_12_12.tnr_op_4 <X> T_12_12.lc_trk_g2_4
 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 12)  (622 204)  (622 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 204)  (624 204)  routing T_12_12.tnl_op_3 <X> T_12_12.lc_trk_g3_3
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 204)  (628 204)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 204)  (633 204)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 204)  (635 204)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.input_2_6
 (37 12)  (637 204)  (637 204)  LC_6 Logic Functioning bit
 (41 12)  (641 204)  (641 204)  LC_6 Logic Functioning bit
 (42 12)  (642 204)  (642 204)  LC_6 Logic Functioning bit
 (15 13)  (615 205)  (615 205)  routing T_12_12.sp4_v_t_29 <X> T_12_12.lc_trk_g3_0
 (16 13)  (616 205)  (616 205)  routing T_12_12.sp4_v_t_29 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (621 205)  (621 205)  routing T_12_12.tnl_op_3 <X> T_12_12.lc_trk_g3_3
 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 205)  (625 205)  routing T_12_12.sp4_r_v_b_42 <X> T_12_12.lc_trk_g3_2
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 205)  (631 205)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (635 205)  (635 205)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.input_2_6
 (39 13)  (639 205)  (639 205)  LC_6 Logic Functioning bit
 (40 13)  (640 205)  (640 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (42 13)  (642 205)  (642 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (12 14)  (612 206)  (612 206)  routing T_12_12.sp4_v_t_40 <X> T_12_12.sp4_h_l_46
 (25 14)  (625 206)  (625 206)  routing T_12_12.wire_logic_cluster/lc_6/out <X> T_12_12.lc_trk_g3_6
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (40 14)  (640 206)  (640 206)  LC_7 Logic Functioning bit
 (42 14)  (642 206)  (642 206)  LC_7 Logic Functioning bit
 (11 15)  (611 207)  (611 207)  routing T_12_12.sp4_v_t_40 <X> T_12_12.sp4_h_l_46
 (13 15)  (613 207)  (613 207)  routing T_12_12.sp4_v_t_40 <X> T_12_12.sp4_h_l_46
 (15 15)  (615 207)  (615 207)  routing T_12_12.sp4_v_t_33 <X> T_12_12.lc_trk_g3_4
 (16 15)  (616 207)  (616 207)  routing T_12_12.sp4_v_t_33 <X> T_12_12.lc_trk_g3_4
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (627 207)  (627 207)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 207)  (628 207)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (38 15)  (638 207)  (638 207)  LC_7 Logic Functioning bit
 (41 15)  (641 207)  (641 207)  LC_7 Logic Functioning bit
 (43 15)  (643 207)  (643 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (6 6)  (714 198)  (714 198)  routing T_14_12.sp4_h_l_47 <X> T_14_12.sp4_v_t_38
 (8 6)  (716 198)  (716 198)  routing T_14_12.sp4_v_t_47 <X> T_14_12.sp4_h_l_41
 (9 6)  (717 198)  (717 198)  routing T_14_12.sp4_v_t_47 <X> T_14_12.sp4_h_l_41
 (10 6)  (718 198)  (718 198)  routing T_14_12.sp4_v_t_47 <X> T_14_12.sp4_h_l_41


LogicTile_15_12

 (12 10)  (774 202)  (774 202)  routing T_15_12.sp4_v_t_39 <X> T_15_12.sp4_h_l_45
 (11 11)  (773 203)  (773 203)  routing T_15_12.sp4_v_t_39 <X> T_15_12.sp4_h_l_45
 (13 11)  (775 203)  (775 203)  routing T_15_12.sp4_v_t_39 <X> T_15_12.sp4_h_l_45


LogicTile_17_12

 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 8)  (893 200)  (893 200)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 10)  (899 202)  (899 202)  routing T_17_12.wire_logic_cluster/lc_6/out <X> T_17_12.lc_trk_g2_6
 (22 11)  (896 203)  (896 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (897 204)  (897 204)  routing T_17_12.sp12_v_b_19 <X> T_17_12.lc_trk_g3_3
 (37 12)  (911 204)  (911 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (40 12)  (914 204)  (914 204)  LC_6 Logic Functioning bit
 (42 12)  (916 204)  (916 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (21 13)  (895 205)  (895 205)  routing T_17_12.sp12_v_b_19 <X> T_17_12.lc_trk_g3_3
 (26 13)  (900 205)  (900 205)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 205)  (901 205)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 205)  (902 205)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 205)  (910 205)  LC_6 Logic Functioning bit
 (38 13)  (912 205)  (912 205)  LC_6 Logic Functioning bit
 (41 13)  (915 205)  (915 205)  LC_6 Logic Functioning bit
 (43 13)  (917 205)  (917 205)  LC_6 Logic Functioning bit
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 206)  (902 206)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 206)  (905 206)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 206)  (907 206)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (38 14)  (912 206)  (912 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (40 14)  (914 206)  (914 206)  LC_7 Logic Functioning bit
 (42 14)  (916 206)  (916 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (30 15)  (904 207)  (904 207)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 207)  (905 207)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 207)  (910 207)  LC_7 Logic Functioning bit
 (37 15)  (911 207)  (911 207)  LC_7 Logic Functioning bit
 (38 15)  (912 207)  (912 207)  LC_7 Logic Functioning bit
 (39 15)  (913 207)  (913 207)  LC_7 Logic Functioning bit
 (40 15)  (914 207)  (914 207)  LC_7 Logic Functioning bit
 (42 15)  (916 207)  (916 207)  LC_7 Logic Functioning bit


LogicTile_23_12

 (4 2)  (1202 194)  (1202 194)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_37
 (5 3)  (1203 195)  (1203 195)  routing T_23_12.sp4_h_r_0 <X> T_23_12.sp4_v_t_37


LogicTile_24_12

 (17 0)  (1269 192)  (1269 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (1277 192)  (1277 192)  routing T_24_12.sp4_h_r_10 <X> T_24_12.lc_trk_g0_2
 (18 1)  (1270 193)  (1270 193)  routing T_24_12.sp4_r_v_b_34 <X> T_24_12.lc_trk_g0_1
 (22 1)  (1274 193)  (1274 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1275 193)  (1275 193)  routing T_24_12.sp4_h_r_10 <X> T_24_12.lc_trk_g0_2
 (24 1)  (1276 193)  (1276 193)  routing T_24_12.sp4_h_r_10 <X> T_24_12.lc_trk_g0_2
 (26 2)  (1278 194)  (1278 194)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1279 194)  (1279 194)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 194)  (1280 194)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 194)  (1281 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 194)  (1282 194)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 194)  (1284 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (48 2)  (1300 194)  (1300 194)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (1305 194)  (1305 194)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (26 3)  (1278 195)  (1278 195)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 195)  (1279 195)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 195)  (1280 195)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 195)  (1281 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 195)  (1282 195)  routing T_24_12.lc_trk_g3_7 <X> T_24_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (1283 195)  (1283 195)  routing T_24_12.lc_trk_g0_2 <X> T_24_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 195)  (1284 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1285 195)  (1285 195)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.input_2_1
 (35 3)  (1287 195)  (1287 195)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.input_2_1
 (39 3)  (1291 195)  (1291 195)  LC_1 Logic Functioning bit
 (13 4)  (1265 196)  (1265 196)  routing T_24_12.sp4_v_t_40 <X> T_24_12.sp4_v_b_5
 (9 5)  (1261 197)  (1261 197)  routing T_24_12.sp4_v_t_41 <X> T_24_12.sp4_v_b_4
 (15 6)  (1267 198)  (1267 198)  routing T_24_12.sp4_v_b_21 <X> T_24_12.lc_trk_g1_5
 (16 6)  (1268 198)  (1268 198)  routing T_24_12.sp4_v_b_21 <X> T_24_12.lc_trk_g1_5
 (17 6)  (1269 198)  (1269 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (28 6)  (1280 198)  (1280 198)  routing T_24_12.lc_trk_g2_0 <X> T_24_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 198)  (1281 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 198)  (1283 198)  routing T_24_12.lc_trk_g1_5 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 198)  (1284 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 198)  (1286 198)  routing T_24_12.lc_trk_g1_5 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 198)  (1288 198)  LC_3 Logic Functioning bit
 (38 6)  (1290 198)  (1290 198)  LC_3 Logic Functioning bit
 (41 6)  (1293 198)  (1293 198)  LC_3 Logic Functioning bit
 (43 6)  (1295 198)  (1295 198)  LC_3 Logic Functioning bit
 (29 7)  (1281 199)  (1281 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 199)  (1289 199)  LC_3 Logic Functioning bit
 (39 7)  (1291 199)  (1291 199)  LC_3 Logic Functioning bit
 (41 7)  (1293 199)  (1293 199)  LC_3 Logic Functioning bit
 (43 7)  (1295 199)  (1295 199)  LC_3 Logic Functioning bit
 (21 8)  (1273 200)  (1273 200)  routing T_24_12.sp4_v_t_22 <X> T_24_12.lc_trk_g2_3
 (22 8)  (1274 200)  (1274 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1275 200)  (1275 200)  routing T_24_12.sp4_v_t_22 <X> T_24_12.lc_trk_g2_3
 (17 9)  (1269 201)  (1269 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (1273 201)  (1273 201)  routing T_24_12.sp4_v_t_22 <X> T_24_12.lc_trk_g2_3
 (10 12)  (1262 204)  (1262 204)  routing T_24_12.sp4_v_t_40 <X> T_24_12.sp4_h_r_10
 (4 13)  (1256 205)  (1256 205)  routing T_24_12.sp4_v_t_41 <X> T_24_12.sp4_h_r_9
 (21 14)  (1273 206)  (1273 206)  routing T_24_12.sp4_v_t_18 <X> T_24_12.lc_trk_g3_7
 (22 14)  (1274 206)  (1274 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1275 206)  (1275 206)  routing T_24_12.sp4_v_t_18 <X> T_24_12.lc_trk_g3_7
 (22 15)  (1274 207)  (1274 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 193)  (1328 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 193)  (1329 193)  routing T_25_12.sp4_v_t_7 <X> T_25_12.lc_trk_g0_2
 (24 1)  (1330 193)  (1330 193)  routing T_25_12.sp4_v_t_7 <X> T_25_12.lc_trk_g0_2
 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g0_2 <X> T_25_12.wire_bram/ram/WCLKE
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (14 6)  (1320 198)  (1320 198)  routing T_25_12.sp4_h_r_20 <X> T_25_12.lc_trk_g1_4
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (14 7)  (1320 199)  (1320 199)  routing T_25_12.sp4_h_r_20 <X> T_25_12.lc_trk_g1_4
 (15 7)  (1321 199)  (1321 199)  routing T_25_12.sp4_h_r_20 <X> T_25_12.lc_trk_g1_4
 (16 7)  (1322 199)  (1322 199)  routing T_25_12.sp4_h_r_20 <X> T_25_12.lc_trk_g1_4
 (17 7)  (1323 199)  (1323 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (3 8)  (1309 200)  (1309 200)  routing T_25_12.sp12_v_t_22 <X> T_25_12.sp12_v_b_1
 (27 8)  (1333 200)  (1333 200)  routing T_25_12.lc_trk_g1_4 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 200)  (1336 200)  routing T_25_12.lc_trk_g1_4 <X> T_25_12.wire_bram/ram/WDATA_3
 (37 9)  (1343 201)  (1343 201)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (11 10)  (1317 202)  (1317 202)  routing T_25_12.sp4_v_b_5 <X> T_25_12.sp4_v_t_45
 (14 10)  (1320 202)  (1320 202)  routing T_25_12.sp4_h_r_36 <X> T_25_12.lc_trk_g2_4
 (12 11)  (1318 203)  (1318 203)  routing T_25_12.sp4_v_b_5 <X> T_25_12.sp4_v_t_45
 (15 11)  (1321 203)  (1321 203)  routing T_25_12.sp4_h_r_36 <X> T_25_12.lc_trk_g2_4
 (16 11)  (1322 203)  (1322 203)  routing T_25_12.sp4_h_r_36 <X> T_25_12.lc_trk_g2_4
 (17 11)  (1323 203)  (1323 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g2_4 <X> T_25_12.wire_bram/ram/WE


LogicTile_26_12

 (9 1)  (1357 193)  (1357 193)  routing T_26_12.sp4_v_t_36 <X> T_26_12.sp4_v_b_1
 (8 2)  (1356 194)  (1356 194)  routing T_26_12.sp4_v_t_36 <X> T_26_12.sp4_h_l_36
 (9 2)  (1357 194)  (1357 194)  routing T_26_12.sp4_v_t_36 <X> T_26_12.sp4_h_l_36
 (9 5)  (1357 197)  (1357 197)  routing T_26_12.sp4_v_t_41 <X> T_26_12.sp4_v_b_4


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (6 4)  (11 180)  (11 180)  routing T_0_11.span4_horz_13 <X> T_0_11.lc_trk_g0_5
 (7 4)  (10 180)  (10 180)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_13 lc_trk_g0_5
 (8 4)  (9 180)  (9 180)  routing T_0_11.span4_horz_13 <X> T_0_11.lc_trk_g0_5
 (8 5)  (9 181)  (9 181)  routing T_0_11.span4_horz_13 <X> T_0_11.lc_trk_g0_5
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g0_5 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_3_11

 (6 3)  (132 179)  (132 179)  routing T_3_11.sp4_h_r_0 <X> T_3_11.sp4_h_l_37


LogicTile_7_11

 (5 2)  (347 178)  (347 178)  routing T_7_11.sp4_v_t_43 <X> T_7_11.sp4_h_l_37
 (4 3)  (346 179)  (346 179)  routing T_7_11.sp4_v_t_43 <X> T_7_11.sp4_h_l_37
 (6 3)  (348 179)  (348 179)  routing T_7_11.sp4_v_t_43 <X> T_7_11.sp4_h_l_37


LogicTile_9_11

 (14 2)  (452 178)  (452 178)  routing T_9_11.sp4_h_l_1 <X> T_9_11.lc_trk_g0_4
 (15 2)  (453 178)  (453 178)  routing T_9_11.sp4_v_b_21 <X> T_9_11.lc_trk_g0_5
 (16 2)  (454 178)  (454 178)  routing T_9_11.sp4_v_b_21 <X> T_9_11.lc_trk_g0_5
 (17 2)  (455 178)  (455 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (464 178)  (464 178)  routing T_9_11.lc_trk_g0_5 <X> T_9_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 178)  (465 178)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 178)  (466 178)  routing T_9_11.lc_trk_g3_1 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 178)  (467 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 178)  (470 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 178)  (471 178)  routing T_9_11.lc_trk_g2_2 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (41 2)  (479 178)  (479 178)  LC_1 Logic Functioning bit
 (43 2)  (481 178)  (481 178)  LC_1 Logic Functioning bit
 (15 3)  (453 179)  (453 179)  routing T_9_11.sp4_h_l_1 <X> T_9_11.lc_trk_g0_4
 (16 3)  (454 179)  (454 179)  routing T_9_11.sp4_h_l_1 <X> T_9_11.lc_trk_g0_4
 (17 3)  (455 179)  (455 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (29 3)  (467 179)  (467 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 179)  (469 179)  routing T_9_11.lc_trk_g2_2 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 179)  (474 179)  LC_1 Logic Functioning bit
 (38 3)  (476 179)  (476 179)  LC_1 Logic Functioning bit
 (48 3)  (486 179)  (486 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (19 4)  (457 180)  (457 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (8 5)  (446 181)  (446 181)  routing T_9_11.sp4_h_r_4 <X> T_9_11.sp4_v_b_4
 (14 7)  (452 183)  (452 183)  routing T_9_11.sp4_h_r_4 <X> T_9_11.lc_trk_g1_4
 (15 7)  (453 183)  (453 183)  routing T_9_11.sp4_h_r_4 <X> T_9_11.lc_trk_g1_4
 (16 7)  (454 183)  (454 183)  routing T_9_11.sp4_h_r_4 <X> T_9_11.lc_trk_g1_4
 (17 7)  (455 183)  (455 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 8)  (464 184)  (464 184)  routing T_9_11.lc_trk_g0_4 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 184)  (467 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 184)  (468 184)  routing T_9_11.lc_trk_g0_5 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 184)  (469 184)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 184)  (470 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 184)  (472 184)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 184)  (476 184)  LC_4 Logic Functioning bit
 (39 8)  (477 184)  (477 184)  LC_4 Logic Functioning bit
 (42 8)  (480 184)  (480 184)  LC_4 Logic Functioning bit
 (43 8)  (481 184)  (481 184)  LC_4 Logic Functioning bit
 (19 9)  (457 185)  (457 185)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (460 185)  (460 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 185)  (461 185)  routing T_9_11.sp4_h_l_15 <X> T_9_11.lc_trk_g2_2
 (24 9)  (462 185)  (462 185)  routing T_9_11.sp4_h_l_15 <X> T_9_11.lc_trk_g2_2
 (25 9)  (463 185)  (463 185)  routing T_9_11.sp4_h_l_15 <X> T_9_11.lc_trk_g2_2
 (29 9)  (467 185)  (467 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 185)  (470 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (471 185)  (471 185)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.input_2_4
 (34 9)  (472 185)  (472 185)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.input_2_4
 (35 9)  (473 185)  (473 185)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.input_2_4
 (36 9)  (474 185)  (474 185)  LC_4 Logic Functioning bit
 (37 9)  (475 185)  (475 185)  LC_4 Logic Functioning bit
 (40 9)  (478 185)  (478 185)  LC_4 Logic Functioning bit
 (41 9)  (479 185)  (479 185)  LC_4 Logic Functioning bit
 (22 10)  (460 186)  (460 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (464 186)  (464 186)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (466 186)  (466 186)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 186)  (467 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 186)  (468 186)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 186)  (469 186)  routing T_9_11.lc_trk_g0_4 <X> T_9_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 186)  (470 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (473 186)  (473 186)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.input_2_5
 (37 10)  (475 186)  (475 186)  LC_5 Logic Functioning bit
 (39 10)  (477 186)  (477 186)  LC_5 Logic Functioning bit
 (40 10)  (478 186)  (478 186)  LC_5 Logic Functioning bit
 (41 10)  (479 186)  (479 186)  LC_5 Logic Functioning bit
 (19 11)  (457 187)  (457 187)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (459 187)  (459 187)  routing T_9_11.sp4_r_v_b_39 <X> T_9_11.lc_trk_g2_7
 (22 11)  (460 187)  (460 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 187)  (463 187)  routing T_9_11.sp4_r_v_b_38 <X> T_9_11.lc_trk_g2_6
 (27 11)  (465 187)  (465 187)  routing T_9_11.lc_trk_g1_4 <X> T_9_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 187)  (467 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 187)  (468 187)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 187)  (470 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (471 187)  (471 187)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.input_2_5
 (35 11)  (473 187)  (473 187)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.input_2_5
 (38 11)  (476 187)  (476 187)  LC_5 Logic Functioning bit
 (39 11)  (477 187)  (477 187)  LC_5 Logic Functioning bit
 (40 11)  (478 187)  (478 187)  LC_5 Logic Functioning bit
 (42 11)  (480 187)  (480 187)  LC_5 Logic Functioning bit
 (17 12)  (455 188)  (455 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (459 188)  (459 188)  routing T_9_11.sp4_v_t_22 <X> T_9_11.lc_trk_g3_3
 (22 12)  (460 188)  (460 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (461 188)  (461 188)  routing T_9_11.sp4_v_t_22 <X> T_9_11.lc_trk_g3_3
 (21 13)  (459 189)  (459 189)  routing T_9_11.sp4_v_t_22 <X> T_9_11.lc_trk_g3_3


LogicTile_10_11

 (11 0)  (503 176)  (503 176)  routing T_10_11.sp4_h_r_9 <X> T_10_11.sp4_v_b_2
 (26 0)  (518 176)  (518 176)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 176)  (520 176)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 176)  (521 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 176)  (522 176)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 176)  (523 176)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 176)  (524 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 176)  (525 176)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 176)  (527 176)  routing T_10_11.lc_trk_g0_4 <X> T_10_11.input_2_0
 (40 0)  (532 176)  (532 176)  LC_0 Logic Functioning bit
 (26 1)  (518 177)  (518 177)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 177)  (521 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 177)  (522 177)  routing T_10_11.lc_trk_g2_7 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 177)  (524 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (41 1)  (533 177)  (533 177)  LC_0 Logic Functioning bit
 (43 1)  (535 177)  (535 177)  LC_0 Logic Functioning bit
 (48 1)  (540 177)  (540 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (21 2)  (513 178)  (513 178)  routing T_10_11.wire_logic_cluster/lc_7/out <X> T_10_11.lc_trk_g0_7
 (22 2)  (514 178)  (514 178)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (518 178)  (518 178)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 178)  (519 178)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 178)  (520 178)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 178)  (521 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 178)  (522 178)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 178)  (524 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 178)  (526 178)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (38 2)  (530 178)  (530 178)  LC_1 Logic Functioning bit
 (42 2)  (534 178)  (534 178)  LC_1 Logic Functioning bit
 (14 3)  (506 179)  (506 179)  routing T_10_11.top_op_4 <X> T_10_11.lc_trk_g0_4
 (15 3)  (507 179)  (507 179)  routing T_10_11.top_op_4 <X> T_10_11.lc_trk_g0_4
 (17 3)  (509 179)  (509 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (514 179)  (514 179)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 179)  (516 179)  routing T_10_11.top_op_6 <X> T_10_11.lc_trk_g0_6
 (25 3)  (517 179)  (517 179)  routing T_10_11.top_op_6 <X> T_10_11.lc_trk_g0_6
 (27 3)  (519 179)  (519 179)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 179)  (521 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 179)  (522 179)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 179)  (524 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (526 179)  (526 179)  routing T_10_11.lc_trk_g1_0 <X> T_10_11.input_2_1
 (36 3)  (528 179)  (528 179)  LC_1 Logic Functioning bit
 (37 3)  (529 179)  (529 179)  LC_1 Logic Functioning bit
 (38 3)  (530 179)  (530 179)  LC_1 Logic Functioning bit
 (40 3)  (532 179)  (532 179)  LC_1 Logic Functioning bit
 (41 3)  (533 179)  (533 179)  LC_1 Logic Functioning bit
 (42 3)  (534 179)  (534 179)  LC_1 Logic Functioning bit
 (10 4)  (502 180)  (502 180)  routing T_10_11.sp4_v_t_46 <X> T_10_11.sp4_h_r_4
 (17 4)  (509 180)  (509 180)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (510 180)  (510 180)  routing T_10_11.bnr_op_1 <X> T_10_11.lc_trk_g1_1
 (21 4)  (513 180)  (513 180)  routing T_10_11.sp4_h_r_11 <X> T_10_11.lc_trk_g1_3
 (22 4)  (514 180)  (514 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (515 180)  (515 180)  routing T_10_11.sp4_h_r_11 <X> T_10_11.lc_trk_g1_3
 (24 4)  (516 180)  (516 180)  routing T_10_11.sp4_h_r_11 <X> T_10_11.lc_trk_g1_3
 (27 4)  (519 180)  (519 180)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 180)  (520 180)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 180)  (521 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 180)  (523 180)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 180)  (524 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 180)  (525 180)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 180)  (526 180)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 180)  (528 180)  LC_2 Logic Functioning bit
 (37 4)  (529 180)  (529 180)  LC_2 Logic Functioning bit
 (38 4)  (530 180)  (530 180)  LC_2 Logic Functioning bit
 (39 4)  (531 180)  (531 180)  LC_2 Logic Functioning bit
 (14 5)  (506 181)  (506 181)  routing T_10_11.sp4_r_v_b_24 <X> T_10_11.lc_trk_g1_0
 (17 5)  (509 181)  (509 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (510 181)  (510 181)  routing T_10_11.bnr_op_1 <X> T_10_11.lc_trk_g1_1
 (26 5)  (518 181)  (518 181)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 181)  (519 181)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 181)  (521 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 181)  (522 181)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 181)  (523 181)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.wire_logic_cluster/lc_2/in_3
 (40 5)  (532 181)  (532 181)  LC_2 Logic Functioning bit
 (41 5)  (533 181)  (533 181)  LC_2 Logic Functioning bit
 (42 5)  (534 181)  (534 181)  LC_2 Logic Functioning bit
 (43 5)  (535 181)  (535 181)  LC_2 Logic Functioning bit
 (22 6)  (514 182)  (514 182)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 182)  (516 182)  routing T_10_11.bot_op_7 <X> T_10_11.lc_trk_g1_7
 (26 6)  (518 182)  (518 182)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 182)  (519 182)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 182)  (521 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 182)  (522 182)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 182)  (524 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 182)  (526 182)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 182)  (528 182)  LC_3 Logic Functioning bit
 (37 6)  (529 182)  (529 182)  LC_3 Logic Functioning bit
 (38 6)  (530 182)  (530 182)  LC_3 Logic Functioning bit
 (41 6)  (533 182)  (533 182)  LC_3 Logic Functioning bit
 (42 6)  (534 182)  (534 182)  LC_3 Logic Functioning bit
 (50 6)  (542 182)  (542 182)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (506 183)  (506 183)  routing T_10_11.sp4_h_r_4 <X> T_10_11.lc_trk_g1_4
 (15 7)  (507 183)  (507 183)  routing T_10_11.sp4_h_r_4 <X> T_10_11.lc_trk_g1_4
 (16 7)  (508 183)  (508 183)  routing T_10_11.sp4_h_r_4 <X> T_10_11.lc_trk_g1_4
 (17 7)  (509 183)  (509 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (519 183)  (519 183)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 183)  (521 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 183)  (522 183)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 183)  (528 183)  LC_3 Logic Functioning bit
 (39 7)  (531 183)  (531 183)  LC_3 Logic Functioning bit
 (40 7)  (532 183)  (532 183)  LC_3 Logic Functioning bit
 (42 7)  (534 183)  (534 183)  LC_3 Logic Functioning bit
 (43 7)  (535 183)  (535 183)  LC_3 Logic Functioning bit
 (27 8)  (519 184)  (519 184)  routing T_10_11.lc_trk_g1_0 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 184)  (521 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 184)  (523 184)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 184)  (524 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 184)  (528 184)  LC_4 Logic Functioning bit
 (37 8)  (529 184)  (529 184)  LC_4 Logic Functioning bit
 (42 8)  (534 184)  (534 184)  LC_4 Logic Functioning bit
 (50 8)  (542 184)  (542 184)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (501 185)  (501 185)  routing T_10_11.sp4_v_t_42 <X> T_10_11.sp4_v_b_7
 (31 9)  (523 185)  (523 185)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 185)  (528 185)  LC_4 Logic Functioning bit
 (37 9)  (529 185)  (529 185)  LC_4 Logic Functioning bit
 (42 9)  (534 185)  (534 185)  LC_4 Logic Functioning bit
 (15 10)  (507 186)  (507 186)  routing T_10_11.rgt_op_5 <X> T_10_11.lc_trk_g2_5
 (17 10)  (509 186)  (509 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 186)  (510 186)  routing T_10_11.rgt_op_5 <X> T_10_11.lc_trk_g2_5
 (19 10)  (511 186)  (511 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (513 186)  (513 186)  routing T_10_11.rgt_op_7 <X> T_10_11.lc_trk_g2_7
 (22 10)  (514 186)  (514 186)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 186)  (516 186)  routing T_10_11.rgt_op_7 <X> T_10_11.lc_trk_g2_7
 (25 10)  (517 186)  (517 186)  routing T_10_11.sp4_v_b_38 <X> T_10_11.lc_trk_g2_6
 (26 10)  (518 186)  (518 186)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 186)  (519 186)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 186)  (520 186)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 186)  (521 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 186)  (522 186)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 186)  (524 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 186)  (526 186)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 186)  (529 186)  LC_5 Logic Functioning bit
 (41 10)  (533 186)  (533 186)  LC_5 Logic Functioning bit
 (22 11)  (514 187)  (514 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 187)  (515 187)  routing T_10_11.sp4_v_b_38 <X> T_10_11.lc_trk_g2_6
 (25 11)  (517 187)  (517 187)  routing T_10_11.sp4_v_b_38 <X> T_10_11.lc_trk_g2_6
 (27 11)  (519 187)  (519 187)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 187)  (521 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 187)  (522 187)  routing T_10_11.lc_trk_g3_7 <X> T_10_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 187)  (524 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (526 187)  (526 187)  routing T_10_11.lc_trk_g1_0 <X> T_10_11.input_2_5
 (37 11)  (529 187)  (529 187)  LC_5 Logic Functioning bit
 (38 11)  (530 187)  (530 187)  LC_5 Logic Functioning bit
 (39 11)  (531 187)  (531 187)  LC_5 Logic Functioning bit
 (41 11)  (533 187)  (533 187)  LC_5 Logic Functioning bit
 (42 11)  (534 187)  (534 187)  LC_5 Logic Functioning bit
 (43 11)  (535 187)  (535 187)  LC_5 Logic Functioning bit
 (13 12)  (505 188)  (505 188)  routing T_10_11.sp4_v_t_46 <X> T_10_11.sp4_v_b_11
 (25 12)  (517 188)  (517 188)  routing T_10_11.rgt_op_2 <X> T_10_11.lc_trk_g3_2
 (26 12)  (518 188)  (518 188)  routing T_10_11.lc_trk_g2_6 <X> T_10_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 188)  (519 188)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 188)  (520 188)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 188)  (521 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 188)  (523 188)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 188)  (524 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 188)  (525 188)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 188)  (526 188)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (38 12)  (530 188)  (530 188)  LC_6 Logic Functioning bit
 (39 12)  (531 188)  (531 188)  LC_6 Logic Functioning bit
 (42 12)  (534 188)  (534 188)  LC_6 Logic Functioning bit
 (43 12)  (535 188)  (535 188)  LC_6 Logic Functioning bit
 (8 13)  (500 189)  (500 189)  routing T_10_11.sp4_v_t_42 <X> T_10_11.sp4_v_b_10
 (10 13)  (502 189)  (502 189)  routing T_10_11.sp4_v_t_42 <X> T_10_11.sp4_v_b_10
 (22 13)  (514 189)  (514 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 189)  (516 189)  routing T_10_11.rgt_op_2 <X> T_10_11.lc_trk_g3_2
 (26 13)  (518 189)  (518 189)  routing T_10_11.lc_trk_g2_6 <X> T_10_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 189)  (520 189)  routing T_10_11.lc_trk_g2_6 <X> T_10_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 189)  (521 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 189)  (522 189)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 189)  (523 189)  routing T_10_11.lc_trk_g3_6 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 189)  (524 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (526 189)  (526 189)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.input_2_6
 (35 13)  (527 189)  (527 189)  routing T_10_11.lc_trk_g1_3 <X> T_10_11.input_2_6
 (36 13)  (528 189)  (528 189)  LC_6 Logic Functioning bit
 (37 13)  (529 189)  (529 189)  LC_6 Logic Functioning bit
 (40 13)  (532 189)  (532 189)  LC_6 Logic Functioning bit
 (41 13)  (533 189)  (533 189)  LC_6 Logic Functioning bit
 (22 14)  (514 190)  (514 190)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (516 190)  (516 190)  routing T_10_11.tnr_op_7 <X> T_10_11.lc_trk_g3_7
 (25 14)  (517 190)  (517 190)  routing T_10_11.rgt_op_6 <X> T_10_11.lc_trk_g3_6
 (26 14)  (518 190)  (518 190)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 190)  (519 190)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 190)  (521 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 190)  (522 190)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 190)  (524 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 190)  (526 190)  routing T_10_11.lc_trk_g1_1 <X> T_10_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 190)  (528 190)  LC_7 Logic Functioning bit
 (39 14)  (531 190)  (531 190)  LC_7 Logic Functioning bit
 (40 14)  (532 190)  (532 190)  LC_7 Logic Functioning bit
 (41 14)  (533 190)  (533 190)  LC_7 Logic Functioning bit
 (42 14)  (534 190)  (534 190)  LC_7 Logic Functioning bit
 (43 14)  (535 190)  (535 190)  LC_7 Logic Functioning bit
 (50 14)  (542 190)  (542 190)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (514 191)  (514 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 191)  (516 191)  routing T_10_11.rgt_op_6 <X> T_10_11.lc_trk_g3_6
 (27 15)  (519 191)  (519 191)  routing T_10_11.lc_trk_g1_4 <X> T_10_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 191)  (521 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 191)  (522 191)  routing T_10_11.lc_trk_g1_7 <X> T_10_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 191)  (528 191)  LC_7 Logic Functioning bit
 (37 15)  (529 191)  (529 191)  LC_7 Logic Functioning bit
 (38 15)  (530 191)  (530 191)  LC_7 Logic Functioning bit
 (39 15)  (531 191)  (531 191)  LC_7 Logic Functioning bit
 (41 15)  (533 191)  (533 191)  LC_7 Logic Functioning bit
 (42 15)  (534 191)  (534 191)  LC_7 Logic Functioning bit


LogicTile_11_11

 (15 0)  (561 176)  (561 176)  routing T_11_11.top_op_1 <X> T_11_11.lc_trk_g0_1
 (17 0)  (563 176)  (563 176)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (571 176)  (571 176)  routing T_11_11.wire_logic_cluster/lc_2/out <X> T_11_11.lc_trk_g0_2
 (28 0)  (574 176)  (574 176)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 176)  (576 176)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 176)  (577 176)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 176)  (579 176)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 176)  (580 176)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 176)  (583 176)  LC_0 Logic Functioning bit
 (38 0)  (584 176)  (584 176)  LC_0 Logic Functioning bit
 (41 0)  (587 176)  (587 176)  LC_0 Logic Functioning bit
 (42 0)  (588 176)  (588 176)  LC_0 Logic Functioning bit
 (43 0)  (589 176)  (589 176)  LC_0 Logic Functioning bit
 (48 0)  (594 176)  (594 176)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (560 177)  (560 177)  routing T_11_11.top_op_0 <X> T_11_11.lc_trk_g0_0
 (15 1)  (561 177)  (561 177)  routing T_11_11.top_op_0 <X> T_11_11.lc_trk_g0_0
 (17 1)  (563 177)  (563 177)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (564 177)  (564 177)  routing T_11_11.top_op_1 <X> T_11_11.lc_trk_g0_1
 (22 1)  (568 177)  (568 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (575 177)  (575 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 177)  (576 177)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 177)  (578 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 177)  (579 177)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.input_2_0
 (38 1)  (584 177)  (584 177)  LC_0 Logic Functioning bit
 (40 1)  (586 177)  (586 177)  LC_0 Logic Functioning bit
 (41 1)  (587 177)  (587 177)  LC_0 Logic Functioning bit
 (43 1)  (589 177)  (589 177)  LC_0 Logic Functioning bit
 (12 2)  (558 178)  (558 178)  routing T_11_11.sp4_v_t_39 <X> T_11_11.sp4_h_l_39
 (15 2)  (561 178)  (561 178)  routing T_11_11.top_op_5 <X> T_11_11.lc_trk_g0_5
 (17 2)  (563 178)  (563 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (572 178)  (572 178)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 178)  (575 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 178)  (578 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 178)  (579 178)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 178)  (581 178)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.input_2_1
 (39 2)  (585 178)  (585 178)  LC_1 Logic Functioning bit
 (41 2)  (587 178)  (587 178)  LC_1 Logic Functioning bit
 (42 2)  (588 178)  (588 178)  LC_1 Logic Functioning bit
 (11 3)  (557 179)  (557 179)  routing T_11_11.sp4_v_t_39 <X> T_11_11.sp4_h_l_39
 (18 3)  (564 179)  (564 179)  routing T_11_11.top_op_5 <X> T_11_11.lc_trk_g0_5
 (22 3)  (568 179)  (568 179)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 179)  (570 179)  routing T_11_11.top_op_6 <X> T_11_11.lc_trk_g0_6
 (25 3)  (571 179)  (571 179)  routing T_11_11.top_op_6 <X> T_11_11.lc_trk_g0_6
 (26 3)  (572 179)  (572 179)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 179)  (574 179)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 179)  (575 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 179)  (577 179)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 179)  (578 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (580 179)  (580 179)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.input_2_1
 (35 3)  (581 179)  (581 179)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.input_2_1
 (36 3)  (582 179)  (582 179)  LC_1 Logic Functioning bit
 (40 3)  (586 179)  (586 179)  LC_1 Logic Functioning bit
 (29 4)  (575 180)  (575 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 180)  (578 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 180)  (579 180)  routing T_11_11.lc_trk_g2_3 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 180)  (582 180)  LC_2 Logic Functioning bit
 (37 4)  (583 180)  (583 180)  LC_2 Logic Functioning bit
 (38 4)  (584 180)  (584 180)  LC_2 Logic Functioning bit
 (40 4)  (586 180)  (586 180)  LC_2 Logic Functioning bit
 (46 4)  (592 180)  (592 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (596 180)  (596 180)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (573 181)  (573 181)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 181)  (574 181)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 181)  (575 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 181)  (577 181)  routing T_11_11.lc_trk_g2_3 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 181)  (582 181)  LC_2 Logic Functioning bit
 (37 5)  (583 181)  (583 181)  LC_2 Logic Functioning bit
 (38 5)  (584 181)  (584 181)  LC_2 Logic Functioning bit
 (41 5)  (587 181)  (587 181)  LC_2 Logic Functioning bit
 (43 5)  (589 181)  (589 181)  LC_2 Logic Functioning bit
 (47 5)  (593 181)  (593 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (52 5)  (598 181)  (598 181)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (25 6)  (571 182)  (571 182)  routing T_11_11.sp4_h_l_11 <X> T_11_11.lc_trk_g1_6
 (31 6)  (577 182)  (577 182)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 182)  (578 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 182)  (579 182)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 182)  (584 182)  LC_3 Logic Functioning bit
 (39 6)  (585 182)  (585 182)  LC_3 Logic Functioning bit
 (42 6)  (588 182)  (588 182)  LC_3 Logic Functioning bit
 (43 6)  (589 182)  (589 182)  LC_3 Logic Functioning bit
 (50 6)  (596 182)  (596 182)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (568 183)  (568 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (569 183)  (569 183)  routing T_11_11.sp4_h_l_11 <X> T_11_11.lc_trk_g1_6
 (24 7)  (570 183)  (570 183)  routing T_11_11.sp4_h_l_11 <X> T_11_11.lc_trk_g1_6
 (25 7)  (571 183)  (571 183)  routing T_11_11.sp4_h_l_11 <X> T_11_11.lc_trk_g1_6
 (31 7)  (577 183)  (577 183)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_3/in_3
 (38 7)  (584 183)  (584 183)  LC_3 Logic Functioning bit
 (39 7)  (585 183)  (585 183)  LC_3 Logic Functioning bit
 (42 7)  (588 183)  (588 183)  LC_3 Logic Functioning bit
 (43 7)  (589 183)  (589 183)  LC_3 Logic Functioning bit
 (15 8)  (561 184)  (561 184)  routing T_11_11.sp4_v_t_28 <X> T_11_11.lc_trk_g2_1
 (16 8)  (562 184)  (562 184)  routing T_11_11.sp4_v_t_28 <X> T_11_11.lc_trk_g2_1
 (17 8)  (563 184)  (563 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (568 184)  (568 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (569 184)  (569 184)  routing T_11_11.sp4_v_t_30 <X> T_11_11.lc_trk_g2_3
 (24 8)  (570 184)  (570 184)  routing T_11_11.sp4_v_t_30 <X> T_11_11.lc_trk_g2_3
 (25 8)  (571 184)  (571 184)  routing T_11_11.sp4_v_t_23 <X> T_11_11.lc_trk_g2_2
 (27 8)  (573 184)  (573 184)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 184)  (574 184)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 184)  (575 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 184)  (577 184)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 184)  (579 184)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 184)  (582 184)  LC_4 Logic Functioning bit
 (37 8)  (583 184)  (583 184)  LC_4 Logic Functioning bit
 (40 8)  (586 184)  (586 184)  LC_4 Logic Functioning bit
 (41 8)  (587 184)  (587 184)  LC_4 Logic Functioning bit
 (15 9)  (561 185)  (561 185)  routing T_11_11.sp4_v_t_29 <X> T_11_11.lc_trk_g2_0
 (16 9)  (562 185)  (562 185)  routing T_11_11.sp4_v_t_29 <X> T_11_11.lc_trk_g2_0
 (17 9)  (563 185)  (563 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (568 185)  (568 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (569 185)  (569 185)  routing T_11_11.sp4_v_t_23 <X> T_11_11.lc_trk_g2_2
 (25 9)  (571 185)  (571 185)  routing T_11_11.sp4_v_t_23 <X> T_11_11.lc_trk_g2_2
 (29 9)  (575 185)  (575 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 185)  (576 185)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 185)  (577 185)  routing T_11_11.lc_trk_g2_7 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 185)  (578 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (579 185)  (579 185)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.input_2_4
 (38 9)  (584 185)  (584 185)  LC_4 Logic Functioning bit
 (39 9)  (585 185)  (585 185)  LC_4 Logic Functioning bit
 (42 9)  (588 185)  (588 185)  LC_4 Logic Functioning bit
 (43 9)  (589 185)  (589 185)  LC_4 Logic Functioning bit
 (22 10)  (568 186)  (568 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 186)  (569 186)  routing T_11_11.sp4_v_b_47 <X> T_11_11.lc_trk_g2_7
 (24 10)  (570 186)  (570 186)  routing T_11_11.sp4_v_b_47 <X> T_11_11.lc_trk_g2_7
 (25 10)  (571 186)  (571 186)  routing T_11_11.wire_logic_cluster/lc_6/out <X> T_11_11.lc_trk_g2_6
 (26 10)  (572 186)  (572 186)  routing T_11_11.lc_trk_g0_5 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 186)  (575 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 186)  (577 186)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 186)  (578 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 186)  (579 186)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 186)  (582 186)  LC_5 Logic Functioning bit
 (41 10)  (587 186)  (587 186)  LC_5 Logic Functioning bit
 (50 10)  (596 186)  (596 186)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (568 187)  (568 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (575 187)  (575 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 187)  (576 187)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 187)  (577 187)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (39 11)  (585 187)  (585 187)  LC_5 Logic Functioning bit
 (42 11)  (588 187)  (588 187)  LC_5 Logic Functioning bit
 (16 12)  (562 188)  (562 188)  routing T_11_11.sp4_v_t_12 <X> T_11_11.lc_trk_g3_1
 (17 12)  (563 188)  (563 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (564 188)  (564 188)  routing T_11_11.sp4_v_t_12 <X> T_11_11.lc_trk_g3_1
 (21 12)  (567 188)  (567 188)  routing T_11_11.sp4_v_t_14 <X> T_11_11.lc_trk_g3_3
 (22 12)  (568 188)  (568 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 188)  (569 188)  routing T_11_11.sp4_v_t_14 <X> T_11_11.lc_trk_g3_3
 (28 12)  (574 188)  (574 188)  routing T_11_11.lc_trk_g2_1 <X> T_11_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 188)  (575 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 188)  (579 188)  routing T_11_11.lc_trk_g2_3 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 188)  (581 188)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_6
 (36 12)  (582 188)  (582 188)  LC_6 Logic Functioning bit
 (37 12)  (583 188)  (583 188)  LC_6 Logic Functioning bit
 (40 12)  (586 188)  (586 188)  LC_6 Logic Functioning bit
 (41 12)  (587 188)  (587 188)  LC_6 Logic Functioning bit
 (46 12)  (592 188)  (592 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (568 189)  (568 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 189)  (569 189)  routing T_11_11.sp4_v_b_42 <X> T_11_11.lc_trk_g3_2
 (24 13)  (570 189)  (570 189)  routing T_11_11.sp4_v_b_42 <X> T_11_11.lc_trk_g3_2
 (26 13)  (572 189)  (572 189)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 189)  (573 189)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 189)  (574 189)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 189)  (575 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 189)  (577 189)  routing T_11_11.lc_trk_g2_3 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 189)  (578 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (579 189)  (579 189)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_6
 (34 13)  (580 189)  (580 189)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_6
 (35 13)  (581 189)  (581 189)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.input_2_6
 (38 13)  (584 189)  (584 189)  LC_6 Logic Functioning bit
 (39 13)  (585 189)  (585 189)  LC_6 Logic Functioning bit
 (42 13)  (588 189)  (588 189)  LC_6 Logic Functioning bit
 (43 13)  (589 189)  (589 189)  LC_6 Logic Functioning bit
 (48 13)  (594 189)  (594 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (568 190)  (568 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (570 190)  (570 190)  routing T_11_11.tnl_op_7 <X> T_11_11.lc_trk_g3_7
 (29 14)  (575 190)  (575 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 190)  (576 190)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 190)  (578 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 190)  (582 190)  LC_7 Logic Functioning bit
 (37 14)  (583 190)  (583 190)  LC_7 Logic Functioning bit
 (40 14)  (586 190)  (586 190)  LC_7 Logic Functioning bit
 (41 14)  (587 190)  (587 190)  LC_7 Logic Functioning bit
 (50 14)  (596 190)  (596 190)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (561 191)  (561 191)  routing T_11_11.tnr_op_4 <X> T_11_11.lc_trk_g3_4
 (17 15)  (563 191)  (563 191)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (567 191)  (567 191)  routing T_11_11.tnl_op_7 <X> T_11_11.lc_trk_g3_7
 (29 15)  (575 191)  (575 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 191)  (576 191)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 191)  (577 191)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (38 15)  (584 191)  (584 191)  LC_7 Logic Functioning bit
 (39 15)  (585 191)  (585 191)  LC_7 Logic Functioning bit
 (42 15)  (588 191)  (588 191)  LC_7 Logic Functioning bit
 (43 15)  (589 191)  (589 191)  LC_7 Logic Functioning bit


LogicTile_12_11

 (17 2)  (617 178)  (617 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (618 179)  (618 179)  routing T_12_11.sp4_r_v_b_29 <X> T_12_11.lc_trk_g0_5
 (26 4)  (626 180)  (626 180)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 180)  (630 180)  routing T_12_11.lc_trk_g0_5 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 180)  (633 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 180)  (634 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 180)  (635 180)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.input_2_2
 (39 4)  (639 180)  (639 180)  LC_2 Logic Functioning bit
 (28 5)  (628 181)  (628 181)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 181)  (632 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (633 181)  (633 181)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.input_2_2
 (34 5)  (634 181)  (634 181)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.input_2_2
 (41 5)  (641 181)  (641 181)  LC_2 Logic Functioning bit
 (26 6)  (626 182)  (626 182)  routing T_12_11.lc_trk_g0_5 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 182)  (627 182)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 182)  (628 182)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 182)  (633 182)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 182)  (634 182)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 182)  (636 182)  LC_3 Logic Functioning bit
 (37 6)  (637 182)  (637 182)  LC_3 Logic Functioning bit
 (43 6)  (643 182)  (643 182)  LC_3 Logic Functioning bit
 (50 6)  (650 182)  (650 182)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (622 183)  (622 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 183)  (624 183)  routing T_12_11.top_op_6 <X> T_12_11.lc_trk_g1_6
 (25 7)  (625 183)  (625 183)  routing T_12_11.top_op_6 <X> T_12_11.lc_trk_g1_6
 (29 7)  (629 183)  (629 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 183)  (631 183)  routing T_12_11.lc_trk_g3_3 <X> T_12_11.wire_logic_cluster/lc_3/in_3
 (43 7)  (643 183)  (643 183)  LC_3 Logic Functioning bit
 (51 7)  (651 183)  (651 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 184)  (630 184)  routing T_12_11.lc_trk_g0_5 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 184)  (633 184)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 184)  (637 184)  LC_4 Logic Functioning bit
 (39 8)  (639 184)  (639 184)  LC_4 Logic Functioning bit
 (41 8)  (641 184)  (641 184)  LC_4 Logic Functioning bit
 (43 8)  (643 184)  (643 184)  LC_4 Logic Functioning bit
 (15 9)  (615 185)  (615 185)  routing T_12_11.sp4_v_t_29 <X> T_12_11.lc_trk_g2_0
 (16 9)  (616 185)  (616 185)  routing T_12_11.sp4_v_t_29 <X> T_12_11.lc_trk_g2_0
 (17 9)  (617 185)  (617 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (37 9)  (637 185)  (637 185)  LC_4 Logic Functioning bit
 (39 9)  (639 185)  (639 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (43 9)  (643 185)  (643 185)  LC_4 Logic Functioning bit
 (22 10)  (622 186)  (622 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 186)  (623 186)  routing T_12_11.sp4_v_b_47 <X> T_12_11.lc_trk_g2_7
 (24 10)  (624 186)  (624 186)  routing T_12_11.sp4_v_b_47 <X> T_12_11.lc_trk_g2_7
 (27 10)  (627 186)  (627 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 186)  (628 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 186)  (630 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 186)  (631 186)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 186)  (633 186)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 186)  (635 186)  routing T_12_11.lc_trk_g0_5 <X> T_12_11.input_2_5
 (36 10)  (636 186)  (636 186)  LC_5 Logic Functioning bit
 (37 10)  (637 186)  (637 186)  LC_5 Logic Functioning bit
 (38 10)  (638 186)  (638 186)  LC_5 Logic Functioning bit
 (40 10)  (640 186)  (640 186)  LC_5 Logic Functioning bit
 (41 10)  (641 186)  (641 186)  LC_5 Logic Functioning bit
 (42 10)  (642 186)  (642 186)  LC_5 Logic Functioning bit
 (43 10)  (643 186)  (643 186)  LC_5 Logic Functioning bit
 (14 11)  (614 187)  (614 187)  routing T_12_11.sp4_h_l_17 <X> T_12_11.lc_trk_g2_4
 (15 11)  (615 187)  (615 187)  routing T_12_11.sp4_h_l_17 <X> T_12_11.lc_trk_g2_4
 (16 11)  (616 187)  (616 187)  routing T_12_11.sp4_h_l_17 <X> T_12_11.lc_trk_g2_4
 (17 11)  (617 187)  (617 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (623 187)  (623 187)  routing T_12_11.sp4_v_b_46 <X> T_12_11.lc_trk_g2_6
 (24 11)  (624 187)  (624 187)  routing T_12_11.sp4_v_b_46 <X> T_12_11.lc_trk_g2_6
 (27 11)  (627 187)  (627 187)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 187)  (628 187)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 187)  (629 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 187)  (632 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 187)  (636 187)  LC_5 Logic Functioning bit
 (38 11)  (638 187)  (638 187)  LC_5 Logic Functioning bit
 (39 11)  (639 187)  (639 187)  LC_5 Logic Functioning bit
 (40 11)  (640 187)  (640 187)  LC_5 Logic Functioning bit
 (41 11)  (641 187)  (641 187)  LC_5 Logic Functioning bit
 (42 11)  (642 187)  (642 187)  LC_5 Logic Functioning bit
 (43 11)  (643 187)  (643 187)  LC_5 Logic Functioning bit
 (15 12)  (615 188)  (615 188)  routing T_12_11.tnl_op_1 <X> T_12_11.lc_trk_g3_1
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (621 188)  (621 188)  routing T_12_11.sp4_v_t_22 <X> T_12_11.lc_trk_g3_3
 (22 12)  (622 188)  (622 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 188)  (623 188)  routing T_12_11.sp4_v_t_22 <X> T_12_11.lc_trk_g3_3
 (27 12)  (627 188)  (627 188)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 188)  (630 188)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 188)  (631 188)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 188)  (633 188)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 188)  (635 188)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (37 12)  (637 188)  (637 188)  LC_6 Logic Functioning bit
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (41 12)  (641 188)  (641 188)  LC_6 Logic Functioning bit
 (42 12)  (642 188)  (642 188)  LC_6 Logic Functioning bit
 (14 13)  (614 189)  (614 189)  routing T_12_11.tnl_op_0 <X> T_12_11.lc_trk_g3_0
 (15 13)  (615 189)  (615 189)  routing T_12_11.tnl_op_0 <X> T_12_11.lc_trk_g3_0
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (618 189)  (618 189)  routing T_12_11.tnl_op_1 <X> T_12_11.lc_trk_g3_1
 (21 13)  (621 189)  (621 189)  routing T_12_11.sp4_v_t_22 <X> T_12_11.lc_trk_g3_3
 (28 13)  (628 189)  (628 189)  routing T_12_11.lc_trk_g2_0 <X> T_12_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 189)  (629 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 189)  (630 189)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 189)  (631 189)  routing T_12_11.lc_trk_g2_7 <X> T_12_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 189)  (633 189)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (35 13)  (635 189)  (635 189)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (36 13)  (636 189)  (636 189)  LC_6 Logic Functioning bit
 (39 13)  (639 189)  (639 189)  LC_6 Logic Functioning bit
 (41 13)  (641 189)  (641 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (51 13)  (651 189)  (651 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (617 190)  (617 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (618 191)  (618 191)  routing T_12_11.sp4_r_v_b_45 <X> T_12_11.lc_trk_g3_5


LogicTile_13_11

 (3 4)  (657 180)  (657 180)  routing T_13_11.sp12_v_t_23 <X> T_13_11.sp12_h_r_0


LogicTile_14_11

 (12 14)  (720 190)  (720 190)  routing T_14_11.sp4_v_t_46 <X> T_14_11.sp4_h_l_46
 (11 15)  (719 191)  (719 191)  routing T_14_11.sp4_v_t_46 <X> T_14_11.sp4_h_l_46


LogicTile_17_11

 (2 0)  (876 176)  (876 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_11

 (12 7)  (1048 183)  (1048 183)  routing T_20_11.sp4_h_l_40 <X> T_20_11.sp4_v_t_40


LogicTile_24_11

 (15 5)  (1267 181)  (1267 181)  routing T_24_11.sp4_v_t_5 <X> T_24_11.lc_trk_g1_0
 (16 5)  (1268 181)  (1268 181)  routing T_24_11.sp4_v_t_5 <X> T_24_11.lc_trk_g1_0
 (17 5)  (1269 181)  (1269 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (3 6)  (1255 182)  (1255 182)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (3 7)  (1255 183)  (1255 183)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (22 8)  (1274 184)  (1274 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (1273 185)  (1273 185)  routing T_24_11.sp4_r_v_b_35 <X> T_24_11.lc_trk_g2_3
 (22 11)  (1274 187)  (1274 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1275 187)  (1275 187)  routing T_24_11.sp4_v_b_46 <X> T_24_11.lc_trk_g2_6
 (24 11)  (1276 187)  (1276 187)  routing T_24_11.sp4_v_b_46 <X> T_24_11.lc_trk_g2_6
 (26 12)  (1278 188)  (1278 188)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 188)  (1280 188)  routing T_24_11.lc_trk_g2_3 <X> T_24_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 188)  (1281 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 188)  (1284 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 188)  (1286 188)  routing T_24_11.lc_trk_g1_0 <X> T_24_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 188)  (1287 188)  routing T_24_11.lc_trk_g2_6 <X> T_24_11.input_2_6
 (39 12)  (1291 188)  (1291 188)  LC_6 Logic Functioning bit
 (27 13)  (1279 189)  (1279 189)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 189)  (1280 189)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 189)  (1281 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 189)  (1282 189)  routing T_24_11.lc_trk_g2_3 <X> T_24_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 189)  (1284 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1285 189)  (1285 189)  routing T_24_11.lc_trk_g2_6 <X> T_24_11.input_2_6
 (35 13)  (1287 189)  (1287 189)  routing T_24_11.lc_trk_g2_6 <X> T_24_11.input_2_6
 (48 13)  (1300 189)  (1300 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (1304 189)  (1304 189)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (16 14)  (1268 190)  (1268 190)  routing T_24_11.sp4_v_b_37 <X> T_24_11.lc_trk_g3_5
 (17 14)  (1269 190)  (1269 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1270 190)  (1270 190)  routing T_24_11.sp4_v_b_37 <X> T_24_11.lc_trk_g3_5
 (28 14)  (1280 190)  (1280 190)  routing T_24_11.lc_trk_g2_6 <X> T_24_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 190)  (1281 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 190)  (1282 190)  routing T_24_11.lc_trk_g2_6 <X> T_24_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 190)  (1283 190)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 190)  (1284 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 190)  (1285 190)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 190)  (1286 190)  routing T_24_11.lc_trk_g3_5 <X> T_24_11.wire_logic_cluster/lc_7/in_3
 (53 14)  (1305 190)  (1305 190)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (1270 191)  (1270 191)  routing T_24_11.sp4_v_b_37 <X> T_24_11.lc_trk_g3_5
 (27 15)  (1279 191)  (1279 191)  routing T_24_11.lc_trk_g1_0 <X> T_24_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 191)  (1281 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 191)  (1282 191)  routing T_24_11.lc_trk_g2_6 <X> T_24_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (1284 191)  (1284 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1285 191)  (1285 191)  routing T_24_11.lc_trk_g2_3 <X> T_24_11.input_2_7
 (35 15)  (1287 191)  (1287 191)  routing T_24_11.lc_trk_g2_3 <X> T_24_11.input_2_7
 (39 15)  (1291 191)  (1291 191)  LC_7 Logic Functioning bit


RAM_Tile_25_11

 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 7)  (1315 183)  (1315 183)  routing T_25_11.sp4_v_b_8 <X> T_25_11.sp4_v_t_41
 (10 7)  (1316 183)  (1316 183)  routing T_25_11.sp4_v_b_8 <X> T_25_11.sp4_v_t_41
 (27 8)  (1333 184)  (1333 184)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.wire_bram/ram/WDATA_11
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.wire_bram/ram/WDATA_11
 (39 8)  (1345 184)  (1345 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 185)  (1336 185)  routing T_25_11.lc_trk_g3_6 <X> T_25_11.wire_bram/ram/WDATA_11
 (17 11)  (1323 187)  (1323 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (25 14)  (1331 190)  (1331 190)  routing T_25_11.sp4_v_t_27 <X> T_25_11.lc_trk_g3_6
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (22 15)  (1328 191)  (1328 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (1329 191)  (1329 191)  routing T_25_11.sp4_v_t_27 <X> T_25_11.lc_trk_g3_6
 (25 15)  (1331 191)  (1331 191)  routing T_25_11.sp4_v_t_27 <X> T_25_11.lc_trk_g3_6


IO_Tile_33_11

 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0

 (14 13)  (1740 189)  (1740 189)  routing T_33_11.span4_vert_t_15 <X> T_33_11.span4_vert_b_3


RAM_Tile_8_10

 (17 0)  (413 160)  (413 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (422 160)  (422 160)  routing T_8_10.lc_trk_g1_7 <X> T_8_10.input0_0
 (14 1)  (410 161)  (410 161)  routing T_8_10.sp4_r_v_b_35 <X> T_8_10.lc_trk_g0_0
 (17 1)  (413 161)  (413 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (418 161)  (418 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (421 161)  (421 161)  routing T_8_10.sp4_r_v_b_33 <X> T_8_10.lc_trk_g0_2
 (26 1)  (422 161)  (422 161)  routing T_8_10.lc_trk_g1_7 <X> T_8_10.input0_0
 (27 1)  (423 161)  (423 161)  routing T_8_10.lc_trk_g1_7 <X> T_8_10.input0_0
 (29 1)  (425 161)  (425 161)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (396 162)  (396 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (1 2)  (397 162)  (397 162)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_bram/ram/WCLK
 (2 2)  (398 162)  (398 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (22 2)  (418 162)  (418 162)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (419 162)  (419 162)  routing T_8_10.sp12_h_r_23 <X> T_8_10.lc_trk_g0_7
 (21 3)  (417 163)  (417 163)  routing T_8_10.sp12_h_r_23 <X> T_8_10.lc_trk_g0_7
 (29 3)  (425 163)  (425 163)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (1 4)  (397 164)  (397 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (22 4)  (418 164)  (418 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (422 164)  (422 164)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.input0_2
 (0 5)  (396 165)  (396 165)  routing T_8_10.lc_trk_g1_3 <X> T_8_10.wire_bram/ram/WCLKE
 (1 5)  (397 165)  (397 165)  routing T_8_10.lc_trk_g1_3 <X> T_8_10.wire_bram/ram/WCLKE
 (14 5)  (410 165)  (410 165)  routing T_8_10.sp4_r_v_b_24 <X> T_8_10.lc_trk_g1_0
 (17 5)  (413 165)  (413 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (423 165)  (423 165)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.input0_2
 (28 5)  (424 165)  (424 165)  routing T_8_10.lc_trk_g3_5 <X> T_8_10.input0_2
 (29 5)  (425 165)  (425 165)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_5 input0_2
 (22 6)  (418 166)  (418 166)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (419 166)  (419 166)  routing T_8_10.sp12_h_l_12 <X> T_8_10.lc_trk_g1_7
 (25 6)  (421 166)  (421 166)  routing T_8_10.sp4_h_r_22 <X> T_8_10.lc_trk_g1_6
 (14 7)  (410 167)  (410 167)  routing T_8_10.sp4_r_v_b_28 <X> T_8_10.lc_trk_g1_4
 (17 7)  (413 167)  (413 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (418 167)  (418 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_22 lc_trk_g1_6
 (23 7)  (419 167)  (419 167)  routing T_8_10.sp4_h_r_22 <X> T_8_10.lc_trk_g1_6
 (24 7)  (420 167)  (420 167)  routing T_8_10.sp4_h_r_22 <X> T_8_10.lc_trk_g1_6
 (25 7)  (421 167)  (421 167)  routing T_8_10.sp4_h_r_22 <X> T_8_10.lc_trk_g1_6
 (27 7)  (423 167)  (423 167)  routing T_8_10.lc_trk_g1_0 <X> T_8_10.input0_3
 (29 7)  (425 167)  (425 167)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (22 8)  (418 168)  (418 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (419 168)  (419 168)  routing T_8_10.sp4_v_t_30 <X> T_8_10.lc_trk_g2_3
 (24 8)  (420 168)  (420 168)  routing T_8_10.sp4_v_t_30 <X> T_8_10.lc_trk_g2_3
 (28 8)  (424 168)  (424 168)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.wire_bram/ram/WDATA_3
 (29 8)  (425 168)  (425 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (435 168)  (435 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (26 9)  (422 169)  (422 169)  routing T_8_10.lc_trk_g0_2 <X> T_8_10.input0_4
 (29 9)  (425 169)  (425 169)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_2 input0_4
 (30 9)  (426 169)  (426 169)  routing T_8_10.lc_trk_g2_3 <X> T_8_10.wire_bram/ram/WDATA_3
 (14 10)  (410 170)  (410 170)  routing T_8_10.sp4_v_b_28 <X> T_8_10.lc_trk_g2_4
 (26 10)  (422 170)  (422 170)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.input0_5
 (28 10)  (424 170)  (424 170)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.wire_bram/ram/WDATA_2
 (29 10)  (425 170)  (425 170)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_6 wire_bram/ram/WDATA_2
 (30 10)  (426 170)  (426 170)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.wire_bram/ram/WDATA_2
 (39 10)  (435 170)  (435 170)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (16 11)  (412 171)  (412 171)  routing T_8_10.sp4_v_b_28 <X> T_8_10.lc_trk_g2_4
 (17 11)  (413 171)  (413 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (418 171)  (418 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 171)  (421 171)  routing T_8_10.sp4_r_v_b_38 <X> T_8_10.lc_trk_g2_6
 (26 11)  (422 171)  (422 171)  routing T_8_10.lc_trk_g0_7 <X> T_8_10.input0_5
 (29 11)  (425 171)  (425 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (30 11)  (426 171)  (426 171)  routing T_8_10.lc_trk_g2_6 <X> T_8_10.wire_bram/ram/WDATA_2
 (22 12)  (418 172)  (418 172)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_16 lc_trk_g3_3
 (23 12)  (419 172)  (419 172)  routing T_8_10.sp12_v_t_16 <X> T_8_10.lc_trk_g3_3
 (27 12)  (423 172)  (423 172)  routing T_8_10.lc_trk_g1_6 <X> T_8_10.wire_bram/ram/WDATA_1
 (29 12)  (425 172)  (425 172)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_1
 (30 12)  (426 172)  (426 172)  routing T_8_10.lc_trk_g1_6 <X> T_8_10.wire_bram/ram/WDATA_1
 (39 12)  (435 172)  (435 172)  Enable bit of Mux _out_links/OutMux2_6 => wire_bram/ram/RDATA_1 sp4_v_t_33
 (21 13)  (417 173)  (417 173)  routing T_8_10.sp12_v_t_16 <X> T_8_10.lc_trk_g3_3
 (29 13)  (425 173)  (425 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_0 input0_6
 (30 13)  (426 173)  (426 173)  routing T_8_10.lc_trk_g1_6 <X> T_8_10.wire_bram/ram/WDATA_1
 (0 14)  (396 174)  (396 174)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE
 (1 14)  (397 174)  (397 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (16 14)  (412 174)  (412 174)  routing T_8_10.sp12_v_b_21 <X> T_8_10.lc_trk_g3_5
 (17 14)  (413 174)  (413 174)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (422 174)  (422 174)  routing T_8_10.lc_trk_g1_4 <X> T_8_10.input0_7
 (27 14)  (423 174)  (423 174)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.wire_bram/ram/WDATA_0
 (28 14)  (424 174)  (424 174)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.wire_bram/ram/WDATA_0
 (29 14)  (425 174)  (425 174)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_0
 (39 14)  (435 174)  (435 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_0 sp4_v_b_46
 (1 15)  (397 175)  (397 175)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_bram/ram/WE
 (18 15)  (414 175)  (414 175)  routing T_8_10.sp12_v_b_21 <X> T_8_10.lc_trk_g3_5
 (27 15)  (423 175)  (423 175)  routing T_8_10.lc_trk_g1_4 <X> T_8_10.input0_7
 (29 15)  (425 175)  (425 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_4 input0_7
 (30 15)  (426 175)  (426 175)  routing T_8_10.lc_trk_g3_3 <X> T_8_10.wire_bram/ram/WDATA_0


LogicTile_9_10

 (17 0)  (455 160)  (455 160)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (456 160)  (456 160)  routing T_9_10.bnr_op_1 <X> T_9_10.lc_trk_g0_1
 (21 0)  (459 160)  (459 160)  routing T_9_10.wire_logic_cluster/lc_3/out <X> T_9_10.lc_trk_g0_3
 (22 0)  (460 160)  (460 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (463 160)  (463 160)  routing T_9_10.sp4_h_r_10 <X> T_9_10.lc_trk_g0_2
 (27 0)  (465 160)  (465 160)  routing T_9_10.lc_trk_g3_4 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 160)  (466 160)  routing T_9_10.lc_trk_g3_4 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 160)  (467 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 160)  (468 160)  routing T_9_10.lc_trk_g3_4 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 160)  (470 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (479 160)  (479 160)  LC_0 Logic Functioning bit
 (43 0)  (481 160)  (481 160)  LC_0 Logic Functioning bit
 (4 1)  (442 161)  (442 161)  routing T_9_10.sp4_v_t_42 <X> T_9_10.sp4_h_r_0
 (18 1)  (456 161)  (456 161)  routing T_9_10.bnr_op_1 <X> T_9_10.lc_trk_g0_1
 (22 1)  (460 161)  (460 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 161)  (461 161)  routing T_9_10.sp4_h_r_10 <X> T_9_10.lc_trk_g0_2
 (24 1)  (462 161)  (462 161)  routing T_9_10.sp4_h_r_10 <X> T_9_10.lc_trk_g0_2
 (26 1)  (464 161)  (464 161)  routing T_9_10.lc_trk_g1_3 <X> T_9_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 161)  (465 161)  routing T_9_10.lc_trk_g1_3 <X> T_9_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 161)  (467 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 161)  (469 161)  routing T_9_10.lc_trk_g0_3 <X> T_9_10.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 161)  (475 161)  LC_0 Logic Functioning bit
 (39 1)  (477 161)  (477 161)  LC_0 Logic Functioning bit
 (3 2)  (441 162)  (441 162)  routing T_9_10.sp12_v_t_23 <X> T_9_10.sp12_h_l_23
 (14 2)  (452 162)  (452 162)  routing T_9_10.bnr_op_4 <X> T_9_10.lc_trk_g0_4
 (15 2)  (453 162)  (453 162)  routing T_9_10.top_op_5 <X> T_9_10.lc_trk_g0_5
 (17 2)  (455 162)  (455 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (464 162)  (464 162)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 162)  (467 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 162)  (468 162)  routing T_9_10.lc_trk_g0_4 <X> T_9_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 162)  (469 162)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 162)  (470 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 162)  (472 162)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 162)  (473 162)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.input_2_1
 (37 2)  (475 162)  (475 162)  LC_1 Logic Functioning bit
 (38 2)  (476 162)  (476 162)  LC_1 Logic Functioning bit
 (41 2)  (479 162)  (479 162)  LC_1 Logic Functioning bit
 (42 2)  (480 162)  (480 162)  LC_1 Logic Functioning bit
 (14 3)  (452 163)  (452 163)  routing T_9_10.bnr_op_4 <X> T_9_10.lc_trk_g0_4
 (17 3)  (455 163)  (455 163)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (456 163)  (456 163)  routing T_9_10.top_op_5 <X> T_9_10.lc_trk_g0_5
 (26 3)  (464 163)  (464 163)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 163)  (465 163)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 163)  (466 163)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 163)  (467 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 163)  (469 163)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 163)  (470 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (471 163)  (471 163)  routing T_9_10.lc_trk_g2_5 <X> T_9_10.input_2_1
 (39 3)  (477 163)  (477 163)  LC_1 Logic Functioning bit
 (40 3)  (478 163)  (478 163)  LC_1 Logic Functioning bit
 (42 3)  (480 163)  (480 163)  LC_1 Logic Functioning bit
 (43 3)  (481 163)  (481 163)  LC_1 Logic Functioning bit
 (4 4)  (442 164)  (442 164)  routing T_9_10.sp4_v_t_38 <X> T_9_10.sp4_v_b_3
 (22 4)  (460 164)  (460 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (459 165)  (459 165)  routing T_9_10.sp4_r_v_b_27 <X> T_9_10.lc_trk_g1_3
 (22 6)  (460 166)  (460 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (464 166)  (464 166)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 166)  (465 166)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 166)  (466 166)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 166)  (467 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 166)  (468 166)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 166)  (470 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (473 166)  (473 166)  routing T_9_10.lc_trk_g0_5 <X> T_9_10.input_2_3
 (36 6)  (474 166)  (474 166)  LC_3 Logic Functioning bit
 (37 6)  (475 166)  (475 166)  LC_3 Logic Functioning bit
 (40 6)  (478 166)  (478 166)  LC_3 Logic Functioning bit
 (41 6)  (479 166)  (479 166)  LC_3 Logic Functioning bit
 (14 7)  (452 167)  (452 167)  routing T_9_10.top_op_4 <X> T_9_10.lc_trk_g1_4
 (15 7)  (453 167)  (453 167)  routing T_9_10.top_op_4 <X> T_9_10.lc_trk_g1_4
 (17 7)  (455 167)  (455 167)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (465 167)  (465 167)  routing T_9_10.lc_trk_g1_4 <X> T_9_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 167)  (467 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 167)  (468 167)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 167)  (469 167)  routing T_9_10.lc_trk_g0_2 <X> T_9_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 167)  (470 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (476 167)  (476 167)  LC_3 Logic Functioning bit
 (39 7)  (477 167)  (477 167)  LC_3 Logic Functioning bit
 (42 7)  (480 167)  (480 167)  LC_3 Logic Functioning bit
 (43 7)  (481 167)  (481 167)  LC_3 Logic Functioning bit
 (26 8)  (464 168)  (464 168)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 168)  (467 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 168)  (470 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 168)  (471 168)  routing T_9_10.lc_trk_g3_0 <X> T_9_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 168)  (472 168)  routing T_9_10.lc_trk_g3_0 <X> T_9_10.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 168)  (476 168)  LC_4 Logic Functioning bit
 (39 8)  (477 168)  (477 168)  LC_4 Logic Functioning bit
 (41 8)  (479 168)  (479 168)  LC_4 Logic Functioning bit
 (42 8)  (480 168)  (480 168)  LC_4 Logic Functioning bit
 (50 8)  (488 168)  (488 168)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (453 169)  (453 169)  routing T_9_10.tnr_op_0 <X> T_9_10.lc_trk_g2_0
 (17 9)  (455 169)  (455 169)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (460 169)  (460 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 169)  (461 169)  routing T_9_10.sp4_h_l_15 <X> T_9_10.lc_trk_g2_2
 (24 9)  (462 169)  (462 169)  routing T_9_10.sp4_h_l_15 <X> T_9_10.lc_trk_g2_2
 (25 9)  (463 169)  (463 169)  routing T_9_10.sp4_h_l_15 <X> T_9_10.lc_trk_g2_2
 (26 9)  (464 169)  (464 169)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 169)  (465 169)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 169)  (467 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (475 169)  (475 169)  LC_4 Logic Functioning bit
 (38 9)  (476 169)  (476 169)  LC_4 Logic Functioning bit
 (42 9)  (480 169)  (480 169)  LC_4 Logic Functioning bit
 (43 9)  (481 169)  (481 169)  LC_4 Logic Functioning bit
 (14 10)  (452 170)  (452 170)  routing T_9_10.wire_logic_cluster/lc_4/out <X> T_9_10.lc_trk_g2_4
 (15 10)  (453 170)  (453 170)  routing T_9_10.rgt_op_5 <X> T_9_10.lc_trk_g2_5
 (17 10)  (455 170)  (455 170)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (456 170)  (456 170)  routing T_9_10.rgt_op_5 <X> T_9_10.lc_trk_g2_5
 (32 10)  (470 170)  (470 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 170)  (471 170)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 170)  (475 170)  LC_5 Logic Functioning bit
 (39 10)  (477 170)  (477 170)  LC_5 Logic Functioning bit
 (41 10)  (479 170)  (479 170)  LC_5 Logic Functioning bit
 (43 10)  (481 170)  (481 170)  LC_5 Logic Functioning bit
 (17 11)  (455 171)  (455 171)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (464 171)  (464 171)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 171)  (465 171)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 171)  (466 171)  routing T_9_10.lc_trk_g3_2 <X> T_9_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 171)  (467 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 171)  (469 171)  routing T_9_10.lc_trk_g2_2 <X> T_9_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 171)  (474 171)  LC_5 Logic Functioning bit
 (38 11)  (476 171)  (476 171)  LC_5 Logic Functioning bit
 (40 11)  (478 171)  (478 171)  LC_5 Logic Functioning bit
 (42 11)  (480 171)  (480 171)  LC_5 Logic Functioning bit
 (53 11)  (491 171)  (491 171)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (455 172)  (455 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 172)  (456 172)  routing T_9_10.wire_logic_cluster/lc_1/out <X> T_9_10.lc_trk_g3_1
 (25 12)  (463 172)  (463 172)  routing T_9_10.sp4_h_r_34 <X> T_9_10.lc_trk_g3_2
 (29 12)  (467 172)  (467 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 172)  (470 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (473 172)  (473 172)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.input_2_6
 (36 12)  (474 172)  (474 172)  LC_6 Logic Functioning bit
 (38 12)  (476 172)  (476 172)  LC_6 Logic Functioning bit
 (40 12)  (478 172)  (478 172)  LC_6 Logic Functioning bit
 (42 12)  (480 172)  (480 172)  LC_6 Logic Functioning bit
 (15 13)  (453 173)  (453 173)  routing T_9_10.tnr_op_0 <X> T_9_10.lc_trk_g3_0
 (17 13)  (455 173)  (455 173)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (460 173)  (460 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 173)  (461 173)  routing T_9_10.sp4_h_r_34 <X> T_9_10.lc_trk_g3_2
 (24 13)  (462 173)  (462 173)  routing T_9_10.sp4_h_r_34 <X> T_9_10.lc_trk_g3_2
 (28 13)  (466 173)  (466 173)  routing T_9_10.lc_trk_g2_0 <X> T_9_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 173)  (467 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 173)  (469 173)  routing T_9_10.lc_trk_g0_3 <X> T_9_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 173)  (470 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (472 173)  (472 173)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.input_2_6
 (35 13)  (473 173)  (473 173)  routing T_9_10.lc_trk_g1_7 <X> T_9_10.input_2_6
 (36 13)  (474 173)  (474 173)  LC_6 Logic Functioning bit
 (39 13)  (477 173)  (477 173)  LC_6 Logic Functioning bit
 (41 13)  (479 173)  (479 173)  LC_6 Logic Functioning bit
 (42 13)  (480 173)  (480 173)  LC_6 Logic Functioning bit
 (21 14)  (459 174)  (459 174)  routing T_9_10.rgt_op_7 <X> T_9_10.lc_trk_g3_7
 (22 14)  (460 174)  (460 174)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (462 174)  (462 174)  routing T_9_10.rgt_op_7 <X> T_9_10.lc_trk_g3_7
 (28 14)  (466 174)  (466 174)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 174)  (467 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 174)  (468 174)  routing T_9_10.lc_trk_g2_4 <X> T_9_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 174)  (470 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 174)  (471 174)  routing T_9_10.lc_trk_g3_1 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 174)  (472 174)  routing T_9_10.lc_trk_g3_1 <X> T_9_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 174)  (474 174)  LC_7 Logic Functioning bit
 (38 14)  (476 174)  (476 174)  LC_7 Logic Functioning bit
 (42 14)  (480 174)  (480 174)  LC_7 Logic Functioning bit
 (43 14)  (481 174)  (481 174)  LC_7 Logic Functioning bit
 (50 14)  (488 174)  (488 174)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (453 175)  (453 175)  routing T_9_10.tnr_op_4 <X> T_9_10.lc_trk_g3_4
 (17 15)  (455 175)  (455 175)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (460 175)  (460 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (36 15)  (474 175)  (474 175)  LC_7 Logic Functioning bit
 (38 15)  (476 175)  (476 175)  LC_7 Logic Functioning bit
 (42 15)  (480 175)  (480 175)  LC_7 Logic Functioning bit
 (43 15)  (481 175)  (481 175)  LC_7 Logic Functioning bit


LogicTile_10_10

 (14 0)  (506 160)  (506 160)  routing T_10_10.wire_logic_cluster/lc_0/out <X> T_10_10.lc_trk_g0_0
 (29 0)  (521 160)  (521 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 160)  (522 160)  routing T_10_10.lc_trk_g0_7 <X> T_10_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 160)  (523 160)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 160)  (524 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 160)  (525 160)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 160)  (526 160)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 160)  (528 160)  LC_0 Logic Functioning bit
 (37 0)  (529 160)  (529 160)  LC_0 Logic Functioning bit
 (38 0)  (530 160)  (530 160)  LC_0 Logic Functioning bit
 (39 0)  (531 160)  (531 160)  LC_0 Logic Functioning bit
 (17 1)  (509 161)  (509 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (518 161)  (518 161)  routing T_10_10.lc_trk_g2_2 <X> T_10_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 161)  (520 161)  routing T_10_10.lc_trk_g2_2 <X> T_10_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 161)  (521 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 161)  (522 161)  routing T_10_10.lc_trk_g0_7 <X> T_10_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 161)  (523 161)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_0/in_3
 (40 1)  (532 161)  (532 161)  LC_0 Logic Functioning bit
 (41 1)  (533 161)  (533 161)  LC_0 Logic Functioning bit
 (42 1)  (534 161)  (534 161)  LC_0 Logic Functioning bit
 (43 1)  (535 161)  (535 161)  LC_0 Logic Functioning bit
 (15 2)  (507 162)  (507 162)  routing T_10_10.top_op_5 <X> T_10_10.lc_trk_g0_5
 (17 2)  (509 162)  (509 162)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (513 162)  (513 162)  routing T_10_10.sp4_h_l_2 <X> T_10_10.lc_trk_g0_7
 (22 2)  (514 162)  (514 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 162)  (515 162)  routing T_10_10.sp4_h_l_2 <X> T_10_10.lc_trk_g0_7
 (24 2)  (516 162)  (516 162)  routing T_10_10.sp4_h_l_2 <X> T_10_10.lc_trk_g0_7
 (26 2)  (518 162)  (518 162)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 162)  (520 162)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 162)  (521 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 162)  (522 162)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 162)  (524 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 162)  (525 162)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 162)  (526 162)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 162)  (528 162)  LC_1 Logic Functioning bit
 (39 2)  (531 162)  (531 162)  LC_1 Logic Functioning bit
 (40 2)  (532 162)  (532 162)  LC_1 Logic Functioning bit
 (43 2)  (535 162)  (535 162)  LC_1 Logic Functioning bit
 (50 2)  (542 162)  (542 162)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (506 163)  (506 163)  routing T_10_10.sp4_r_v_b_28 <X> T_10_10.lc_trk_g0_4
 (17 3)  (509 163)  (509 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (510 163)  (510 163)  routing T_10_10.top_op_5 <X> T_10_10.lc_trk_g0_5
 (28 3)  (520 163)  (520 163)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 163)  (521 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 163)  (522 163)  routing T_10_10.lc_trk_g2_6 <X> T_10_10.wire_logic_cluster/lc_1/in_1
 (39 3)  (531 163)  (531 163)  LC_1 Logic Functioning bit
 (40 3)  (532 163)  (532 163)  LC_1 Logic Functioning bit
 (42 3)  (534 163)  (534 163)  LC_1 Logic Functioning bit
 (43 3)  (535 163)  (535 163)  LC_1 Logic Functioning bit
 (9 4)  (501 164)  (501 164)  routing T_10_10.sp4_v_t_41 <X> T_10_10.sp4_h_r_4
 (15 4)  (507 164)  (507 164)  routing T_10_10.top_op_1 <X> T_10_10.lc_trk_g1_1
 (17 4)  (509 164)  (509 164)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (29 4)  (521 164)  (521 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 164)  (522 164)  routing T_10_10.lc_trk_g0_5 <X> T_10_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 164)  (523 164)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 164)  (524 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 164)  (525 164)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 164)  (528 164)  LC_2 Logic Functioning bit
 (38 4)  (530 164)  (530 164)  LC_2 Logic Functioning bit
 (41 4)  (533 164)  (533 164)  LC_2 Logic Functioning bit
 (43 4)  (535 164)  (535 164)  LC_2 Logic Functioning bit
 (18 5)  (510 165)  (510 165)  routing T_10_10.top_op_1 <X> T_10_10.lc_trk_g1_1
 (27 5)  (519 165)  (519 165)  routing T_10_10.lc_trk_g1_1 <X> T_10_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 165)  (521 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 165)  (523 165)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 165)  (529 165)  LC_2 Logic Functioning bit
 (39 5)  (531 165)  (531 165)  LC_2 Logic Functioning bit
 (41 5)  (533 165)  (533 165)  LC_2 Logic Functioning bit
 (43 5)  (535 165)  (535 165)  LC_2 Logic Functioning bit
 (26 6)  (518 166)  (518 166)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 166)  (521 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 166)  (524 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 166)  (525 166)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 166)  (526 166)  routing T_10_10.lc_trk_g3_1 <X> T_10_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 166)  (527 166)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.input_2_3
 (36 6)  (528 166)  (528 166)  LC_3 Logic Functioning bit
 (37 6)  (529 166)  (529 166)  LC_3 Logic Functioning bit
 (38 6)  (530 166)  (530 166)  LC_3 Logic Functioning bit
 (39 6)  (531 166)  (531 166)  LC_3 Logic Functioning bit
 (40 6)  (532 166)  (532 166)  LC_3 Logic Functioning bit
 (42 6)  (534 166)  (534 166)  LC_3 Logic Functioning bit
 (43 6)  (535 166)  (535 166)  LC_3 Logic Functioning bit
 (22 7)  (514 167)  (514 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (515 167)  (515 167)  routing T_10_10.sp4_v_b_22 <X> T_10_10.lc_trk_g1_6
 (24 7)  (516 167)  (516 167)  routing T_10_10.sp4_v_b_22 <X> T_10_10.lc_trk_g1_6
 (26 7)  (518 167)  (518 167)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 167)  (519 167)  routing T_10_10.lc_trk_g1_6 <X> T_10_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 167)  (521 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 167)  (524 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (525 167)  (525 167)  routing T_10_10.lc_trk_g2_5 <X> T_10_10.input_2_3
 (36 7)  (528 167)  (528 167)  LC_3 Logic Functioning bit
 (17 8)  (509 168)  (509 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 168)  (510 168)  routing T_10_10.wire_logic_cluster/lc_1/out <X> T_10_10.lc_trk_g2_1
 (22 8)  (514 168)  (514 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (515 168)  (515 168)  routing T_10_10.sp4_v_t_30 <X> T_10_10.lc_trk_g2_3
 (24 8)  (516 168)  (516 168)  routing T_10_10.sp4_v_t_30 <X> T_10_10.lc_trk_g2_3
 (28 8)  (520 168)  (520 168)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 168)  (521 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 168)  (522 168)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 168)  (524 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 168)  (525 168)  routing T_10_10.lc_trk_g2_1 <X> T_10_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 168)  (528 168)  LC_4 Logic Functioning bit
 (37 8)  (529 168)  (529 168)  LC_4 Logic Functioning bit
 (38 8)  (530 168)  (530 168)  LC_4 Logic Functioning bit
 (42 8)  (534 168)  (534 168)  LC_4 Logic Functioning bit
 (50 8)  (542 168)  (542 168)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (500 169)  (500 169)  routing T_10_10.sp4_v_t_41 <X> T_10_10.sp4_v_b_7
 (10 9)  (502 169)  (502 169)  routing T_10_10.sp4_v_t_41 <X> T_10_10.sp4_v_b_7
 (22 9)  (514 169)  (514 169)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (516 169)  (516 169)  routing T_10_10.tnr_op_2 <X> T_10_10.lc_trk_g2_2
 (30 9)  (522 169)  (522 169)  routing T_10_10.lc_trk_g2_7 <X> T_10_10.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 169)  (528 169)  LC_4 Logic Functioning bit
 (37 9)  (529 169)  (529 169)  LC_4 Logic Functioning bit
 (38 9)  (530 169)  (530 169)  LC_4 Logic Functioning bit
 (42 9)  (534 169)  (534 169)  LC_4 Logic Functioning bit
 (17 10)  (509 170)  (509 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (513 170)  (513 170)  routing T_10_10.wire_logic_cluster/lc_7/out <X> T_10_10.lc_trk_g2_7
 (22 10)  (514 170)  (514 170)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (518 170)  (518 170)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (32 10)  (524 170)  (524 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 170)  (525 170)  routing T_10_10.lc_trk_g2_2 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 170)  (527 170)  routing T_10_10.lc_trk_g0_7 <X> T_10_10.input_2_5
 (36 10)  (528 170)  (528 170)  LC_5 Logic Functioning bit
 (39 10)  (531 170)  (531 170)  LC_5 Logic Functioning bit
 (41 10)  (533 170)  (533 170)  LC_5 Logic Functioning bit
 (42 10)  (534 170)  (534 170)  LC_5 Logic Functioning bit
 (18 11)  (510 171)  (510 171)  routing T_10_10.sp4_r_v_b_37 <X> T_10_10.lc_trk_g2_5
 (22 11)  (514 171)  (514 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (515 171)  (515 171)  routing T_10_10.sp12_v_b_14 <X> T_10_10.lc_trk_g2_6
 (26 11)  (518 171)  (518 171)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 171)  (519 171)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 171)  (520 171)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 171)  (521 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 171)  (523 171)  routing T_10_10.lc_trk_g2_2 <X> T_10_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 171)  (524 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (527 171)  (527 171)  routing T_10_10.lc_trk_g0_7 <X> T_10_10.input_2_5
 (37 11)  (529 171)  (529 171)  LC_5 Logic Functioning bit
 (38 11)  (530 171)  (530 171)  LC_5 Logic Functioning bit
 (40 11)  (532 171)  (532 171)  LC_5 Logic Functioning bit
 (43 11)  (535 171)  (535 171)  LC_5 Logic Functioning bit
 (15 12)  (507 172)  (507 172)  routing T_10_10.rgt_op_1 <X> T_10_10.lc_trk_g3_1
 (17 12)  (509 172)  (509 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 172)  (510 172)  routing T_10_10.rgt_op_1 <X> T_10_10.lc_trk_g3_1
 (26 12)  (518 172)  (518 172)  routing T_10_10.lc_trk_g3_7 <X> T_10_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 172)  (519 172)  routing T_10_10.lc_trk_g3_0 <X> T_10_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 172)  (520 172)  routing T_10_10.lc_trk_g3_0 <X> T_10_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 172)  (521 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 172)  (523 172)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 172)  (524 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 172)  (525 172)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 172)  (526 172)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 172)  (527 172)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.input_2_6
 (38 12)  (530 172)  (530 172)  LC_6 Logic Functioning bit
 (39 12)  (531 172)  (531 172)  LC_6 Logic Functioning bit
 (42 12)  (534 172)  (534 172)  LC_6 Logic Functioning bit
 (43 12)  (535 172)  (535 172)  LC_6 Logic Functioning bit
 (14 13)  (506 173)  (506 173)  routing T_10_10.sp4_r_v_b_40 <X> T_10_10.lc_trk_g3_0
 (17 13)  (509 173)  (509 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (518 173)  (518 173)  routing T_10_10.lc_trk_g3_7 <X> T_10_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 173)  (519 173)  routing T_10_10.lc_trk_g3_7 <X> T_10_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 173)  (520 173)  routing T_10_10.lc_trk_g3_7 <X> T_10_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 173)  (521 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 173)  (523 173)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 173)  (524 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (525 173)  (525 173)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.input_2_6
 (34 13)  (526 173)  (526 173)  routing T_10_10.lc_trk_g3_5 <X> T_10_10.input_2_6
 (36 13)  (528 173)  (528 173)  LC_6 Logic Functioning bit
 (37 13)  (529 173)  (529 173)  LC_6 Logic Functioning bit
 (40 13)  (532 173)  (532 173)  LC_6 Logic Functioning bit
 (41 13)  (533 173)  (533 173)  LC_6 Logic Functioning bit
 (17 14)  (509 174)  (509 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (513 174)  (513 174)  routing T_10_10.sp4_h_l_34 <X> T_10_10.lc_trk_g3_7
 (22 14)  (514 174)  (514 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (515 174)  (515 174)  routing T_10_10.sp4_h_l_34 <X> T_10_10.lc_trk_g3_7
 (24 14)  (516 174)  (516 174)  routing T_10_10.sp4_h_l_34 <X> T_10_10.lc_trk_g3_7
 (26 14)  (518 174)  (518 174)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 174)  (521 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 174)  (522 174)  routing T_10_10.lc_trk_g0_4 <X> T_10_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 174)  (524 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 174)  (525 174)  routing T_10_10.lc_trk_g2_2 <X> T_10_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 174)  (529 174)  LC_7 Logic Functioning bit
 (41 14)  (533 174)  (533 174)  LC_7 Logic Functioning bit
 (42 14)  (534 174)  (534 174)  LC_7 Logic Functioning bit
 (43 14)  (535 174)  (535 174)  LC_7 Logic Functioning bit
 (18 15)  (510 175)  (510 175)  routing T_10_10.sp4_r_v_b_45 <X> T_10_10.lc_trk_g3_5
 (21 15)  (513 175)  (513 175)  routing T_10_10.sp4_h_l_34 <X> T_10_10.lc_trk_g3_7
 (22 15)  (514 175)  (514 175)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (516 175)  (516 175)  routing T_10_10.tnr_op_6 <X> T_10_10.lc_trk_g3_6
 (26 15)  (518 175)  (518 175)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 175)  (519 175)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 175)  (520 175)  routing T_10_10.lc_trk_g3_6 <X> T_10_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 175)  (521 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 175)  (523 175)  routing T_10_10.lc_trk_g2_2 <X> T_10_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 175)  (524 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (525 175)  (525 175)  routing T_10_10.lc_trk_g2_3 <X> T_10_10.input_2_7
 (35 15)  (527 175)  (527 175)  routing T_10_10.lc_trk_g2_3 <X> T_10_10.input_2_7
 (36 15)  (528 175)  (528 175)  LC_7 Logic Functioning bit
 (37 15)  (529 175)  (529 175)  LC_7 Logic Functioning bit
 (38 15)  (530 175)  (530 175)  LC_7 Logic Functioning bit
 (42 15)  (534 175)  (534 175)  LC_7 Logic Functioning bit


LogicTile_11_10

 (22 0)  (568 160)  (568 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (569 160)  (569 160)  routing T_11_10.sp4_h_r_3 <X> T_11_10.lc_trk_g0_3
 (24 0)  (570 160)  (570 160)  routing T_11_10.sp4_h_r_3 <X> T_11_10.lc_trk_g0_3
 (25 0)  (571 160)  (571 160)  routing T_11_10.sp4_h_r_10 <X> T_11_10.lc_trk_g0_2
 (26 0)  (572 160)  (572 160)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 160)  (573 160)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 160)  (575 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 160)  (578 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 160)  (579 160)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 160)  (580 160)  routing T_11_10.lc_trk_g3_0 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 160)  (584 160)  LC_0 Logic Functioning bit
 (39 0)  (585 160)  (585 160)  LC_0 Logic Functioning bit
 (42 0)  (588 160)  (588 160)  LC_0 Logic Functioning bit
 (43 0)  (589 160)  (589 160)  LC_0 Logic Functioning bit
 (14 1)  (560 161)  (560 161)  routing T_11_10.top_op_0 <X> T_11_10.lc_trk_g0_0
 (15 1)  (561 161)  (561 161)  routing T_11_10.top_op_0 <X> T_11_10.lc_trk_g0_0
 (17 1)  (563 161)  (563 161)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (567 161)  (567 161)  routing T_11_10.sp4_h_r_3 <X> T_11_10.lc_trk_g0_3
 (22 1)  (568 161)  (568 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (569 161)  (569 161)  routing T_11_10.sp4_h_r_10 <X> T_11_10.lc_trk_g0_2
 (24 1)  (570 161)  (570 161)  routing T_11_10.sp4_h_r_10 <X> T_11_10.lc_trk_g0_2
 (26 1)  (572 161)  (572 161)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 161)  (575 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 161)  (576 161)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 161)  (578 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (581 161)  (581 161)  routing T_11_10.lc_trk_g0_2 <X> T_11_10.input_2_0
 (36 1)  (582 161)  (582 161)  LC_0 Logic Functioning bit
 (37 1)  (583 161)  (583 161)  LC_0 Logic Functioning bit
 (40 1)  (586 161)  (586 161)  LC_0 Logic Functioning bit
 (41 1)  (587 161)  (587 161)  LC_0 Logic Functioning bit
 (12 2)  (558 162)  (558 162)  routing T_11_10.sp4_v_t_45 <X> T_11_10.sp4_h_l_39
 (21 2)  (567 162)  (567 162)  routing T_11_10.lft_op_7 <X> T_11_10.lc_trk_g0_7
 (22 2)  (568 162)  (568 162)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 162)  (570 162)  routing T_11_10.lft_op_7 <X> T_11_10.lc_trk_g0_7
 (26 2)  (572 162)  (572 162)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 162)  (575 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 162)  (577 162)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 162)  (578 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 162)  (582 162)  LC_1 Logic Functioning bit
 (37 2)  (583 162)  (583 162)  LC_1 Logic Functioning bit
 (40 2)  (586 162)  (586 162)  LC_1 Logic Functioning bit
 (41 2)  (587 162)  (587 162)  LC_1 Logic Functioning bit
 (11 3)  (557 163)  (557 163)  routing T_11_10.sp4_v_t_45 <X> T_11_10.sp4_h_l_39
 (13 3)  (559 163)  (559 163)  routing T_11_10.sp4_v_t_45 <X> T_11_10.sp4_h_l_39
 (22 3)  (568 163)  (568 163)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 163)  (570 163)  routing T_11_10.top_op_6 <X> T_11_10.lc_trk_g0_6
 (25 3)  (571 163)  (571 163)  routing T_11_10.top_op_6 <X> T_11_10.lc_trk_g0_6
 (26 3)  (572 163)  (572 163)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 163)  (573 163)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 163)  (574 163)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 163)  (575 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 163)  (577 163)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 163)  (578 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (580 163)  (580 163)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.input_2_1
 (35 3)  (581 163)  (581 163)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.input_2_1
 (38 3)  (584 163)  (584 163)  LC_1 Logic Functioning bit
 (39 3)  (585 163)  (585 163)  LC_1 Logic Functioning bit
 (42 3)  (588 163)  (588 163)  LC_1 Logic Functioning bit
 (43 3)  (589 163)  (589 163)  LC_1 Logic Functioning bit
 (47 3)  (593 163)  (593 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (551 164)  (551 164)  routing T_11_10.sp4_v_t_38 <X> T_11_10.sp4_h_r_3
 (22 4)  (568 164)  (568 164)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 164)  (570 164)  routing T_11_10.top_op_3 <X> T_11_10.lc_trk_g1_3
 (26 4)  (572 164)  (572 164)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 164)  (574 164)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 164)  (575 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 164)  (576 164)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 164)  (577 164)  routing T_11_10.lc_trk_g0_7 <X> T_11_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 164)  (578 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 164)  (582 164)  LC_2 Logic Functioning bit
 (38 4)  (584 164)  (584 164)  LC_2 Logic Functioning bit
 (41 4)  (587 164)  (587 164)  LC_2 Logic Functioning bit
 (43 4)  (589 164)  (589 164)  LC_2 Logic Functioning bit
 (50 4)  (596 164)  (596 164)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (567 165)  (567 165)  routing T_11_10.top_op_3 <X> T_11_10.lc_trk_g1_3
 (22 5)  (568 165)  (568 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 165)  (570 165)  routing T_11_10.top_op_2 <X> T_11_10.lc_trk_g1_2
 (25 5)  (571 165)  (571 165)  routing T_11_10.top_op_2 <X> T_11_10.lc_trk_g1_2
 (27 5)  (573 165)  (573 165)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 165)  (574 165)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 165)  (575 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 165)  (576 165)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 165)  (577 165)  routing T_11_10.lc_trk_g0_7 <X> T_11_10.wire_logic_cluster/lc_2/in_3
 (38 5)  (584 165)  (584 165)  LC_2 Logic Functioning bit
 (39 5)  (585 165)  (585 165)  LC_2 Logic Functioning bit
 (42 5)  (588 165)  (588 165)  LC_2 Logic Functioning bit
 (43 5)  (589 165)  (589 165)  LC_2 Logic Functioning bit
 (26 6)  (572 166)  (572 166)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 166)  (574 166)  routing T_11_10.lc_trk_g2_2 <X> T_11_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 166)  (575 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 166)  (578 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 166)  (580 166)  routing T_11_10.lc_trk_g1_3 <X> T_11_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 166)  (582 166)  LC_3 Logic Functioning bit
 (37 6)  (583 166)  (583 166)  LC_3 Logic Functioning bit
 (39 6)  (585 166)  (585 166)  LC_3 Logic Functioning bit
 (42 6)  (588 166)  (588 166)  LC_3 Logic Functioning bit
 (50 6)  (596 166)  (596 166)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (572 167)  (572 167)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 167)  (574 167)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 167)  (575 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 167)  (576 167)  routing T_11_10.lc_trk_g2_2 <X> T_11_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 167)  (577 167)  routing T_11_10.lc_trk_g1_3 <X> T_11_10.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 167)  (583 167)  LC_3 Logic Functioning bit
 (38 7)  (584 167)  (584 167)  LC_3 Logic Functioning bit
 (39 7)  (585 167)  (585 167)  LC_3 Logic Functioning bit
 (40 7)  (586 167)  (586 167)  LC_3 Logic Functioning bit
 (26 8)  (572 168)  (572 168)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 168)  (575 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 168)  (578 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 168)  (580 168)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 168)  (581 168)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.input_2_4
 (37 8)  (583 168)  (583 168)  LC_4 Logic Functioning bit
 (39 8)  (585 168)  (585 168)  LC_4 Logic Functioning bit
 (40 8)  (586 168)  (586 168)  LC_4 Logic Functioning bit
 (41 8)  (587 168)  (587 168)  LC_4 Logic Functioning bit
 (22 9)  (568 169)  (568 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (569 169)  (569 169)  routing T_11_10.sp4_h_l_15 <X> T_11_10.lc_trk_g2_2
 (24 9)  (570 169)  (570 169)  routing T_11_10.sp4_h_l_15 <X> T_11_10.lc_trk_g2_2
 (25 9)  (571 169)  (571 169)  routing T_11_10.sp4_h_l_15 <X> T_11_10.lc_trk_g2_2
 (26 9)  (572 169)  (572 169)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 169)  (575 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 169)  (576 169)  routing T_11_10.lc_trk_g0_3 <X> T_11_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 169)  (577 169)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 169)  (578 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (579 169)  (579 169)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.input_2_4
 (34 9)  (580 169)  (580 169)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.input_2_4
 (35 9)  (581 169)  (581 169)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.input_2_4
 (38 9)  (584 169)  (584 169)  LC_4 Logic Functioning bit
 (39 9)  (585 169)  (585 169)  LC_4 Logic Functioning bit
 (40 9)  (586 169)  (586 169)  LC_4 Logic Functioning bit
 (42 9)  (588 169)  (588 169)  LC_4 Logic Functioning bit
 (21 10)  (567 170)  (567 170)  routing T_11_10.sp4_v_t_26 <X> T_11_10.lc_trk_g2_7
 (22 10)  (568 170)  (568 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 170)  (569 170)  routing T_11_10.sp4_v_t_26 <X> T_11_10.lc_trk_g2_7
 (26 10)  (572 170)  (572 170)  routing T_11_10.lc_trk_g0_7 <X> T_11_10.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 170)  (574 170)  routing T_11_10.lc_trk_g2_4 <X> T_11_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 170)  (575 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 170)  (576 170)  routing T_11_10.lc_trk_g2_4 <X> T_11_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 170)  (578 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 170)  (579 170)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 170)  (580 170)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_5/in_3
 (38 10)  (584 170)  (584 170)  LC_5 Logic Functioning bit
 (39 10)  (585 170)  (585 170)  LC_5 Logic Functioning bit
 (42 10)  (588 170)  (588 170)  LC_5 Logic Functioning bit
 (43 10)  (589 170)  (589 170)  LC_5 Logic Functioning bit
 (50 10)  (596 170)  (596 170)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (561 171)  (561 171)  routing T_11_10.tnr_op_4 <X> T_11_10.lc_trk_g2_4
 (17 11)  (563 171)  (563 171)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (567 171)  (567 171)  routing T_11_10.sp4_v_t_26 <X> T_11_10.lc_trk_g2_7
 (26 11)  (572 171)  (572 171)  routing T_11_10.lc_trk_g0_7 <X> T_11_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 171)  (575 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 171)  (582 171)  LC_5 Logic Functioning bit
 (37 11)  (583 171)  (583 171)  LC_5 Logic Functioning bit
 (40 11)  (586 171)  (586 171)  LC_5 Logic Functioning bit
 (41 11)  (587 171)  (587 171)  LC_5 Logic Functioning bit
 (9 12)  (555 172)  (555 172)  routing T_11_10.sp4_v_t_47 <X> T_11_10.sp4_h_r_10
 (17 12)  (563 172)  (563 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 172)  (564 172)  routing T_11_10.wire_logic_cluster/lc_1/out <X> T_11_10.lc_trk_g3_1
 (26 12)  (572 172)  (572 172)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 172)  (575 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 172)  (578 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 172)  (580 172)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 172)  (581 172)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.input_2_6
 (36 12)  (582 172)  (582 172)  LC_6 Logic Functioning bit
 (38 12)  (584 172)  (584 172)  LC_6 Logic Functioning bit
 (42 12)  (588 172)  (588 172)  LC_6 Logic Functioning bit
 (43 12)  (589 172)  (589 172)  LC_6 Logic Functioning bit
 (15 13)  (561 173)  (561 173)  routing T_11_10.sp4_v_t_29 <X> T_11_10.lc_trk_g3_0
 (16 13)  (562 173)  (562 173)  routing T_11_10.sp4_v_t_29 <X> T_11_10.lc_trk_g3_0
 (17 13)  (563 173)  (563 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (572 173)  (572 173)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 173)  (575 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 173)  (576 173)  routing T_11_10.lc_trk_g0_3 <X> T_11_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 173)  (577 173)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 173)  (578 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (579 173)  (579 173)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.input_2_6
 (34 13)  (580 173)  (580 173)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.input_2_6
 (35 13)  (581 173)  (581 173)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.input_2_6
 (36 13)  (582 173)  (582 173)  LC_6 Logic Functioning bit
 (37 13)  (583 173)  (583 173)  LC_6 Logic Functioning bit
 (41 13)  (587 173)  (587 173)  LC_6 Logic Functioning bit
 (43 13)  (589 173)  (589 173)  LC_6 Logic Functioning bit
 (8 14)  (554 174)  (554 174)  routing T_11_10.sp4_v_t_47 <X> T_11_10.sp4_h_l_47
 (9 14)  (555 174)  (555 174)  routing T_11_10.sp4_v_t_47 <X> T_11_10.sp4_h_l_47
 (12 14)  (558 174)  (558 174)  routing T_11_10.sp4_h_r_8 <X> T_11_10.sp4_h_l_46
 (16 14)  (562 174)  (562 174)  routing T_11_10.sp4_v_b_37 <X> T_11_10.lc_trk_g3_5
 (17 14)  (563 174)  (563 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 174)  (564 174)  routing T_11_10.sp4_v_b_37 <X> T_11_10.lc_trk_g3_5
 (21 14)  (567 174)  (567 174)  routing T_11_10.sp4_v_t_26 <X> T_11_10.lc_trk_g3_7
 (22 14)  (568 174)  (568 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 174)  (569 174)  routing T_11_10.sp4_v_t_26 <X> T_11_10.lc_trk_g3_7
 (26 14)  (572 174)  (572 174)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 174)  (575 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 174)  (577 174)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 174)  (578 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (586 174)  (586 174)  LC_7 Logic Functioning bit
 (41 14)  (587 174)  (587 174)  LC_7 Logic Functioning bit
 (42 14)  (588 174)  (588 174)  LC_7 Logic Functioning bit
 (43 14)  (589 174)  (589 174)  LC_7 Logic Functioning bit
 (13 15)  (559 175)  (559 175)  routing T_11_10.sp4_h_r_8 <X> T_11_10.sp4_h_l_46
 (18 15)  (564 175)  (564 175)  routing T_11_10.sp4_v_b_37 <X> T_11_10.lc_trk_g3_5
 (21 15)  (567 175)  (567 175)  routing T_11_10.sp4_v_t_26 <X> T_11_10.lc_trk_g3_7
 (22 15)  (568 175)  (568 175)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 175)  (570 175)  routing T_11_10.tnr_op_6 <X> T_11_10.lc_trk_g3_6
 (26 15)  (572 175)  (572 175)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 175)  (573 175)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 175)  (574 175)  routing T_11_10.lc_trk_g3_6 <X> T_11_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 175)  (575 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 175)  (577 175)  routing T_11_10.lc_trk_g0_6 <X> T_11_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 175)  (582 175)  LC_7 Logic Functioning bit
 (37 15)  (583 175)  (583 175)  LC_7 Logic Functioning bit
 (38 15)  (584 175)  (584 175)  LC_7 Logic Functioning bit
 (39 15)  (585 175)  (585 175)  LC_7 Logic Functioning bit
 (51 15)  (597 175)  (597 175)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_10

 (14 0)  (614 160)  (614 160)  routing T_12_10.sp4_h_r_8 <X> T_12_10.lc_trk_g0_0
 (21 0)  (621 160)  (621 160)  routing T_12_10.lft_op_3 <X> T_12_10.lc_trk_g0_3
 (22 0)  (622 160)  (622 160)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 160)  (624 160)  routing T_12_10.lft_op_3 <X> T_12_10.lc_trk_g0_3
 (25 0)  (625 160)  (625 160)  routing T_12_10.lft_op_2 <X> T_12_10.lc_trk_g0_2
 (15 1)  (615 161)  (615 161)  routing T_12_10.sp4_h_r_8 <X> T_12_10.lc_trk_g0_0
 (16 1)  (616 161)  (616 161)  routing T_12_10.sp4_h_r_8 <X> T_12_10.lc_trk_g0_0
 (17 1)  (617 161)  (617 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (622 161)  (622 161)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 161)  (624 161)  routing T_12_10.lft_op_2 <X> T_12_10.lc_trk_g0_2
 (14 2)  (614 162)  (614 162)  routing T_12_10.sp4_h_l_9 <X> T_12_10.lc_trk_g0_4
 (15 2)  (615 162)  (615 162)  routing T_12_10.lft_op_5 <X> T_12_10.lc_trk_g0_5
 (17 2)  (617 162)  (617 162)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 162)  (618 162)  routing T_12_10.lft_op_5 <X> T_12_10.lc_trk_g0_5
 (25 2)  (625 162)  (625 162)  routing T_12_10.sp4_h_r_14 <X> T_12_10.lc_trk_g0_6
 (26 2)  (626 162)  (626 162)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 162)  (627 162)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 162)  (628 162)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 162)  (629 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 162)  (632 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 162)  (636 162)  LC_1 Logic Functioning bit
 (37 2)  (637 162)  (637 162)  LC_1 Logic Functioning bit
 (38 2)  (638 162)  (638 162)  LC_1 Logic Functioning bit
 (39 2)  (639 162)  (639 162)  LC_1 Logic Functioning bit
 (14 3)  (614 163)  (614 163)  routing T_12_10.sp4_h_l_9 <X> T_12_10.lc_trk_g0_4
 (15 3)  (615 163)  (615 163)  routing T_12_10.sp4_h_l_9 <X> T_12_10.lc_trk_g0_4
 (16 3)  (616 163)  (616 163)  routing T_12_10.sp4_h_l_9 <X> T_12_10.lc_trk_g0_4
 (17 3)  (617 163)  (617 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (622 163)  (622 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 163)  (623 163)  routing T_12_10.sp4_h_r_14 <X> T_12_10.lc_trk_g0_6
 (24 3)  (624 163)  (624 163)  routing T_12_10.sp4_h_r_14 <X> T_12_10.lc_trk_g0_6
 (26 3)  (626 163)  (626 163)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 163)  (627 163)  routing T_12_10.lc_trk_g1_6 <X> T_12_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 163)  (629 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 163)  (630 163)  routing T_12_10.lc_trk_g3_3 <X> T_12_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 163)  (631 163)  routing T_12_10.lc_trk_g0_2 <X> T_12_10.wire_logic_cluster/lc_1/in_3
 (40 3)  (640 163)  (640 163)  LC_1 Logic Functioning bit
 (41 3)  (641 163)  (641 163)  LC_1 Logic Functioning bit
 (42 3)  (642 163)  (642 163)  LC_1 Logic Functioning bit
 (43 3)  (643 163)  (643 163)  LC_1 Logic Functioning bit
 (21 4)  (621 164)  (621 164)  routing T_12_10.wire_logic_cluster/lc_3/out <X> T_12_10.lc_trk_g1_3
 (22 4)  (622 164)  (622 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (628 164)  (628 164)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 164)  (629 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 164)  (630 164)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 164)  (631 164)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 164)  (632 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 164)  (633 164)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 164)  (635 164)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.input_2_2
 (42 4)  (642 164)  (642 164)  LC_2 Logic Functioning bit
 (46 4)  (646 164)  (646 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (29 5)  (629 165)  (629 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 165)  (630 165)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 165)  (632 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 165)  (634 165)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.input_2_2
 (41 5)  (641 165)  (641 165)  LC_2 Logic Functioning bit
 (43 5)  (643 165)  (643 165)  LC_2 Logic Functioning bit
 (15 6)  (615 166)  (615 166)  routing T_12_10.top_op_5 <X> T_12_10.lc_trk_g1_5
 (17 6)  (617 166)  (617 166)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (625 166)  (625 166)  routing T_12_10.sp4_h_r_14 <X> T_12_10.lc_trk_g1_6
 (27 6)  (627 166)  (627 166)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 166)  (628 166)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 166)  (629 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 166)  (630 166)  routing T_12_10.lc_trk_g3_5 <X> T_12_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 166)  (631 166)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 166)  (632 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 166)  (633 166)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 166)  (636 166)  LC_3 Logic Functioning bit
 (38 6)  (638 166)  (638 166)  LC_3 Logic Functioning bit
 (40 6)  (640 166)  (640 166)  LC_3 Logic Functioning bit
 (41 6)  (641 166)  (641 166)  LC_3 Logic Functioning bit
 (42 6)  (642 166)  (642 166)  LC_3 Logic Functioning bit
 (50 6)  (650 166)  (650 166)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (618 167)  (618 167)  routing T_12_10.top_op_5 <X> T_12_10.lc_trk_g1_5
 (22 7)  (622 167)  (622 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 167)  (623 167)  routing T_12_10.sp4_h_r_14 <X> T_12_10.lc_trk_g1_6
 (24 7)  (624 167)  (624 167)  routing T_12_10.sp4_h_r_14 <X> T_12_10.lc_trk_g1_6
 (26 7)  (626 167)  (626 167)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 167)  (627 167)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 167)  (628 167)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 167)  (629 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 167)  (636 167)  LC_3 Logic Functioning bit
 (37 7)  (637 167)  (637 167)  LC_3 Logic Functioning bit
 (38 7)  (638 167)  (638 167)  LC_3 Logic Functioning bit
 (39 7)  (639 167)  (639 167)  LC_3 Logic Functioning bit
 (40 7)  (640 167)  (640 167)  LC_3 Logic Functioning bit
 (41 7)  (641 167)  (641 167)  LC_3 Logic Functioning bit
 (26 8)  (626 168)  (626 168)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 168)  (629 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 168)  (630 168)  routing T_12_10.lc_trk_g0_5 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 168)  (632 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 168)  (633 168)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 168)  (634 168)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 168)  (635 168)  routing T_12_10.lc_trk_g0_4 <X> T_12_10.input_2_4
 (37 8)  (637 168)  (637 168)  LC_4 Logic Functioning bit
 (41 8)  (641 168)  (641 168)  LC_4 Logic Functioning bit
 (42 8)  (642 168)  (642 168)  LC_4 Logic Functioning bit
 (43 8)  (643 168)  (643 168)  LC_4 Logic Functioning bit
 (13 9)  (613 169)  (613 169)  routing T_12_10.sp4_v_t_38 <X> T_12_10.sp4_h_r_8
 (22 9)  (622 169)  (622 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 169)  (624 169)  routing T_12_10.tnl_op_2 <X> T_12_10.lc_trk_g2_2
 (25 9)  (625 169)  (625 169)  routing T_12_10.tnl_op_2 <X> T_12_10.lc_trk_g2_2
 (28 9)  (628 169)  (628 169)  routing T_12_10.lc_trk_g2_4 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 169)  (629 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 169)  (631 169)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 169)  (632 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (637 169)  (637 169)  LC_4 Logic Functioning bit
 (38 9)  (638 169)  (638 169)  LC_4 Logic Functioning bit
 (39 9)  (639 169)  (639 169)  LC_4 Logic Functioning bit
 (41 9)  (641 169)  (641 169)  LC_4 Logic Functioning bit
 (15 10)  (615 170)  (615 170)  routing T_12_10.tnl_op_5 <X> T_12_10.lc_trk_g2_5
 (17 10)  (617 170)  (617 170)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (622 170)  (622 170)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 170)  (624 170)  routing T_12_10.tnl_op_7 <X> T_12_10.lc_trk_g2_7
 (27 10)  (627 170)  (627 170)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 170)  (628 170)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 170)  (629 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 170)  (632 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 170)  (634 170)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 170)  (637 170)  LC_5 Logic Functioning bit
 (38 10)  (638 170)  (638 170)  LC_5 Logic Functioning bit
 (41 10)  (641 170)  (641 170)  LC_5 Logic Functioning bit
 (43 10)  (643 170)  (643 170)  LC_5 Logic Functioning bit
 (50 10)  (650 170)  (650 170)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (614 171)  (614 171)  routing T_12_10.sp4_h_l_17 <X> T_12_10.lc_trk_g2_4
 (15 11)  (615 171)  (615 171)  routing T_12_10.sp4_h_l_17 <X> T_12_10.lc_trk_g2_4
 (16 11)  (616 171)  (616 171)  routing T_12_10.sp4_h_l_17 <X> T_12_10.lc_trk_g2_4
 (17 11)  (617 171)  (617 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (618 171)  (618 171)  routing T_12_10.tnl_op_5 <X> T_12_10.lc_trk_g2_5
 (21 11)  (621 171)  (621 171)  routing T_12_10.tnl_op_7 <X> T_12_10.lc_trk_g2_7
 (26 11)  (626 171)  (626 171)  routing T_12_10.lc_trk_g0_3 <X> T_12_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 171)  (629 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 171)  (631 171)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 171)  (636 171)  LC_5 Logic Functioning bit
 (39 11)  (639 171)  (639 171)  LC_5 Logic Functioning bit
 (41 11)  (641 171)  (641 171)  LC_5 Logic Functioning bit
 (43 11)  (643 171)  (643 171)  LC_5 Logic Functioning bit
 (17 12)  (617 172)  (617 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 172)  (618 172)  routing T_12_10.wire_logic_cluster/lc_1/out <X> T_12_10.lc_trk_g3_1
 (22 12)  (622 172)  (622 172)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 172)  (624 172)  routing T_12_10.tnl_op_3 <X> T_12_10.lc_trk_g3_3
 (25 12)  (625 172)  (625 172)  routing T_12_10.bnl_op_2 <X> T_12_10.lc_trk_g3_2
 (21 13)  (621 173)  (621 173)  routing T_12_10.tnl_op_3 <X> T_12_10.lc_trk_g3_3
 (22 13)  (622 173)  (622 173)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 173)  (625 173)  routing T_12_10.bnl_op_2 <X> T_12_10.lc_trk_g3_2
 (15 14)  (615 174)  (615 174)  routing T_12_10.sp4_h_l_24 <X> T_12_10.lc_trk_g3_5
 (16 14)  (616 174)  (616 174)  routing T_12_10.sp4_h_l_24 <X> T_12_10.lc_trk_g3_5
 (17 14)  (617 174)  (617 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 174)  (618 174)  routing T_12_10.sp4_h_l_24 <X> T_12_10.lc_trk_g3_5
 (29 14)  (629 174)  (629 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 174)  (630 174)  routing T_12_10.lc_trk_g0_6 <X> T_12_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 174)  (632 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 174)  (633 174)  routing T_12_10.lc_trk_g2_2 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 174)  (635 174)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.input_2_7
 (36 14)  (636 174)  (636 174)  LC_7 Logic Functioning bit
 (39 14)  (639 174)  (639 174)  LC_7 Logic Functioning bit
 (41 14)  (641 174)  (641 174)  LC_7 Logic Functioning bit
 (42 14)  (642 174)  (642 174)  LC_7 Logic Functioning bit
 (22 15)  (622 175)  (622 175)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (624 175)  (624 175)  routing T_12_10.tnl_op_6 <X> T_12_10.lc_trk_g3_6
 (25 15)  (625 175)  (625 175)  routing T_12_10.tnl_op_6 <X> T_12_10.lc_trk_g3_6
 (30 15)  (630 175)  (630 175)  routing T_12_10.lc_trk_g0_6 <X> T_12_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 175)  (631 175)  routing T_12_10.lc_trk_g2_2 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 175)  (632 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (633 175)  (633 175)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.input_2_7
 (34 15)  (634 175)  (634 175)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.input_2_7
 (35 15)  (635 175)  (635 175)  routing T_12_10.lc_trk_g3_6 <X> T_12_10.input_2_7
 (36 15)  (636 175)  (636 175)  LC_7 Logic Functioning bit
 (39 15)  (639 175)  (639 175)  LC_7 Logic Functioning bit
 (41 15)  (641 175)  (641 175)  LC_7 Logic Functioning bit
 (42 15)  (642 175)  (642 175)  LC_7 Logic Functioning bit
 (51 15)  (651 175)  (651 175)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_10

 (3 2)  (657 162)  (657 162)  routing T_13_10.sp12_v_t_23 <X> T_13_10.sp12_h_l_23
 (12 2)  (666 162)  (666 162)  routing T_13_10.sp4_v_t_45 <X> T_13_10.sp4_h_l_39
 (11 3)  (665 163)  (665 163)  routing T_13_10.sp4_v_t_45 <X> T_13_10.sp4_h_l_39
 (13 3)  (667 163)  (667 163)  routing T_13_10.sp4_v_t_45 <X> T_13_10.sp4_h_l_39


LogicTile_14_10

 (3 12)  (711 172)  (711 172)  routing T_14_10.sp12_v_t_22 <X> T_14_10.sp12_h_r_1


LogicTile_15_10

 (11 11)  (773 171)  (773 171)  routing T_15_10.sp4_h_r_0 <X> T_15_10.sp4_h_l_45
 (13 11)  (775 171)  (775 171)  routing T_15_10.sp4_h_r_0 <X> T_15_10.sp4_h_l_45


LogicTile_19_10

 (5 2)  (987 162)  (987 162)  routing T_19_10.sp4_v_t_43 <X> T_19_10.sp4_h_l_37
 (4 3)  (986 163)  (986 163)  routing T_19_10.sp4_v_t_43 <X> T_19_10.sp4_h_l_37
 (6 3)  (988 163)  (988 163)  routing T_19_10.sp4_v_t_43 <X> T_19_10.sp4_h_l_37


LogicTile_21_10

 (2 6)  (1092 166)  (1092 166)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_22_10

 (4 8)  (1148 168)  (1148 168)  routing T_22_10.sp4_v_t_43 <X> T_22_10.sp4_v_b_6
 (5 8)  (1149 168)  (1149 168)  routing T_22_10.sp4_v_t_43 <X> T_22_10.sp4_h_r_6


LogicTile_23_10

 (4 2)  (1202 162)  (1202 162)  routing T_23_10.sp4_h_r_0 <X> T_23_10.sp4_v_t_37
 (5 3)  (1203 163)  (1203 163)  routing T_23_10.sp4_h_r_0 <X> T_23_10.sp4_v_t_37
 (4 10)  (1202 170)  (1202 170)  routing T_23_10.sp4_v_b_6 <X> T_23_10.sp4_v_t_43


LogicTile_24_10

 (11 14)  (1263 174)  (1263 174)  routing T_24_10.sp4_h_l_43 <X> T_24_10.sp4_v_t_46


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 163)  (1320 163)  routing T_25_10.sp4_r_v_b_28 <X> T_25_10.lc_trk_g0_4
 (17 3)  (1323 163)  (1323 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (0 4)  (1306 164)  (1306 164)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (6 8)  (1312 168)  (1312 168)  routing T_25_10.sp4_v_t_38 <X> T_25_10.sp4_v_b_6
 (21 8)  (1327 168)  (1327 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (22 8)  (1328 168)  (1328 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 168)  (1329 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (24 8)  (1330 168)  (1330 168)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (5 9)  (1311 169)  (1311 169)  routing T_25_10.sp4_v_t_38 <X> T_25_10.sp4_v_b_6
 (21 9)  (1327 169)  (1327 169)  routing T_25_10.sp4_h_l_30 <X> T_25_10.lc_trk_g2_3
 (22 9)  (1328 169)  (1328 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 169)  (1329 169)  routing T_25_10.sp4_v_t_31 <X> T_25_10.lc_trk_g2_2
 (24 9)  (1330 169)  (1330 169)  routing T_25_10.sp4_v_t_31 <X> T_25_10.lc_trk_g2_2
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g2_3 <X> T_25_10.wire_bram/ram/WDATA_3
 (37 9)  (1343 169)  (1343 169)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (11 10)  (1317 170)  (1317 170)  routing T_25_10.sp4_v_b_5 <X> T_25_10.sp4_v_t_45
 (12 11)  (1318 171)  (1318 171)  routing T_25_10.sp4_v_b_5 <X> T_25_10.sp4_v_t_45
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g0_4 <X> T_25_10.wire_bram/ram/WE


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (2 11)  (1728 171)  (1728 171)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (13 7)  (4 151)  (4 151)  routing T_0_9.span4_horz_37 <X> T_0_9.span4_vert_b_2


LogicTile_1_9

 (6 3)  (24 147)  (24 147)  routing T_1_9.sp4_h_r_0 <X> T_1_9.sp4_h_l_37


LogicTile_2_9



LogicTile_3_9

 (26 8)  (152 152)  (152 152)  routing T_3_9.lc_trk_g2_4 <X> T_3_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (153 152)  (153 152)  routing T_3_9.lc_trk_g3_6 <X> T_3_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 152)  (154 152)  routing T_3_9.lc_trk_g3_6 <X> T_3_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 152)  (155 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 152)  (156 152)  routing T_3_9.lc_trk_g3_6 <X> T_3_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (157 152)  (157 152)  routing T_3_9.lc_trk_g2_5 <X> T_3_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 152)  (158 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 152)  (159 152)  routing T_3_9.lc_trk_g2_5 <X> T_3_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (161 152)  (161 152)  routing T_3_9.lc_trk_g2_6 <X> T_3_9.input_2_4
 (37 8)  (163 152)  (163 152)  LC_4 Logic Functioning bit
 (38 8)  (164 152)  (164 152)  LC_4 Logic Functioning bit
 (46 8)  (172 152)  (172 152)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (28 9)  (154 153)  (154 153)  routing T_3_9.lc_trk_g2_4 <X> T_3_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 153)  (155 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 153)  (156 153)  routing T_3_9.lc_trk_g3_6 <X> T_3_9.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 153)  (158 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (159 153)  (159 153)  routing T_3_9.lc_trk_g2_6 <X> T_3_9.input_2_4
 (35 9)  (161 153)  (161 153)  routing T_3_9.lc_trk_g2_6 <X> T_3_9.input_2_4
 (38 9)  (164 153)  (164 153)  LC_4 Logic Functioning bit
 (14 10)  (140 154)  (140 154)  routing T_3_9.sp4_h_r_36 <X> T_3_9.lc_trk_g2_4
 (15 10)  (141 154)  (141 154)  routing T_3_9.sp4_h_r_45 <X> T_3_9.lc_trk_g2_5
 (16 10)  (142 154)  (142 154)  routing T_3_9.sp4_h_r_45 <X> T_3_9.lc_trk_g2_5
 (17 10)  (143 154)  (143 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (144 154)  (144 154)  routing T_3_9.sp4_h_r_45 <X> T_3_9.lc_trk_g2_5
 (19 10)  (145 154)  (145 154)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (151 154)  (151 154)  routing T_3_9.sp4_h_r_46 <X> T_3_9.lc_trk_g2_6
 (15 11)  (141 155)  (141 155)  routing T_3_9.sp4_h_r_36 <X> T_3_9.lc_trk_g2_4
 (16 11)  (142 155)  (142 155)  routing T_3_9.sp4_h_r_36 <X> T_3_9.lc_trk_g2_4
 (17 11)  (143 155)  (143 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (144 155)  (144 155)  routing T_3_9.sp4_h_r_45 <X> T_3_9.lc_trk_g2_5
 (22 11)  (148 155)  (148 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (149 155)  (149 155)  routing T_3_9.sp4_h_r_46 <X> T_3_9.lc_trk_g2_6
 (24 11)  (150 155)  (150 155)  routing T_3_9.sp4_h_r_46 <X> T_3_9.lc_trk_g2_6
 (25 11)  (151 155)  (151 155)  routing T_3_9.sp4_h_r_46 <X> T_3_9.lc_trk_g2_6
 (25 14)  (151 158)  (151 158)  routing T_3_9.sp4_h_r_38 <X> T_3_9.lc_trk_g3_6
 (22 15)  (148 159)  (148 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (149 159)  (149 159)  routing T_3_9.sp4_h_r_38 <X> T_3_9.lc_trk_g3_6
 (24 15)  (150 159)  (150 159)  routing T_3_9.sp4_h_r_38 <X> T_3_9.lc_trk_g3_6


LogicTile_4_9

 (8 2)  (188 146)  (188 146)  routing T_4_9.sp4_v_t_42 <X> T_4_9.sp4_h_l_36
 (9 2)  (189 146)  (189 146)  routing T_4_9.sp4_v_t_42 <X> T_4_9.sp4_h_l_36
 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_t_42 <X> T_4_9.sp4_h_l_36
 (8 3)  (188 147)  (188 147)  routing T_4_9.sp4_h_r_7 <X> T_4_9.sp4_v_t_36
 (9 3)  (189 147)  (189 147)  routing T_4_9.sp4_h_r_7 <X> T_4_9.sp4_v_t_36
 (10 3)  (190 147)  (190 147)  routing T_4_9.sp4_h_r_7 <X> T_4_9.sp4_v_t_36
 (5 6)  (185 150)  (185 150)  routing T_4_9.sp4_v_t_44 <X> T_4_9.sp4_h_l_38
 (4 7)  (184 151)  (184 151)  routing T_4_9.sp4_v_t_44 <X> T_4_9.sp4_h_l_38
 (6 7)  (186 151)  (186 151)  routing T_4_9.sp4_v_t_44 <X> T_4_9.sp4_h_l_38
 (12 10)  (192 154)  (192 154)  routing T_4_9.sp4_v_t_39 <X> T_4_9.sp4_h_l_45
 (11 11)  (191 155)  (191 155)  routing T_4_9.sp4_v_t_39 <X> T_4_9.sp4_h_l_45
 (13 11)  (193 155)  (193 155)  routing T_4_9.sp4_v_t_39 <X> T_4_9.sp4_h_l_45
 (7 13)  (187 157)  (187 157)  Column buffer control bit: LH_colbuf_cntl_4

 (12 14)  (192 158)  (192 158)  routing T_4_9.sp4_v_t_40 <X> T_4_9.sp4_h_l_46
 (11 15)  (191 159)  (191 159)  routing T_4_9.sp4_v_t_40 <X> T_4_9.sp4_h_l_46
 (13 15)  (193 159)  (193 159)  routing T_4_9.sp4_v_t_40 <X> T_4_9.sp4_h_l_46


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (21 0)  (417 144)  (417 144)  routing T_8_9.sp4_h_r_11 <X> T_8_9.lc_trk_g0_3
 (22 0)  (418 144)  (418 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (419 144)  (419 144)  routing T_8_9.sp4_h_r_11 <X> T_8_9.lc_trk_g0_3
 (24 0)  (420 144)  (420 144)  routing T_8_9.sp4_h_r_11 <X> T_8_9.lc_trk_g0_3
 (26 0)  (422 144)  (422 144)  routing T_8_9.lc_trk_g0_4 <X> T_8_9.input0_0
 (7 1)  (403 145)  (403 145)  Ram config bit: MEMB_Power_Up_Control

 (29 1)  (425 145)  (425 145)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (0 2)  (396 146)  (396 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (1 2)  (397 146)  (397 146)  routing T_8_9.glb_netwk_6 <X> T_8_9.wire_bram/ram/RCLK
 (2 2)  (398 146)  (398 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 146)  (410 146)  routing T_8_9.sp4_h_l_9 <X> T_8_9.lc_trk_g0_4
 (14 3)  (410 147)  (410 147)  routing T_8_9.sp4_h_l_9 <X> T_8_9.lc_trk_g0_4
 (15 3)  (411 147)  (411 147)  routing T_8_9.sp4_h_l_9 <X> T_8_9.lc_trk_g0_4
 (16 3)  (412 147)  (412 147)  routing T_8_9.sp4_h_l_9 <X> T_8_9.lc_trk_g0_4
 (17 3)  (413 147)  (413 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (422 147)  (422 147)  routing T_8_9.lc_trk_g3_2 <X> T_8_9.input0_1
 (27 3)  (423 147)  (423 147)  routing T_8_9.lc_trk_g3_2 <X> T_8_9.input0_1
 (28 3)  (424 147)  (424 147)  routing T_8_9.lc_trk_g3_2 <X> T_8_9.input0_1
 (29 3)  (425 147)  (425 147)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (26 5)  (422 149)  (422 149)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.input0_2
 (27 5)  (423 149)  (423 149)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.input0_2
 (28 5)  (424 149)  (424 149)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.input0_2
 (29 5)  (425 149)  (425 149)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (14 6)  (410 150)  (410 150)  routing T_8_9.sp4_h_l_1 <X> T_8_9.lc_trk_g1_4
 (22 6)  (418 150)  (418 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (419 150)  (419 150)  routing T_8_9.sp4_h_r_7 <X> T_8_9.lc_trk_g1_7
 (24 6)  (420 150)  (420 150)  routing T_8_9.sp4_h_r_7 <X> T_8_9.lc_trk_g1_7
 (26 6)  (422 150)  (422 150)  routing T_8_9.lc_trk_g1_4 <X> T_8_9.input0_3
 (15 7)  (411 151)  (411 151)  routing T_8_9.sp4_h_l_1 <X> T_8_9.lc_trk_g1_4
 (16 7)  (412 151)  (412 151)  routing T_8_9.sp4_h_l_1 <X> T_8_9.lc_trk_g1_4
 (17 7)  (413 151)  (413 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (417 151)  (417 151)  routing T_8_9.sp4_h_r_7 <X> T_8_9.lc_trk_g1_7
 (27 7)  (423 151)  (423 151)  routing T_8_9.lc_trk_g1_4 <X> T_8_9.input0_3
 (29 7)  (425 151)  (425 151)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (15 8)  (411 152)  (411 152)  routing T_8_9.rgt_op_1 <X> T_8_9.lc_trk_g2_1
 (17 8)  (413 152)  (413 152)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (414 152)  (414 152)  routing T_8_9.rgt_op_1 <X> T_8_9.lc_trk_g2_1
 (15 9)  (411 153)  (411 153)  routing T_8_9.tnr_op_0 <X> T_8_9.lc_trk_g2_0
 (17 9)  (413 153)  (413 153)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (424 153)  (424 153)  routing T_8_9.lc_trk_g2_0 <X> T_8_9.input0_4
 (29 9)  (425 153)  (425 153)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (4 10)  (400 154)  (400 154)  routing T_8_9.sp4_h_r_6 <X> T_8_9.sp4_v_t_43
 (8 10)  (404 154)  (404 154)  routing T_8_9.sp4_v_t_42 <X> T_8_9.sp4_h_l_42
 (9 10)  (405 154)  (405 154)  routing T_8_9.sp4_v_t_42 <X> T_8_9.sp4_h_l_42
 (5 11)  (401 155)  (401 155)  routing T_8_9.sp4_h_r_6 <X> T_8_9.sp4_v_t_43
 (28 11)  (424 155)  (424 155)  routing T_8_9.lc_trk_g2_1 <X> T_8_9.input0_5
 (29 11)  (425 155)  (425 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (21 12)  (417 156)  (417 156)  routing T_8_9.rgt_op_3 <X> T_8_9.lc_trk_g3_3
 (22 12)  (418 156)  (418 156)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (420 156)  (420 156)  routing T_8_9.rgt_op_3 <X> T_8_9.lc_trk_g3_3
 (26 12)  (422 156)  (422 156)  routing T_8_9.lc_trk_g1_7 <X> T_8_9.input0_6
 (22 13)  (418 157)  (418 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 157)  (421 157)  routing T_8_9.sp4_r_v_b_42 <X> T_8_9.lc_trk_g3_2
 (26 13)  (422 157)  (422 157)  routing T_8_9.lc_trk_g1_7 <X> T_8_9.input0_6
 (27 13)  (423 157)  (423 157)  routing T_8_9.lc_trk_g1_7 <X> T_8_9.input0_6
 (29 13)  (425 157)  (425 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (0 14)  (396 158)  (396 158)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (1 14)  (397 158)  (397 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (411 158)  (411 158)  routing T_8_9.sp4_v_b_45 <X> T_8_9.lc_trk_g3_5
 (16 14)  (412 158)  (412 158)  routing T_8_9.sp4_v_b_45 <X> T_8_9.lc_trk_g3_5
 (17 14)  (413 158)  (413 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (396 159)  (396 159)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (1 15)  (397 159)  (397 159)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_bram/ram/RE
 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (26 15)  (422 159)  (422 159)  routing T_8_9.lc_trk_g0_3 <X> T_8_9.input0_7
 (29 15)  (425 159)  (425 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7


LogicTile_9_9

 (27 0)  (465 144)  (465 144)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 144)  (466 144)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 144)  (467 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 144)  (470 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 144)  (471 144)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 144)  (472 144)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 144)  (474 144)  LC_0 Logic Functioning bit
 (37 0)  (475 144)  (475 144)  LC_0 Logic Functioning bit
 (38 0)  (476 144)  (476 144)  LC_0 Logic Functioning bit
 (40 0)  (478 144)  (478 144)  LC_0 Logic Functioning bit
 (42 0)  (480 144)  (480 144)  LC_0 Logic Functioning bit
 (14 1)  (452 145)  (452 145)  routing T_9_9.sp4_r_v_b_35 <X> T_9_9.lc_trk_g0_0
 (17 1)  (455 145)  (455 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (460 145)  (460 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (465 145)  (465 145)  routing T_9_9.lc_trk_g3_1 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 145)  (466 145)  routing T_9_9.lc_trk_g3_1 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 145)  (467 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 145)  (469 145)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 145)  (470 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (471 145)  (471 145)  routing T_9_9.lc_trk_g2_2 <X> T_9_9.input_2_0
 (35 1)  (473 145)  (473 145)  routing T_9_9.lc_trk_g2_2 <X> T_9_9.input_2_0
 (36 1)  (474 145)  (474 145)  LC_0 Logic Functioning bit
 (37 1)  (475 145)  (475 145)  LC_0 Logic Functioning bit
 (39 1)  (477 145)  (477 145)  LC_0 Logic Functioning bit
 (40 1)  (478 145)  (478 145)  LC_0 Logic Functioning bit
 (41 1)  (479 145)  (479 145)  LC_0 Logic Functioning bit
 (42 1)  (480 145)  (480 145)  LC_0 Logic Functioning bit
 (22 2)  (460 146)  (460 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (464 146)  (464 146)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 146)  (465 146)  routing T_9_9.lc_trk_g1_5 <X> T_9_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 146)  (467 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 146)  (468 146)  routing T_9_9.lc_trk_g1_5 <X> T_9_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 146)  (469 146)  routing T_9_9.lc_trk_g1_7 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 146)  (470 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 146)  (472 146)  routing T_9_9.lc_trk_g1_7 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 146)  (474 146)  LC_1 Logic Functioning bit
 (50 2)  (488 146)  (488 146)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (459 147)  (459 147)  routing T_9_9.sp4_r_v_b_31 <X> T_9_9.lc_trk_g0_7
 (26 3)  (464 147)  (464 147)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 147)  (465 147)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 147)  (466 147)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 147)  (467 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 147)  (469 147)  routing T_9_9.lc_trk_g1_7 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (39 3)  (477 147)  (477 147)  LC_1 Logic Functioning bit
 (40 3)  (478 147)  (478 147)  LC_1 Logic Functioning bit
 (42 3)  (480 147)  (480 147)  LC_1 Logic Functioning bit
 (17 6)  (455 150)  (455 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 150)  (456 150)  routing T_9_9.wire_logic_cluster/lc_5/out <X> T_9_9.lc_trk_g1_5
 (22 6)  (460 150)  (460 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 150)  (462 150)  routing T_9_9.top_op_7 <X> T_9_9.lc_trk_g1_7
 (26 6)  (464 150)  (464 150)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 150)  (467 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 150)  (469 150)  routing T_9_9.lc_trk_g2_4 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 150)  (470 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 150)  (471 150)  routing T_9_9.lc_trk_g2_4 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (41 6)  (479 150)  (479 150)  LC_3 Logic Functioning bit
 (43 6)  (481 150)  (481 150)  LC_3 Logic Functioning bit
 (21 7)  (459 151)  (459 151)  routing T_9_9.top_op_7 <X> T_9_9.lc_trk_g1_7
 (26 7)  (464 151)  (464 151)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 151)  (465 151)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 151)  (466 151)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 151)  (467 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 151)  (468 151)  routing T_9_9.lc_trk_g0_2 <X> T_9_9.wire_logic_cluster/lc_3/in_1
 (37 7)  (475 151)  (475 151)  LC_3 Logic Functioning bit
 (39 7)  (477 151)  (477 151)  LC_3 Logic Functioning bit
 (22 9)  (460 153)  (460 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 153)  (463 153)  routing T_9_9.sp4_r_v_b_34 <X> T_9_9.lc_trk_g2_2
 (14 10)  (452 154)  (452 154)  routing T_9_9.sp4_v_t_17 <X> T_9_9.lc_trk_g2_4
 (26 10)  (464 154)  (464 154)  routing T_9_9.lc_trk_g3_4 <X> T_9_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 154)  (467 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 154)  (469 154)  routing T_9_9.lc_trk_g3_5 <X> T_9_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 154)  (470 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 154)  (471 154)  routing T_9_9.lc_trk_g3_5 <X> T_9_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 154)  (472 154)  routing T_9_9.lc_trk_g3_5 <X> T_9_9.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 154)  (475 154)  LC_5 Logic Functioning bit
 (39 10)  (477 154)  (477 154)  LC_5 Logic Functioning bit
 (41 10)  (479 154)  (479 154)  LC_5 Logic Functioning bit
 (43 10)  (481 154)  (481 154)  LC_5 Logic Functioning bit
 (16 11)  (454 155)  (454 155)  routing T_9_9.sp4_v_t_17 <X> T_9_9.lc_trk_g2_4
 (17 11)  (455 155)  (455 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (27 11)  (465 155)  (465 155)  routing T_9_9.lc_trk_g3_4 <X> T_9_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 155)  (466 155)  routing T_9_9.lc_trk_g3_4 <X> T_9_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 155)  (467 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 155)  (470 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (471 155)  (471 155)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.input_2_5
 (34 11)  (472 155)  (472 155)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.input_2_5
 (35 11)  (473 155)  (473 155)  routing T_9_9.lc_trk_g3_2 <X> T_9_9.input_2_5
 (38 11)  (476 155)  (476 155)  LC_5 Logic Functioning bit
 (39 11)  (477 155)  (477 155)  LC_5 Logic Functioning bit
 (42 11)  (480 155)  (480 155)  LC_5 Logic Functioning bit
 (43 11)  (481 155)  (481 155)  LC_5 Logic Functioning bit
 (15 12)  (453 156)  (453 156)  routing T_9_9.rgt_op_1 <X> T_9_9.lc_trk_g3_1
 (17 12)  (455 156)  (455 156)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 156)  (456 156)  routing T_9_9.rgt_op_1 <X> T_9_9.lc_trk_g3_1
 (26 12)  (464 156)  (464 156)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_6/in_0
 (31 12)  (469 156)  (469 156)  routing T_9_9.lc_trk_g0_7 <X> T_9_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 156)  (470 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (475 156)  (475 156)  LC_6 Logic Functioning bit
 (39 12)  (477 156)  (477 156)  LC_6 Logic Functioning bit
 (41 12)  (479 156)  (479 156)  LC_6 Logic Functioning bit
 (43 12)  (481 156)  (481 156)  LC_6 Logic Functioning bit
 (14 13)  (452 157)  (452 157)  routing T_9_9.sp4_r_v_b_40 <X> T_9_9.lc_trk_g3_0
 (17 13)  (455 157)  (455 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (460 157)  (460 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (464 157)  (464 157)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 157)  (465 157)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 157)  (466 157)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 157)  (467 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 157)  (469 157)  routing T_9_9.lc_trk_g0_7 <X> T_9_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 157)  (474 157)  LC_6 Logic Functioning bit
 (38 13)  (476 157)  (476 157)  LC_6 Logic Functioning bit
 (40 13)  (478 157)  (478 157)  LC_6 Logic Functioning bit
 (42 13)  (480 157)  (480 157)  LC_6 Logic Functioning bit
 (53 13)  (491 157)  (491 157)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (452 158)  (452 158)  routing T_9_9.rgt_op_4 <X> T_9_9.lc_trk_g3_4
 (15 14)  (453 158)  (453 158)  routing T_9_9.tnr_op_5 <X> T_9_9.lc_trk_g3_5
 (17 14)  (455 158)  (455 158)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (460 158)  (460 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (15 15)  (453 159)  (453 159)  routing T_9_9.rgt_op_4 <X> T_9_9.lc_trk_g3_4
 (17 15)  (455 159)  (455 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (459 159)  (459 159)  routing T_9_9.sp4_r_v_b_47 <X> T_9_9.lc_trk_g3_7
 (22 15)  (460 159)  (460 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (463 159)  (463 159)  routing T_9_9.sp4_r_v_b_46 <X> T_9_9.lc_trk_g3_6


LogicTile_10_9

 (26 0)  (518 144)  (518 144)  routing T_10_9.lc_trk_g2_4 <X> T_10_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 144)  (519 144)  routing T_10_9.lc_trk_g3_2 <X> T_10_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 144)  (520 144)  routing T_10_9.lc_trk_g3_2 <X> T_10_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 144)  (521 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 144)  (523 144)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 144)  (524 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 144)  (526 144)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.wire_logic_cluster/lc_0/in_3
 (38 0)  (530 144)  (530 144)  LC_0 Logic Functioning bit
 (39 0)  (531 144)  (531 144)  LC_0 Logic Functioning bit
 (42 0)  (534 144)  (534 144)  LC_0 Logic Functioning bit
 (43 0)  (535 144)  (535 144)  LC_0 Logic Functioning bit
 (17 1)  (509 145)  (509 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (28 1)  (520 145)  (520 145)  routing T_10_9.lc_trk_g2_4 <X> T_10_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 145)  (521 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 145)  (522 145)  routing T_10_9.lc_trk_g3_2 <X> T_10_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 145)  (523 145)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 145)  (524 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (528 145)  (528 145)  LC_0 Logic Functioning bit
 (37 1)  (529 145)  (529 145)  LC_0 Logic Functioning bit
 (40 1)  (532 145)  (532 145)  LC_0 Logic Functioning bit
 (41 1)  (533 145)  (533 145)  LC_0 Logic Functioning bit
 (27 2)  (519 146)  (519 146)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 146)  (521 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 146)  (522 146)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 146)  (524 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 146)  (525 146)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 146)  (526 146)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 146)  (528 146)  LC_1 Logic Functioning bit
 (37 2)  (529 146)  (529 146)  LC_1 Logic Functioning bit
 (38 2)  (530 146)  (530 146)  LC_1 Logic Functioning bit
 (39 2)  (531 146)  (531 146)  LC_1 Logic Functioning bit
 (28 3)  (520 147)  (520 147)  routing T_10_9.lc_trk_g2_1 <X> T_10_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 147)  (521 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 147)  (522 147)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 147)  (523 147)  routing T_10_9.lc_trk_g3_3 <X> T_10_9.wire_logic_cluster/lc_1/in_3
 (40 3)  (532 147)  (532 147)  LC_1 Logic Functioning bit
 (41 3)  (533 147)  (533 147)  LC_1 Logic Functioning bit
 (42 3)  (534 147)  (534 147)  LC_1 Logic Functioning bit
 (43 3)  (535 147)  (535 147)  LC_1 Logic Functioning bit
 (14 4)  (506 148)  (506 148)  routing T_10_9.wire_logic_cluster/lc_0/out <X> T_10_9.lc_trk_g1_0
 (26 4)  (518 148)  (518 148)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (32 4)  (524 148)  (524 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 148)  (525 148)  routing T_10_9.lc_trk_g2_1 <X> T_10_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 148)  (527 148)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.input_2_2
 (38 4)  (530 148)  (530 148)  LC_2 Logic Functioning bit
 (43 4)  (535 148)  (535 148)  LC_2 Logic Functioning bit
 (17 5)  (509 149)  (509 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (518 149)  (518 149)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 149)  (520 149)  routing T_10_9.lc_trk_g2_6 <X> T_10_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 149)  (521 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 149)  (524 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (526 149)  (526 149)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.input_2_2
 (35 5)  (527 149)  (527 149)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.input_2_2
 (39 5)  (531 149)  (531 149)  LC_2 Logic Functioning bit
 (42 5)  (534 149)  (534 149)  LC_2 Logic Functioning bit
 (47 5)  (539 149)  (539 149)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 6)  (514 150)  (514 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 150)  (516 150)  routing T_10_9.top_op_7 <X> T_10_9.lc_trk_g1_7
 (21 7)  (513 151)  (513 151)  routing T_10_9.top_op_7 <X> T_10_9.lc_trk_g1_7
 (22 7)  (514 151)  (514 151)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 151)  (516 151)  routing T_10_9.top_op_6 <X> T_10_9.lc_trk_g1_6
 (25 7)  (517 151)  (517 151)  routing T_10_9.top_op_6 <X> T_10_9.lc_trk_g1_6
 (15 8)  (507 152)  (507 152)  routing T_10_9.tnr_op_1 <X> T_10_9.lc_trk_g2_1
 (17 8)  (509 152)  (509 152)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (518 152)  (518 152)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_4/in_0
 (32 8)  (524 152)  (524 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 152)  (525 152)  routing T_10_9.lc_trk_g2_1 <X> T_10_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 152)  (529 152)  LC_4 Logic Functioning bit
 (39 8)  (531 152)  (531 152)  LC_4 Logic Functioning bit
 (41 8)  (533 152)  (533 152)  LC_4 Logic Functioning bit
 (43 8)  (535 152)  (535 152)  LC_4 Logic Functioning bit
 (26 9)  (518 153)  (518 153)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 153)  (519 153)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 153)  (521 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 153)  (528 153)  LC_4 Logic Functioning bit
 (38 9)  (530 153)  (530 153)  LC_4 Logic Functioning bit
 (40 9)  (532 153)  (532 153)  LC_4 Logic Functioning bit
 (42 9)  (534 153)  (534 153)  LC_4 Logic Functioning bit
 (7 10)  (499 154)  (499 154)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (507 154)  (507 154)  routing T_10_9.sp4_v_t_32 <X> T_10_9.lc_trk_g2_5
 (16 10)  (508 154)  (508 154)  routing T_10_9.sp4_v_t_32 <X> T_10_9.lc_trk_g2_5
 (17 10)  (509 154)  (509 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (517 154)  (517 154)  routing T_10_9.sp4_v_b_38 <X> T_10_9.lc_trk_g2_6
 (29 10)  (521 154)  (521 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 154)  (523 154)  routing T_10_9.lc_trk_g2_4 <X> T_10_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 154)  (524 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 154)  (525 154)  routing T_10_9.lc_trk_g2_4 <X> T_10_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 154)  (527 154)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.input_2_5
 (36 10)  (528 154)  (528 154)  LC_5 Logic Functioning bit
 (37 10)  (529 154)  (529 154)  LC_5 Logic Functioning bit
 (40 10)  (532 154)  (532 154)  LC_5 Logic Functioning bit
 (41 10)  (533 154)  (533 154)  LC_5 Logic Functioning bit
 (7 11)  (499 155)  (499 155)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (506 155)  (506 155)  routing T_10_9.sp4_r_v_b_36 <X> T_10_9.lc_trk_g2_4
 (17 11)  (509 155)  (509 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (514 155)  (514 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (515 155)  (515 155)  routing T_10_9.sp4_v_b_38 <X> T_10_9.lc_trk_g2_6
 (25 11)  (517 155)  (517 155)  routing T_10_9.sp4_v_b_38 <X> T_10_9.lc_trk_g2_6
 (26 11)  (518 155)  (518 155)  routing T_10_9.lc_trk_g3_2 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 155)  (519 155)  routing T_10_9.lc_trk_g3_2 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 155)  (520 155)  routing T_10_9.lc_trk_g3_2 <X> T_10_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 155)  (521 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 155)  (524 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (526 155)  (526 155)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.input_2_5
 (35 11)  (527 155)  (527 155)  routing T_10_9.lc_trk_g1_6 <X> T_10_9.input_2_5
 (38 11)  (530 155)  (530 155)  LC_5 Logic Functioning bit
 (39 11)  (531 155)  (531 155)  LC_5 Logic Functioning bit
 (42 11)  (534 155)  (534 155)  LC_5 Logic Functioning bit
 (43 11)  (535 155)  (535 155)  LC_5 Logic Functioning bit
 (15 12)  (507 156)  (507 156)  routing T_10_9.rgt_op_1 <X> T_10_9.lc_trk_g3_1
 (17 12)  (509 156)  (509 156)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 156)  (510 156)  routing T_10_9.rgt_op_1 <X> T_10_9.lc_trk_g3_1
 (21 12)  (513 156)  (513 156)  routing T_10_9.sp4_v_t_22 <X> T_10_9.lc_trk_g3_3
 (22 12)  (514 156)  (514 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (515 156)  (515 156)  routing T_10_9.sp4_v_t_22 <X> T_10_9.lc_trk_g3_3
 (25 12)  (517 156)  (517 156)  routing T_10_9.sp4_h_r_34 <X> T_10_9.lc_trk_g3_2
 (26 12)  (518 156)  (518 156)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_6/in_0
 (32 12)  (524 156)  (524 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 156)  (526 156)  routing T_10_9.lc_trk_g1_0 <X> T_10_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 156)  (528 156)  LC_6 Logic Functioning bit
 (37 12)  (529 156)  (529 156)  LC_6 Logic Functioning bit
 (38 12)  (530 156)  (530 156)  LC_6 Logic Functioning bit
 (42 12)  (534 156)  (534 156)  LC_6 Logic Functioning bit
 (50 12)  (542 156)  (542 156)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (513 157)  (513 157)  routing T_10_9.sp4_v_t_22 <X> T_10_9.lc_trk_g3_3
 (22 13)  (514 157)  (514 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (515 157)  (515 157)  routing T_10_9.sp4_h_r_34 <X> T_10_9.lc_trk_g3_2
 (24 13)  (516 157)  (516 157)  routing T_10_9.sp4_h_r_34 <X> T_10_9.lc_trk_g3_2
 (26 13)  (518 157)  (518 157)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 157)  (519 157)  routing T_10_9.lc_trk_g1_7 <X> T_10_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 157)  (521 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 157)  (528 157)  LC_6 Logic Functioning bit
 (37 13)  (529 157)  (529 157)  LC_6 Logic Functioning bit
 (39 13)  (531 157)  (531 157)  LC_6 Logic Functioning bit
 (43 13)  (535 157)  (535 157)  LC_6 Logic Functioning bit
 (21 14)  (513 158)  (513 158)  routing T_10_9.sp4_v_t_26 <X> T_10_9.lc_trk_g3_7
 (22 14)  (514 158)  (514 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 158)  (515 158)  routing T_10_9.sp4_v_t_26 <X> T_10_9.lc_trk_g3_7
 (26 14)  (518 158)  (518 158)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 158)  (519 158)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 158)  (520 158)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 158)  (521 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 158)  (522 158)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 158)  (524 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 158)  (525 158)  routing T_10_9.lc_trk_g3_1 <X> T_10_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 158)  (526 158)  routing T_10_9.lc_trk_g3_1 <X> T_10_9.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 158)  (529 158)  LC_7 Logic Functioning bit
 (38 14)  (530 158)  (530 158)  LC_7 Logic Functioning bit
 (39 14)  (531 158)  (531 158)  LC_7 Logic Functioning bit
 (40 14)  (532 158)  (532 158)  LC_7 Logic Functioning bit
 (42 14)  (534 158)  (534 158)  LC_7 Logic Functioning bit
 (43 14)  (535 158)  (535 158)  LC_7 Logic Functioning bit
 (50 14)  (542 158)  (542 158)  Cascade bit: LH_LC07_inmux02_5

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (513 159)  (513 159)  routing T_10_9.sp4_v_t_26 <X> T_10_9.lc_trk_g3_7
 (28 15)  (520 159)  (520 159)  routing T_10_9.lc_trk_g2_5 <X> T_10_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 159)  (521 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 159)  (522 159)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 159)  (528 159)  LC_7 Logic Functioning bit
 (37 15)  (529 159)  (529 159)  LC_7 Logic Functioning bit
 (38 15)  (530 159)  (530 159)  LC_7 Logic Functioning bit
 (40 15)  (532 159)  (532 159)  LC_7 Logic Functioning bit
 (41 15)  (533 159)  (533 159)  LC_7 Logic Functioning bit
 (43 15)  (535 159)  (535 159)  LC_7 Logic Functioning bit


LogicTile_11_9

 (12 0)  (558 144)  (558 144)  routing T_11_9.sp4_v_t_39 <X> T_11_9.sp4_h_r_2
 (27 0)  (573 144)  (573 144)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 144)  (575 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 144)  (577 144)  routing T_11_9.lc_trk_g0_5 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 144)  (578 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (41 0)  (587 144)  (587 144)  LC_0 Logic Functioning bit
 (22 1)  (568 145)  (568 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (569 145)  (569 145)  routing T_11_9.sp4_h_r_2 <X> T_11_9.lc_trk_g0_2
 (24 1)  (570 145)  (570 145)  routing T_11_9.sp4_h_r_2 <X> T_11_9.lc_trk_g0_2
 (25 1)  (571 145)  (571 145)  routing T_11_9.sp4_h_r_2 <X> T_11_9.lc_trk_g0_2
 (26 1)  (572 145)  (572 145)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 145)  (573 145)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 145)  (574 145)  routing T_11_9.lc_trk_g3_3 <X> T_11_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 145)  (575 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 145)  (576 145)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 145)  (578 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (580 145)  (580 145)  routing T_11_9.lc_trk_g1_1 <X> T_11_9.input_2_0
 (36 1)  (582 145)  (582 145)  LC_0 Logic Functioning bit
 (38 1)  (584 145)  (584 145)  LC_0 Logic Functioning bit
 (39 1)  (585 145)  (585 145)  LC_0 Logic Functioning bit
 (40 1)  (586 145)  (586 145)  LC_0 Logic Functioning bit
 (41 1)  (587 145)  (587 145)  LC_0 Logic Functioning bit
 (42 1)  (588 145)  (588 145)  LC_0 Logic Functioning bit
 (43 1)  (589 145)  (589 145)  LC_0 Logic Functioning bit
 (15 2)  (561 146)  (561 146)  routing T_11_9.sp4_h_r_5 <X> T_11_9.lc_trk_g0_5
 (16 2)  (562 146)  (562 146)  routing T_11_9.sp4_h_r_5 <X> T_11_9.lc_trk_g0_5
 (17 2)  (563 146)  (563 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (567 146)  (567 146)  routing T_11_9.lft_op_7 <X> T_11_9.lc_trk_g0_7
 (22 2)  (568 146)  (568 146)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 146)  (570 146)  routing T_11_9.lft_op_7 <X> T_11_9.lc_trk_g0_7
 (26 2)  (572 146)  (572 146)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_1/in_0
 (31 2)  (577 146)  (577 146)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 146)  (578 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 146)  (579 146)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 146)  (580 146)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 146)  (582 146)  LC_1 Logic Functioning bit
 (37 2)  (583 146)  (583 146)  LC_1 Logic Functioning bit
 (38 2)  (584 146)  (584 146)  LC_1 Logic Functioning bit
 (42 2)  (588 146)  (588 146)  LC_1 Logic Functioning bit
 (50 2)  (596 146)  (596 146)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (564 147)  (564 147)  routing T_11_9.sp4_h_r_5 <X> T_11_9.lc_trk_g0_5
 (22 3)  (568 147)  (568 147)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 147)  (570 147)  routing T_11_9.top_op_6 <X> T_11_9.lc_trk_g0_6
 (25 3)  (571 147)  (571 147)  routing T_11_9.top_op_6 <X> T_11_9.lc_trk_g0_6
 (26 3)  (572 147)  (572 147)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 147)  (574 147)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 147)  (575 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 147)  (577 147)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 147)  (582 147)  LC_1 Logic Functioning bit
 (37 3)  (583 147)  (583 147)  LC_1 Logic Functioning bit
 (39 3)  (585 147)  (585 147)  LC_1 Logic Functioning bit
 (43 3)  (589 147)  (589 147)  LC_1 Logic Functioning bit
 (15 4)  (561 148)  (561 148)  routing T_11_9.top_op_1 <X> T_11_9.lc_trk_g1_1
 (17 4)  (563 148)  (563 148)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (572 148)  (572 148)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 148)  (574 148)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 148)  (575 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 148)  (576 148)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 148)  (578 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 148)  (579 148)  routing T_11_9.lc_trk_g2_3 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 148)  (584 148)  LC_2 Logic Functioning bit
 (39 4)  (585 148)  (585 148)  LC_2 Logic Functioning bit
 (42 4)  (588 148)  (588 148)  LC_2 Logic Functioning bit
 (43 4)  (589 148)  (589 148)  LC_2 Logic Functioning bit
 (13 5)  (559 149)  (559 149)  routing T_11_9.sp4_v_t_37 <X> T_11_9.sp4_h_r_5
 (14 5)  (560 149)  (560 149)  routing T_11_9.top_op_0 <X> T_11_9.lc_trk_g1_0
 (15 5)  (561 149)  (561 149)  routing T_11_9.top_op_0 <X> T_11_9.lc_trk_g1_0
 (17 5)  (563 149)  (563 149)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (564 149)  (564 149)  routing T_11_9.top_op_1 <X> T_11_9.lc_trk_g1_1
 (22 5)  (568 149)  (568 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (569 149)  (569 149)  routing T_11_9.sp4_h_r_2 <X> T_11_9.lc_trk_g1_2
 (24 5)  (570 149)  (570 149)  routing T_11_9.sp4_h_r_2 <X> T_11_9.lc_trk_g1_2
 (25 5)  (571 149)  (571 149)  routing T_11_9.sp4_h_r_2 <X> T_11_9.lc_trk_g1_2
 (27 5)  (573 149)  (573 149)  routing T_11_9.lc_trk_g1_5 <X> T_11_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 149)  (575 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 149)  (576 149)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 149)  (577 149)  routing T_11_9.lc_trk_g2_3 <X> T_11_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 149)  (578 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 149)  (581 149)  routing T_11_9.lc_trk_g0_2 <X> T_11_9.input_2_2
 (36 5)  (582 149)  (582 149)  LC_2 Logic Functioning bit
 (37 5)  (583 149)  (583 149)  LC_2 Logic Functioning bit
 (40 5)  (586 149)  (586 149)  LC_2 Logic Functioning bit
 (41 5)  (587 149)  (587 149)  LC_2 Logic Functioning bit
 (17 6)  (563 150)  (563 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (567 150)  (567 150)  routing T_11_9.wire_logic_cluster/lc_7/out <X> T_11_9.lc_trk_g1_7
 (22 6)  (568 150)  (568 150)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (572 150)  (572 150)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 150)  (574 150)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 150)  (575 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 150)  (578 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 150)  (580 150)  routing T_11_9.lc_trk_g1_1 <X> T_11_9.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 150)  (586 150)  LC_3 Logic Functioning bit
 (41 6)  (587 150)  (587 150)  LC_3 Logic Functioning bit
 (42 6)  (588 150)  (588 150)  LC_3 Logic Functioning bit
 (43 6)  (589 150)  (589 150)  LC_3 Logic Functioning bit
 (18 7)  (564 151)  (564 151)  routing T_11_9.sp4_r_v_b_29 <X> T_11_9.lc_trk_g1_5
 (26 7)  (572 151)  (572 151)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 151)  (574 151)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 151)  (575 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 151)  (576 151)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 151)  (582 151)  LC_3 Logic Functioning bit
 (37 7)  (583 151)  (583 151)  LC_3 Logic Functioning bit
 (38 7)  (584 151)  (584 151)  LC_3 Logic Functioning bit
 (39 7)  (585 151)  (585 151)  LC_3 Logic Functioning bit
 (22 8)  (568 152)  (568 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (569 152)  (569 152)  routing T_11_9.sp4_v_t_30 <X> T_11_9.lc_trk_g2_3
 (24 8)  (570 152)  (570 152)  routing T_11_9.sp4_v_t_30 <X> T_11_9.lc_trk_g2_3
 (27 8)  (573 152)  (573 152)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 152)  (574 152)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 152)  (575 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 152)  (577 152)  routing T_11_9.lc_trk_g0_7 <X> T_11_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 152)  (578 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (583 152)  (583 152)  LC_4 Logic Functioning bit
 (38 8)  (584 152)  (584 152)  LC_4 Logic Functioning bit
 (41 8)  (587 152)  (587 152)  LC_4 Logic Functioning bit
 (43 8)  (589 152)  (589 152)  LC_4 Logic Functioning bit
 (50 8)  (596 152)  (596 152)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (568 153)  (568 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 153)  (569 153)  routing T_11_9.sp4_v_b_42 <X> T_11_9.lc_trk_g2_2
 (24 9)  (570 153)  (570 153)  routing T_11_9.sp4_v_b_42 <X> T_11_9.lc_trk_g2_2
 (26 9)  (572 153)  (572 153)  routing T_11_9.lc_trk_g0_2 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 153)  (575 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 153)  (576 153)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 153)  (577 153)  routing T_11_9.lc_trk_g0_7 <X> T_11_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 153)  (582 153)  LC_4 Logic Functioning bit
 (39 9)  (585 153)  (585 153)  LC_4 Logic Functioning bit
 (41 9)  (587 153)  (587 153)  LC_4 Logic Functioning bit
 (43 9)  (589 153)  (589 153)  LC_4 Logic Functioning bit
 (7 10)  (553 154)  (553 154)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (568 154)  (568 154)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 154)  (570 154)  routing T_11_9.tnl_op_7 <X> T_11_9.lc_trk_g2_7
 (25 10)  (571 154)  (571 154)  routing T_11_9.wire_logic_cluster/lc_6/out <X> T_11_9.lc_trk_g2_6
 (27 10)  (573 154)  (573 154)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 154)  (574 154)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 154)  (575 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 154)  (576 154)  routing T_11_9.lc_trk_g3_5 <X> T_11_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 154)  (577 154)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 154)  (578 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 154)  (579 154)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 154)  (582 154)  LC_5 Logic Functioning bit
 (37 10)  (583 154)  (583 154)  LC_5 Logic Functioning bit
 (39 10)  (585 154)  (585 154)  LC_5 Logic Functioning bit
 (40 10)  (586 154)  (586 154)  LC_5 Logic Functioning bit
 (41 10)  (587 154)  (587 154)  LC_5 Logic Functioning bit
 (42 10)  (588 154)  (588 154)  LC_5 Logic Functioning bit
 (50 10)  (596 154)  (596 154)  Cascade bit: LH_LC05_inmux02_5

 (7 11)  (553 155)  (553 155)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (560 155)  (560 155)  routing T_11_9.tnl_op_4 <X> T_11_9.lc_trk_g2_4
 (15 11)  (561 155)  (561 155)  routing T_11_9.tnl_op_4 <X> T_11_9.lc_trk_g2_4
 (17 11)  (563 155)  (563 155)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (567 155)  (567 155)  routing T_11_9.tnl_op_7 <X> T_11_9.lc_trk_g2_7
 (22 11)  (568 155)  (568 155)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 155)  (573 155)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 155)  (574 155)  routing T_11_9.lc_trk_g3_0 <X> T_11_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 155)  (575 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 155)  (577 155)  routing T_11_9.lc_trk_g2_6 <X> T_11_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 155)  (582 155)  LC_5 Logic Functioning bit
 (38 11)  (584 155)  (584 155)  LC_5 Logic Functioning bit
 (39 11)  (585 155)  (585 155)  LC_5 Logic Functioning bit
 (41 11)  (587 155)  (587 155)  LC_5 Logic Functioning bit
 (42 11)  (588 155)  (588 155)  LC_5 Logic Functioning bit
 (43 11)  (589 155)  (589 155)  LC_5 Logic Functioning bit
 (47 11)  (593 155)  (593 155)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 12)  (568 156)  (568 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (572 156)  (572 156)  routing T_11_9.lc_trk_g2_4 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 156)  (573 156)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 156)  (574 156)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 156)  (575 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 156)  (576 156)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 156)  (577 156)  routing T_11_9.lc_trk_g0_5 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 156)  (578 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (581 156)  (581 156)  routing T_11_9.lc_trk_g1_7 <X> T_11_9.input_2_6
 (36 12)  (582 156)  (582 156)  LC_6 Logic Functioning bit
 (37 12)  (583 156)  (583 156)  LC_6 Logic Functioning bit
 (39 12)  (585 156)  (585 156)  LC_6 Logic Functioning bit
 (40 12)  (586 156)  (586 156)  LC_6 Logic Functioning bit
 (17 13)  (563 157)  (563 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (567 157)  (567 157)  routing T_11_9.sp4_r_v_b_43 <X> T_11_9.lc_trk_g3_3
 (22 13)  (568 157)  (568 157)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 157)  (570 157)  routing T_11_9.tnl_op_2 <X> T_11_9.lc_trk_g3_2
 (25 13)  (571 157)  (571 157)  routing T_11_9.tnl_op_2 <X> T_11_9.lc_trk_g3_2
 (28 13)  (574 157)  (574 157)  routing T_11_9.lc_trk_g2_4 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 157)  (575 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 157)  (576 157)  routing T_11_9.lc_trk_g3_6 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 157)  (578 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (580 157)  (580 157)  routing T_11_9.lc_trk_g1_7 <X> T_11_9.input_2_6
 (35 13)  (581 157)  (581 157)  routing T_11_9.lc_trk_g1_7 <X> T_11_9.input_2_6
 (37 13)  (583 157)  (583 157)  LC_6 Logic Functioning bit
 (38 13)  (584 157)  (584 157)  LC_6 Logic Functioning bit
 (39 13)  (585 157)  (585 157)  LC_6 Logic Functioning bit
 (42 13)  (588 157)  (588 157)  LC_6 Logic Functioning bit
 (5 14)  (551 158)  (551 158)  routing T_11_9.sp4_v_t_44 <X> T_11_9.sp4_h_l_44
 (15 14)  (561 158)  (561 158)  routing T_11_9.tnr_op_5 <X> T_11_9.lc_trk_g3_5
 (17 14)  (563 158)  (563 158)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (567 158)  (567 158)  routing T_11_9.rgt_op_7 <X> T_11_9.lc_trk_g3_7
 (22 14)  (568 158)  (568 158)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 158)  (570 158)  routing T_11_9.rgt_op_7 <X> T_11_9.lc_trk_g3_7
 (26 14)  (572 158)  (572 158)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 158)  (575 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 158)  (576 158)  routing T_11_9.lc_trk_g0_6 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 158)  (578 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 158)  (580 158)  routing T_11_9.lc_trk_g1_1 <X> T_11_9.wire_logic_cluster/lc_7/in_3
 (38 14)  (584 158)  (584 158)  LC_7 Logic Functioning bit
 (39 14)  (585 158)  (585 158)  LC_7 Logic Functioning bit
 (42 14)  (588 158)  (588 158)  LC_7 Logic Functioning bit
 (43 14)  (589 158)  (589 158)  LC_7 Logic Functioning bit
 (6 15)  (552 159)  (552 159)  routing T_11_9.sp4_v_t_44 <X> T_11_9.sp4_h_l_44
 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (568 159)  (568 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 159)  (569 159)  routing T_11_9.sp4_v_b_46 <X> T_11_9.lc_trk_g3_6
 (24 15)  (570 159)  (570 159)  routing T_11_9.sp4_v_b_46 <X> T_11_9.lc_trk_g3_6
 (26 15)  (572 159)  (572 159)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 159)  (574 159)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 159)  (575 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 159)  (576 159)  routing T_11_9.lc_trk_g0_6 <X> T_11_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 159)  (578 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (580 159)  (580 159)  routing T_11_9.lc_trk_g1_0 <X> T_11_9.input_2_7
 (36 15)  (582 159)  (582 159)  LC_7 Logic Functioning bit
 (37 15)  (583 159)  (583 159)  LC_7 Logic Functioning bit
 (40 15)  (586 159)  (586 159)  LC_7 Logic Functioning bit
 (41 15)  (587 159)  (587 159)  LC_7 Logic Functioning bit


LogicTile_12_9

 (22 2)  (622 146)  (622 146)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 146)  (624 146)  routing T_12_9.top_op_7 <X> T_12_9.lc_trk_g0_7
 (21 3)  (621 147)  (621 147)  routing T_12_9.top_op_7 <X> T_12_9.lc_trk_g0_7
 (14 4)  (614 148)  (614 148)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g1_0
 (14 5)  (614 149)  (614 149)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g1_0
 (15 5)  (615 149)  (615 149)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g1_0
 (16 5)  (616 149)  (616 149)  routing T_12_9.sp4_h_l_5 <X> T_12_9.lc_trk_g1_0
 (17 5)  (617 149)  (617 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (19 5)  (619 149)  (619 149)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 6)  (621 150)  (621 150)  routing T_12_9.sp4_h_l_2 <X> T_12_9.lc_trk_g1_7
 (22 6)  (622 150)  (622 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (623 150)  (623 150)  routing T_12_9.sp4_h_l_2 <X> T_12_9.lc_trk_g1_7
 (24 6)  (624 150)  (624 150)  routing T_12_9.sp4_h_l_2 <X> T_12_9.lc_trk_g1_7
 (5 10)  (605 154)  (605 154)  routing T_12_9.sp4_h_r_3 <X> T_12_9.sp4_h_l_43
 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3

 (4 11)  (604 155)  (604 155)  routing T_12_9.sp4_h_r_3 <X> T_12_9.sp4_h_l_43
 (7 11)  (607 155)  (607 155)  Column buffer control bit: LH_colbuf_cntl_2

 (15 12)  (615 156)  (615 156)  routing T_12_9.tnl_op_1 <X> T_12_9.lc_trk_g3_1
 (17 12)  (617 156)  (617 156)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (618 157)  (618 157)  routing T_12_9.tnl_op_1 <X> T_12_9.lc_trk_g3_1
 (8 14)  (608 158)  (608 158)  routing T_12_9.sp4_v_t_41 <X> T_12_9.sp4_h_l_47
 (9 14)  (609 158)  (609 158)  routing T_12_9.sp4_v_t_41 <X> T_12_9.sp4_h_l_47
 (10 14)  (610 158)  (610 158)  routing T_12_9.sp4_v_t_41 <X> T_12_9.sp4_h_l_47
 (12 14)  (612 158)  (612 158)  routing T_12_9.sp4_v_t_40 <X> T_12_9.sp4_h_l_46
 (27 14)  (627 158)  (627 158)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 158)  (629 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 158)  (630 158)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 158)  (632 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 158)  (633 158)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 158)  (634 158)  routing T_12_9.lc_trk_g3_1 <X> T_12_9.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 158)  (635 158)  routing T_12_9.lc_trk_g0_7 <X> T_12_9.input_2_7
 (37 14)  (637 158)  (637 158)  LC_7 Logic Functioning bit
 (38 14)  (638 158)  (638 158)  LC_7 Logic Functioning bit
 (41 14)  (641 158)  (641 158)  LC_7 Logic Functioning bit
 (42 14)  (642 158)  (642 158)  LC_7 Logic Functioning bit
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (611 159)  (611 159)  routing T_12_9.sp4_v_t_40 <X> T_12_9.sp4_h_l_46
 (13 15)  (613 159)  (613 159)  routing T_12_9.sp4_v_t_40 <X> T_12_9.sp4_h_l_46
 (27 15)  (627 159)  (627 159)  routing T_12_9.lc_trk_g1_0 <X> T_12_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 159)  (629 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 159)  (630 159)  routing T_12_9.lc_trk_g1_7 <X> T_12_9.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 159)  (632 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (635 159)  (635 159)  routing T_12_9.lc_trk_g0_7 <X> T_12_9.input_2_7
 (36 15)  (636 159)  (636 159)  LC_7 Logic Functioning bit
 (37 15)  (637 159)  (637 159)  LC_7 Logic Functioning bit
 (38 15)  (638 159)  (638 159)  LC_7 Logic Functioning bit
 (41 15)  (641 159)  (641 159)  LC_7 Logic Functioning bit


LogicTile_13_9

 (19 15)  (673 159)  (673 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (715 155)  (715 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9

 (4 9)  (1148 153)  (1148 153)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_h_r_6
 (4 12)  (1148 156)  (1148 156)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_v_b_9
 (6 12)  (1150 156)  (1150 156)  routing T_22_9.sp4_v_t_36 <X> T_22_9.sp4_v_b_9


LogicTile_23_9

 (3 2)  (1201 146)  (1201 146)  routing T_23_9.sp12_v_t_23 <X> T_23_9.sp12_h_l_23
 (4 10)  (1202 154)  (1202 154)  routing T_23_9.sp4_v_b_6 <X> T_23_9.sp4_v_t_43


LogicTile_24_9



RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 8)  (1310 152)  (1310 152)  routing T_25_9.sp4_v_t_43 <X> T_25_9.sp4_v_b_6
 (21 8)  (1327 152)  (1327 152)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g2_3
 (22 8)  (1328 152)  (1328 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 152)  (1329 152)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g2_3
 (24 8)  (1330 152)  (1330 152)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g2_3
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (39 8)  (1345 152)  (1345 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (21 9)  (1327 153)  (1327 153)  routing T_25_9.sp4_h_r_43 <X> T_25_9.lc_trk_g2_3
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g2_3 <X> T_25_9.wire_bram/ram/WDATA_11
 (13 10)  (1319 154)  (1319 154)  routing T_25_9.sp4_v_b_8 <X> T_25_9.sp4_v_t_45
 (14 11)  (1320 155)  (1320 155)  routing T_25_9.sp4_r_v_b_36 <X> T_25_9.lc_trk_g2_4
 (17 11)  (1323 155)  (1323 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9

 (19 11)  (1637 155)  (1637 155)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (12 1)  (192 129)  (192 129)  routing T_4_8.sp4_h_r_2 <X> T_4_8.sp4_v_b_2


LogicTile_5_8

 (19 14)  (253 142)  (253 142)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8

 (3 10)  (711 138)  (711 138)  routing T_14_8.sp12_v_t_22 <X> T_14_8.sp12_h_l_22


LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (4 0)  (1256 128)  (1256 128)  routing T_24_8.sp4_v_t_41 <X> T_24_8.sp4_v_b_0
 (6 0)  (1258 128)  (1258 128)  routing T_24_8.sp4_v_t_41 <X> T_24_8.sp4_v_b_0
 (9 1)  (1261 129)  (1261 129)  routing T_24_8.sp4_v_t_36 <X> T_24_8.sp4_v_b_1
 (10 8)  (1262 136)  (1262 136)  routing T_24_8.sp4_v_t_39 <X> T_24_8.sp4_h_r_7
 (4 13)  (1256 141)  (1256 141)  routing T_24_8.sp4_v_t_41 <X> T_24_8.sp4_h_r_9


RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 128)  (1331 128)  routing T_25_8.sp4_h_l_7 <X> T_25_8.lc_trk_g0_2
 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 129)  (1328 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 129)  (1329 129)  routing T_25_8.sp4_h_l_7 <X> T_25_8.lc_trk_g0_2
 (24 1)  (1330 129)  (1330 129)  routing T_25_8.sp4_h_l_7 <X> T_25_8.lc_trk_g0_2
 (25 1)  (1331 129)  (1331 129)  routing T_25_8.sp4_h_l_7 <X> T_25_8.lc_trk_g0_2
 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g0_2 <X> T_25_8.wire_bram/ram/WCLKE
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (14 6)  (1320 134)  (1320 134)  routing T_25_8.sp4_h_r_20 <X> T_25_8.lc_trk_g1_4
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (14 7)  (1320 135)  (1320 135)  routing T_25_8.sp4_h_r_20 <X> T_25_8.lc_trk_g1_4
 (15 7)  (1321 135)  (1321 135)  routing T_25_8.sp4_h_r_20 <X> T_25_8.lc_trk_g1_4
 (16 7)  (1322 135)  (1322 135)  routing T_25_8.sp4_h_r_20 <X> T_25_8.lc_trk_g1_4
 (17 7)  (1323 135)  (1323 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_20 lc_trk_g1_4
 (11 8)  (1317 136)  (1317 136)  routing T_25_8.sp4_v_t_37 <X> T_25_8.sp4_v_b_8
 (13 8)  (1319 136)  (1319 136)  routing T_25_8.sp4_v_t_37 <X> T_25_8.sp4_v_b_8
 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.wire_bram/ram/WDATA_3
 (36 9)  (1342 137)  (1342 137)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (13 10)  (1319 138)  (1319 138)  routing T_25_8.sp4_h_r_8 <X> T_25_8.sp4_v_t_45
 (14 10)  (1320 138)  (1320 138)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g2_4
 (12 11)  (1318 139)  (1318 139)  routing T_25_8.sp4_h_r_8 <X> T_25_8.sp4_v_t_45
 (15 11)  (1321 139)  (1321 139)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g2_4
 (16 11)  (1322 139)  (1322 139)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g2_4
 (17 11)  (1323 139)  (1323 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_8

 (9 1)  (1357 129)  (1357 129)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_v_b_1
 (8 2)  (1356 130)  (1356 130)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_h_l_36
 (9 2)  (1357 130)  (1357 130)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_h_l_36
 (8 5)  (1356 133)  (1356 133)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_v_b_4
 (10 5)  (1358 133)  (1358 133)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_v_b_4


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8

 (19 11)  (1637 139)  (1637 139)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_32_8



IO_Tile_33_8



RAM_Tile_25_7

 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 6)  (1309 118)  (1309 118)  routing T_25_7.sp12_v_b_0 <X> T_25_7.sp12_v_t_23
 (22 8)  (1328 120)  (1328 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 120)  (1329 120)  routing T_25_7.sp4_v_b_43 <X> T_25_7.lc_trk_g2_3
 (24 8)  (1330 120)  (1330 120)  routing T_25_7.sp4_v_b_43 <X> T_25_7.lc_trk_g2_3
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (39 8)  (1345 120)  (1345 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 121)  (1336 121)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.wire_bram/ram/WDATA_11
 (11 10)  (1317 122)  (1317 122)  routing T_25_7.sp4_v_b_5 <X> T_25_7.sp4_v_t_45
 (12 11)  (1318 123)  (1318 123)  routing T_25_7.sp4_v_b_5 <X> T_25_7.sp4_v_t_45
 (17 11)  (1323 123)  (1323 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE


IO_Tile_33_7

 (14 13)  (1740 125)  (1740 125)  routing T_33_7.span4_vert_t_15 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (5 0)  (12 96)  (12 96)  routing T_0_6.span4_horz_17 <X> T_0_6.lc_trk_g0_1
 (6 0)  (11 96)  (11 96)  routing T_0_6.span4_horz_17 <X> T_0_6.lc_trk_g0_1
 (7 0)  (10 96)  (10 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
 (17 0)  (0 96)  (0 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 102)  (13 102)  routing T_0_6.span4_vert_b_14 <X> T_0_6.lc_trk_g0_6
 (5 7)  (12 103)  (12 103)  routing T_0_6.span4_vert_b_14 <X> T_0_6.lc_trk_g0_6
 (7 7)  (10 103)  (10 103)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (13 14)  (4 110)  (4 110)  routing T_0_6.lc_trk_g0_1 <X> T_0_6.wire_io_cluster/io_1/outclk
 (15 15)  (2 111)  (2 111)  Enable bit of Mux _clock_links/clk_mux => lc_trk_g0_1 wire_io_cluster/io_1/outclk


LogicTile_3_6

 (8 6)  (134 102)  (134 102)  routing T_3_6.sp4_v_t_47 <X> T_3_6.sp4_h_l_41
 (9 6)  (135 102)  (135 102)  routing T_3_6.sp4_v_t_47 <X> T_3_6.sp4_h_l_41
 (10 6)  (136 102)  (136 102)  routing T_3_6.sp4_v_t_47 <X> T_3_6.sp4_h_l_41


LogicTile_22_6

 (4 8)  (1148 104)  (1148 104)  routing T_22_6.sp4_v_t_43 <X> T_22_6.sp4_v_b_6
 (5 8)  (1149 104)  (1149 104)  routing T_22_6.sp4_v_t_43 <X> T_22_6.sp4_h_r_6


LogicTile_23_6

 (4 10)  (1202 106)  (1202 106)  routing T_23_6.sp4_h_r_0 <X> T_23_6.sp4_v_t_43
 (6 10)  (1204 106)  (1204 106)  routing T_23_6.sp4_h_r_0 <X> T_23_6.sp4_v_t_43
 (5 11)  (1203 107)  (1203 107)  routing T_23_6.sp4_h_r_0 <X> T_23_6.sp4_v_t_43


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 99)  (1320 99)  routing T_25_6.sp4_r_v_b_28 <X> T_25_6.lc_trk_g0_4
 (17 3)  (1323 99)  (1323 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (0 4)  (1306 100)  (1306 100)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.wire_bram/ram/WCLKE
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (0 5)  (1306 101)  (1306 101)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.wire_bram/ram/WCLKE
 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.wire_bram/ram/WCLKE
 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (4 8)  (1310 104)  (1310 104)  routing T_25_6.sp4_v_t_43 <X> T_25_6.sp4_v_b_6
 (21 8)  (1327 104)  (1327 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (22 8)  (1328 104)  (1328 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 104)  (1329 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (24 8)  (1330 104)  (1330 104)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 105)  (1327 105)  routing T_25_6.sp4_h_l_30 <X> T_25_6.lc_trk_g2_3
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g2_3 <X> T_25_6.wire_bram/ram/WDATA_3
 (37 9)  (1343 105)  (1343 105)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (22 12)  (1328 108)  (1328 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 108)  (1329 108)  routing T_25_6.sp4_v_t_30 <X> T_25_6.lc_trk_g3_3
 (24 12)  (1330 108)  (1330 108)  routing T_25_6.sp4_v_t_30 <X> T_25_6.lc_trk_g3_3
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g0_4 <X> T_25_6.wire_bram/ram/WE


LogicTile_31_6

 (10 4)  (1628 100)  (1628 100)  routing T_31_6.sp4_v_t_46 <X> T_31_6.sp4_h_r_4


IO_Tile_33_6

 (5 0)  (1731 96)  (1731 96)  routing T_33_6.span4_horz_17 <X> T_33_6.lc_trk_g0_1
 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_17 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (10 11)  (1736 107)  (1736 107)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit
 (8 15)  (1734 111)  (1734 111)  routing T_33_6.span4_vert_b_7 <X> T_33_6.lc_trk_g1_7


LogicTile_22_5

 (13 1)  (1157 81)  (1157 81)  routing T_22_5.sp4_v_t_44 <X> T_22_5.sp4_h_r_2


LogicTile_23_5

 (4 10)  (1202 90)  (1202 90)  routing T_23_5.sp4_h_r_0 <X> T_23_5.sp4_v_t_43
 (6 10)  (1204 90)  (1204 90)  routing T_23_5.sp4_h_r_0 <X> T_23_5.sp4_v_t_43
 (5 11)  (1203 91)  (1203 91)  routing T_23_5.sp4_h_r_0 <X> T_23_5.sp4_v_t_43


RAM_Tile_25_5

 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 6)  (1309 86)  (1309 86)  routing T_25_5.sp12_v_b_0 <X> T_25_5.sp12_v_t_23
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g2_7 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 88)  (1336 88)  routing T_25_5.lc_trk_g2_7 <X> T_25_5.wire_bram/ram/WDATA_11
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g2_7 <X> T_25_5.wire_bram/ram/WDATA_11
 (37 9)  (1343 89)  (1343 89)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (11 10)  (1317 90)  (1317 90)  routing T_25_5.sp4_v_b_5 <X> T_25_5.sp4_v_t_45
 (21 10)  (1327 90)  (1327 90)  routing T_25_5.sp4_h_l_26 <X> T_25_5.lc_trk_g2_7
 (22 10)  (1328 90)  (1328 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 90)  (1329 90)  routing T_25_5.sp4_h_l_26 <X> T_25_5.lc_trk_g2_7
 (24 10)  (1330 90)  (1330 90)  routing T_25_5.sp4_h_l_26 <X> T_25_5.lc_trk_g2_7
 (12 11)  (1318 91)  (1318 91)  routing T_25_5.sp4_v_b_5 <X> T_25_5.sp4_v_t_45
 (14 11)  (1320 91)  (1320 91)  routing T_25_5.sp4_r_v_b_36 <X> T_25_5.lc_trk_g2_4
 (17 11)  (1323 91)  (1323 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 94)  (1306 94)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.wire_bram/ram/RE
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g2_4 <X> T_25_5.wire_bram/ram/RE


LogicTile_30_5

 (3 6)  (1567 86)  (1567 86)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23
 (3 7)  (1567 87)  (1567 87)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23


LogicTile_31_5

 (12 12)  (1630 92)  (1630 92)  routing T_31_5.sp4_v_t_46 <X> T_31_5.sp4_h_r_11


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 89)  (1742 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (1731 90)  (1731 90)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 90)  (1734 90)  routing T_33_5.span4_vert_b_11 <X> T_33_5.lc_trk_g1_3
 (11 10)  (1737 90)  (1737 90)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (10 11)  (1736 91)  (1736 91)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit
 (5 15)  (1731 95)  (1731 95)  routing T_33_5.span4_horz_22 <X> T_33_5.lc_trk_g1_6
 (6 15)  (1732 95)  (1732 95)  routing T_33_5.span4_horz_22 <X> T_33_5.lc_trk_g1_6
 (7 15)  (1733 95)  (1733 95)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_22 lc_trk_g1_6


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (4 8)  (13 72)  (13 72)  routing T_0_4.span4_horz_8 <X> T_0_4.lc_trk_g1_0
 (4 9)  (13 73)  (13 73)  routing T_0_4.span4_horz_8 <X> T_0_4.lc_trk_g1_0
 (6 9)  (11 73)  (11 73)  routing T_0_4.span4_horz_8 <X> T_0_4.lc_trk_g1_0
 (7 9)  (10 73)  (10 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_0 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_4_4

 (12 10)  (192 74)  (192 74)  routing T_4_4.sp4_v_t_39 <X> T_4_4.sp4_h_l_45
 (11 11)  (191 75)  (191 75)  routing T_4_4.sp4_v_t_39 <X> T_4_4.sp4_h_l_45
 (13 11)  (193 75)  (193 75)  routing T_4_4.sp4_v_t_39 <X> T_4_4.sp4_h_l_45


LogicTile_24_4

 (5 0)  (1257 64)  (1257 64)  routing T_24_4.sp4_v_t_37 <X> T_24_4.sp4_h_r_0
 (4 9)  (1256 73)  (1256 73)  routing T_24_4.sp4_v_t_36 <X> T_24_4.sp4_h_r_6


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (1321 66)  (1321 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (16 2)  (1322 66)  (1322 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (17 2)  (1323 66)  (1323 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1324 66)  (1324 66)  routing T_25_4.sp4_h_r_13 <X> T_25_4.lc_trk_g0_5
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (21 4)  (1327 68)  (1327 68)  routing T_25_4.sp4_h_r_19 <X> T_25_4.lc_trk_g1_3
 (22 4)  (1328 68)  (1328 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1329 68)  (1329 68)  routing T_25_4.sp4_h_r_19 <X> T_25_4.lc_trk_g1_3
 (24 4)  (1330 68)  (1330 68)  routing T_25_4.sp4_h_r_19 <X> T_25_4.lc_trk_g1_3
 (0 5)  (1306 69)  (1306 69)  routing T_25_4.lc_trk_g1_3 <X> T_25_4.wire_bram/ram/WCLKE
 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g1_3 <X> T_25_4.wire_bram/ram/WCLKE
 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (21 5)  (1327 69)  (1327 69)  routing T_25_4.sp4_h_r_19 <X> T_25_4.lc_trk_g1_3
 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_7

 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 72)  (1336 72)  routing T_25_4.lc_trk_g0_5 <X> T_25_4.wire_bram/ram/WDATA_3
 (39 8)  (1345 72)  (1345 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 10)  (1320 74)  (1320 74)  routing T_25_4.sp4_h_r_36 <X> T_25_4.lc_trk_g2_4
 (15 11)  (1321 75)  (1321 75)  routing T_25_4.sp4_h_r_36 <X> T_25_4.lc_trk_g2_4
 (16 11)  (1322 75)  (1322 75)  routing T_25_4.sp4_h_r_36 <X> T_25_4.lc_trk_g2_4
 (17 11)  (1323 75)  (1323 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (11 12)  (1317 76)  (1317 76)  routing T_25_4.sp4_v_t_45 <X> T_25_4.sp4_v_b_11
 (12 13)  (1318 77)  (1318 77)  routing T_25_4.sp4_v_t_45 <X> T_25_4.sp4_v_b_11
 (0 14)  (1306 78)  (1306 78)  routing T_25_4.lc_trk_g2_4 <X> T_25_4.wire_bram/ram/WE
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g2_4 <X> T_25_4.wire_bram/ram/WE


LogicTile_26_4

 (9 1)  (1357 65)  (1357 65)  routing T_26_4.sp4_v_t_36 <X> T_26_4.sp4_v_b_1
 (8 2)  (1356 66)  (1356 66)  routing T_26_4.sp4_v_t_36 <X> T_26_4.sp4_h_l_36
 (9 2)  (1357 66)  (1357 66)  routing T_26_4.sp4_v_t_36 <X> T_26_4.sp4_h_l_36


RAM_Tile_25_3

 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 8)  (1328 56)  (1328 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 56)  (1329 56)  routing T_25_3.sp4_v_b_43 <X> T_25_3.lc_trk_g2_3
 (24 8)  (1330 56)  (1330 56)  routing T_25_3.sp4_v_b_43 <X> T_25_3.lc_trk_g2_3
 (28 8)  (1334 56)  (1334 56)  routing T_25_3.lc_trk_g2_3 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (30 9)  (1336 57)  (1336 57)  routing T_25_3.lc_trk_g2_3 <X> T_25_3.wire_bram/ram/WDATA_11
 (40 9)  (1346 57)  (1346 57)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (17 11)  (1323 59)  (1323 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g2_4 <X> T_25_3.wire_bram/ram/RE


LogicTile_22_2

 (5 8)  (1149 40)  (1149 40)  routing T_22_2.sp4_v_t_43 <X> T_22_2.sp4_h_r_6


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (1 2)  (1307 34)  (1307 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 36)  (1306 36)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (1 4)  (1307 36)  (1307 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (0 5)  (1306 37)  (1306 37)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (1 5)  (1307 37)  (1307 37)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_6

 (21 8)  (1327 40)  (1327 40)  routing T_25_2.sp4_h_l_30 <X> T_25_2.lc_trk_g2_3
 (22 8)  (1328 40)  (1328 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_30 lc_trk_g2_3
 (23 8)  (1329 40)  (1329 40)  routing T_25_2.sp4_h_l_30 <X> T_25_2.lc_trk_g2_3
 (24 8)  (1330 40)  (1330 40)  routing T_25_2.sp4_h_l_30 <X> T_25_2.lc_trk_g2_3
 (28 8)  (1334 40)  (1334 40)  routing T_25_2.lc_trk_g2_3 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 40)  (1345 40)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 9)  (1327 41)  (1327 41)  routing T_25_2.sp4_h_l_30 <X> T_25_2.lc_trk_g2_3
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g2_3 <X> T_25_2.wire_bram/ram/WDATA_3
 (21 12)  (1327 44)  (1327 44)  routing T_25_2.sp4_v_t_22 <X> T_25_2.lc_trk_g3_3
 (22 12)  (1328 44)  (1328 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 44)  (1329 44)  routing T_25_2.sp4_v_t_22 <X> T_25_2.lc_trk_g3_3
 (21 13)  (1327 45)  (1327 45)  routing T_25_2.sp4_v_t_22 <X> T_25_2.lc_trk_g3_3
 (0 14)  (1306 46)  (1306 46)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (1322 46)  (1322 46)  routing T_25_2.sp12_v_b_21 <X> T_25_2.lc_trk_g3_5
 (17 14)  (1323 46)  (1323 46)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (18 15)  (1324 47)  (1324 47)  routing T_25_2.sp12_v_b_21 <X> T_25_2.lc_trk_g3_5


LogicTile_21_1

 (3 12)  (1093 28)  (1093 28)  routing T_21_1.sp12_v_t_22 <X> T_21_1.sp12_h_r_1


RAM_Tile_25_1

 (16 0)  (1322 16)  (1322 16)  routing T_25_1.sp12_h_r_9 <X> T_25_1.lc_trk_g0_1
 (17 0)  (1323 16)  (1323 16)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (1 2)  (1307 18)  (1307 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (40 9)  (1346 25)  (1346 25)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 11)  (1320 27)  (1320 27)  routing T_25_1.sp4_r_v_b_36 <X> T_25_1.lc_trk_g2_4
 (17 11)  (1323 27)  (1323 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 30)  (1306 30)  routing T_25_1.lc_trk_g2_4 <X> T_25_1.wire_bram/ram/RE
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g2_4 <X> T_25_1.wire_bram/ram/RE


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (16 0)  (766 15)  (766 15)  IOB_0 IO Functioning bit
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (16 4)  (766 11)  (766 11)  IOB_0 IO Functioning bit
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0


