Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date              : Tue Apr 10 13:45:16 2018
| Host              : XHDJAYESHK30 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -max_paths 10 -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation
| Design            : wave_gen
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24.01 01-12-2017
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.900      -25.438                      9                 1236        0.036        0.000                      0                 1231        0.666        0.000                       0                   473  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_pin_p            {0.000 1.666}        3.333           300.030         
  clk_out1_clk_core  {0.000 2.500}        4.999           200.020         
  clk_out2_clk_core  {0.000 2.580}        5.161           193.769         
    clk_samp         {0.000 82.572}       165.145         6.055           
    spi_clk          {2.580 5.161}        5.161           193.769         
clk_rx_virtual       {0.000 2.500}        5.000           200.000         
clk_tx_virtual       {0.000 2.580}        5.161           193.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p                                                                                                                                                              0.666        0.000                       0                     1  
  clk_out1_clk_core        1.437        0.000                      0                  754        0.036        0.000                      0                  754        1.646        0.000                       0                   262  
  clk_out2_clk_core        0.949        0.000                      0                  293        0.037        0.000                      0                  293        1.347        0.000                       0                   153  
    clk_samp               1.382        0.000                      0                  162        0.056        0.000                      0                  162       81.718        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_rx_virtual     clk_out1_clk_core        2.531        0.000                      0                    1        0.267        0.000                      0                    1  
clk_out1_clk_core  clk_out2_clk_core        2.604        0.000                      0                   48                                                                        
clk_samp           clk_out2_clk_core        1.546        0.000                      0                   20        0.410        0.000                      0                   20  
clk_tx_virtual     clk_out2_clk_core        2.591        0.000                      0                    1        0.209        0.000                      0                    1  
clk_out2_clk_core  clk_samp                 1.684        0.000                      0                   54        0.050        0.000                      0                   54  
clk_out2_clk_core  spi_clk                  1.580        0.000                      0                    3        1.369        0.000                      0                    3  
clk_out2_clk_core  clk_tx_virtual          -2.900      -25.438                      9                    9        3.569        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_pin_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.552ns  (logic 0.116ns (21.014%)  route 0.436ns (78.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.446ns (routing 0.867ns, distribution 1.579ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.796ns, distribution 1.390ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.446     4.198    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X50Y131        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.314 r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.436     4.750    uart_rx_i0/meta_harden_rxd_i0/signal_meta
    SLICE_X50Y131        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AK17                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     2.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.186     6.154    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X50Y131        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                         clock pessimism              0.042     6.197    
                         clock uncertainty           -0.070     6.126    
    SLICE_X50Y131        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.186    uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          6.186    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.454ns  (logic 0.117ns (25.771%)  route 0.337ns (74.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 0.867ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.195ns (routing 0.796ns, distribution 1.399ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.460     4.212    rst_gen_i0/reset_bridge_clk_rx_i0/clk_dst
    SLICE_X55Y152        FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y152        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.329 r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/Q
                         net (fo=2, routed)           0.337     4.666    rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta
    SLICE_X55Y152        FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AK17                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     2.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     3.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     3.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.195     6.163    rst_gen_i0/reset_bridge_clk_rx_i0/clk_dst
    SLICE_X55Y152        FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                         clock pessimism              0.045     6.209    
                         clock uncertainty           -0.070     6.138    
    SLICE_X55Y152        FDPE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.197    rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          6.197    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 cmd_parse_i0/send_resp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/DIN[3]
                            (rising edge-triggered cell FIFO18E2 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.624ns (23.529%)  route 2.028ns (76.471%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 9.181 - 4.999 ) 
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 0.867ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.796ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.476     4.228    cmd_parse_i0/clk_rx
    SLICE_X54Y161        FDRE                                         r  cmd_parse_i0/send_resp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.342 f  cmd_parse_i0/send_resp_data_reg[6]/Q
                         net (fo=43, routed)          0.840     5.182    resp_gen_i0/send_resp_data[6]
    SLICE_X55Y148        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     5.372 f  resp_gen_i0/char_fifo_din[6]_INST_0_i_10/O
                         net (fo=3, routed)           0.489     5.861    resp_gen_i0/char_fifo_din[6]_INST_0_i_10_n_0
    SLICE_X56Y151        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     5.931 r  resp_gen_i0/char_fifo_din[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.209     6.140    resp_gen_i0/char_fifo_din[3]_INST_0_i_5_n_0
    SLICE_X57Y150        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.072     6.212 r  resp_gen_i0/char_fifo_din[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.218     6.430    resp_gen_i0/char_fifo_din[3]_INST_0_i_1_n_0
    SLICE_X57Y150        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     6.608 r  resp_gen_i0/char_fifo_din[3]_INST_0/O
                         net (fo=1, routed)           0.272     6.880    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[3]
    RAMB18_X6Y60         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/DIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.213     9.181    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X6Y60         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
                         clock pessimism             -0.078     9.103    
                         clock uncertainty           -0.070     9.032    
    RAMB18_X6Y60         FIFO18E2 (Setup_BELI_FIFO18E2_FIFO18E2_FIFO18_0_WRCLK_DIN[3])
                                                     -0.502     8.530    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -6.880    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 cmd_parse_i0/send_resp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/DIN[4]
                            (rising edge-triggered cell FIFO18E2 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.577ns (22.469%)  route 1.991ns (77.531%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 9.181 - 4.999 ) 
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 0.867ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.796ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.476     4.228    cmd_parse_i0/clk_rx
    SLICE_X54Y161        FDRE                                         r  cmd_parse_i0/send_resp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.342 f  cmd_parse_i0/send_resp_data_reg[6]/Q
                         net (fo=43, routed)          0.840     5.182    resp_gen_i0/send_resp_data[6]
    SLICE_X55Y148        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     5.372 f  resp_gen_i0/char_fifo_din[6]_INST_0_i_10/O
                         net (fo=3, routed)           0.245     5.617    resp_gen_i0/char_fifo_din[6]_INST_0_i_10_n_0
    SLICE_X56Y148        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.806 r  resp_gen_i0/char_fifo_din[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.123     5.929    resp_gen_i0/char_fifo_din[4]_INST_0_i_4_n_0
    SLICE_X56Y148        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     5.970 r  resp_gen_i0/char_fifo_din[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.404     6.374    resp_gen_i0/char_fifo_din[4]_INST_0_i_1_n_0
    SLICE_X57Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     6.417 r  resp_gen_i0/char_fifo_din[4]_INST_0/O
                         net (fo=1, routed)           0.379     6.796    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[4]
    RAMB18_X6Y60         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/DIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.213     9.181    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X6Y60         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
                         clock pessimism             -0.078     9.103    
                         clock uncertainty           -0.070     9.032    
    RAMB18_X6Y60         FIFO18E2 (Setup_BELI_FIFO18E2_FIFO18E2_FIFO18_0_WRCLK_DIN[4])
                                                     -0.505     8.527    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 cmd_parse_i0/send_resp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/DIN[2]
                            (rising edge-triggered cell FIFO18E2 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.614ns (24.580%)  route 1.884ns (75.420%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 9.181 - 4.999 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.499ns (routing 0.867ns, distribution 1.632ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.796ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.499     4.251    cmd_parse_i0/clk_rx
    SLICE_X55Y162        FDRE                                         r  cmd_parse_i0/send_resp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y162        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.364 r  cmd_parse_i0/send_resp_data_reg[4]/Q
                         net (fo=26, routed)          0.886     5.250    resp_gen_i0/send_resp_data[4]
    SLICE_X55Y148        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     5.382 r  resp_gen_i0/char_fifo_din[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     5.382    resp_gen_i0/char_fifo_din[2]_INST_0_i_13_n_0
    SLICE_X55Y148        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.067     5.449 r  resp_gen_i0/char_fifo_din[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.300     5.749    resp_gen_i0/char_fifo_din[2]_INST_0_i_7_n_0
    SLICE_X57Y148        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.043     5.792 r  resp_gen_i0/char_fifo_din[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.792    resp_gen_i0/char_fifo_din[2]_INST_0_i_3_n_0
    SLICE_X57Y148        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     5.858 r  resp_gen_i0/char_fifo_din[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.305     6.163    resp_gen_i0/char_fifo_din[2]_INST_0_i_1_n_0
    SLICE_X57Y151        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     6.356 r  resp_gen_i0/char_fifo_din[2]_INST_0/O
                         net (fo=1, routed)           0.393     6.749    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[2]
    RAMB18_X6Y60         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/DIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.213     9.181    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X6Y60         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
                         clock pessimism             -0.078     9.103    
                         clock uncertainty           -0.070     9.032    
    RAMB18_X6Y60         FIFO18E2 (Setup_BELI_FIFO18E2_FIFO18E2_FIFO18_0_WRCLK_DIN[2])
                                                     -0.548     8.484    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 cmd_parse_i0/send_resp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/DIN[6]
                            (rising edge-triggered cell FIFO18E2 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.587ns (24.057%)  route 1.853ns (75.943%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 9.181 - 4.999 ) 
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 0.867ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.796ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.476     4.228    cmd_parse_i0/clk_rx
    SLICE_X54Y161        FDRE                                         r  cmd_parse_i0/send_resp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     4.342 r  cmd_parse_i0/send_resp_data_reg[6]/Q
                         net (fo=43, routed)          0.840     5.182    resp_gen_i0/send_resp_data[6]
    SLICE_X55Y148        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.190     5.372 r  resp_gen_i0/char_fifo_din[6]_INST_0_i_10/O
                         net (fo=3, routed)           0.412     5.784    resp_gen_i0/char_fifo_din[6]_INST_0_i_10_n_0
    SLICE_X56Y150        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     5.956 r  resp_gen_i0/char_fifo_din[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.122     6.078    resp_gen_i0/char_fifo_din[6]_INST_0_i_5_n_0
    SLICE_X56Y150        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.040     6.118 r  resp_gen_i0/char_fifo_din[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.190     6.308    resp_gen_i0/char_fifo_din[6]_INST_0_i_1_n_0
    SLICE_X56Y151        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     6.379 r  resp_gen_i0/char_fifo_din[6]_INST_0/O
                         net (fo=1, routed)           0.289     6.668    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[6]
    RAMB18_X6Y60         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/DIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.213     9.181    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X6Y60         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
                         clock pessimism             -0.078     9.103    
                         clock uncertainty           -0.070     9.032    
    RAMB18_X6Y60         FIFO18E2 (Setup_BELI_FIFO18E2_FIFO18E2_FIFO18_0_WRCLK_DIN[6])
                                                     -0.496     8.536    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 cmd_parse_i0/send_resp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/DIN[1]
                            (rising edge-triggered cell FIFO18E2 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.611ns (26.336%)  route 1.709ns (73.664%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 9.181 - 4.999 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.499ns (routing 0.867ns, distribution 1.632ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.796ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.499     4.251    cmd_parse_i0/clk_rx
    SLICE_X55Y162        FDRE                                         r  cmd_parse_i0/send_resp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y162        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.366 r  cmd_parse_i0/send_resp_data_reg[5]/Q
                         net (fo=45, routed)          0.927     5.293    resp_gen_i0/send_resp_data[5]
    SLICE_X55Y149        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     5.408 r  resp_gen_i0/char_fifo_din[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     5.408    resp_gen_i0/char_fifo_din[1]_INST_0_i_13_n_0
    SLICE_X55Y149        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.067     5.475 r  resp_gen_i0/char_fifo_din[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.278     5.753    resp_gen_i0/char_fifo_din[1]_INST_0_i_7_n_0
    SLICE_X56Y149        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     5.868 r  resp_gen_i0/char_fifo_din[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.868    resp_gen_i0/char_fifo_din[1]_INST_0_i_3_n_0
    SLICE_X56Y149        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     5.935 r  resp_gen_i0/char_fifo_din[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.217     6.152    resp_gen_i0/char_fifo_din[1]_INST_0_i_1_n_0
    SLICE_X56Y150        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     6.284 r  resp_gen_i0/char_fifo_din[1]_INST_0/O
                         net (fo=1, routed)           0.287     6.571    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[1]
    RAMB18_X6Y60         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/DIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.213     9.181    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X6Y60         FIFO18E2                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
                         clock pessimism             -0.078     9.103    
                         clock uncertainty           -0.070     9.032    
    RAMB18_X6Y60         FIFO18E2 (Setup_BELI_FIFO18E2_FIFO18E2_FIFO18_0_WRCLK_DIN[1])
                                                     -0.531     8.501    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_new_cnt_src_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.115ns (4.497%)  route 2.442ns (95.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 8.965 - 4.999 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    -0.096ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 0.867ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.796ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.460     4.212    rst_gen_i0/reset_bridge_clk_rx_i0/clk_dst
    SLICE_X55Y152        FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y152        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.327 r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=250, routed)         2.442     6.769    clkx_pre_i0/rst_clk_src
    SLICE_X21Y139        FDRE                                         r  clkx_pre_i0/bus_new_cnt_src_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.997     8.965    clkx_pre_i0/clk_src
    SLICE_X21Y139        FDRE                                         r  clkx_pre_i0/bus_new_cnt_src_reg[1]/C
                         clock pessimism             -0.096     8.869    
                         clock uncertainty           -0.070     8.799    
    SLICE_X21Y139        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.715    clkx_pre_i0/bus_new_cnt_src_reg[1]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_new_stretch_src_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.115ns (4.497%)  route 2.442ns (95.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 8.965 - 4.999 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    -0.096ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 0.867ns, distribution 1.593ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.796ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.460     4.212    rst_gen_i0/reset_bridge_clk_rx_i0/clk_dst
    SLICE_X55Y152        FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y152        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.327 r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/Q
                         net (fo=250, routed)         2.442     6.769    clkx_pre_i0/rst_clk_src
    SLICE_X21Y139        FDRE                                         r  clkx_pre_i0/bus_new_stretch_src_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.997     8.965    clkx_pre_i0/clk_src
    SLICE_X21Y139        FDRE                                         r  clkx_pre_i0/bus_new_stretch_src_reg/C
                         clock pessimism             -0.096     8.869    
                         clock uncertainty           -0.070     8.799    
    SLICE_X21Y139        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     8.715    clkx_pre_i0/bus_new_stretch_src_reg
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/nsamp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.769ns (27.602%)  route 2.017ns (72.398%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 9.164 - 4.999 ) 
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 0.867ns, distribution 1.609ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.796ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.476     4.228    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X57Y156        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y156        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.342 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=16, routed)          0.608     4.950    cmd_parse_i0/rx_data[2]
    SLICE_X55Y159        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     5.087 r  cmd_parse_i0/nsamp[3]_i_3/O
                         net (fo=7, routed)           0.074     5.161    cmd_parse_i0/nsamp[3]_i_3_n_0
    SLICE_X55Y159        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.153     5.314 r  cmd_parse_i0/nsamp[0]_i_1/O
                         net (fo=7, routed)           0.529     5.843    cmd_parse_i0/to_val_return[0]
    SLICE_X56Y162        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     6.031 r  cmd_parse_i0/nsamp[10]_i_2/O
                         net (fo=2, routed)           0.281     6.312    cmd_parse_i0/nsamp[10]_i_2_n_0
    SLICE_X57Y161        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     6.489 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=12, routed)          0.525     7.014    cmd_parse_i0/nsamp
    SLICE_X54Y162        FDRE                                         r  cmd_parse_i0/nsamp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     6.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.893    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.968 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.196     9.164    cmd_parse_i0/clk_rx
    SLICE_X54Y162        FDRE                                         r  cmd_parse_i0/nsamp_reg[10]/C
                         clock pessimism             -0.078     9.086    
                         clock uncertainty           -0.070     9.016    
    SLICE_X54Y162        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.969    cmd_parse_i0/nsamp_reg[10]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  1.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.064ns (38.554%)  route 0.102ns (61.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Net Delay (Source):      1.097ns (routing 0.406ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.449ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.097     2.238    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X52Y143        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.287 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/Q
                         net (fo=6, routed)           0.086     2.373    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg_n_0_[4]
    SLICE_X53Y143        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     2.388 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[0]_i_1/O
                         net (fo=1, routed)           0.016     2.404    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[0]
    SLICE_X53Y143        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.278     2.244    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X53Y143        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
                         clock pessimism              0.069     2.313    
    SLICE_X53Y143        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.369    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_din_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Net Delay (Source):      1.118ns (routing 0.406ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.449ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.118     2.259    cmd_parse_i0/clk_rx
    SLICE_X57Y161        FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y161        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.308 r  cmd_parse_i0/cmd_samp_ram_din_reg[14]/Q
                         net (fo=1, routed)           0.142     2.450    samp_ram_i0/dina[14]
    RAMB18_X6Y64         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.347     2.313    samp_ram_i0/clka
    RAMB18_X6Y64         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
                         clock pessimism              0.069     2.382    
    RAMB18_X6Y64         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[14])
                                                      0.029     2.411    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.065ns (38.235%)  route 0.105ns (61.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Net Delay (Source):      1.097ns (routing 0.406ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.449ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.097     2.238    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X52Y143        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y143        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.287 f  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/Q
                         net (fo=6, routed)           0.089     2.376    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg_n_0_[4]
    SLICE_X53Y143        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.016     2.392 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_i_1/O
                         net (fo=1, routed)           0.016     2.408    uart_rx_i0/uart_baud_gen_rx_i0/p_0_in
    SLICE_X53Y143        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.278     2.244    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X53Y143        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                         clock pessimism              0.069     2.313    
    SLICE_X53Y143        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.369    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 resp_gen_i0/to_bcd_i0/bcd_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            resp_gen_i0/to_bcd_i0/bcd_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Net Delay (Source):      1.103ns (routing 0.406ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.449ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.103     2.244    resp_gen_i0/to_bcd_i0/clk_rx
    SLICE_X55Y149        FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.293 r  resp_gen_i0/to_bcd_i0/bcd_out_reg[16]/Q
                         net (fo=2, routed)           0.033     2.326    resp_gen_i0/to_bcd_i0/bcd_out[16]
    SLICE_X55Y149        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     2.341 r  resp_gen_i0/to_bcd_i0/bcd_out[16]_i_1/O
                         net (fo=1, routed)           0.012     2.353    resp_gen_i0/to_bcd_i0/bcd_out[16]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.289     2.255    resp_gen_i0/to_bcd_i0/clk_rx
    SLICE_X55Y149        FDRE                                         r  resp_gen_i0/to_bcd_i0/bcd_out_reg[16]/C
                         clock pessimism             -0.005     2.249    
    SLICE_X55Y149        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.305    resp_gen_i0/to_bcd_i0/bcd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cmd_parse_i0/nsamp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/send_resp_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.065ns (41.667%)  route 0.091ns (58.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Net Delay (Source):      1.117ns (routing 0.406ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.449ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.117     2.258    cmd_parse_i0/clk_rx
    SLICE_X55Y162        FDRE                                         r  cmd_parse_i0/nsamp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y162        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.307 r  cmd_parse_i0/nsamp_reg[8]/Q
                         net (fo=3, routed)           0.076     2.383    cmd_parse_i0/nsamp_clk_rx[8]
    SLICE_X55Y161        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.016     2.399 r  cmd_parse_i0/send_resp_data[8]_i_1/O
                         net (fo=1, routed)           0.015     2.414    cmd_parse_i0/send_resp_data[8]_i_1_n_0
    SLICE_X55Y161        FDRE                                         r  cmd_parse_i0/send_resp_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.305     2.271    cmd_parse_i0/clk_rx
    SLICE_X55Y161        FDRE                                         r  cmd_parse_i0/send_resp_data_reg[8]/C
                         clock pessimism              0.037     2.308    
    SLICE_X55Y161        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.364    cmd_parse_i0/send_resp_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cmd_parse_i0/arg_sav_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            cmd_parse_i0/nsamp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.048ns (30.000%)  route 0.112ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.036ns
  Clock Net Delay (Source):      1.102ns (routing 0.406ns, distribution 0.696ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.449ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.102     2.243    cmd_parse_i0/clk_rx
    SLICE_X54Y162        FDRE                                         r  cmd_parse_i0/arg_sav_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y162        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.291 r  cmd_parse_i0/arg_sav_reg[2]/Q
                         net (fo=8, routed)           0.112     2.403    cmd_parse_i0/arg_sav_reg_n_0_[2]
    SLICE_X54Y161        FDRE                                         r  cmd_parse_i0/nsamp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.293     2.259    cmd_parse_i0/clk_rx
    SLICE_X54Y161        FDRE                                         r  cmd_parse_i0/nsamp_reg[6]/C
                         clock pessimism              0.036     2.295    
    SLICE_X54Y161        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.351    cmd_parse_i0/nsamp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@534.946ns - clk_out1_clk_core rise@534.946ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Net Delay (Source):      1.112ns (routing 0.406ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.449ns, distribution 0.850ns)
  Timing Exception:       MultiCycle Path   Setup -end   108    Hold  -start 107  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                    534.946   534.946 r  
    AK17                                              0.000   534.946 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   534.946    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245   535.192 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028   535.220    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   535.220 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   535.625    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270   535.895 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166   536.061    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   536.088 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.112   537.200    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X55Y157        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049   537.249 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.037   537.286    uart_rx_i0/uart_rx_ctl_i0/rx_data[4]
    SLICE_X55Y157        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.015   537.301 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.012   537.313    uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1_n_0
    SLICE_X55Y157        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                    534.946   534.946 r  
    AK17                                              0.000   534.946 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   534.946    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429   535.375 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048   535.423    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   535.423 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   535.880    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207   535.673 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208   535.881    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   535.912 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.299   537.211    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X55Y157        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                         clock pessimism             -0.007   537.204    
    SLICE_X55Y157        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056   537.260    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                       -537.260    
                         arrival time                         537.313    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@534.946ns - clk_out1_clk_core rise@534.946ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Net Delay (Source):      1.111ns (routing 0.406ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.449ns, distribution 0.852ns)
  Timing Exception:       MultiCycle Path   Setup -end   108    Hold  -start 107  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                    534.946   534.946 r  
    AK17                                              0.000   534.946 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   534.946    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245   535.192 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028   535.220    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   535.220 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   535.625    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270   535.895 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166   536.061    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   536.088 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.111   537.199    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X56Y156        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049   537.248 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=8, routed)           0.035   537.283    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy
    SLICE_X56Y156        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015   537.298 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_1/O
                         net (fo=1, routed)           0.016   537.314    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_1_n_0
    SLICE_X56Y156        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                    534.946   534.946 r  
    AK17                                              0.000   534.946 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   534.946    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429   535.375 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048   535.423    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   535.423 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   535.880    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207   535.673 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208   535.881    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   535.912 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.301   537.213    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X56Y156        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                         clock pessimism             -0.009   537.204    
    SLICE_X56Y156        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056   537.260    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                       -537.260    
                         arrival time                         537.314    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 clkx_pre_i0/bus_new_cnt_src_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_new_cnt_src_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      0.974ns (routing 0.406ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.449ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         0.974     2.115    clkx_pre_i0/clk_src
    SLICE_X21Y138        FDRE                                         r  clkx_pre_i0/bus_new_cnt_src_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y138        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.164 f  clkx_pre_i0/bus_new_cnt_src_reg[0]/Q
                         net (fo=3, routed)           0.035     2.199    clkx_pre_i0/bus_new_cnt_src_reg_n_0_[0]
    SLICE_X21Y138        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     2.214 r  clkx_pre_i0/bus_new_cnt_src[0]_i_1/O
                         net (fo=1, routed)           0.016     2.230    clkx_pre_i0/bus_new_cnt_src[0]_i_1_n_0
    SLICE_X21Y138        FDRE                                         r  clkx_pre_i0/bus_new_cnt_src_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.138     2.104    clkx_pre_i0/clk_src
    SLICE_X21Y138        FDRE                                         r  clkx_pre_i0/bus_new_cnt_src_reg[0]/C
                         clock pessimism              0.017     2.120    
    SLICE_X21Y138        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.176    clkx_pre_i0/bus_new_cnt_src_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@534.946ns - clk_out1_clk_core rise@534.946ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.782%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Net Delay (Source):      1.110ns (routing 0.406ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.449ns, distribution 0.850ns)
  Timing Exception:       MultiCycle Path   Setup -end   108    Hold  -start 107  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                    534.946   534.946 r  
    AK17                                              0.000   534.946 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   534.946    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245   535.192 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028   535.220    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   535.220 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   535.625    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270   535.895 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166   536.061    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   536.088 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.110   537.198    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X56Y157        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048   537.246 f  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/Q
                         net (fo=8, routed)           0.036   537.282    uart_rx_i0/uart_rx_ctl_i0/state_reg_n_0_[0]
    SLICE_X56Y157        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015   537.297 r  uart_rx_i0/uart_rx_ctl_i0/state[0]_i_1/O
                         net (fo=1, routed)           0.016   537.313    uart_rx_i0/uart_rx_ctl_i0/state[0]_i_1_n_0
    SLICE_X56Y157        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                    534.946   534.946 r  
    AK17                                              0.000   534.946 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   534.946    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429   535.375 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048   535.423    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   535.423 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   535.880    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207   535.673 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208   535.881    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   535.912 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.299   537.211    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X56Y157        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism             -0.009   537.202    
    SLICE_X56Y157        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056   537.258    uart_rx_i0/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                       -537.258    
                         arrival time                         537.313    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         5.000       3.290      RAMB18_X6Y64     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Min Period        n/a     FIFO18E2/WRCLK      n/a            1.709         5.000       3.290      RAMB18_X6Y60     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         5.000       3.621      BUFGCE_X0Y26     clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X20Y140    clkx_pre_i0/bus_samp_src_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X57Y164    cmd_parse_i0/arg_sav_reg[25]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X57Y164    cmd_parse_i0/arg_sav_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X57Y164    cmd_parse_i0/arg_sav_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X54Y162    cmd_parse_i0/arg_sav_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X57Y164    cmd_parse_i0/arg_sav_reg[3]/C
Low Pulse Width   Fast    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y60     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y64     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y64     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y60     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X54Y160    cmd_parse_i0/prescale_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X54Y160    cmd_parse_i0/prescale_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X54Y160    cmd_parse_i0/prescale_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X54Y160    cmd_parse_i0/speed_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X56Y148    resp_gen_i0/to_bcd_i0/bcd_out_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X56Y158    cmd_parse_i0/samp_gen_go_ctr_reg[0]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y64     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y60     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         2.500       1.646      RAMB18_X6Y64     samp_ram_i0/mem_array_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    FIFO18E2/WRCLK      n/a            0.854         2.500       1.646      RAMB18_X6Y60     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf18e2_inst.sngfifo18e2/WRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X20Y140    clkx_pre_i0/bus_samp_src_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X57Y164    cmd_parse_i0/arg_sav_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X57Y164    cmd_parse_i0/arg_sav_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X57Y164    cmd_parse_i0/arg_sav_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X54Y162    cmd_parse_i0/arg_sav_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X57Y164    cmd_parse_i0/arg_sav_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/dac_clr_n_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.114ns (3.235%)  route 3.410ns (96.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 9.619 - 5.161 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.490ns (routing 0.836ns, distribution 1.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.517     4.269    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X35Y126        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.383 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=130, routed)         3.410     7.793    dac_spi_i0/rst_clk_tx
    BITSLICE_RX_TX_X0Y243
                         FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.490     9.619    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y243
                         FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
                         clock pessimism             -0.144     9.476    
                         clock uncertainty           -0.071     9.405    
    BITSLICE_RX_TX_X0Y243
                         FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.663     8.742    dac_spi_i0/dac_clr_n_o_reg
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/dac_cs_n_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.114ns (3.302%)  route 3.338ns (96.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 9.626 - 5.161 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.497ns (routing 0.836ns, distribution 1.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.517     4.269    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X35Y126        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.383 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=130, routed)         3.338     7.721    dac_spi_i0/rst_clk_tx
    BITSLICE_RX_TX_X0Y242
                         FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.497     9.626    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y242
                         FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
                         clock pessimism             -0.144     9.483    
                         clock uncertainty           -0.071     9.412    
    BITSLICE_RX_TX_X0Y242
                         FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.585     8.827    dac_spi_i0/dac_cs_n_o_reg
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/led_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.114ns (3.592%)  route 3.060ns (96.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 9.377 - 5.161 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.248ns (routing 0.836ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.517     4.269    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X35Y126        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.383 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=130, routed)         3.060     7.443    samp_gen_i0/rst_clk_tx
    BITSLICE_RX_TX_X1Y46 FDRE                                         r  samp_gen_i0/led_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.248     9.377    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y46 FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
                         clock pessimism             -0.144     9.234    
                         clock uncertainty           -0.071     9.163    
    BITSLICE_RX_TX_X1Y46 FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.560     8.603    samp_gen_i0/led_o_reg[0]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/spi_mosi_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.114ns (3.448%)  route 3.192ns (96.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 9.614 - 5.161 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.485ns (routing 0.836ns, distribution 1.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.517     4.269    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X35Y126        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.383 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=130, routed)         3.192     7.575    dac_spi_i0/rst_clk_tx
    BITSLICE_RX_TX_X0Y240
                         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.485     9.614    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y240
                         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
                         clock pessimism             -0.144     9.471    
                         clock uncertainty           -0.071     9.400    
    BITSLICE_RX_TX_X0Y240
                         FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_R)
                                                     -0.655     8.745    dac_spi_i0/spi_mosi_o_reg
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.286ns (8.343%)  route 3.142ns (91.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 9.387 - 5.161 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.836ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.517     4.269    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X35Y126        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.383 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=130, routed)         1.965     6.348    lb_ctl_i0/debouncer_i0/rst
    SLICE_X49Y98         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     6.520 r  lb_ctl_i0/debouncer_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          1.177     7.697    lb_ctl_i0/debouncer_i0/cnt[17]_i_1_n_0
    SLICE_X47Y99         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.258     9.387    lb_ctl_i0/debouncer_i0/clk
    SLICE_X47Y99         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[10]/C
                         clock pessimism             -0.144     9.244    
                         clock uncertainty           -0.071     9.173    
    SLICE_X47Y99         FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.084     9.089    lb_ctl_i0/debouncer_i0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.286ns (8.343%)  route 3.142ns (91.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 9.387 - 5.161 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.836ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.517     4.269    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X35Y126        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.383 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=130, routed)         1.965     6.348    lb_ctl_i0/debouncer_i0/rst
    SLICE_X49Y98         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     6.520 r  lb_ctl_i0/debouncer_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          1.177     7.697    lb_ctl_i0/debouncer_i0/cnt[17]_i_1_n_0
    SLICE_X47Y99         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.258     9.387    lb_ctl_i0/debouncer_i0/clk
    SLICE_X47Y99         FDSE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[11]/C
                         clock pessimism             -0.144     9.244    
                         clock uncertainty           -0.071     9.173    
    SLICE_X47Y99         FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.084     9.089    lb_ctl_i0/debouncer_i0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.286ns (8.343%)  route 3.142ns (91.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 9.387 - 5.161 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.836ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.517     4.269    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X35Y126        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.383 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=130, routed)         1.965     6.348    lb_ctl_i0/debouncer_i0/rst
    SLICE_X49Y98         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     6.520 r  lb_ctl_i0/debouncer_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          1.177     7.697    lb_ctl_i0/debouncer_i0/cnt[17]_i_1_n_0
    SLICE_X47Y99         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.258     9.387    lb_ctl_i0/debouncer_i0/clk
    SLICE_X47Y99         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[12]/C
                         clock pessimism             -0.144     9.244    
                         clock uncertainty           -0.071     9.173    
    SLICE_X47Y99         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     9.089    lb_ctl_i0/debouncer_i0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.286ns (8.343%)  route 3.142ns (91.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 9.387 - 5.161 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.836ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.517     4.269    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X35Y126        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.383 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=130, routed)         1.965     6.348    lb_ctl_i0/debouncer_i0/rst
    SLICE_X49Y98         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     6.520 r  lb_ctl_i0/debouncer_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          1.177     7.697    lb_ctl_i0/debouncer_i0/cnt[17]_i_1_n_0
    SLICE_X47Y99         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.258     9.387    lb_ctl_i0/debouncer_i0/clk
    SLICE_X47Y99         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[14]/C
                         clock pessimism             -0.144     9.244    
                         clock uncertainty           -0.071     9.173    
    SLICE_X47Y99         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     9.089    lb_ctl_i0/debouncer_i0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.286ns (8.343%)  route 3.142ns (91.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 9.387 - 5.161 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.836ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.517     4.269    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X35Y126        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.383 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=130, routed)         1.965     6.348    lb_ctl_i0/debouncer_i0/rst
    SLICE_X49Y98         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     6.520 r  lb_ctl_i0/debouncer_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          1.177     7.697    lb_ctl_i0/debouncer_i0/cnt[17]_i_1_n_0
    SLICE_X47Y99         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.258     9.387    lb_ctl_i0/debouncer_i0/clk
    SLICE_X47Y99         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[13]/C
                         clock pessimism             -0.144     9.244    
                         clock uncertainty           -0.071     9.173    
    SLICE_X47Y99         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082     9.091    lb_ctl_i0/debouncer_i0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.286ns (8.343%)  route 3.142ns (91.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 9.387 - 5.161 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.258ns (routing 0.836ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.517     4.269    rst_gen_i0/reset_bridge_clk_tx_i0/clk_dst
    SLICE_X35Y126        FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y126        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.383 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=130, routed)         1.965     6.348    lb_ctl_i0/debouncer_i0/rst
    SLICE_X49Y98         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     6.520 r  lb_ctl_i0/debouncer_i0/cnt[17]_i_1/O
                         net (fo=18, routed)          1.177     7.697    lb_ctl_i0/debouncer_i0/cnt[17]_i_1_n_0
    SLICE_X47Y99         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.258     9.387    lb_ctl_i0/debouncer_i0/clk
    SLICE_X47Y99         FDRE                                         r  lb_ctl_i0/debouncer_i0/cnt_reg[15]/C
                         clock pessimism             -0.144     9.244    
                         clock uncertainty           -0.071     9.173    
    SLICE_X47Y99         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     9.091    lb_ctl_i0/debouncer_i0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  1.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@536.721ns - clk_out2_clk_core rise@536.721ns)
  Data Path Delay:        0.182ns  (logic 0.079ns (43.407%)  route 0.103ns (56.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Net Delay (Source):      1.271ns (routing 0.435ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.483ns, distribution 1.005ns)
  Timing Exception:       MultiCycle Path   Setup -end   105    Hold  -start 104  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245   536.966 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028   536.994    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   536.994 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   537.399    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270   537.669 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166   537.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   537.862 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.271   539.133    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X57Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049   539.182 r  uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.087   539.269    uart_tx_i0/uart_tx_ctl_i0/state__0[1]
    SLICE_X56Y113        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030   539.299 r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_1/O
                         net (fo=1, routed)           0.016   539.315    uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_1_n_0
    SLICE_X56Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429   537.149 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048   537.197    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   537.197 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   537.654    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207   537.447 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208   537.655    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   537.686 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.488   539.174    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X56Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/C
                         clock pessimism              0.047   539.221    
    SLICE_X56Y113        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056   539.278    uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg
  -------------------------------------------------------------------
                         required time                       -539.278    
                         arrival time                         539.315    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 clk_gen_i0/clk_div_i0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            clk_gen_i0/clk_div_i0/en_clk_samp_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    2.309ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      1.168ns (routing 0.435ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.483ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.168     2.309    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X17Y113        FDRE                                         r  clk_gen_i0/clk_div_i0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.358 r  clk_gen_i0/clk_div_i0/cnt_reg[0]/Q
                         net (fo=4, routed)           0.035     2.393    clk_gen_i0/clk_div_i0/cnt_reg_n_0_[0]
    SLICE_X17Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.015     2.408 r  clk_gen_i0/clk_div_i0/en_clk_samp_i_1/O
                         net (fo=1, routed)           0.016     2.424    clk_gen_i0/clk_div_i0/p_0_in
    SLICE_X17Y113        FDSE                                         r  clk_gen_i0/clk_div_i0/en_clk_samp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.357     2.323    clk_gen_i0/clk_div_i0/clk_tx
    SLICE_X17Y113        FDSE                                         r  clk_gen_i0/clk_div_i0/en_clk_samp_reg/C
                         clock pessimism             -0.008     2.314    
    SLICE_X17Y113        FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.370    clk_gen_i0/clk_div_i0/en_clk_samp_reg
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.093ns (61.184%)  route 0.059ns (38.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Net Delay (Source):      1.274ns (routing 0.435ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.483ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.274     2.415    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X55Y113        FDRE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.463 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[2]/Q
                         net (fo=7, routed)           0.043     2.506    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg_n_0_[2]
    SLICE_X55Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.045     2.551 r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count[5]_i_1/O
                         net (fo=1, routed)           0.016     2.567    uart_tx_i0/uart_baud_gen_tx_i0/internal_count[5]
    SLICE_X55Y113        FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.489     2.455    uart_tx_i0/uart_baud_gen_tx_i0/clk
    SLICE_X55Y113        FDSE                                         r  uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]/C
                         clock pessimism              0.002     2.457    
    SLICE_X55Y113        FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.513    uart_tx_i0/uart_baud_gen_tx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@536.721ns - clk_out2_clk_core rise@536.721ns)
  Data Path Delay:        0.116ns  (logic 0.063ns (54.310%)  route 0.053ns (45.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.272ns (routing 0.435ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.483ns, distribution 1.002ns)
  Timing Exception:       MultiCycle Path   Setup -end   105    Hold  -start 104  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245   536.966 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028   536.994    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   536.994 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   537.399    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270   537.669 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166   537.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   537.862 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.272   539.134    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X56Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048   539.182 r  uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/Q
                         net (fo=2, routed)           0.037   539.219    uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg_n_0
    SLICE_X56Y113        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015   539.234 r  uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_i_1/O
                         net (fo=1, routed)           0.016   539.250    uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_i_1_n_0
    SLICE_X56Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429   537.149 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048   537.197    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   537.197 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   537.654    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207   537.447 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208   537.655    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   537.686 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.485   539.171    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X56Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg/C
                         clock pessimism             -0.033   539.138    
    SLICE_X56Y113        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056   539.194    uart_tx_i0/uart_tx_ctl_i0/char_fifo_pop_reg
  -------------------------------------------------------------------
                         required time                       -539.194    
                         arrival time                         539.250    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@536.721ns - clk_out2_clk_core rise@536.721ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Net Delay (Source):      1.266ns (routing 0.435ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.483ns, distribution 0.989ns)
  Timing Exception:       MultiCycle Path   Setup -end   105    Hold  -start 104  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245   536.966 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028   536.994    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   536.994 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   537.399    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270   537.669 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166   537.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   537.862 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.266   539.128    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X56Y114        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049   539.177 r  uart_tx_i0/uart_tx_ctl_i0/state_reg[0]/Q
                         net (fo=5, routed)           0.038   539.215    uart_tx_i0/uart_tx_ctl_i0/state_reg_n_0_[0]
    SLICE_X56Y114        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015   539.230 r  uart_tx_i0/uart_tx_ctl_i0/state[0]_i_1/O
                         net (fo=1, routed)           0.016   539.246    uart_tx_i0/uart_tx_ctl_i0/state[0]_i_1_n_0
    SLICE_X56Y114        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429   537.149 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048   537.197    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   537.197 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   537.654    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207   537.447 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208   537.655    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   537.686 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.472   539.158    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X56Y114        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/state_reg[0]/C
                         clock pessimism             -0.025   539.133    
    SLICE_X56Y114        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056   539.189    uart_tx_i0/uart_tx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                       -539.189    
                         arrival time                         539.246    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@536.721ns - clk_out2_clk_core rise@536.721ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Net Delay (Source):      1.271ns (routing 0.435ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.483ns, distribution 0.994ns)
  Timing Exception:       MultiCycle Path   Setup -end   105    Hold  -start 104  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245   536.966 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028   536.994    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   536.994 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   537.399    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270   537.669 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166   537.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   537.862 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.271   539.133    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X57Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049   539.182 r  uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.039   539.221    uart_tx_i0/uart_tx_ctl_i0/state__0[1]
    SLICE_X57Y113        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.016   539.237 r  uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.015   539.252    uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X57Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429   537.149 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048   537.197    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   537.197 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   537.654    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207   537.447 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208   537.655    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   537.686 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.477   539.163    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X57Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.025   539.138    
    SLICE_X57Y113        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056   539.194    uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -539.194    
                         arrival time                         539.252    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dac_spi_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Net Delay (Source):      1.096ns (routing 0.435ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.483ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.096     2.237    dac_spi_i0/clk_tx
    SLICE_X42Y173        FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y173        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.286 r  dac_spi_i0/bit_cnt_reg[0]/Q
                         net (fo=11, routed)          0.038     2.324    dac_spi_i0/bit_cnt_reg_n_0_[0]
    SLICE_X42Y173        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     2.340 r  dac_spi_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     2.356    dac_spi_i0/bit_cnt[0]_i_1_n_0
    SLICE_X42Y173        FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.283     2.249    dac_spi_i0/clk_tx
    SLICE_X42Y173        FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/C
                         clock pessimism             -0.006     2.242    
    SLICE_X42Y173        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.298    dac_spi_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            uart_tx_i0/uart_tx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@536.721ns - clk_out2_clk_core rise@536.721ns)
  Data Path Delay:        0.148ns  (logic 0.094ns (63.514%)  route 0.054ns (36.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Net Delay (Source):      1.270ns (routing 0.435ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.483ns, distribution 0.994ns)
  Timing Exception:       MultiCycle Path   Setup -end   105    Hold  -start 104  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245   536.966 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028   536.994    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   536.994 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405   537.399    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270   537.669 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166   537.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027   537.862 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.270   539.132    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X57Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049   539.181 r  uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.042   539.223    uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg_n_0_[2]
    SLICE_X57Y113        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.045   539.268 r  uart_tx_i0/uart_tx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.012   539.280    uart_tx_i0/uart_tx_ctl_i0/state[1]_i_1_n_0
    SLICE_X57Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                    536.721   536.721 r  
    AK17                                              0.000   536.721 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   536.721    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429   537.149 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048   537.197    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   537.197 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457   537.654    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207   537.447 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208   537.655    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031   537.686 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.477   539.163    uart_tx_i0/uart_tx_ctl_i0/clk_tx
    SLICE_X57Y113        FDRE                                         r  uart_tx_i0/uart_tx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.001   539.164    
    SLICE_X57Y113        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056   539.221    uart_tx_i0/uart_tx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                       -539.221    
                         arrival time                         539.280    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dac_spi_i0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.095ns (62.091%)  route 0.058ns (37.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    -0.016ns
  Clock Net Delay (Source):      1.099ns (routing 0.435ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.483ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.099     2.240    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.289 r  dac_spi_i0/bit_cnt_reg[1]/Q
                         net (fo=11, routed)          0.043     2.332    dac_spi_i0/bit_cnt_reg_n_0_[1]
    SLICE_X42Y174        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.046     2.378 r  dac_spi_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.015     2.393    dac_spi_i0/bit_cnt[2]_i_1_n_0
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.291     2.257    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.016     2.273    
    SLICE_X42Y174        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.329    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dac_spi_i0/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.064ns (50.794%)  route 0.062ns (49.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Net Delay (Source):      1.099ns (routing 0.435ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.483ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.099     2.240    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.288 r  dac_spi_i0/bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.046     2.334    dac_spi_i0/bit_cnt_reg_n_0_[4]
    SLICE_X42Y174        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     2.350 r  dac_spi_i0/bit_cnt[4]_i_2/O
                         net (fo=1, routed)           0.016     2.366    dac_spi_i0/bit_cnt[4]_i_2_n_0
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.289     2.255    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism             -0.010     2.244    
    SLICE_X42Y174        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     2.300    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 2.580 }
Period(ns):         5.161
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y54   lb_ctl_i0/txd_o_reg/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X0Y243  dac_spi_i0/dac_clr_n_o_reg/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X0Y242  dac_spi_i0/dac_cs_n_o_reg/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y46   samp_gen_i0/led_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y64   samp_gen_i0/led_o_reg[1]/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y93   samp_gen_i0/led_o_reg[2]/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y94   samp_gen_i0/led_o_reg[3]/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y91   samp_gen_i0/led_o_reg[4]/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y92   samp_gen_i0/led_o_reg[5]/C
Min Period        n/a     FDRE/C   n/a            2.740         5.161       2.421      BITSLICE_RX_TX_X1Y88   samp_gen_i0/led_o_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y64   samp_gen_i0/led_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y88   samp_gen_i0/led_o_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X0Y243  dac_spi_i0/dac_clr_n_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y93   samp_gen_i0/led_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X0Y240  dac_spi_i0/spi_mosi_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y54   lb_ctl_i0/txd_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X0Y242  dac_spi_i0/dac_cs_n_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y89   samp_gen_i0/led_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y46   samp_gen_i0/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y93   samp_gen_i0/led_o_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y54   lb_ctl_i0/txd_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X0Y243  dac_spi_i0/dac_clr_n_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X0Y242  dac_spi_i0/dac_cs_n_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y46   samp_gen_i0/led_o_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y64   samp_gen_i0/led_o_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y93   samp_gen_i0/led_o_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y94   samp_gen_i0/led_o_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y91   samp_gen_i0/led_o_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y92   samp_gen_i0/led_o_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            1.233         2.580       1.347      BITSLICE_RX_TX_X1Y88   samp_gen_i0/led_o_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       81.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.606ns  (logic 0.116ns (19.142%)  route 0.490ns (80.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.509ns (routing 0.966ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.890ns, distribution 1.357ns)
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.509     5.459    rst_gen_i0/reset_bridge_clk_samp_i0/clk_dst
    SLICE_X55Y152        FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y152        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.575 r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/Q
                         net (fo=2, routed)           0.490     6.065    rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta
    SLICE_X55Y152        FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AK17                                              0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     2.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     3.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     3.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000     4.968    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.043 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.247     7.290    rst_gen_i0/reset_bridge_clk_samp_i0/clk_dst
    SLICE_X55Y152        FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
                         clock pessimism              0.167     7.458    
                         clock uncertainty           -0.071     7.387    
    SLICE_X55Y152        FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.060     7.447    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             161.391ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/speed_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.550ns (15.755%)  route 2.941ns (84.245%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 170.450 - 165.145 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.966ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.890ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.546     5.496    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.610 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.351     5.961    samp_gen_i0/samp_gen_samp_ram_addr[1]
    SLICE_X56Y163        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.166 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=1, routed)           0.476     6.642    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X56Y163        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     6.714 r  samp_gen_i0/samp_cnt[9]_i_9/O
                         net (fo=1, routed)           0.542     7.256    samp_gen_i0/samp_cnt[9]_i_9_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     7.372 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.576     7.948    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.043     7.991 r  samp_gen_i0/speed_cnt[15]_i_1/O
                         net (fo=16, routed)          0.996     8.987    samp_gen_i0/speed_cnt[15]_i_1_n_0
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.262   170.450    samp_gen_i0/clk_samp
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[5]/C
                         clock pessimism              0.046   170.496    
                         clock uncertainty           -0.071   170.425    
    SLICE_X56Y159        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047   170.378    samp_gen_i0/speed_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        170.378    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                161.391    

Slack (MET) :             161.391ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/speed_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.550ns (15.755%)  route 2.941ns (84.245%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 170.450 - 165.145 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.966ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.890ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.546     5.496    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.610 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.351     5.961    samp_gen_i0/samp_gen_samp_ram_addr[1]
    SLICE_X56Y163        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.166 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=1, routed)           0.476     6.642    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X56Y163        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     6.714 r  samp_gen_i0/samp_cnt[9]_i_9/O
                         net (fo=1, routed)           0.542     7.256    samp_gen_i0/samp_cnt[9]_i_9_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     7.372 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.576     7.948    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.043     7.991 r  samp_gen_i0/speed_cnt[15]_i_1/O
                         net (fo=16, routed)          0.996     8.987    samp_gen_i0/speed_cnt[15]_i_1_n_0
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.262   170.450    samp_gen_i0/clk_samp
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[6]/C
                         clock pessimism              0.046   170.496    
                         clock uncertainty           -0.071   170.425    
    SLICE_X56Y159        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047   170.378    samp_gen_i0/speed_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        170.378    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                161.391    

Slack (MET) :             161.391ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/speed_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.550ns (15.755%)  route 2.941ns (84.245%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 170.450 - 165.145 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.966ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.890ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.546     5.496    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.610 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.351     5.961    samp_gen_i0/samp_gen_samp_ram_addr[1]
    SLICE_X56Y163        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.166 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=1, routed)           0.476     6.642    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X56Y163        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     6.714 r  samp_gen_i0/samp_cnt[9]_i_9/O
                         net (fo=1, routed)           0.542     7.256    samp_gen_i0/samp_cnt[9]_i_9_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     7.372 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.576     7.948    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.043     7.991 r  samp_gen_i0/speed_cnt[15]_i_1/O
                         net (fo=16, routed)          0.996     8.987    samp_gen_i0/speed_cnt[15]_i_1_n_0
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.262   170.450    samp_gen_i0/clk_samp
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/C
                         clock pessimism              0.046   170.496    
                         clock uncertainty           -0.071   170.425    
    SLICE_X56Y159        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047   170.378    samp_gen_i0/speed_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        170.378    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                161.391    

Slack (MET) :             161.391ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/speed_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.550ns (15.755%)  route 2.941ns (84.245%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 170.450 - 165.145 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.966ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.890ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.546     5.496    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.610 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.351     5.961    samp_gen_i0/samp_gen_samp_ram_addr[1]
    SLICE_X56Y163        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.166 r  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=1, routed)           0.476     6.642    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X56Y163        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     6.714 r  samp_gen_i0/samp_cnt[9]_i_9/O
                         net (fo=1, routed)           0.542     7.256    samp_gen_i0/samp_cnt[9]_i_9_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     7.372 f  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.576     7.948    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.043     7.991 r  samp_gen_i0/speed_cnt[15]_i_1/O
                         net (fo=16, routed)          0.996     8.987    samp_gen_i0/speed_cnt[15]_i_1_n_0
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.262   170.450    samp_gen_i0/clk_samp
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
                         clock pessimism              0.046   170.496    
                         clock uncertainty           -0.071   170.425    
    SLICE_X56Y159        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047   170.378    samp_gen_i0/speed_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        170.378    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                161.391    

Slack (MET) :             161.403ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.578ns (16.397%)  route 2.947ns (83.603%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 170.466 - 165.145 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.966ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.278ns (routing 0.890ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.546     5.496    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.610 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.351     5.961    samp_gen_i0/samp_gen_samp_ram_addr[1]
    SLICE_X56Y163        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.166 f  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=1, routed)           0.476     6.642    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X56Y163        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     6.714 f  samp_gen_i0/samp_cnt[9]_i_9/O
                         net (fo=1, routed)           0.542     7.256    samp_gen_i0/samp_cnt[9]_i_9_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     7.372 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570     7.942    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     8.013 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.008     9.021    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X59Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.278   170.466    samp_gen_i0/clk_samp
    SLICE_X59Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism              0.113   170.579    
                         clock uncertainty           -0.071   170.508    
    SLICE_X59Y162        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084   170.424    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        170.424    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                161.403    

Slack (MET) :             161.403ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.578ns (16.402%)  route 2.946ns (83.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 170.465 - 165.145 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.966ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.277ns (routing 0.890ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.546     5.496    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.610 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.351     5.961    samp_gen_i0/samp_gen_samp_ram_addr[1]
    SLICE_X56Y163        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.166 f  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=1, routed)           0.476     6.642    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X56Y163        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     6.714 f  samp_gen_i0/samp_cnt[9]_i_9/O
                         net (fo=1, routed)           0.542     7.256    samp_gen_i0/samp_cnt[9]_i_9_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     7.372 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570     7.942    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     8.013 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.007     9.020    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.277   170.465    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism              0.113   170.578    
                         clock uncertainty           -0.071   170.507    
    SLICE_X58Y162        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084   170.423    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        170.423    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                161.403    

Slack (MET) :             161.403ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.578ns (16.402%)  route 2.946ns (83.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 170.465 - 165.145 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.966ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.277ns (routing 0.890ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.546     5.496    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.610 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.351     5.961    samp_gen_i0/samp_gen_samp_ram_addr[1]
    SLICE_X56Y163        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.166 f  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=1, routed)           0.476     6.642    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X56Y163        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     6.714 f  samp_gen_i0/samp_cnt[9]_i_9/O
                         net (fo=1, routed)           0.542     7.256    samp_gen_i0/samp_cnt[9]_i_9_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     7.372 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570     7.942    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     8.013 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.007     9.020    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.277   170.465    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism              0.113   170.578    
                         clock uncertainty           -0.071   170.507    
    SLICE_X58Y162        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084   170.423    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        170.423    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                161.403    

Slack (MET) :             161.403ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.578ns (16.402%)  route 2.946ns (83.598%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 170.465 - 165.145 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.966ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.277ns (routing 0.890ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.546     5.496    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.610 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.351     5.961    samp_gen_i0/samp_gen_samp_ram_addr[1]
    SLICE_X56Y163        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.166 f  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=1, routed)           0.476     6.642    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X56Y163        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     6.714 f  samp_gen_i0/samp_cnt[9]_i_9/O
                         net (fo=1, routed)           0.542     7.256    samp_gen_i0/samp_cnt[9]_i_9_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     7.372 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570     7.942    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     8.013 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.007     9.020    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.277   170.465    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism              0.113   170.578    
                         clock uncertainty           -0.071   170.507    
    SLICE_X58Y162        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084   170.423    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        170.423    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                161.403    

Slack (MET) :             161.405ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            165.145ns  (clk_samp rise@165.145ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.578ns (16.397%)  route 2.947ns (83.603%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 170.466 - 165.145 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.966ns, distribution 1.580ns)
  Clock Net Delay (Destination): 2.278ns (routing 0.890ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.546     5.496    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.610 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.351     5.961    samp_gen_i0/samp_gen_samp_ram_addr[1]
    SLICE_X56Y163        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     6.166 f  samp_gen_i0/samp_cnt[9]_i_16/O
                         net (fo=1, routed)           0.476     6.642    samp_gen_i0/samp_cnt[9]_i_16_n_0
    SLICE_X56Y163        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072     6.714 f  samp_gen_i0/samp_cnt[9]_i_9/O
                         net (fo=1, routed)           0.542     7.256    samp_gen_i0/samp_cnt[9]_i_9_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     7.372 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570     7.942    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071     8.013 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.008     9.021    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X59Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.278   170.466    samp_gen_i0/clk_samp
    SLICE_X59Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism              0.113   170.579    
                         clock uncertainty           -0.071   170.508    
    SLICE_X59Y162        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082   170.426    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        170.426    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                161.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.065ns (55.556%)  route 0.052ns (44.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      1.151ns (routing 0.463ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.513ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.151     2.776    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y162        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.825 r  samp_gen_i0/samp_cnt_reg[5]/Q
                         net (fo=4, routed)           0.037     2.862    samp_gen_i0/samp_gen_samp_ram_addr[5]
    SLICE_X58Y162        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.016     2.878 r  samp_gen_i0/samp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.015     2.893    samp_gen_i0/p_0_in[5]
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.338     2.855    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism             -0.073     2.781    
    SLICE_X58Y162        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.837    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.336ns (routing 0.513ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.149     2.774    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.823 r  samp_gen_i0/samp_cnt_reg[2]/Q
                         net (fo=7, routed)           0.036     2.859    samp_gen_i0/samp_gen_samp_ram_addr[2]
    SLICE_X59Y161        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.038     2.897 r  samp_gen_i0/samp_cnt[2]_i_1/O
                         net (fo=1, routed)           0.011     2.908    samp_gen_i0/p_0_in[2]
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.336     2.853    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism             -0.073     2.779    
    SLICE_X59Y161        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.835    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.079ns (58.088%)  route 0.057ns (41.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      1.151ns (routing 0.463ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.513ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.151     2.776    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y162        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.825 r  samp_gen_i0/samp_cnt_reg[7]/Q
                         net (fo=5, routed)           0.041     2.866    samp_gen_i0/samp_gen_samp_ram_addr[7]
    SLICE_X58Y162        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.030     2.896 r  samp_gen_i0/samp_cnt[8]_i_1/O
                         net (fo=1, routed)           0.016     2.912    samp_gen_i0/p_0_in[8]
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.338     2.855    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism             -0.073     2.781    
    SLICE_X58Y162        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.837    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 samp_gen_i0/speed_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/speed_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.088ns (63.768%)  route 0.050ns (36.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      1.134ns (routing 0.463ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.513ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.134     2.759    samp_gen_i0/clk_samp
    SLICE_X53Y162        FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y162        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.807 f  samp_gen_i0/speed_cnt_reg[0]/Q
                         net (fo=4, routed)           0.038     2.845    samp_gen_i0/speed_cnt_reg__0[0]
    SLICE_X53Y162        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.040     2.885 r  samp_gen_i0/speed_cnt[0]_i_1/O
                         net (fo=1, routed)           0.012     2.897    samp_gen_i0/speed_cnt[0]
    SLICE_X53Y162        FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.319     2.836    samp_gen_i0/clk_samp
    SLICE_X53Y162        FDRE                                         r  samp_gen_i0/speed_cnt_reg[0]/C
                         clock pessimism             -0.072     2.763    
    SLICE_X53Y162        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     2.819    samp_gen_i0/speed_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.087ns (62.590%)  route 0.052ns (37.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      1.151ns (routing 0.463ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.513ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.151     2.776    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y162        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.825 r  samp_gen_i0/samp_cnt_reg[7]/Q
                         net (fo=5, routed)           0.041     2.866    samp_gen_i0/samp_gen_samp_ram_addr[7]
    SLICE_X58Y162        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.038     2.904 r  samp_gen_i0/samp_cnt[9]_i_3/O
                         net (fo=1, routed)           0.011     2.915    samp_gen_i0/p_0_in[9]
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.338     2.855    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism             -0.073     2.781    
    SLICE_X58Y162        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     2.837    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.088ns (62.857%)  route 0.052ns (37.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.513ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.149     2.774    samp_gen_i0/clk_samp
    SLICE_X58Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y161        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.822 f  samp_gen_i0/samp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.040     2.862    samp_gen_i0/samp_gen_samp_ram_addr[0]
    SLICE_X58Y161        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.040     2.902 r  samp_gen_i0/samp_cnt[0]_i_1/O
                         net (fo=1, routed)           0.012     2.914    samp_gen_i0/p_0_in[0]
    SLICE_X58Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.335     2.852    samp_gen_i0/clk_samp
    SLICE_X58Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
                         clock pessimism             -0.073     2.778    
    SLICE_X58Y161        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     2.834    samp_gen_i0/samp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.089ns (62.238%)  route 0.054ns (37.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      1.151ns (routing 0.463ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.513ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.151     2.776    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y162        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     2.825 r  samp_gen_i0/samp_cnt_reg[7]/Q
                         net (fo=5, routed)           0.042     2.867    samp_gen_i0/samp_gen_samp_ram_addr[7]
    SLICE_X58Y162        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.040     2.907 r  samp_gen_i0/samp_cnt[7]_i_1/O
                         net (fo=1, routed)           0.012     2.919    samp_gen_i0/p_0_in[7]
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.338     2.855    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism             -0.073     2.781    
    SLICE_X58Y162        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     2.837    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.151ns (routing 0.463ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.513ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.151     2.776    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y162        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.824 r  samp_gen_i0/samp_cnt_reg[8]/Q
                         net (fo=4, routed)           0.145     2.969    samp_ram_i0/addrb[8]
    RAMB18_X6Y64         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.378     2.895    samp_ram_i0/clkb
    RAMB18_X6Y64         RAMB18E2                                     r  samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.001     2.894    
    RAMB18_X6Y64         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.023     2.871    samp_ram_i0/mem_array_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 samp_gen_i0/speed_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/speed_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.112ns (70.440%)  route 0.047ns (29.560%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      1.135ns (routing 0.463ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.513ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.135     2.760    samp_gen_i0/clk_samp
    SLICE_X56Y160        FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y160        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.808 f  samp_gen_i0/speed_cnt_reg[15]/Q
                         net (fo=2, routed)           0.034     2.842    samp_gen_i0/speed_cnt_reg__0[15]
    SLICE_X56Y160        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     2.872 r  samp_gen_i0/speed_cnt[15]_i_10/O
                         net (fo=1, routed)           0.001     2.873    samp_gen_i0/speed_cnt[15]_i_10_n_0
    SLICE_X56Y160        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.034     2.907 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[6]
                         net (fo=1, routed)           0.012     2.919    samp_gen_i0/speed_cnt[15]
    SLICE_X56Y160        FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.321     2.838    samp_gen_i0/clk_samp
    SLICE_X56Y160        FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism             -0.073     2.764    
    SLICE_X56Y160        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.820    samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 samp_gen_i0/speed_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/speed_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.112ns (70.440%)  route 0.047ns (29.560%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Net Delay (Source):      1.134ns (routing 0.463ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.513ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.134     2.759    samp_gen_i0/clk_samp
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y159        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.807 f  samp_gen_i0/speed_cnt_reg[7]/Q
                         net (fo=3, routed)           0.034     2.841    samp_gen_i0/speed_cnt_reg__0[7]
    SLICE_X56Y159        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.030     2.871 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001     2.872    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X56Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.034     2.906 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.012     2.918    samp_gen_i0/speed_cnt[7]
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.520     1.486    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.517 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.319     2.836    samp_gen_i0/clk_samp
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/C
                         clock pessimism             -0.072     2.763    
    SLICE_X56Y159        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.819    samp_gen_i0/speed_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_samp
Waveform(ns):       { 0.000 82.572 }
Period(ns):         165.145
Sources:            { clk_gen_i0/BUFGCE_clk_samp_i0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         165.145     163.436    RAMB18_X6Y64   samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X48Y163  samp_gen_i0/samp_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X49Y160  samp_gen_i0/samp_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X49Y160  samp_gen_i0/samp_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X49Y161  samp_gen_i0/samp_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X49Y161  samp_gen_i0/samp_reg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         165.145     164.595    SLICE_X49Y161  samp_gen_i0/samp_reg_reg[14]/C
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         82.572      81.718     RAMB18_X6Y64   samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         82.572      81.718     RAMB18_X6Y64   samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X48Y163  samp_gen_i0/samp_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X48Y163  samp_gen_i0/samp_reg_reg[0]/C
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         82.572      81.718     RAMB18_X6Y64   samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         82.572      81.718     RAMB18_X6Y64   samp_ram_i0/mem_array_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X58Y162  samp_gen_i0/samp_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X49Y160  samp_gen_i0/samp_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         82.572      82.297     SLICE_X49Y160  samp_gen_i0/samp_reg_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_virtual
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_rx_virtual  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_core rise@4.999ns - clk_rx_virtual rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.705ns (19.834%)  route 2.851ns (80.166%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 7.236 - 4.999 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.095ns (routing 0.406ns, distribution 0.689ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    K26                                               0.000     1.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     1.000    IBUF_rxd_i0/I
    K26                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.683     1.683 r  IBUF_rxd_i0/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.725    IBUF_rxd_i0/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.747 r  IBUF_rxd_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.809     4.556    uart_rx_i0/meta_harden_rxd_i0/signal_src
    SLICE_X50Y131        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      4.999     4.999 r  
    AK17                                              0.000     4.999 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     4.999    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     5.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     5.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     5.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     5.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     6.114    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     6.141 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         1.095     7.236    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X50Y131        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000     7.236    
                         clock uncertainty           -0.180     7.056    
    SLICE_X50Y131        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.031     7.087    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          7.087    
                         arrival time                          -4.556    
  -------------------------------------------------------------------
                         slack                                  2.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rxd_pin
                            (input port clocked by clk_rx_virtual  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_rx_virtual rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.632ns (14.880%)  route 3.618ns (85.120%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.446ns (routing 0.867ns, distribution 1.579ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K26                                               0.000     0.500 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_rxd_i0/I
    K26                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.600     1.100 r  IBUF_rxd_i0/INBUF_INST/O
                         net (fo=1, routed)           0.059     1.159    IBUF_rxd_i0/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     1.191 r  IBUF_rxd_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.559     4.750    uart_rx_i0/meta_harden_rxd_i0/signal_src
    SLICE_X50Y131        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=260, routed)         2.446     4.198    uart_rx_i0/meta_harden_rxd_i0/clk_dst
    SLICE_X50Y131        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000     4.198    
                         clock uncertainty            0.180     4.377    
    SLICE_X50Y131        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.106     4.483    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           4.750    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.604ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.455ns  (logic 0.295ns (12.016%)  route 2.160ns (87.984%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y160                                     0.000     0.000 r  cmd_parse_i0/prescale_reg[1]/C
    SLICE_X54Y160        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  cmd_parse_i0/prescale_reg[1]/Q
                         net (fo=3, routed)           2.133     2.251    clkx_pre_i0/bus_src[1]
    SLICE_X20Y138        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     2.428 r  clkx_pre_i0/bus_dst[1]_i_1/O
                         net (fo=1, routed)           0.027     2.455    clkx_pre_i0/p_1_in[1]
    SLICE_X20Y138        FDRE                                         r  clkx_pre_i0/bus_dst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y138        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[1]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.282ns  (logic 0.305ns (13.365%)  route 1.977ns (86.635%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y159                                     0.000     0.000 r  cmd_parse_i0/prescale_reg[12]/C
    SLICE_X54Y159        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/prescale_reg[12]/Q
                         net (fo=3, routed)           1.951     2.065    clkx_pre_i0/bus_src[12]
    SLICE_X20Y139        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.191     2.256 r  clkx_pre_i0/bus_dst[12]_i_1/O
                         net (fo=1, routed)           0.026     2.282    clkx_pre_i0/p_1_in[12]
    SLICE_X20Y139        FDRE                                         r  clkx_pre_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y139        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     5.058    clkx_pre_i0/bus_dst_reg[12]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -2.282    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.241ns  (logic 0.308ns (13.744%)  route 1.933ns (86.256%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y160                                     0.000     0.000 r  cmd_parse_i0/prescale_reg[14]/C
    SLICE_X54Y160        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  cmd_parse_i0/prescale_reg[14]/Q
                         net (fo=3, routed)           1.906     2.023    clkx_pre_i0/bus_src[14]
    SLICE_X20Y138        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     2.214 r  clkx_pre_i0/bus_dst[14]_i_1/O
                         net (fo=1, routed)           0.027     2.241    clkx_pre_i0/p_1_in[14]
    SLICE_X20Y138        FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y138        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     5.060    clkx_pre_i0/bus_dst_reg[14]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -2.241    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.226ns  (logic 0.188ns (8.446%)  route 2.038ns (91.554%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161                                     0.000     0.000 r  cmd_parse_i0/prescale_reg[15]/C
    SLICE_X54Y161        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  cmd_parse_i0/prescale_reg[15]/Q
                         net (fo=3, routed)           2.011     2.128    clkx_pre_i0/bus_src[15]
    SLICE_X21Y140        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.071     2.199 r  clkx_pre_i0/bus_dst[15]_i_2/O
                         net (fo=1, routed)           0.027     2.226    clkx_pre_i0/p_1_in[15]
    SLICE_X21Y140        FDRE                                         r  clkx_pre_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X21Y140        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[15]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.226    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.220ns  (logic 0.305ns (13.739%)  route 1.915ns (86.261%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y159                                     0.000     0.000 r  cmd_parse_i0/prescale_reg[3]/C
    SLICE_X54Y159        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/prescale_reg[3]/Q
                         net (fo=3, routed)           1.889     2.003    clkx_pre_i0/bus_src[3]
    SLICE_X20Y138        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.191     2.194 r  clkx_pre_i0/bus_dst[3]_i_1/O
                         net (fo=1, routed)           0.026     2.220    clkx_pre_i0/p_1_in[3]
    SLICE_X20Y138        FDRE                                         r  clkx_pre_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y138        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     5.058    clkx_pre_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.194ns  (logic 0.263ns (11.987%)  route 1.931ns (88.013%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y159                                     0.000     0.000 r  cmd_parse_i0/prescale_reg[0]/C
    SLICE_X54Y159        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  cmd_parse_i0/prescale_reg[0]/Q
                         net (fo=3, routed)           1.896     2.010    clkx_pre_i0/bus_src[0]
    SLICE_X21Y140        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.159 r  clkx_pre_i0/bus_dst[0]_i_1/O
                         net (fo=1, routed)           0.035     2.194    clkx_pre_i0/p_1_in[0]
    SLICE_X21Y140        FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X21Y140        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    clkx_pre_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -2.194    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.187ns  (logic 0.294ns (13.443%)  route 1.893ns (86.557%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y162                                     0.000     0.000 r  cmd_parse_i0/prescale_reg[10]/C
    SLICE_X54Y162        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  cmd_parse_i0/prescale_reg[10]/Q
                         net (fo=3, routed)           1.866     1.983    clkx_pre_i0/bus_src[10]
    SLICE_X20Y139        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     2.160 r  clkx_pre_i0/bus_dst[10]_i_1/O
                         net (fo=1, routed)           0.027     2.187    clkx_pre_i0/p_1_in[10]
    SLICE_X20Y139        FDRE                                         r  clkx_pre_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y139        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.176ns  (logic 0.249ns (11.443%)  route 1.927ns (88.557%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161                                     0.000     0.000 r  cmd_parse_i0/prescale_reg[13]/C
    SLICE_X54Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  cmd_parse_i0/prescale_reg[13]/Q
                         net (fo=3, routed)           1.904     2.021    clkx_pre_i0/bus_src[13]
    SLICE_X20Y139        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     2.153 r  clkx_pre_i0/bus_dst[13]_i_1/O
                         net (fo=1, routed)           0.023     2.176    clkx_pre_i0/p_1_in[13]
    SLICE_X20Y139        FDRE                                         r  clkx_pre_i0/bus_dst_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y139        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[13]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.176    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.177ns  (logic 0.250ns (11.484%)  route 1.927ns (88.516%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y161                                     0.000     0.000 r  cmd_parse_i0/prescale_reg[8]/C
    SLICE_X54Y161        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  cmd_parse_i0/prescale_reg[8]/Q
                         net (fo=3, routed)           1.901     2.018    clkx_pre_i0/bus_src[8]
    SLICE_X20Y138        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     2.151 r  clkx_pre_i0/bus_dst[8]_i_1/O
                         net (fo=1, routed)           0.026     2.177    clkx_pre_i0/p_1_in[8]
    SLICE_X20Y138        FDRE                                         r  clkx_pre_i0/bus_dst_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y138        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     5.060    clkx_pre_i0/bus_dst_reg[8]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -2.177    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            clkx_pre_i0/bus_dst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.175ns  (logic 0.309ns (14.207%)  route 1.866ns (85.793%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y162                                     0.000     0.000 r  cmd_parse_i0/prescale_reg[2]/C
    SLICE_X54Y162        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  cmd_parse_i0/prescale_reg[2]/Q
                         net (fo=3, routed)           1.836     1.954    clkx_pre_i0/bus_src[2]
    SLICE_X20Y138        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     2.145 r  clkx_pre_i0/bus_dst[2]_i_1/O
                         net (fo=1, routed)           0.030     2.175    clkx_pre_i0/p_1_in[2]
    SLICE_X20Y138        FDRE                                         r  clkx_pre_i0/bus_dst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y138        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.059    clkx_pre_i0/bus_dst_reg[2]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                  2.884    





---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.554ns (25.366%)  route 1.630ns (74.634%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 9.384 - 5.161 ) 
    Source Clock Delay      (SCD):    5.437ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.487ns (routing 0.966ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.836ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.487     5.437    samp_gen_i0/clk_samp
    SLICE_X49Y161        FDRE                                         r  samp_gen_i0/samp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y161        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     5.551 r  samp_gen_i0/samp_reg_reg[12]/Q
                         net (fo=2, routed)           0.915     6.466    dac_spi_i0/samp[12]
    SLICE_X48Y163        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.134     6.600 r  dac_spi_i0/spi_mosi_i_9/O
                         net (fo=1, routed)           0.000     6.600    dac_spi_i0/spi_mosi_i_9_n_0
    SLICE_X48Y163        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.057     6.657 r  dac_spi_i0/spi_mosi_reg_i_5/O
                         net (fo=1, routed)           0.000     6.657    dac_spi_i0/spi_mosi_reg_i_5_n_0
    SLICE_X48Y163        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.064     6.721 r  dac_spi_i0/spi_mosi_reg_i_3/O
                         net (fo=1, routed)           0.686     7.407    dac_spi_i0/spi_mosi_reg_i_3_n_0
    SLICE_X41Y174        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     7.592 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.029     7.621    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X41Y174        FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.255     9.384    dac_spi_i0/clk_tx
    SLICE_X41Y174        FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism             -0.206     9.179    
                         clock uncertainty           -0.071     9.108    
    SLICE_X41Y174        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.059     9.167    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_clk_samp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.117ns (6.648%)  route 1.643ns (93.352%))
  Logic Levels:           0  
  Clock Path Skew:        -1.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 9.614 - 5.161 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 0.966ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.485ns (routing 0.836ns, distribution 1.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.476     5.426    samp_gen_i0/clk_samp
    SLICE_X49Y152        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     5.543 r  samp_gen_i0/led_clk_samp_reg[7]/Q
                         net (fo=1, routed)           1.643     7.186    samp_gen_i0/led_clk_samp[7]
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.485     9.614    samp_gen_i0/clk_tx
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/C
                         clock pessimism             -0.206     9.409    
                         clock uncertainty           -0.071     9.338    
    SLICE_X49Y134        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     9.398    samp_gen_i0/led_clk_tx_reg[7]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.307ns (21.976%)  route 1.090ns (78.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 9.389 - 5.161 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 0.966ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.242     5.192    samp_gen_i0/clk_samp
    SLICE_X48Y163        FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.308 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.715     6.023    dac_spi_i0/samp_val
    SLICE_X42Y174        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.191     6.214 r  dac_spi_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.375     6.589    dac_spi_i0/bit_cnt[1]_i_1_n_0
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.260     9.389    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.206     9.184    
                         clock uncertainty           -0.071     9.113    
    SLICE_X42Y174        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     9.173    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.307ns (24.404%)  route 0.951ns (75.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 9.389 - 5.161 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 0.966ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.242     5.192    samp_gen_i0/clk_samp
    SLICE_X48Y163        FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.308 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.707     6.015    dac_spi_i0/samp_val
    SLICE_X42Y174        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     6.206 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.244     6.450    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.260     9.389    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism             -0.206     9.184    
                         clock uncertainty           -0.071     9.113    
    SLICE_X42Y174        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.050     9.063    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_clk_samp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.114ns (8.401%)  route 1.243ns (91.599%))
  Logic Levels:           0  
  Clock Path Skew:        -1.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 9.614 - 5.161 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 0.966ns, distribution 1.510ns)
  Clock Net Delay (Destination): 2.485ns (routing 0.836ns, distribution 1.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.476     5.426    samp_gen_i0/clk_samp
    SLICE_X49Y152        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.540 r  samp_gen_i0/led_clk_samp_reg[4]/Q
                         net (fo=1, routed)           1.243     6.783    samp_gen_i0/led_clk_samp[4]
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.485     9.614    samp_gen_i0/clk_tx
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/C
                         clock pessimism             -0.206     9.409    
                         clock uncertainty           -0.071     9.338    
    SLICE_X49Y134        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     9.398    samp_gen_i0/led_clk_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.307ns (24.443%)  route 0.949ns (75.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 9.389 - 5.161 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 0.966ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.242     5.192    samp_gen_i0/clk_samp
    SLICE_X48Y163        FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.308 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.707     6.015    dac_spi_i0/samp_val
    SLICE_X42Y174        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     6.206 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.242     6.448    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.260     9.389    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.206     9.184    
                         clock uncertainty           -0.071     9.113    
    SLICE_X42Y174        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     9.066    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.307ns (24.443%)  route 0.949ns (75.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 9.389 - 5.161 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 0.966ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.242     5.192    samp_gen_i0/clk_samp
    SLICE_X48Y163        FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.308 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.707     6.015    dac_spi_i0/samp_val
    SLICE_X42Y174        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     6.206 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.242     6.448    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.260     9.389    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism             -0.206     9.184    
                         clock uncertainty           -0.071     9.113    
    SLICE_X42Y174        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     9.066    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.481ns (35.420%)  route 0.877ns (64.580%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 9.389 - 5.161 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 0.966ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.242     5.192    samp_gen_i0/clk_samp
    SLICE_X48Y163        FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.308 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.715     6.023    dac_spi_i0/samp_val
    SLICE_X42Y174        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     6.235 r  dac_spi_i0/bit_cnt[4]_i_4/O
                         net (fo=2, routed)           0.124     6.359    dac_spi_i0/bit_cnt[4]_i_4_n_0
    SLICE_X42Y174        LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.153     6.512 r  dac_spi_i0/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.038     6.550    dac_spi_i0/bit_cnt[3]_i_1_n_0
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.260     9.389    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism             -0.206     9.184    
                         clock uncertainty           -0.071     9.113    
    SLICE_X42Y174        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     9.174    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.174    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.307ns (24.818%)  route 0.930ns (75.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 9.390 - 5.161 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 0.966ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.836ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.242     5.192    samp_gen_i0/clk_samp
    SLICE_X48Y163        FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.308 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.707     6.015    dac_spi_i0/samp_val
    SLICE_X42Y174        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.191     6.206 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.223     6.429    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.261     9.390    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.206     9.185    
                         clock uncertainty           -0.071     9.114    
    SLICE_X42Y174        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     9.067    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.465ns (34.831%)  route 0.870ns (65.169%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 9.389 - 5.161 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 0.966ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.242     5.192    samp_gen_i0/clk_samp
    SLICE_X48Y163        FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     5.308 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.715     6.023    dac_spi_i0/samp_val
    SLICE_X42Y174        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     6.235 r  dac_spi_i0/bit_cnt[4]_i_4/O
                         net (fo=2, routed)           0.128     6.363    dac_spi_i0/bit_cnt[4]_i_4_n_0
    SLICE_X42Y174        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137     6.500 r  dac_spi_i0/bit_cnt[4]_i_2/O
                         net (fo=1, routed)           0.027     6.527    dac_spi_i0/bit_cnt[4]_i_2_n_0
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.260     9.389    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism             -0.206     9.184    
                         clock uncertainty           -0.071     9.113    
    SLICE_X42Y174        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     9.173    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  2.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.049ns (16.955%)  route 0.240ns (83.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.102ns (routing 0.463ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.483ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.102     2.727    samp_gen_i0/clk_samp
    SLICE_X49Y152        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.776 r  samp_gen_i0/led_clk_samp_reg[2]/Q
                         net (fo=1, routed)           0.240     3.016    samp_gen_i0/led_clk_samp[2]
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.416     2.382    samp_gen_i0/clk_tx
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/C
                         clock pessimism              0.169     2.551    
    SLICE_X49Y134        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     2.607    samp_gen_i0/led_clk_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.048ns (14.769%)  route 0.277ns (85.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.102ns (routing 0.463ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.483ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.102     2.727    samp_gen_i0/clk_samp
    SLICE_X49Y152        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.775 r  samp_gen_i0/led_clk_samp_reg[6]/Q
                         net (fo=1, routed)           0.277     3.052    samp_gen_i0/led_clk_samp[6]
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.416     2.382    samp_gen_i0/clk_tx
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/C
                         clock pessimism              0.169     2.551    
    SLICE_X49Y134        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.607    samp_gen_i0/led_clk_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.049ns (14.203%)  route 0.296ns (85.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.102ns (routing 0.463ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.483ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.102     2.727    samp_gen_i0/clk_samp
    SLICE_X49Y152        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.776 r  samp_gen_i0/led_clk_samp_reg[0]/Q
                         net (fo=1, routed)           0.296     3.072    samp_gen_i0/led_clk_samp[0]
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.416     2.382    samp_gen_i0/clk_tx
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/C
                         clock pessimism              0.169     2.551    
    SLICE_X49Y134        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.607    samp_gen_i0/led_clk_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.048ns (13.793%)  route 0.300ns (86.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.102ns (routing 0.463ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.483ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.102     2.727    samp_gen_i0/clk_samp
    SLICE_X49Y152        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.775 r  samp_gen_i0/led_clk_samp_reg[1]/Q
                         net (fo=1, routed)           0.300     3.075    samp_gen_i0/led_clk_samp[1]
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.416     2.382    samp_gen_i0/clk_tx
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/C
                         clock pessimism              0.169     2.551    
    SLICE_X49Y134        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.606    samp_gen_i0/led_clk_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.048ns (13.598%)  route 0.305ns (86.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.102ns (routing 0.463ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.483ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.102     2.727    samp_gen_i0/clk_samp
    SLICE_X49Y152        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.775 r  samp_gen_i0/led_clk_samp_reg[5]/Q
                         net (fo=1, routed)           0.305     3.080    samp_gen_i0/led_clk_samp[5]
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.416     2.382    samp_gen_i0/clk_tx
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/C
                         clock pessimism              0.169     2.551    
    SLICE_X49Y134        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.607    samp_gen_i0/led_clk_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.048ns (13.151%)  route 0.317ns (86.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      1.102ns (routing 0.463ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.483ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          1.102     2.727    samp_gen_i0/clk_samp
    SLICE_X49Y152        FDRE                                         r  samp_gen_i0/led_clk_samp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y152        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     2.775 r  samp_gen_i0/led_clk_samp_reg[3]/Q
                         net (fo=1, routed)           0.317     3.092    samp_gen_i0/led_clk_samp[3]
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.416     2.382    samp_gen_i0/clk_tx
    SLICE_X49Y134        FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/C
                         clock pessimism              0.169     2.551    
    SLICE_X49Y134        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.606    samp_gen_i0/led_clk_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.063ns (15.829%)  route 0.335ns (84.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      0.987ns (routing 0.463ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.483ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          0.987     2.612    samp_gen_i0/clk_samp
    SLICE_X48Y163        FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.660 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.319     2.979    dac_spi_i0/samp_val
    SLICE_X41Y174        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.015     2.994 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.016     3.010    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X41Y174        FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.280     2.246    dac_spi_i0/clk_tx
    SLICE_X41Y174        FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism              0.169     2.415    
    SLICE_X41Y174        FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.471    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.111ns (22.934%)  route 0.373ns (77.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      0.987ns (routing 0.463ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.483ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          0.987     2.612    samp_gen_i0/clk_samp
    SLICE_X48Y163        FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.660 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.362     3.022    dac_spi_i0/samp_val
    SLICE_X41Y174        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063     3.085 r  dac_spi_i0/active_i_1/O
                         net (fo=1, routed)           0.011     3.096    dac_spi_i0/active_i_1_n_0
    SLICE_X41Y174        FDRE                                         r  dac_spi_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.280     2.246    dac_spi_i0/clk_tx
    SLICE_X41Y174        FDRE                                         r  dac_spi_i0/active_reg/C
                         clock pessimism              0.169     2.415    
    SLICE_X41Y174        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.471    dac_spi_i0/active_reg
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.113ns (21.004%)  route 0.425ns (78.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      0.987ns (routing 0.463ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.483ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          0.987     2.612    samp_gen_i0/clk_samp
    SLICE_X48Y163        FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.660 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.410     3.070    dac_spi_i0/samp_val
    SLICE_X42Y174        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.065     3.135 r  dac_spi_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.015     3.150    dac_spi_i0/bit_cnt[2]_i_1_n_0
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.291     2.257    dac_spi_i0/clk_tx
    SLICE_X42Y174        FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.169     2.426    
    SLICE_X42Y174        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.482    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Destination:            dac_spi_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.102ns (19.173%)  route 0.430ns (80.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Clock Net Delay (Source):      0.987ns (routing 0.463ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.483ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         0.457     1.598    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.625 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          0.987     2.612    samp_gen_i0/clk_samp
    SLICE_X48Y163        FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y163        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.660 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=8, routed)           0.414     3.074    dac_spi_i0/samp_val
    SLICE_X42Y173        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.054     3.128 r  dac_spi_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     3.144    dac_spi_i0/bit_cnt[0]_i_1_n_0
    SLICE_X42Y173        FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.283     2.249    dac_spi_i0/clk_tx
    SLICE_X42Y173        FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.169     2.418    
    SLICE_X42Y173        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.474    dac_spi_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.671    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_virtual
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.161ns  (clk_out2_clk_core rise@5.161ns - clk_tx_virtual rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.597ns (16.267%)  route 3.072ns (83.733%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 7.408 - 5.161 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.106ns (routing 0.435ns, distribution 0.671ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  1.000     1.000    
    AN16                                              0.000     1.000 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     1.000    IBUF_lb_sel_i0/I
    AN16                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.597     1.597 r  IBUF_lb_sel_i0/INBUF_INST/O
                         net (fo=1, routed)           0.047     1.644    IBUF_lb_sel_i0/OUT
    AN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     1.644 r  IBUF_lb_sel_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.025     4.669    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_src
    SLICE_X48Y84         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     5.406 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     5.434    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.434 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     5.839    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     6.109 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     6.275    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     6.302 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.106     7.408    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X48Y84         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000     7.408    
                         clock uncertainty           -0.180     7.228    
    SLICE_X48Y84         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.031     7.259    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  2.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_tx_virtual rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.473ns (11.115%)  route 3.785ns (88.885%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.512ns (routing 0.909ns, distribution 1.603ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    AN16                                              0.000     0.500 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     0.500    IBUF_lb_sel_i0/I
    AN16                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.473     0.973 r  IBUF_lb_sel_i0/INBUF_INST/O
                         net (fo=1, routed)           0.050     1.023    IBUF_lb_sel_i0/OUT
    AN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     1.023 r  IBUF_lb_sel_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.735     4.758    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_src
    SLICE_X48Y84         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.512     4.264    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_dst
    SLICE_X48Y84         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000     4.264    
                         clock uncertainty            0.180     4.444    
    SLICE_X48Y84         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.106     4.550    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -4.550    
                         arrival time                           4.758    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        3.865ns  (logic 0.572ns (14.799%)  route 3.293ns (85.201%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 170.466 - 165.145 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 164.558 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 0.909ns, distribution 1.913ns)
  Clock Net Delay (Destination): 2.278ns (routing 0.890ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.822   164.558    clkx_nsamp_i0/clk_dst
    SLICE_X56Y164        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113   164.671 r  clkx_nsamp_i0/bus_dst_reg[4]/Q
                         net (fo=2, routed)           0.696   165.367    samp_gen_i0/nsamp_clk_tx[4]
    SLICE_X56Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185   165.552 r  samp_gen_i0/samp_cnt[9]_i_19/O
                         net (fo=4, routed)           0.550   166.102    samp_gen_i0/samp_cnt[9]_i_19_n_0
    SLICE_X56Y164        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132   166.234 f  samp_gen_i0/samp_cnt[9]_i_14/O
                         net (fo=1, routed)           0.460   166.694    samp_gen_i0/samp_cnt[9]_i_14_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071   166.765 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570   167.335    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   167.406 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.017   168.423    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.278   170.466    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
                         clock pessimism             -0.204   170.262    
                         clock uncertainty           -0.071   170.191    
    SLICE_X59Y161        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084   170.107    samp_gen_i0/samp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        170.107    
                         arrival time                        -168.423    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        3.865ns  (logic 0.572ns (14.799%)  route 3.293ns (85.201%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 170.466 - 165.145 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 164.558 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 0.909ns, distribution 1.913ns)
  Clock Net Delay (Destination): 2.278ns (routing 0.890ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.822   164.558    clkx_nsamp_i0/clk_dst
    SLICE_X56Y164        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113   164.671 r  clkx_nsamp_i0/bus_dst_reg[4]/Q
                         net (fo=2, routed)           0.696   165.367    samp_gen_i0/nsamp_clk_tx[4]
    SLICE_X56Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185   165.552 r  samp_gen_i0/samp_cnt[9]_i_19/O
                         net (fo=4, routed)           0.550   166.102    samp_gen_i0/samp_cnt[9]_i_19_n_0
    SLICE_X56Y164        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132   166.234 f  samp_gen_i0/samp_cnt[9]_i_14/O
                         net (fo=1, routed)           0.460   166.694    samp_gen_i0/samp_cnt[9]_i_14_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071   166.765 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570   167.335    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   167.406 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.017   168.423    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.278   170.466    samp_gen_i0/clk_samp
    SLICE_X59Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism             -0.204   170.262    
                         clock uncertainty           -0.071   170.191    
    SLICE_X59Y161        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082   170.109    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        170.109    
                         arrival time                        -168.423    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        3.858ns  (logic 0.572ns (14.826%)  route 3.286ns (85.174%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 170.464 - 165.145 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 164.558 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 0.909ns, distribution 1.913ns)
  Clock Net Delay (Destination): 2.276ns (routing 0.890ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.822   164.558    clkx_nsamp_i0/clk_dst
    SLICE_X56Y164        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113   164.671 r  clkx_nsamp_i0/bus_dst_reg[4]/Q
                         net (fo=2, routed)           0.696   165.367    samp_gen_i0/nsamp_clk_tx[4]
    SLICE_X56Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185   165.552 r  samp_gen_i0/samp_cnt[9]_i_19/O
                         net (fo=4, routed)           0.550   166.102    samp_gen_i0/samp_cnt[9]_i_19_n_0
    SLICE_X56Y164        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132   166.234 f  samp_gen_i0/samp_cnt[9]_i_14/O
                         net (fo=1, routed)           0.460   166.694    samp_gen_i0/samp_cnt[9]_i_14_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071   166.765 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570   167.335    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   167.406 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.010   168.416    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X58Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.276   170.464    samp_gen_i0/clk_samp
    SLICE_X58Y161        FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
                         clock pessimism             -0.204   170.260    
                         clock uncertainty           -0.071   170.189    
    SLICE_X58Y161        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.083   170.106    samp_gen_i0/samp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        170.106    
                         arrival time                        -168.416    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        3.856ns  (logic 0.572ns (14.834%)  route 3.284ns (85.166%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 170.466 - 165.145 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 164.558 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 0.909ns, distribution 1.913ns)
  Clock Net Delay (Destination): 2.278ns (routing 0.890ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.822   164.558    clkx_nsamp_i0/clk_dst
    SLICE_X56Y164        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113   164.671 r  clkx_nsamp_i0/bus_dst_reg[4]/Q
                         net (fo=2, routed)           0.696   165.367    samp_gen_i0/nsamp_clk_tx[4]
    SLICE_X56Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185   165.552 r  samp_gen_i0/samp_cnt[9]_i_19/O
                         net (fo=4, routed)           0.550   166.102    samp_gen_i0/samp_cnt[9]_i_19_n_0
    SLICE_X56Y164        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132   166.234 f  samp_gen_i0/samp_cnt[9]_i_14/O
                         net (fo=1, routed)           0.460   166.694    samp_gen_i0/samp_cnt[9]_i_14_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071   166.765 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570   167.335    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   167.406 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.008   168.414    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X59Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.278   170.466    samp_gen_i0/clk_samp
    SLICE_X59Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism             -0.204   170.262    
                         clock uncertainty           -0.071   170.191    
    SLICE_X59Y162        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084   170.107    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        170.107    
                         arrival time                        -168.414    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        3.855ns  (logic 0.572ns (14.838%)  route 3.283ns (85.162%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 170.465 - 165.145 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 164.558 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 0.909ns, distribution 1.913ns)
  Clock Net Delay (Destination): 2.277ns (routing 0.890ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.822   164.558    clkx_nsamp_i0/clk_dst
    SLICE_X56Y164        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113   164.671 r  clkx_nsamp_i0/bus_dst_reg[4]/Q
                         net (fo=2, routed)           0.696   165.367    samp_gen_i0/nsamp_clk_tx[4]
    SLICE_X56Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185   165.552 r  samp_gen_i0/samp_cnt[9]_i_19/O
                         net (fo=4, routed)           0.550   166.102    samp_gen_i0/samp_cnt[9]_i_19_n_0
    SLICE_X56Y164        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132   166.234 f  samp_gen_i0/samp_cnt[9]_i_14/O
                         net (fo=1, routed)           0.460   166.694    samp_gen_i0/samp_cnt[9]_i_14_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071   166.765 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570   167.335    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   167.406 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.007   168.413    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.277   170.465    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism             -0.204   170.261    
                         clock uncertainty           -0.071   170.190    
    SLICE_X58Y162        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084   170.106    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        170.106    
                         arrival time                        -168.413    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        3.855ns  (logic 0.572ns (14.838%)  route 3.283ns (85.162%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 170.465 - 165.145 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 164.558 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 0.909ns, distribution 1.913ns)
  Clock Net Delay (Destination): 2.277ns (routing 0.890ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.822   164.558    clkx_nsamp_i0/clk_dst
    SLICE_X56Y164        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113   164.671 r  clkx_nsamp_i0/bus_dst_reg[4]/Q
                         net (fo=2, routed)           0.696   165.367    samp_gen_i0/nsamp_clk_tx[4]
    SLICE_X56Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185   165.552 r  samp_gen_i0/samp_cnt[9]_i_19/O
                         net (fo=4, routed)           0.550   166.102    samp_gen_i0/samp_cnt[9]_i_19_n_0
    SLICE_X56Y164        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132   166.234 f  samp_gen_i0/samp_cnt[9]_i_14/O
                         net (fo=1, routed)           0.460   166.694    samp_gen_i0/samp_cnt[9]_i_14_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071   166.765 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570   167.335    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   167.406 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.007   168.413    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.277   170.465    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism             -0.204   170.261    
                         clock uncertainty           -0.071   170.190    
    SLICE_X58Y162        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084   170.106    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        170.106    
                         arrival time                        -168.413    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        3.855ns  (logic 0.572ns (14.838%)  route 3.283ns (85.162%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 170.465 - 165.145 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 164.558 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 0.909ns, distribution 1.913ns)
  Clock Net Delay (Destination): 2.277ns (routing 0.890ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.822   164.558    clkx_nsamp_i0/clk_dst
    SLICE_X56Y164        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113   164.671 r  clkx_nsamp_i0/bus_dst_reg[4]/Q
                         net (fo=2, routed)           0.696   165.367    samp_gen_i0/nsamp_clk_tx[4]
    SLICE_X56Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185   165.552 r  samp_gen_i0/samp_cnt[9]_i_19/O
                         net (fo=4, routed)           0.550   166.102    samp_gen_i0/samp_cnt[9]_i_19_n_0
    SLICE_X56Y164        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132   166.234 f  samp_gen_i0/samp_cnt[9]_i_14/O
                         net (fo=1, routed)           0.460   166.694    samp_gen_i0/samp_cnt[9]_i_14_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071   166.765 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570   167.335    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   167.406 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.007   168.413    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.277   170.465    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism             -0.204   170.261    
                         clock uncertainty           -0.071   170.190    
    SLICE_X58Y162        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084   170.106    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        170.106    
                         arrival time                        -168.413    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        3.856ns  (logic 0.572ns (14.834%)  route 3.284ns (85.166%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 170.466 - 165.145 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 164.558 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 0.909ns, distribution 1.913ns)
  Clock Net Delay (Destination): 2.278ns (routing 0.890ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.822   164.558    clkx_nsamp_i0/clk_dst
    SLICE_X56Y164        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113   164.671 r  clkx_nsamp_i0/bus_dst_reg[4]/Q
                         net (fo=2, routed)           0.696   165.367    samp_gen_i0/nsamp_clk_tx[4]
    SLICE_X56Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185   165.552 r  samp_gen_i0/samp_cnt[9]_i_19/O
                         net (fo=4, routed)           0.550   166.102    samp_gen_i0/samp_cnt[9]_i_19_n_0
    SLICE_X56Y164        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132   166.234 f  samp_gen_i0/samp_cnt[9]_i_14/O
                         net (fo=1, routed)           0.460   166.694    samp_gen_i0/samp_cnt[9]_i_14_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071   166.765 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570   167.335    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   167.406 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.008   168.414    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X59Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.278   170.466    samp_gen_i0/clk_samp
    SLICE_X59Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism             -0.204   170.262    
                         clock uncertainty           -0.071   170.191    
    SLICE_X59Y162        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082   170.109    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        170.109    
                         arrival time                        -168.414    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        3.855ns  (logic 0.572ns (14.838%)  route 3.283ns (85.162%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 170.465 - 165.145 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 164.558 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 0.909ns, distribution 1.913ns)
  Clock Net Delay (Destination): 2.277ns (routing 0.890ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.822   164.558    clkx_nsamp_i0/clk_dst
    SLICE_X56Y164        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113   164.671 r  clkx_nsamp_i0/bus_dst_reg[4]/Q
                         net (fo=2, routed)           0.696   165.367    samp_gen_i0/nsamp_clk_tx[4]
    SLICE_X56Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185   165.552 r  samp_gen_i0/samp_cnt[9]_i_19/O
                         net (fo=4, routed)           0.550   166.102    samp_gen_i0/samp_cnt[9]_i_19_n_0
    SLICE_X56Y164        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132   166.234 f  samp_gen_i0/samp_cnt[9]_i_14/O
                         net (fo=1, routed)           0.460   166.694    samp_gen_i0/samp_cnt[9]_i_14_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071   166.765 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570   167.335    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   167.406 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.007   168.413    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.277   170.465    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism             -0.204   170.261    
                         clock uncertainty           -0.071   170.190    
    SLICE_X58Y162        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082   170.108    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        170.108    
                         arrival time                        -168.413    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.161ns  (clk_samp rise@165.145ns - clk_out2_clk_core rise@159.984ns)
  Data Path Delay:        3.855ns  (logic 0.572ns (14.838%)  route 3.283ns (85.162%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 170.465 - 165.145 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 164.558 - 159.984 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 0.909ns, distribution 1.913ns)
  Clock Net Delay (Destination): 2.277ns (routing 0.890ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    159.984   159.984 r  
    AK17                                              0.000   159.984 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   159.984    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542   160.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   160.616    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   160.616 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865   161.481    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   161.250 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403   161.653    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   161.736 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.822   164.558    clkx_nsamp_i0/clk_dst
    SLICE_X56Y164        FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y164        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113   164.671 r  clkx_nsamp_i0/bus_dst_reg[4]/Q
                         net (fo=2, routed)           0.696   165.367    samp_gen_i0/nsamp_clk_tx[4]
    SLICE_X56Y163        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185   165.552 r  samp_gen_i0/samp_cnt[9]_i_19/O
                         net (fo=4, routed)           0.550   166.102    samp_gen_i0/samp_cnt[9]_i_19_n_0
    SLICE_X56Y164        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.132   166.234 f  samp_gen_i0/samp_cnt[9]_i_14/O
                         net (fo=1, routed)           0.460   166.694    samp_gen_i0/samp_cnt[9]_i_14_n_0
    SLICE_X56Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071   166.765 r  samp_gen_i0/samp_cnt[9]_i_5/O
                         net (fo=5, routed)           0.570   167.335    samp_gen_i0/samp_cnt_done
    SLICE_X53Y162        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.071   167.406 r  samp_gen_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          1.007   168.413    samp_gen_i0/samp_cnt[9]_i_1_n_0
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    165.145   165.145 r  
    AK17                                              0.000   165.145 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   165.145    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384   165.529 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   165.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   165.580 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778   166.358    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   166.693 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345   167.038    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   167.113 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.000   168.113    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   168.188 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.277   170.465    samp_gen_i0/clk_samp
    SLICE_X58Y162        FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism             -0.204   170.261    
                         clock uncertainty           -0.071   170.190    
    SLICE_X58Y162        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082   170.108    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        170.108    
                         arrival time                        -168.413    
  -------------------------------------------------------------------
                         slack                                  1.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.275ns (20.117%)  route 1.092ns (79.883%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.477ns
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.505ns (routing 0.836ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.527ns (routing 0.966ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.505     4.473    clkx_spd_i0/clk_dst
    SLICE_X53Y160        FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y160        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     4.577 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=2, routed)           1.070     5.647    samp_gen_i0/spd_clk_tx[7]
    SLICE_X56Y159        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.102     5.749 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001     5.750    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X56Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.069     5.819 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.021     5.840    samp_gen_i0/speed_cnt[7]
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.527     5.477    samp_gen_i0/clk_samp
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/C
                         clock pessimism              0.206     5.683    
    SLICE_X56Y159        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.108     5.791    samp_gen_i0/speed_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.791    
                         arrival time                           5.840    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.302ns (21.964%)  route 1.073ns (78.036%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.477ns
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.514ns (routing 0.836ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.527ns (routing 0.966ns, distribution 1.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.514     4.482    clkx_spd_i0/clk_dst
    SLICE_X54Y163        FDRE                                         r  clkx_spd_i0/bus_dst_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y163        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     4.586 f  clkx_spd_i0/bus_dst_reg[8]/Q
                         net (fo=2, routed)           1.047     5.633    samp_gen_i0/spd_clk_tx[8]
    SLICE_X56Y159        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.133     5.766 r  samp_gen_i0/speed_cnt[8]_i_11/O
                         net (fo=1, routed)           0.000     5.766    samp_gen_i0/speed_cnt[8]_i_11_n_0
    SLICE_X56Y159        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.065     5.831 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.026     5.857    samp_gen_i0/speed_cnt[8]
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.527     5.477    samp_gen_i0/clk_samp
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
                         clock pessimism              0.206     5.683    
    SLICE_X56Y159        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.107     5.790    samp_gen_i0/speed_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.790    
                         arrival time                           5.857    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_go_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.167ns (11.761%)  route 1.253ns (88.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.497ns (routing 0.836ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.530ns (routing 0.966ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.497     4.465    samp_gen_i0/clk_tx
    SLICE_X52Y162        FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y162        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     4.572 r  samp_gen_i0/samp_gen_go_hold_reg/Q
                         net (fo=5, routed)           1.225     5.797    samp_gen_i0/samp_gen_go_hold_reg_n_0
    SLICE_X53Y162        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.060     5.857 r  samp_gen_i0/active_i_1/O
                         net (fo=1, routed)           0.028     5.885    samp_gen_i0/active_i_1_n_0
    SLICE_X53Y162        FDRE                                         r  samp_gen_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.530     5.480    samp_gen_i0/clk_samp
    SLICE_X53Y162        FDRE                                         r  samp_gen_i0/active_reg/C
                         clock pessimism              0.206     5.686    
    SLICE_X53Y162        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.107     5.793    samp_gen_i0/active_reg
  -------------------------------------------------------------------
                         required time                         -5.793    
                         arrival time                           5.885    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_go_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/doing_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.180ns (12.605%)  route 1.248ns (87.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.497ns (routing 0.836ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.530ns (routing 0.966ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.497     4.465    samp_gen_i0/clk_tx
    SLICE_X52Y162        FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y162        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     4.572 r  samp_gen_i0/samp_gen_go_hold_reg/Q
                         net (fo=5, routed)           1.225     5.797    samp_gen_i0/samp_gen_go_hold_reg_n_0
    SLICE_X53Y162        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.073     5.870 r  samp_gen_i0/doing_read_i_1/O
                         net (fo=1, routed)           0.023     5.893    samp_gen_i0/doing_read0
    SLICE_X53Y162        FDRE                                         r  samp_gen_i0/doing_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.530     5.480    samp_gen_i0/clk_samp
    SLICE_X53Y162        FDRE                                         r  samp_gen_i0/doing_read_reg/C
                         clock pessimism              0.206     5.686    
    SLICE_X53Y162        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.109     5.795    samp_gen_i0/doing_read_reg
  -------------------------------------------------------------------
                         required time                         -5.795    
                         arrival time                           5.893    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.259ns (18.099%)  route 1.172ns (81.901%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.482ns
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.505ns (routing 0.836ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.532ns (routing 0.966ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.505     4.473    clkx_spd_i0/clk_dst
    SLICE_X53Y160        FDRE                                         r  clkx_spd_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104     4.577 f  clkx_spd_i0/bus_dst_reg[1]/Q
                         net (fo=2, routed)           1.152     5.729    samp_gen_i0/spd_clk_tx[1]
    SLICE_X56Y159        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.088     5.817 r  samp_gen_i0/speed_cnt[8]_i_18/O
                         net (fo=1, routed)           0.001     5.818    samp_gen_i0/speed_cnt[8]_i_18_n_0
    SLICE_X56Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.067     5.885 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.019     5.904    samp_gen_i0/speed_cnt[1]
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.532     5.482    samp_gen_i0/clk_samp
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[1]/C
                         clock pessimism              0.206     5.688    
    SLICE_X56Y159        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.108     5.796    samp_gen_i0/speed_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.796    
                         arrival time                           5.904    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.279ns (19.175%)  route 1.176ns (80.825%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.482ns
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.505ns (routing 0.836ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.532ns (routing 0.966ns, distribution 1.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.505     4.473    clkx_spd_i0/clk_dst
    SLICE_X53Y160        FDRE                                         r  clkx_spd_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y160        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104     4.577 f  clkx_spd_i0/bus_dst_reg[1]/Q
                         net (fo=2, routed)           1.152     5.729    samp_gen_i0/spd_clk_tx[1]
    SLICE_X56Y159        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.088     5.817 r  samp_gen_i0/speed_cnt[8]_i_18/O
                         net (fo=1, routed)           0.001     5.818    samp_gen_i0/speed_cnt[8]_i_18_n_0
    SLICE_X56Y159        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.087     5.905 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.023     5.928    samp_gen_i0/speed_cnt[2]
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.532     5.482    samp_gen_i0/clk_samp
    SLICE_X56Y159        FDRE                                         r  samp_gen_i0/speed_cnt_reg[2]/C
                         clock pessimism              0.206     5.688    
    SLICE_X56Y159        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.107     5.795    samp_gen_i0/speed_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.795    
                         arrival time                           5.928    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.373ns (25.496%)  route 1.090ns (74.504%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.483ns
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.505ns (routing 0.836ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.533ns (routing 0.966ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.505     4.473    clkx_spd_i0/clk_dst
    SLICE_X53Y160        FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y160        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     4.577 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=2, routed)           1.070     5.647    samp_gen_i0/spd_clk_tx[7]
    SLICE_X56Y159        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.102     5.749 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001     5.750    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X56Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.096     5.846 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.000     5.846    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X56Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.071     5.917 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.019     5.936    samp_gen_i0/speed_cnt[9]
    SLICE_X56Y160        FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.533     5.483    samp_gen_i0/clk_samp
    SLICE_X56Y160        FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
                         clock pessimism              0.206     5.689    
    SLICE_X56Y160        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.108     5.797    samp_gen_i0/speed_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           5.936    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.378ns (25.644%)  route 1.096ns (74.355%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.483ns
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.505ns (routing 0.836ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.533ns (routing 0.966ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.505     4.473    clkx_spd_i0/clk_dst
    SLICE_X53Y160        FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y160        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     4.577 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=2, routed)           1.070     5.647    samp_gen_i0/spd_clk_tx[7]
    SLICE_X56Y159        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.102     5.749 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001     5.750    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X56Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.096     5.846 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.000     5.846    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X56Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.076     5.922 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.025     5.947    samp_gen_i0/speed_cnt[11]
    SLICE_X56Y160        FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.533     5.483    samp_gen_i0/clk_samp
    SLICE_X56Y160        FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
                         clock pessimism              0.206     5.689    
    SLICE_X56Y160        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.107     5.796    samp_gen_i0/speed_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.796    
                         arrival time                           5.947    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.391ns (26.419%)  route 1.089ns (73.581%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.478ns
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.505ns (routing 0.836ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.528ns (routing 0.966ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.505     4.473    clkx_spd_i0/clk_dst
    SLICE_X53Y160        FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y160        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     4.577 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=2, routed)           1.070     5.647    samp_gen_i0/spd_clk_tx[7]
    SLICE_X56Y159        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.102     5.749 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001     5.750    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X56Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.096     5.846 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.000     5.846    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X56Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.089     5.935 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.018     5.953    samp_gen_i0/speed_cnt[13]
    SLICE_X56Y160        FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.528     5.478    samp_gen_i0/clk_samp
    SLICE_X56Y160        FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.206     5.684    
    SLICE_X56Y160        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     5.793    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.793    
                         arrival time                           5.953    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            samp_gen_i0/speed_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@82.572ns period=165.145ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.399ns (26.725%)  route 1.094ns (73.275%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.483ns
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      2.505ns (routing 0.836ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.533ns (routing 0.966ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     1.548 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     1.893    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.968 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.505     4.473    clkx_spd_i0/clk_dst
    SLICE_X53Y160        FDRE                                         r  clkx_spd_i0/bus_dst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y160        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     4.577 f  clkx_spd_i0/bus_dst_reg[7]/Q
                         net (fo=2, routed)           1.070     5.647    samp_gen_i0/spd_clk_tx[7]
    SLICE_X56Y159        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.102     5.749 r  samp_gen_i0/speed_cnt[8]_i_12/O
                         net (fo=1, routed)           0.001     5.750    samp_gen_i0/speed_cnt[8]_i_12_n_0
    SLICE_X56Y159        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.096     5.846 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.000     5.846    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X56Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     5.943 r  samp_gen_i0/speed_cnt_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.023     5.966    samp_gen_i0/speed_cnt[10]
    SLICE_X56Y160        FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.115     2.867    clk_gen_i0/clk_tx
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.950 r  clk_gen_i0/BUFGCE_clk_samp_i0/O
    X1Y2 (CLOCK_ROOT)    net (fo=57, routed)          2.533     5.483    samp_gen_i0/clk_samp
    SLICE_X56Y160        FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/C
                         clock pessimism              0.206     5.689    
    SLICE_X56Y160        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.107     5.796    samp_gen_i0/speed_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.796    
                         arrival time                           5.966    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.881ns (79.234%)  route 0.231ns (20.766%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 6.301 - 2.580 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.483ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.586     2.552    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y243
                         FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y243
                         FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.375     2.927 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.231     3.158    dac_clr_n_o
    AB34                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.506     3.664 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     3.664    dac_clr_n_pin
    AB34                                                              r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     2.826 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     2.854    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.854 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     3.259    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     3.529 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     3.695    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.722 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.341     5.063    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      0.612     5.675 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.171     5.846    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.456     6.301 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     6.301    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.013     6.315    
                         clock uncertainty           -0.071     6.244    
                         output delay                -1.000     5.244    
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.861ns (78.768%)  route 0.232ns (21.232%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 6.301 - 2.580 ) 
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.483ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.586     2.552    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y240
                         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y240
                         FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.346     2.898 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.232     3.130    spi_mosi_o
    AA29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.515     3.645 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     3.645    spi_mosi_pin
    AA29                                                              r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     2.826 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     2.854    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.854 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     3.259    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     3.529 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     3.695    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.722 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.341     5.063    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      0.612     5.675 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.171     5.846    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.456     6.301 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     6.301    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.014     6.315    
                         clock uncertainty           -0.071     6.244    
                         output delay                -1.000     5.244    
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.828ns (77.310%)  route 0.243ns (22.690%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 6.301 - 2.580 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.483ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.727 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     0.935    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.966 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.588     2.554    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y242
                         FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y242
                         FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.330     2.884 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.243     3.127    dac_cs_n_o
    AA34                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.498     3.625 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     3.625    dac_cs_n_pin
    AA34                                                              r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     2.826 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     2.854    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.854 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     3.259    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     3.529 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     3.695    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.722 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         1.341     5.063    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      0.612     5.675 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.171     5.846    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.456     6.301 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     6.301    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism              0.013     6.315    
                         clock uncertainty           -0.071     6.244    
                         output delay                -1.000     5.244    
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                  1.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.369ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.484ns  (logic 1.167ns (78.644%)  route 0.317ns (21.356%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        2.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.298ns = ( 9.879 - 2.580 ) 
    Source Clock Delay      (SCD):    4.465ns = ( 9.626 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 0.836ns, distribution 1.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.497     9.626    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y242
                         FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y242
                         FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.519    10.145 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.317    10.462    dac_cs_n_o
    AA34                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.648    11.111 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000    11.111    dac_cs_n_pin
    AA34                                                              r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     3.122 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     3.212    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.212 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.077    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.846 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     4.249    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.332 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.805     7.137    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     8.610 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.382     8.992    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.886     9.879 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     9.879    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.008     9.871    
                         clock uncertainty            0.071     9.941    
                         output delay                -0.200     9.741    
  -------------------------------------------------------------------
                         required time                         -9.741    
                         arrival time                          11.111    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.370ns  (arrival time - required time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.497ns  (logic 1.190ns (79.491%)  route 0.307ns (20.509%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        2.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.298ns = ( 9.879 - 2.580 ) 
    Source Clock Delay      (SCD):    4.453ns = ( 9.614 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.485ns (routing 0.836ns, distribution 1.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.485     9.614    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y240
                         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y240
                         FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.525    10.139 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.307    10.446    spi_mosi_o
    AA29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.665    11.111 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000    11.111    spi_mosi_pin
    AA29                                                              r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     3.122 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     3.212    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.212 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.077    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.846 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     4.249    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.332 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.805     7.137    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     8.610 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.382     8.992    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.886     9.879 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     9.879    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.008     9.870    
                         clock uncertainty            0.071     9.941    
                         output delay                -0.200     9.741    
  -------------------------------------------------------------------
                         required time                         -9.741    
                         arrival time                          11.111    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@2.580ns fall@5.161ns period=5.161ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.580ns  (spi_clk rise@2.580ns - clk_out2_clk_core rise@5.161ns)
  Data Path Delay:        1.533ns  (logic 1.221ns (79.644%)  route 0.312ns (20.356%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        2.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.298ns = ( 9.879 - 2.580 ) 
    Source Clock Delay      (SCD):    4.458ns = ( 9.619 - 5.161 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.490ns (routing 0.836ns, distribution 1.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      5.161     5.161 r  
    AK17                                              0.000     5.161 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.161    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.545 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.596    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.596 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.374    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     6.709 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     7.054    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.129 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.490     9.619    dac_spi_i0/clk_tx
    BITSLICE_RX_TX_X0Y243
                         FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y243
                         FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.564    10.183 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.312    10.495    dac_clr_n_o
    AB34                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.657    11.152 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000    11.152    dac_clr_n_pin
    AB34                                                              r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    2.580     2.580 r  
    AK17                                              0.000     2.580 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.580    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     3.122 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     3.212    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.212 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     4.077    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.846 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     4.249    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.332 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=151, routed)         2.805     7.137    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk
    BITSLICE_RX_TX_X0Y241
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_OQ)
                                                      1.473     8.610 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/OQ
                         net (fo=1, routed)           0.382     8.992    spi_clk_o
    AB29                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.886     9.879 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     9.879    spi_clk_pin
    AB29                                                              r  spi_clk_pin (OUT)
                         clock pessimism             -0.008     9.871    
                         clock uncertainty            0.071     9.941    
                         output delay                -0.200     9.741    
  -------------------------------------------------------------------
                         required time                         -9.741    
                         arrival time                          11.152    
  -------------------------------------------------------------------
                         slack                                  1.410    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_tx_virtual

Setup :            9  Failing Endpoints,  Worst Slack       -2.900ns,  Total Violation      -25.438ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.900ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 1.922ns (84.042%)  route 0.365ns (15.958%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.592ns (routing 0.909ns, distribution 1.683ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.592     4.344    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y89 FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y89 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.652     4.996 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.365     5.361    led_o[7]
    P23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.270     6.631 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     6.631    led_pins[7]
    P23                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                 -2.900    

Slack (VIOLATED) :        -2.877ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 1.906ns (84.075%)  route 0.361ns (15.925%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.589ns (routing 0.909ns, distribution 1.680ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.589     4.341    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y88 FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y88 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.628     4.969 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.361     5.330    led_o[6]
    R23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.278     6.608 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     6.608    led_pins[6]
    R23                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 -2.877    

Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 1.901ns (84.267%)  route 0.355ns (15.733%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.572ns (routing 0.909ns, distribution 1.663ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.572     4.324    lb_ctl_i0/clk_tx
    BITSLICE_RX_TX_X1Y54 FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y54 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.649     4.973 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.355     5.328    txd_o
    G25                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.252     6.580 r  OBUF_txd/O
                         net (fo=0)                   0.000     6.580    txd_pin
    G25                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.846ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 1.862ns (83.128%)  route 0.378ns (16.872%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.585ns (routing 0.909ns, distribution 1.676ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.585     4.337    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y64 FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y64 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.632     4.969 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.378     5.347    led_o[1]
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.230     6.577 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     6.577    led_pins[1]
    H23                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                 -2.846    

Slack (VIOLATED) :        -2.833ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.897ns (83.752%)  route 0.368ns (16.248%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.547     4.299    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y46 FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y46 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.643     4.942 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.368     5.310    led_o[0]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.254     6.564 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     6.564    led_pins[0]
    AP8                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 -2.833    

Slack (VIOLATED) :        -2.807ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 1.877ns (83.495%)  route 0.371ns (16.505%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.538ns (routing 0.909ns, distribution 1.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.538     4.290    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y92 FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y92 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.658     4.948 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.371     5.319    led_o[5]
    M22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.219     6.538 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     6.538    led_pins[5]
    M22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 -2.807    

Slack (VIOLATED) :        -2.783ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.860ns (83.972%)  route 0.355ns (16.028%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.547ns (routing 0.909ns, distribution 1.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.547     4.299    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y93 FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y93 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.649     4.948 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.355     5.303    led_o[2]
    P20                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     6.514 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     6.514    led_pins[2]
    P20                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                 -2.783    

Slack (VIOLATED) :        -2.775ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.838ns (83.165%)  route 0.372ns (16.835%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.545ns (routing 0.909ns, distribution 1.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.545     4.297    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y91 FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y91 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.620     4.917 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.372     5.289    led_o[4]
    N22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.218     6.507 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     6.507    led_pins[4]
    N22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                 -2.775    

Slack (VIOLATED) :        -2.769ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Max at Slow Process Corner
  Requirement:            5.161ns  (clk_tx_virtual rise@5.161ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 1.837ns (83.387%)  route 0.366ns (16.613%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.250ns
  Clock Path Skew:        -4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.161 - 5.161 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      2.545ns (routing 0.909ns, distribution 1.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.266 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403     1.669    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.752 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         2.545     4.297    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y94 FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y94 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.626     4.923 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.366     5.289    led_o[3]
    P21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     6.500 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     6.500    led_pins[3]
    P21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      5.161     5.161 r  
                         ideal clock network latency
                                                      0.000     5.161    
                         clock pessimism              0.000     5.161    
                         clock uncertainty           -0.180     4.981    
                         output delay                -1.250     3.731    
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                 -2.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.569ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.813ns (83.300%)  route 0.163ns (16.700%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.131ns (routing 0.435ns, distribution 0.696ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.131     2.272    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y91 FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y91 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.247     2.519 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.163     2.682    led_o[4]
    N22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.566     3.248 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     3.248    led_pins[4]
    N22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.577ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.828ns (83.799%)  route 0.160ns (16.201%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.128ns (routing 0.435ns, distribution 0.693ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.128     2.269    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y94 FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y94 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.268     2.537 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.160     2.697    led_o[3]
    P21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.560     3.257 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     3.257    led_pins[3]
    P21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.838ns (84.312%)  route 0.156ns (15.688%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.129ns (routing 0.435ns, distribution 0.694ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.129     2.270    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y93 FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y93 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.279     2.549 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.156     2.705    led_o[2]
    P20                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.559     3.265 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     3.265    led_pins[2]
    P20                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.590ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.839ns (83.735%)  route 0.163ns (16.265%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.126ns (routing 0.435ns, distribution 0.691ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.126     2.267    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y92 FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y92 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.272     2.539 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.163     2.702    led_o[5]
    M22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.567     3.270 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     3.270    led_pins[5]
    M22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.638ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.855ns (83.817%)  route 0.165ns (16.183%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.157ns (routing 0.435ns, distribution 0.722ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.157     2.298    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y64 FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y64 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.276     2.574 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.165     2.739    led_o[1]
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.579     3.318 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     3.318    led_pins[1]
    H23                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.648ns  (arrival time - required time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            txd_pin
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.879ns (84.934%)  route 0.156ns (15.066%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.151ns (routing 0.435ns, distribution 0.716ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.151     2.292    lb_ctl_i0/clk_tx
    BITSLICE_RX_TX_X1Y54 FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y54 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.279     2.571 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.156     2.727    txd_o
    G25                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.600     3.328 r  OBUF_txd/O
                         net (fo=0)                   0.000     3.328    txd_pin
    G25                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.657ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.877ns (84.246%)  route 0.164ns (15.754%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.154ns (routing 0.435ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.154     2.295    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y46 FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y46 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.275     2.570 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.164     2.734    led_o[0]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     3.336 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     3.336    led_pins[0]
    AP8                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.657ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.881ns (84.787%)  route 0.158ns (15.213%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.157ns (routing 0.435ns, distribution 0.722ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.157     2.298    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y88 FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y88 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.255     2.553 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.158     2.711    led_o[6]
    R23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.626     3.337 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     3.337    led_pins[6]
    R23                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.667ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@2.580ns period=5.161ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_tx_virtual  {rise@0.000ns fall@2.580ns period=5.161ns})
  Path Group:             clk_tx_virtual
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_tx_virtual rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.882ns (84.566%)  route 0.161ns (15.434%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -2.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Source):      1.162ns (routing 0.435ns, distribution 0.727ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.948 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166     1.114    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.141 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=151, routed)         1.162     2.303    samp_gen_i0/clk_tx
    BITSLICE_RX_TX_X1Y89 FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y89 FDRE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.264     2.567 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.161     2.728    led_o[7]
    P23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.618     3.347 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     3.347    led_pins[7]
    P23                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_virtual rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -0.500    -0.320    
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  3.667    





