$date
	Tue May 22 15:04:45 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_led7seg $end
$var wire 1 ! B $end
$var wire 1 " G $end
$var wire 1 # F $end
$var wire 1 $ E $end
$var wire 1 % D $end
$var wire 1 & C $end
$var wire 1 ' A $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module ma1 $end
$var wire 1 ' A $end
$var wire 1 ! B $end
$var wire 1 & C $end
$var wire 1 % D $end
$var wire 1 $ E $end
$var wire 1 # F $end
$var wire 1 " G $end
$var wire 1 * Y $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
0(
0'
1&
0%
0$
0#
1"
0!
$end
#10
0&
1'
1%
1#
1$
1(
#20
0"
0'
0%
1)
0$
0(
#30
1$
1(
#40
1&
1"
0#
0)
0$
0(
#50
