(S (NP (NP (DT The) (VBG increasing) (NN complexity)) (CC and) (NP (NP (DT the) (JJ short) (NN life) (NNS cycles)) (PP (IN of) (NP (VBN embedded) (NNS systems))))) (VP (VBP are) (VP (VBG pushing) (NP (NP (DT the) (JJ current) (NML (NN system) (HYPH -) (IN on) (HYPH -) (NN chip)) (NNS designs)) (PP (IN towards) (NP (NP (DT a) (JJ rapid) (VBG increasing)) (PP (IN on) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (JJ programmable) (NN processing) (NNS units)))))))) (, ,) (PP (IN while) (S (VP (VBG decreasing) (NP (DT the) (NN gate) (NN count)) (PP (IN for) (NP (NN custom) (NN logic)))))))) (. .))
(S (PP (VBG Considering) (NP (DT this) (NN trend))) (, ,) (NP (DT this) (NN work)) (VP (VBZ proposes) (S (NP (DT a) (NN test) (NN planning) (NN method)) (ADJP (JJ capable) (PP (IN of) (S (VP (VBG reusing) (NP (NP (NP (JJ available) (NNS processors)) (PP (IN as) (NP (NN test) (NNS sources) (CC and) (NNS sinks)))) (, ,) (CC and) (NP (NP (DT the) (NML (PP (IN on) (HYPH -) (NP (NN chip)))) (NN network)) (PP (IN as) (NP (DT the) (NN test) (NN access) (NN mechanism))))))))))) (. .))
(S (NP (JJ Experimental) (NNS results)) (VP (VBP are) (VP (VBN based) (PP (PP (IN on) (NP (NNP ITC) (CD '02) (NNS benchmarks))) (CC and) (PP (IN on) (NP (NP (CD two) (JJ open) (NN core) (NNS processors)) (ADJP (JJ compliant) (PP (IN with) (NP (NNP MIPS) (CC and) (NNP SPARC)))))) (NP (NN instruction) (NN set))))) (. .))
(S (NP (DT The) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (NP (NP (NP (DT the) (JJ cooperative) (NN use)) (PP (IN of) (NP (CC both) (DT the) (NML (IN on) (HYPH -) (NN chip)) (NN network)))) (CC and) (NP (DT the) (VBN embedded) (NNS processors))) (VP (MD can) (VP (VP (VB increase) (NP (DT the) (NN test) (NN parallelism))) (CC and) (VP (VB reduce) (NP (DT the) (NN test) (NN time)) (PP (IN without) (NP (NP (JJ additional) (NN cost)) (PP (IN in) (NP (NN area) (CC and) (NNS pins))))))))))) (. .))
