# RISC-V-PipelinedProcessor
This is the simulation of a RISC-V Pipelined Processor in Verilog on Xilinx ISE Design Suite 14.5.  
This project was aimed at gaining deeper understanding of simulating and verifying complex hardware designs using simulation tools like Xilinx ISE Design Suite.
# Current Progress
Stage 1 Completed  
Stage 2 Completed  
Stage 3 Completed  
Stage 4 Completd  
Stage 5 Completed 
Integration of all stages into a single top module in progress...
