STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Fri Jan 28 02:48:19 2022";
   Source "Minimal STIL for design `async_fifo'";
   History {
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "ABC Tool"  *}
      Ann {*      Collapsed Stuck Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       4441 *}
      Ann {*   detected_by_simulation         DS      (2795) *}
      Ann {*   detected_by_implication        DI      (1646) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD         17 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-blocked           UB         (4) *}
      Ann {*   undetectable-redundant         UR         (4) *}
      Ann {* ATPG untestable                  AU        748 *}
      Ann {*   atpg_untestable-not_detected   AN       (748) *}
      Ann {* Not detected                     ND          3 *}
      Ann {*   not-controlled                 NC         (3) *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              5209 *}
      Ann {* test coverage                            85.54% *}
      Ann {* fault coverage                           85.26% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          48 *}
      Ann {*     #basic_scan patterns                    47 *}
      Ann {*     #fast_sequential patterns                1 *}
      Ann {*          # 2-cycle patterns                  1 *}
      Ann {*          # 1-load patterns                   1 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift_clock refclock shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift_clock refclock shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           0 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   }
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "test_si_1";
      ScanOut "test_so_1";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 153;
      ScanIn "test_si_2";
      ScanOut "test_so_2";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" 
      "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" 
      "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" 
      "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 24;
      ScanIn "test_si_3";
      ScanOut "test_so_3";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" 
      "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" 
      "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
}
UserKeywords ClockStructures;
PatternBurst "TM1_occ_bypass" {
   MacroDefs "TM1_occ_bypass";
   Procedures "TM1_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM1_occ_bypass" {
   PatternBurst "TM1_occ_bypass";
}
ClockStructures {
   PLLStructures "__default_PLL__" {
      Clocks {
         "wclk" Reference;
         "rclk" Reference;
      }
   }
}
Procedures "TM1_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; "wclk"=P; "rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; "wclk"=P; "rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; "wclk"=P; "rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; "wclk"=P; "rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=0; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=0; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM1_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
}
MacroDefs "TM1_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=0; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=0; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=00110011; "test_si_1"=00110011; "test_si_2"=001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; 
      "test_si_3"=001100110011001100110011; }
   Call "multiclock_capture" { 
      "_pi"=10010100010P011011P00101010111000110011; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHH; "test_so_1"=LLHHLLHH; "test_so_2"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHL; 
      "test_so_3"=LLHHLLHHLLHHLLHHLLHHLLHH; "test_si"=00000010; "test_si_1"=10110110; 
      "test_si_2"=111111011111111111111111111111111111111101111111111111111111111110111101011111111111111111111111111111111111111111111111111111111111111111111111110110010; 
      "test_si_3"=101111101001010111110110; }
   Call "multiclock_capture" { 
      "_pi"=10101000101P011000P0101010111P0P0110001; "_po"=HHLHHHLHHHHLHLHHHH; }
   "pattern 2": Call "load_unload" { 
      "test_so"=LLLLLLHL; "test_so_1"=HLHHLHHL; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=LHLLLLLLLLLLLLHXHXHXHXLX; "test_si"=01010101; "test_si_1"=00001111; 
      "test_si_2"=001101110000100000101010101111011011101010110101111000100001011010101010101110101010101010010101001010101011010110011101001010110001001010101010100010101; 
      "test_si_3"=111111111011101010100101; }
   Call "multiclock_capture" { 
      "_pi"=11000100001P01P000P01010001101P00110111; "_po"=LLHLLLHLLLHHHLHLLH; }
   "pattern 3": Call "load_unload" { 
      "test_so"=LHLHLHLH; "test_so_1"=LLLLHHHH; "test_so_2"=HLLLLHHHHLHLLHXXLLHLHLHLHLLLHLHLHLHHHLHLHLHHLHLHHHHLLLHLLLLHLHHLHLHLHLHLHLHHHLHLHLHLHLHLHLLHLHLHLLHLHLHLHLHHLHLHHLLHHHLHLLHLHLHHLLLHLLHLHLHLHLHLLLLHXHXHX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=01000110; "test_si_1"=11001011; 
      "test_si_2"=011100111000010101001101011011111010010001011100101011100011001100101101101001111101111011110001010011101101111110101110010011100111111001111111011100100; 
      "test_si_3"=001010100110000001110001; }
   Call "multiclock_capture" { 
      "_pi"=10011110011P101000P00001001111PP0110000; "_po"=LLLLLHLLLHHHHLHHLL; }
   "pattern 4": Call "load_unload" { 
      "test_so"=LHLLLHHL; "test_so_1"=HHLLHLHH; "test_so_2"=LLLLLLLLLLLLHHXXLHLLHHLHLHHLHHHHHLHLLHLLLHLHHHLLHLHLHHHLLLHHLLHHLLHLHHLHHLHLLHHHHLLHLLLLHHHHLLLHLHLLHHHLHHLHHHHHHLHLHHHLLHLLHHHLLHHHHHHLLHHHHHHHHLHLXHXLX; 
      "test_so_3"=LHLLHLLLLHHHLHLXHXHXLXHX; "test_si"=11001011; "test_si_1"=01000101; 
      "test_si_2"=011000111010110110111101000000001100110110001001101111011101110111111111100101111010000111011101000101000011000101100100011110011111101000010011011011000; 
      "test_si_3"=011110011110010001100110; }
   Call "multiclock_capture" { 
      "_pi"=11111101000P011001P11110110101PP0110111; "_po"=HLLHLLLLLLLLLHHLLL; }
   "pattern 5": Call "load_unload" { 
      "test_so"=HHLLHLHH; "test_so_1"=LHLLLHLH; "test_so_2"=HHLLLHLLLLLLHHXXHLHHHHLHLLLLLLLLHHLLHHLHHLLLHLLHHLHHHHLHHHLHHHLHHHHHHHHHHLLHLHHHLHHLHHHHHHLHHHLHLLLHLHLLLLHHLLLHLHHLLHLLLHHHHLLHHHHHHLHLLLLHLLHHHLHHXLXLX; 
      "test_so_3"=HHLLLLLLLLLLLLLXHXLXHXLX; "test_si"=10010111; "test_si_1"=10001110; 
      "test_si_2"=110100110110111010011110001001000110010001000000010101000010111010111100110010111101001010101110111111110001100011110010101111001111110101001001100011100; 
      "test_si_3"=110100110101111010111001; }
   Call "multiclock_capture" { 
      "_pi"=11010000010P00P000P00000000101P00110011; "_po"=HLHHHHHHHHHHHHLHHH; }
   "pattern 6": Call "load_unload" { 
      "test_so"=HLLHLHHH; "test_so_1"=HLLLHHHL; "test_so_2"=LHLLLLHHHLLLHHXXHLLHHHHLLLHLLHLLLHHLLHLLLHLLLLLLLHLHLHLLLLHLHHHLHLHHHHLLHHLLHLHHHHLHLLHLLLLLLLLLHHHHHHHHLLLHHLLLHHHHLLHLHLHHHHLLHHHHHHLHLHLLHLLHLHHHXHXLX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=11101100; "test_si_1"=11011011; 
      "test_si_2"=001100010100100011010100111011100010100010001111010101001000000101110010001000001110111011111101111100111001011111001101111110100010101111001001110101100; 
      "test_si_3"=000010010010011101010100; }
   Call "multiclock_capture" { 
      "_pi"=11011001001P001000P10000000101PP0110110; "_po"=HLLLHLHLHHHHHHLHLL; }
   "pattern 7": Call "load_unload" { 
      "test_so"=HHHLHHLL; "test_so_1"=HHLHHLHH; "test_so_2"=LLHLLLLHHLLLLHXXHHLHLHLLHHHLHHHLLLHLHLLLHLLLHHHHLHLHLHLLHLLLLLLHLHHHLLHLLLHLLLLLHHHLHHHLHHHHHHLHHHHHLLHHHLLHLHHHHHLLHHLHLLLLLLLHLLHLHLHHHHLLHLLHLLLLXHXLX; 
      "test_so_3"=LHLHLHHHLLHLHLHXHXHXHXLX; "test_si"=01011011; "test_si_1"=10010011; 
      "test_si_2"=011001000011010001101010101101100111010010100111111010100110001010111010000010010011000110111100111110011100101110100110100100000011010101100100111100001; 
      "test_si_3"=010101101000101101011101; }
   Call "multiclock_capture" { 
      "_pi"=11101101101P11P010P10001101011000110011; "_po"=LHHHLHLLHLLLLLLHLL; }
   "pattern 8": Call "load_unload" { 
      "test_so"=LHLHHLHH; "test_so_1"=HLLHLLHH; "test_so_2"=LHHLLHLLLLHHLHLLLHHLHLHLHLHHLHHLLHHHLHLLHLHLLHHHHHHLHLHLLHHLLLHLHLHHHLHLLLLLHLLHLLHHLLLHHLHHHHLLHHHHHLLHHHLLHLHHHLHLLHHLHLLHLLLLLLHHLHLHLHHLLHLLHHHHLLLLH; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=11110011; "test_si_1"=01110011; 
      "test_si_2"=010100000110101111101110011001001111000000101100010010111100011000110010111111011111001011111011111110111111111011110111111101101111111000000101010100001; 
      "test_si_3"=010001100000000000001111; }
   Call "multiclock_capture" { 
      "_pi"=11100000010P001000P00100000101PP0110010; "_po"=LLLHHHLHLLLLLHLLLL; }
   "pattern 9": Call "load_unload" { 
      "test_so"=HHHHLLHH; "test_so_1"=LHHHLLHH; "test_so_2"=LLLHLLLLHLHLLHXXHHHLHHHLLHHLLHLLHHHHLLLLLLHLHHLLLHLLHLHHHHLLLHHLLLHHLLHLHHHHHHLHHHHHLLHLHHHHHLHHHHHHHLHHHHHHHHHLHHHHLHHHHHHHLHHLHHHHHHHLLLLLLHLLHHLLXLXHX; 
      "test_so_3"=HHLLLLLLLLLLHLLXLXLXHXHX; "test_si"=11100011; "test_si_1"=11100111; 
      "test_si_2"=101000001000000000110111101100100010100001010110101001010010001111001001001001101110100101011000000001111000110000100011000110111000011101110111110011000; 
      "test_si_3"=111101110100000100001011; }
   Call "multiclock_capture" { 
      "_pi"=10011110000P011001P00011000101P00110001; "_po"=LLLLLLLHHLLLHHHHHH; }
   "pattern 10": Call "load_unload" { 
      "test_so"=HHHLLLHH; "test_so_1"=HHHLLHHH; "test_so_2"=LLHHLLLHLLHLLHHHLLHHLHHHHLHHLLHLLLHLHLLLLHLHLHHLHLHLLHLHLLHLLLHHHHLLHLLHLLHLLHHLHHHLHLLHLHLHHLLLLLLLLHHHHLLLHHLLLLHLLLHHLLLHHLHHLLLHHLLLLHHHLHHHLLLHLLHLH; 
      "test_so_3"=HHHHLHHHLHLLLLLHLLLLHLHH; "test_si"=11000111; "test_si_1"=11001111; 
      "test_si_2"=010110100110011010011011000110010001110001101011010100100101000100101110010100110011010011101100010010100110111101011001010011010100001101111010010111100; 
      "test_si_3"=100010000000100101101010; }
   Call "multiclock_capture" { 
      "_pi"=10111100101P00P011P11000111001P00110100; "_po"=LLHHHLHLHHHHLHLHLH; }
   "pattern 11": Call "load_unload" { 
      "test_so"=HLLLHHHH; "test_so_1"=HHLLHHHH; "test_so_2"=HLHHLHLLHHLLHHXXLLHHLHHLLLHHLLHLLLHHHLLLHHLHLHHLHLHLLHLLHLHLLLHLLHLHHHLLHLHLLHHLLHHLHLLHHHLHHLLLHLLHLHLLHHLHHHHLHLHHLLHLHLLHHLHLHLLLLHHLHHHHLHLLHLHHXHXLX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=11001010; "test_si_1"=01001001; 
      "test_si_2"=001000011100110000010110111100110101010010011010000101110111111011111000101011001101000001011001101100101110110000011000000001011111010110100111011100100; 
      "test_si_3"=110111010010110010001000; }
   Call "multiclock_capture" { 
      "_pi"=11101100100P111001P00010000101PP0110111; "_po"=HLHLHHLHLLLLLHLLLH; }
   "pattern 12": Call "load_unload" { 
      "test_so"=HHLLHLHL; "test_so_1"=LHLLHLLH; "test_so_2"=LHHLLLHLLLHLHHXXLLLHLHHLHHHHLLHHLHLHLHLLHLLHHLHLLLLHLHHHLHHHHHHLHHHHHLLLHLHLHHLLHHLHLLLLLHLHHLLHHLHHLLHLHHHLHHLLLLLLHLLLLLLLLHLHHHHHLHLHHLHLLHHHLLLLXHXLX; 
      "test_so_3"=HHLLLLLLLLLLLLLXLXLXLXLX; "test_si"=11010110; "test_si_1"=01000100; 
      "test_si_2"=110110101100110110010000010001101101111101100010011101010110100100110010001100111010001011000011010011100010110101111000101100100110111010111111010001000; 
      "test_si_3"=000101001101111111110010; }
   Call "multiclock_capture" { 
      "_pi"=11110000001P101000P00000001111PP0110000; "_po"=HLHLHHHHHHLHHHLLHL; }
   "pattern 13": Call "load_unload" { 
      "test_so"=HHLHLHHL; "test_so_1"=LHLLLHLL; "test_so_2"=LLLLLLLLLLLLHHXXHLLHLLLLLHLLLHHLHHLHHHHHLHHLLLHLLHHHLHLHLHHLHLLHLLHHLLHLLLHHLLHHHLHLLLHLHHLLLLHHHLLLLLLLLLHLHHLHLHHHHLLLHLHHLLHLLHHLHHHLHLHHHHHHHLHLXLXLX; 
      "test_so_3"=LHHHLHHLHHLHLLHXHXHXLXLX; "test_si"=10101011; "test_si_1"=00001010; 
      "test_si_2"=101000110000100000001000101000110001100001110001111110100011010001001001111101100101000110100001111001110001011000111100000110011111011111011111100011000; 
      "test_si_3"=011010001000100001010100; }
   Call "multiclock_capture" { 
      "_pi"=10011110110P011001P11111111101P00110100; "_po"=LLHLLLHHLHHHHHHLHL; }
   "pattern 14": Call "load_unload" { 
      "test_so"=HLHLHLHH; "test_so_1"=LLLLHLHL; "test_so_2"=LHLLLLHHHLHLLHLLLLLLHLLLHLHLLLHHLLLHHLLLLHHHLLLHHHHHHLHLLLHHLHLLLHLLHLLHHHHHLHHLLHLHLLLHHHHHHHHHHHHLLHHHLLLHLHHLLLHHHHLLLLLHHLLHHHHHLHHHHHLHHHHHLLLHHLLLL; 
      "test_so_3"=LHHLHLLLHLLLHLLLLHLHLHLL; "test_si"=10010100; "test_si_1"=11000011; 
      "test_si_2"=110011010000001110011111011011100101011000010111110000111000110001001010110000010000010000111111111001010001000010101011101100100110111100000011001101101; 
      "test_si_3"=000111000111100001100101; }
   Call "multiclock_capture" { 
      "_pi"=10101101111P111010P10100100101PP0110000; "_po"=LLHLLLLHLLLLLHLHHL; }
   "pattern 15": Call "load_unload" { 
      "test_so"=LLHLHLLL; "test_so_1"=HLLLLHHL; "test_so_2"=HLLHHLHLLLLLLHXXLLHHHHHLHHLHHHLLHLHLHHLLLLHLHHHHHLLLLHHHLLLHHLLLHLLHLHLHHLLLLLHLLLLLHLLLLHHHHHHHHHLLHLHLLLHLLLLHLHLHLHHHLHHLLHLLHHLHHHHLLLLLLHHLLHHLXHXHX; 
      "test_so_3"=LLHHHLLLHHHHLLLXHXLXHXHX; "test_si"=00101001; "test_si_1"=10000011; 
      "test_si_2"=100101000010000110001111101101110110101101001011001000011010011011100111001000001101000100011111001100101000100000010101110110010111011110000001011010001; 
      "test_si_3"=001110111000001100010011; }
   Call "multiclock_capture" { 
      "_pi"=11100010100P101000P00000000101PP0110100; "_po"=LLLHLLLLLLHLLLHHHL; }
   "pattern 16": Call "load_unload" { 
      "test_so"=LLHLHLLH; "test_so_1"=HLLLLLHH; "test_so_2"=HHLHLHLLHLLLLHXXHLLLHHHHHLHHLHHHLHHLHLHHLHLLHLHHLLHLLLLHHLHLLHHLHHHLLHHHLLLLLLLLHHLHLLLHLLLHHHHHLLHHLLHLHLLLHLLLLLLHLHLHHHLHHLLHLHHHLHHHHLLLLLLHHLHHXLXHX; 
      "test_so_3"=LHLLHLHHHLLHLLHXLXHXLXHX; "test_si"=00010001; "test_si_1"=01010011; 
      "test_si_2"=101001010000011100011100101001001110111101001010111011100001010110011100010101010010001011100000010011101101111110111110100100100110111110101100100010111; 
      "test_si_3"=111110000000101000110100; }
   Call "multiclock_capture" { 
      "_pi"=10101111100P101000P00010000101PP0110101; "_po"=LLHLLLLHHLHLHLHLHH; }
   "pattern 17": Call "load_unload" { 
      "test_so"=LLLHLLLH; "test_so_1"=LHLHLLHH; "test_so_2"=HHHLLHLHHLHLHHXXLLLHHHLLHLHLLHLLHHHLHHHHLHLLHLHLHHHLHHHLLLLLHLLLHLLHHHLLLHLHLHLHLLHLLLHLHHHLLLLLLHLLHHHLHHLHHHHHHLHHHHHLHLLHLLHLLHHLHHHHHLHLHHLLHHLHXHXHX; 
      "test_so_3"=HHLLLLHLLLLHHLLXLXHXHXLX; "test_si"=01100001; "test_si_1"=01110001; 
      "test_si_2"=110101011000100011010101001011011010110100001010100010010000000001100000001011110101101101011111101100001011010011101011001101111010001111111010100110110; 
      "test_si_3"=010111011010000001011111; }
   Call "multiclock_capture" { 
      "_pi"=11010011000P101001P00000000111PP0110001; "_po"=LLLLLLLLLLLLLLLLHL; }
   "pattern 18": Call "load_unload" { 
      "test_so"=LHHLLLLH; "test_so_1"=LHHHLLLH; "test_so_2"=LLLLLLLLLLLLLHXXHHLHLHLHLLHLHHLHHLHLHHLHLLLLHLHLLLLLLLLLLLLLLLLLLHHLLLLLLLHLHHHHLHLHHLHHLHLHHHHHHLHHLLLLHLHHLHLLHHHLHLHHLLHHLHHHHLHLLLHHHHHHHLHLLLLHXHXLX; 
      "test_so_3"=HHLLHHLHHLHHLLLXHXHXHXHX; "test_si"=01000110; "test_si_1"=11100110; 
      "test_si_2"=101101100000010011101010110101001001011001000101100001001111111111110000010101110110110100101111000110001101101001110101110110111001000100111101001001101; 
      "test_si_3"=110110001010011100110111; }
   Call "multiclock_capture" { 
      "_pi"=10100100110P011001P01000000101P00110000; "_po"=HLLLLHHHHHHHHLLHHH; }
   "pattern 19": Call "load_unload" { 
      "test_so"=LHLLLHHL; "test_so_1"=HHHLLHHL; "test_so_2"=HLHHLHHLHLLLHHLHHHHLHLHLHHLHLHLLHLLHLHHLLLLLLLHLHLLLLHLLHHHHHHHHHHHHLLLLLHLHLHHHLHHLHHLHLLHLHHHHLLLHHLLLHHLHHLHLLHHHLHLHHHLHHLHHHLLHLLLHLLHHHHLHLLLLHHLHL; 
      "test_so_3"=HHLHHLLLHLHLLHHHLLHHLHHH; "test_si"=10001110; "test_si_1"=01001011; 
      "test_si_2"=011001101000101000110101101010111100101110100010000000101001011111111000111010110111011000010111000011000110110101111010011011011111111111011110100100011; 
      "test_si_3"=100100100001100001001111; }
   Call "multiclock_capture" { 
      "_pi"=11111100011P101000P00000000111PP0110100; "_po"=LLHLLHHHHHHHHHLLLH; }
   "pattern 20": Call "load_unload" { 
      "test_so"=HLLLHHHL; "test_so_1"=LHLLHLHH; "test_so_2"=LLLLLLLLLLLLLHXXLLHHLHLHHLHLHLHHLLLLLLLLHLHLLLHLLLLLLLHLHLLHLHHHHHHHHLLLHHHLHLHHLHHHLHHLLLLHLHHHLLLLHHLLLHHLHHLHLHHHHLHLLHHLHHLHHHHHHHHHHHLHHHHLLHHLXLXHX; 
      "test_so_3"=LHLLLHHLLLHLLHLXHXLXHXHX; "test_si"=10011101; "test_si_1"=10010011; 
      "test_si_2"=110001110000011111011010010101010010010110010001000111010000101111111100101101011111101100001011010001100011011011111101001101101010010000101111001001010; 
      "test_si_3"=011001011011001100011001; }
   Call "multiclock_capture" { 
      "_pi"=10011100110P101001P10101110111PP0110110; "_po"=LLLLLHLHHHLLLHHHHL; }
   "pattern 21": Call "load_unload" { 
      "test_so"=HLLHHHLH; "test_so_1"=HLLHLLHH; "test_so_2"=LLLLLLLLLLLLHHXXHHLHHLHLLHHHLHLHLLHLLHLHHLLHLLLHLLLHHHLHLLLLHLHHHHHHHHLLHLHHLHLHHHHHHLHHLLLLHLHHLHLLLHHLLLHHLHHLHHHHHHLHLLHHLHHLHLHLLHLLLLHLHHHHHHLLXLXLX; 
      "test_so_3"=HHLLLHLHHHLLLHHXLXHXLXHX; "test_si"=00111101; "test_si_1"=10100101; 
      "test_si_2"=100001111110100101101101111010100101001001001000011000001000010101000010110110101111110110000101001000110101101110111110100110110101001001010111000111000; 
      "test_si_3"=100010011001101001101110; }
   Call "multiclock_capture" { 
      "_pi"=10110101101P001000P00000000111PP0110011; "_po"=LLHHHLHLLLLHLLLHHH; }
   "pattern 22": Call "load_unload" { 
      "test_so"=LLHHHHLH; "test_so_1"=HLHLLHLH; "test_so_2"=LLLLLLLLLLLLLHXXLLLLLLLLHHHLHLHLLHLHLLHLLHLLHLLLLHHLLLLLHLLLLHLHLHLLLLHLHHLHHLHLHHHHHHLHHLLLLHLHLLHLLLHHLHLHHLHHHLHHHHHLHLLHHLHHLHLHLLHLLHLHLHHHHLHHXLXLX; 
      "test_so_3"=LHLLHLHHHLLHHLLXHXLXHXLX; "test_si"=00111001; "test_si_1"=00011010; 
      "test_si_2"=100100000100010101101101010010100011001111111111000011100101010010010001111010001011010010101101100001101011011010101011011100110111110110000111110011101; 
      "test_si_3"=100111111100011011001001; }
   Call "multiclock_capture" { 
      "_pi"=11110111000P101001P11011111101P00110110; "_po"=HLLLHHHHHHHHHLLLHH; }
   "pattern 23": Call "load_unload" { 
      "test_so"=LLHHHLLH; "test_so_1"=LLLHHLHL; "test_so_2"=LLLHLLLLHLHLHHHHLHHLHHLHLHLLHLHLLLHHLLHHHHHHHHHHLLLLHHHLLHLHLHLLHLLHLLLHHHHLHLLLHLHHLHLLHLHLHHLHHLLLLHHLHLHHLHHLHLHLHLHHLHHHLLHHLHHHHHLHHHHHHLHHHLHHHHHHH; 
      "test_so_3"=HLLHHHHHHHLLLHHLHHLLHLLH; "test_si"=00110001; "test_si_1"=11100011; 
      "test_si_2"=101101000101100101101101111111111100001110101010111110010011110000100110001100011001000011111001110101000100000010100001000001110110101001101111000011110; 
      "test_si_3"=111100101110011111001000; }
   Call "multiclock_capture" { 
      "_pi"=11111010010P101000P010001001010P0110000; "_po"=HHLLHHHHHHHHHLHHHH; }
   "pattern 24": Call "load_unload" { 
      "test_so"=LLHHLLLH; "test_so_1"=HHHLLLHH; "test_so_2"=HLHHLHLLLHLHHLLHLHHLHHLHHHHHHHHHHHLLLLHHHLHLHLHLHHHHHLLHLLHHHHLLLLHLLHHLLLHHLLLHHLLHLLLLHHHHHLLHHHLHLHLLLHLLLLLLHLHLLLLHLLLLLHHHLHHLHLHLLHHLHHHHLLLLHHHHL; 
      "test_so_3"=HHHHLLHLHHHLHLHLHHLLLHLH; "test_si"=00100001; "test_si_1"=00010001; 
      "test_si_2"=110001100000010101101101001100100011101100000000010000101100100001111101100111010000001011010011111111010111101100100100011111011110000101011011101010100; 
      "test_si_3"=001010111100000100101000; }
   Call "multiclock_capture" { 
      "_pi"=11100000110P001000P10111111101P00110111; "_po"=LLLLLLLLLLLLLLHLHL; }
   "pattern 25": Call "load_unload" { 
      "test_so"=LLHLLLLH; "test_so_1"=LLLHLLLH; "test_so_2"=HLHHLHHLHLHLHHHLLHHLHHLHLLHHLLHLLLHHHLHHHHHHHHLHLHLLLLHLHHLLHLLLLHHHHHLHHLLHHHLHLLLLLLHLHHLHLLHHHHHHHHLHLHHHHLHHLLHLLHLLLHHHHHLHHHHLLLLHLHLHHLHHHLHHHHLLH; 
      "test_so_3"=LLHLHLHHHHLLLLLHLLHLHLLL; "test_si"=01000100; "test_si_1"=10100100; 
      "test_si_2"=100100101110110000100000010110010001110100111101001000010110010011111110000011101100000101101001111111101011110111010010011111100111000000101101001010101; 
      "test_si_3"=000101001111000011100000; }
   Call "multiclock_capture" { 
      "_pi"=11000001100P101001P11111110101PP0110011; "_po"=LLLHHLLLLLHLLLLHHL; }
   "pattern 26": Call "load_unload" { 
      "test_so"=LHLLLHLL; "test_so_1"=HLHLLHLL; "test_so_2"=LHLHLLHHLLHLHHXXLLHLLLLLLHLHHLLHLLLHHHLHLLHHHHLHLLHLLLLHLHHLLHLLHHHHHHHLLLLLHHHLHHLLLLLHLHHLHLLHLHHHHHHHHLHHHHLHHHLHLLHLLHHHHHHLLHHHLLLLLLHLHHLHLLLHXHXHX; 
      "test_so_3"=LHLHLLLHLLLLLLLXHXLXLXLX; "test_si"=01001011; "test_si_1"=10011110; 
      "test_si_2"=010010110111111111011111100100111101010011110001011011100110010000010001010000100010101011011011001010000000010111011101010000010110110000111010101101110; 
      "test_si_3"=101001111111001111100000; }
   Call "multiclock_capture" { 
      "_pi"=10010111010P101000P101000100010P0110010; "_po"=LHLHHHHHHHLHHLHHLH; }
   "pattern 27": Call "load_unload" { 
      "test_so"=LHLLHLHH; "test_so_1"=HLLHHHHL; "test_so_2"=LHLLHLHHLHHHHHHHHHLHHHHHHLLHLLHHHHLHLHLLHHHHLLLHLHHLHHHLLHHLLHLLLLLHLLLHLHLLLLHLLLHLHLHLHHLHHLHHLLHLHLLLLLLLLHLHHHLHHHLHLHLLLLLHLHHLHHLLLLHHHLHLHLHHLHHHL; 
      "test_so_3"=LHLLLLLLLLLLLLHHHLLHLLLL; "test_si"=10010010; "test_si_1"=00111101; 
      "test_si_2"=011001010110111101000000100010010010000010111000001101110111001000001000001000010101010100101101110101000100001011101110101000001011011001011101001111001; 
      "test_si_3"=010011001101011111010000; }
   Call "multiclock_capture" { 
      "_pi"=10101110100P101000P11101111101P00110101; "_po"=HLLHHLLLLLHLLHLLLL; }
   "pattern 28": Call "load_unload" { 
      "test_so"=HLLHLLHL; "test_so_1"=LLHHHHLH; "test_so_2"=HHHLLHLHHLLLHHLLLHLLLLLLHLLLHLLHLLHLLLLLHLHHHLLLLLHHLHHHHHHHLHHHLLLLHLLLLLHLLLLHLHLHLHLHLLHLHHLHHHLHLHLLLHLLLLHLHHHLHHHLHLHLLLLLHLHHLHHLLHLHHHLHHHLHHLHHL; 
      "test_so_3"=LHLLHHLLHHLHLHHHHHLHLLLL; "test_si"=11100100; "test_si_1"=00101110; 
      "test_si_2"=010100100110111010111011011110110010111101110011011001010110111101101010110101010010000001111001011111010011101000000000011011100100111111000010110011111; 
      "test_si_3"=001101110011001000100100; }
   Call "multiclock_capture" { 
      "_pi"=11001001010P001001P00000000111P00110001; "_po"=LLLHHLLLLLLLLHHLLL; }
   "pattern 29": Call "load_unload" { 
      "test_so"=HHHLLHLL; "test_so_1"=LLHLHHHL; "test_so_2"=LLLLLLLLLLLLHHHHHLHHHLHHLHHHHLHHLLHLHHHHLHHHLLHHLHHLLHLHLHHLHHHHLHHLHLHLHHLHLHLHLLHLLLLLLHHHHLLHLHHHHHLHLLLLLLLLLLLLLLLLLHHLHHHLLHLLHHHHHHLLLLHLLHHHLHHHH; 
      "test_so_3"=LLHHLHHHLLHHLLHLLLHLLHLL; "test_si"=01001011; "test_si_1"=01011001; 
      "test_si_2"=101111000100110111011101111111010101011101111001111100100011011101110101001010101101000001111100001111100101110111111111011101110010011101100001100101111; 
      "test_si_3"=010011010011010010000001; }
   Call "multiclock_capture" { 
      "_pi"=10010010100P101001P11111111101P00110000; "_po"=HLLLHHHHHHHHHLLLHL; }
   "pattern 30": Call "load_unload" { 
      "test_so"=LHLLHLHH; "test_so_1"=LHLHHLLH; "test_so_2"=LHLHHHLLHLHLHHHLHHLHHHLHHHHHHHLHLHLHLHHHLHHHHLLHHHHHLLHLLLHHLHHHLHHHLHLHHHHHHHHHHHLHLLLLLHHHHHLLLLHHHHHLLHLHHHLHHHHHHHHHLHHHLHHHLLHLLHHHLHHLLLLHHLHLHHHHL; 
      "test_so_3"=LHLLHHLHLLHHLHLLHLLLLLLH; "test_si"=10010010; "test_si_1"=10110110; 
      "test_si_2"=011011111000110011101110111111100110101110111100011110011101101100111010000101010010100010111110010111110110111001010000011110110000000000110000010111011; 
      "test_si_3"=110110110001111100000010; }
   Call "multiclock_capture" { 
      "_pi"=10100101000P011000P11111111111P00110100; "_po"=HLHLLLLLLLLLLHLHLH; }
   "pattern 31": Call "load_unload" { 
      "test_so"=HLLHLLHL; "test_so_1"=HLHHLHHL; "test_so_2"=LLLLLLLLLLLLHHHHHHHHHHHHHHHHHHHLLHHLHLHHHLHHHHLLLHHHHLLHHHLHHLHHLLHHHLHLLLLHLHLHLLHLHLLLHLHHHHHLLHLHHHHHLHHLHHHLLHLHLLLLLHHHHLHHLLLLLLLLLLHHLLLLLLLHHLLHH; 
      "test_so_3"=HHLHHLHHLLLHHHHHLLLLLLHL; "test_si"=10100001; "test_si_1"=01101001; 
      "test_si_2"=110011010000101000110111111111110011010111011110011111000010110111011111100010101111101101011111101011110011011111101000011111010010100101011000110101110; 
      "test_si_3"=111101110111101101100000; }
   Call "multiclock_capture" { 
      "_pi"=11001110001P101000P0001010110P0P0110110; "_po"=LLHLLHHLHHHHHHHLHH; }
   "pattern 32": Call "load_unload" { 
      "test_so"=HLHLLLLH; "test_so_1"=LHHLHLLH; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=HHLLHLLHHLLLLHHXHXLXLXLX; "test_si"=01111011; "test_si_1"=01111001; 
      "test_si_2"=000001110011100010010011010101110100011000000110001011111001010011100010110001010001001100001110000110011001110011011111000101001011111110000111001111001; 
      "test_si_3"=001011110110100010000011; }
   Call "multiclock_capture" { 
      "_pi"=11101010001P011000P01010011001P00110011; "_po"=LHHHLLHHHLLLLLHLLL; }
   "pattern 33": Call "load_unload" { 
      "test_so"=LHHHHLHH; "test_so_1"=LHHHHLLH; "test_so_2"=HLLHLHHHLLLLLHHLHLLHLLHHLHLHLHHHLHLLLHHLLLLLLHHLLLHLHHHHHLLHLHLLHHHLLLHLHHLLLHLHLLLHLLHHLLLLHHHLLLLHHLLHHLLHHHLLHHLHHHHHLLLHLHLLHLHHHHHHHLLLLHHHLLLHHLHHH; 
      "test_so_3"=LLHLHHHHLHHLHLLLHLLLLLHH; "test_si"=11110110; "test_si_1"=11110110; 
      "test_si_2"=000111100110000011001001101010111010001101000011100101110000101011110001111000101100100101101110000011000111001100101111110010100101111100000011001100110; 
      "test_si_3"=011111010100011100001010; }
   Call "multiclock_capture" { 
      "_pi"=11010100011P001011P1010011111P0P0110001; "_po"=HLLHHHHLLHHHLHHHLL; }
   "pattern 34": Call "load_unload" { 
      "test_so"=HHHHLHHL; "test_so_1"=HHHLHHLL; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=HHHHHLHLHLLLHHHXLXLXLXLX; "test_si"=10010000; "test_si_1"=00010010; 
      "test_si_2"=001110110101100001110111100000100001011111100111001001000101000111011010001101001011011111101010000000001111101111001000011100010101000001000110001110000; 
      "test_si_3"=101101010101010111101011; }
   Call "multiclock_capture" { 
      "_pi"=11000010111P111001P00011100111P00110011; "_po"=HHLLHLLLLLLLLHHLLH; }
   "pattern 35": Call "load_unload" { 
      "test_so"=HLLHLLLL; "test_so_1"=LLLHLLHL; "test_so_2"=LLLLLLLLLLLLLHHHLHHHLHHHHLLLLLHLLLLHLHHHHHHLLHHHLLHLLHLLLHLHLLLHHHLHHLHLLLHHLHLLHLHHLHHHHHHLHLHLLLLLLLLLHHHHHLHHHHLLHLLLLHHHLLLHLHLHLLLLLHLLLHHLLLLHLLHLL; 
      "test_so_3"=HLHHLHLHLHLHLHLHHHHLHLHH; "test_si"=11011010; "test_si_1"=01011000; 
      "test_si_2"=011100010100101000101000000101101000110110110101011111011011110011001111000111110000100010101000110101101010000100111011101011001001011110100100011111101; 
      "test_si_3"=011001010100011101111001; }
   Call "multiclock_capture" { 
      "_pi"=11101111110P001010P01101011101P00110100; "_po"=HLLLHHLLLLHLHHHLLL; }
   "pattern 36": Call "load_unload" { 
      "test_so"=HLHHLHLL; "test_so_1"=LHLHHLLL; "test_so_2"=HHHLLLHLHLLHLHLLLHLHLLLLLLHLHHLHLLLHHLHHLHHLHLHLHHHHHLHHLHHHHLLHHLLHHHHLLLHHHHHLLLLHLLLHLHLHLLLHHLHLHHLHLHLLLLHLLHHHLHHHLHLHHLLHLLHLHHHHLHLLHLLLHHHHHHLHL; 
      "test_so_3"=LHHLLHLHLHLLLHHHLHHHHLLH; "test_si"=11001101; "test_si_1"=01001011; 
      "test_si_2"=111001010100100110000111000111001000000001011100100100011100101000000101010010100001011101001001111100100100110001000010010000100011010001010101100011110; 
      "test_si_3"=111001111100010101110101; }
   Call "multiclock_capture" { 
      "_pi"=10110101101P011011P100001011010P0110110; "_po"=HLLLHLLHHHLHLHHLHH; }
   "pattern 37": Call "load_unload" { 
      "test_so"=HHLLHHLH; "test_so_1"=HLLHLHHH; "test_so_2"=HHHLLHLHLHLLHLLHHLLLLHHHLLLHHHLLHLLLLLLLLHLHHHLLHLLHLLLHHHLLHLHLLLLLLHLHLHLLHLHLLLLHLHHHLHLLHLLHHHHHLLHLLHLLHHLLLHLLLLHLLHLLLLHLLLHHLHLLLHLHLHLHHLLLHHHHL; 
      "test_so_3"=HHLLHHHHHLLLHLHLHHHLHLHL; "test_si"=00011011; "test_si_1"=10010111; 
      "test_si_2"=110010001100011010000011100011100000000001101110000010001110010110000010011001010100101100100100001110011010011000100001001000011101101000101010001111101; 
      "test_si_3"=110011010000110011010111; }
   Call "multiclock_capture" { 
      "_pi"=11101011011P101000P11100111111P00110110; "_po"=HLHLHLHLHLHLLLLHHH; }
   "pattern 38": Call "load_unload" { 
      "test_so"=LLLHHLHH; "test_so_1"=HLLHLHHH; "test_so_2"=LLLLLLLLLLLLHHHLHLLLLLHHHLLLHHHLLLLLLLLLLHHLHHHLLLLLHLLLHHHLLHLHHLLLLLHLLHHLLHLHLHLLHLHHLLHLLHLLLLHHHLLHHLHLLHHLLLHLLLLHLLHLLLLHHHHLLHHHLLHLHLHLLHHHHHHHL; 
      "test_so_3"=HHLLHHLHLLLLHHLLHHLHLHHH; "test_si"=11001111; "test_si_1"=11010100; 
      "test_si_2"=100000010000001100010010110100001100011010110001011010111010011000100011001101110011011000001111000001011100111110001111000001001001001010010010001011110; 
      "test_si_3"=100101011001011110011100; }
   Call "multiclock_capture" { 
      "_pi"=10111100111P001001P01111111101P00110100; "_po"=HLLLLHHLLLHLLHLHHH; }
   "pattern 39": Call "load_unload" { 
      "test_so"=HHLLHHHH; "test_so_1"=HHLHLHLL; "test_so_2"=LLHLLLLHHLHLLHHHLLLHLLHLHHLHLLLLHHLLLHHLHLHHLLLHLHHLHLHHHLHLLHHLLLHLLLHHLLHHLHHHLLHHLHHLLLLLHHHHLLLLLHLHHHLLHHHHHLLLHHHHHHHHHHHLHLLHLLHLHLLHLLHLHHLHLHHLL; 
      "test_so_3"=HLLHLHLHHLLHLHHHHLLHHHLL; "test_si"=10011111; "test_si_1"=00101110; 
      "test_si_2"=000000011010001100001001001010001110001111011000101101010101001111010001000110110101101101000111010000100110011110000111100000101000100101001001000111101; 
      "test_si_3"=000010011110111001100101; }
   Call "multiclock_capture" { 
      "_pi"=11111001110P001000P11101111101P00110010; "_po"=HLHHLLLLHLHLLHLLLL; }
   "pattern 40": Call "load_unload" { 
      "test_so"=HLLHHHHH; "test_so_1"=LLHLHHHL; "test_so_2"=LHHLLLHLLLLLLHHLLLLLHLLHLLHLHLLLHHHLLLHHHHLHHLLLHLHHLHLHLHLHLLHHHHLHLLLHLLLHHLHHLHLHHLHHLHLLLHHHLHLLLLHLLHHLLHHHHHHHLHHHHLLLLLHLHLLLHLLHLHLLHLLHHHLHHHLHL; 
      "test_so_3"=LLLLHLLHHHHLHHHLLHHLLHLH; "test_si"=11000110; "test_si_1"=00100100; 
      "test_si_2"=000010100010100100010111000000110111011101101010011101010111110110001010000010000111111001111110011110001110111101011100110101010111101101100011010001110; 
      "test_si_3"=000111101100010100010000; }
   Call "multiclock_capture" { 
      "_pi"=10011001101P111001P11111111111P00110110; "_po"=HLLHLLHLHLHHLHLLLL; }
   "pattern 41": Call "load_unload" { 
      "test_so"=HHLLLHHL; "test_so_1"=LLHLLHLL; "test_so_2"=LLLLLLLLLLLLLHLHLLLHLHHHLLLLLLHHLHHHLHHHLHHLHLHLLHHHLHLHLHHHHHLHHLLLHLHLLLLLHLLLLHHHHHHLLHHHHHHLLHHHHLLLHHHHHHHHLHLHHHLLHHLHLHLHLHHHHLHHLHHLLLHHHLHLHHHLH; 
      "test_so_3"=LLLHHHHLHHLLLHLHLLLHLLLL; "test_si"=10001011; "test_si_1"=01001000; 
      "test_si_2"=000011001000000011001011010000011011101101110101011110100011111000000101100001000011111100111111011111000011011101101110011010100111110110110001101111001; 
      "test_si_3"=010111111001100001000100; }
   Call "multiclock_capture" { 
      "_pi"=10110011011P011000P00000010101P00110011; "_po"=LLHLLHLHLLLLLHLLLL; }
   "pattern 42": Call "load_unload" { 
      "test_so"=HLLLHLHH; "test_so_1"=LHLLHLLL; "test_so_2"=LHHHHHLHLLLLLHHHHHLLHLHHLHLLLLLHHLHHHLHHLHHHLHLHLHHHHLHLLLHHHHHLLHLLLLLLHLLLLHLLLLHHHHHHLLHHHHHHLHHHHHLLLLHHLHHHLHHLHHHLLHHLHLHLLHHHHHLHHLHHLLLHLLLHHLHHH; 
      "test_so_3"=LHLHHHHHHLLHHLLLLHLLLHLL; "test_si"=10010001; "test_si_1"=00010110; 
      "test_si_2"=000101001010010011100101111000000101110100111010101111010101111100000010010000101101111100011111011111100001101100110111011101011111111000011000000100110; 
      "test_si_3"=101111111010010100010001; }
   Call "multiclock_capture" { 
      "_pi"=11100110111P101000P11111101111P00110101; "_po"=HLLHLHHHHHLHLHHLLH; }
   "pattern 43": Call "load_unload" { 
      "test_so"=HLLHLLLH; "test_so_1"=LLLHLHHL; "test_so_2"=LLLLLLLLLLLLHHHHHHHLLHLHHHHLLLLLLHLHHHLHLLHHHLHLHLHHHHLHLHLHHHHHHLHHHHHHLHLLLLHLHHLHHHHHLLLHHHHHLHHHHHHLLLLHHLHHLLHHLHHHLHHHLHLHHHHHHHHLLLLHHLLLLLLLHHHLH; 
      "test_so_3"=HLHHHHHHHLHLLHLHLLLHLLLH; "test_si"=01011110; "test_si_1"=01010100; 
      "test_si_2"=001101011110001000100001101001110110100011011011011100010011101111100011101001000111110011010010011001101101000110000100001011101000000010001011011110000; 
      "test_si_3"=001100100100010111000101; }
   Call "multiclock_capture" { 
      "_pi"=10100111111P001001P11111111111P00110001; "_po"=HLLHHHLLLHLHHLHLLL; }
   "pattern 44": Call "load_unload" { 
      "test_so"=LHLHHHHL; "test_so_1"=LHLHLHLL; "test_so_2"=LLLLLLLLLLLLLHLHLLHLLLLHHLHLLHHHLHHLHLLLHHLHHLHHHHHHHHHHLLHHHLHHHHHLLLHHHLHLLHLLLHHHHHLLHHLHLLHLLHHLLHHLHHLHLLLHHLLLLHLLLLHLHHHLHLLLLLLLHLLLHLHHLHHHLLLLH; 
      "test_so_3"=LLHHLLHLLHLLLHLHHHLLLHLH; "test_si"=11000101; "test_si_1"=01010011; 
      "test_si_2"=011111101100100101000011010001001011001011101011110101111100100111010011010101111010110101110100111010101011010001011101100000111111111110000010100111101; 
      "test_si_3"=001010110101001111010000; }
   Call "multiclock_capture" { 
      "_pi"=10100101111P011000P11111111111P00110011; "_po"=LLLLHLHLHLHHHHHLLL; }
   "pattern 45": Call "load_unload" { 
      "test_so"=HHLLLHLH; "test_so_1"=LHLHLLHH; "test_so_2"=LLLLLLLLLLLLLHHLLHLLLLHHLHLLLHLLHHHHHHHHHHHLHLHHHHLHLHHHHHLLHLLHHHLHLLHHLHLHLHHHHLHLHHLHLHHHLHLLHHHLHLHLHLHHLHLLLHLHHHLHHLLLLLHHHHHHHHHHHLLLLLHLHLHHHHLHH; 
      "test_so_3"=LLHLHLHHLHLHLLHHHHLHLLLL; "test_si"=00001111; "test_si_1"=10100111; 
      "test_si_2"=111100100100010010100001001000101101100101110101111010111110010011101001111010110001011010111010001101011101101011101110010000011011111111000001001110111; 
      "test_si_3"=010101100010011101010100; }
   Call "multiclock_capture" { 
      "_pi"=11001011111P001000P10011101001P00110101; "_po"=HLLLHHLLLLLHLLLHHL; }
   "pattern 46": Call "load_unload" { 
      "test_so"=LLLLHHHH; "test_so_1"=HLHLLHHH; "test_so_2"=LHHLLLHLLLHLHHLHHLHLLLLHLLHLLLHLHHLHHLLHLHHHLHLHHHHLHLHHHHHLLHLLHHHLHLLHHHHLHLHHLLLHLHHLHLHHHLHLLLHHLHLHHHLHHLHLHHHLHHHLLHLLLLLHHLHHHHHHHHLLLLLHLLLHLHHHH; 
      "test_so_3"=LHLHLHHLLLHLLHHHLHLHLHLL; "test_si"=11100111; "test_si_1"=10110100; 
      "test_si_2"=111100111000000000000011100001101010101001111100100110100110011000010110011100001001100000000000100000111011000110101000111101000110000011100111011110111; 
      "test_si_3"=101000110001000111010110; }
   Call "multiclock_capture" { 
      "_pi"=11111101111P111001P0110100010P000110001; "_po"=LLLLLLLLLLHHLHHHHH; }
   Ann {* fast_sequential *}
   "pattern 47": Call "load_unload" { 
      "test_so"=HHHLLHHH; "test_so_1"=HLHHLHLL; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=HLHLLLHHLLLHLLLHHHLHLHHL; "test_si"=00111111; "test_si_1"=10111010; 
      "test_si_2"=000010001110111111000010000011011111000100011011000000011111010010001011011110000000100100001101100010000100001010001010100011001011101110011000000101101; 
      "test_si_3"=100101000010010000000010; }
   Call "multiclock_capture" { 
      "_pi"=10000010011P011010P101110100110P0110000; }
   Call "multiclock_capture" { 
      "_pi"=10010101001P011010P00011010111P00110101; "_po"=LLHHHLHLLLLHLLHLLL; }
   Ann {* fast_sequential *}
   "end 47 unload": Call "load_unload" { 
      "test_so"=LHHHHHHL; "test_so_1"=LHHHLHLL; "test_so_2"=LLLHLLLHHHLHHHHHHLLLLHLLLLLHHLHHHHHLLLHLLLHHLHHLLLLLLLHHHHHLHLLHLLLHLHHLHHHHLLLLLLLHLLHLLLLHHLHHLLLHLLLLHLLLLHLHLLLHLHLHLLLHHLLHLHHHLHHHLLHHLLLLLLHLHHLHL; 
      "test_so_3"=LLHLHLLLLHLLHLLLLLLLLHLL; }
}

// Patterns reference 149 V statements, generating 7597 test cycles
