Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jun  3 09:43:15 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file PynqDemoTop_timing_summary_routed.rpt -pb PynqDemoTop_timing_summary_routed.pb -rpx PynqDemoTop_timing_summary_routed.rpx -warn_on_violation
| Design       : PynqDemoTop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: C[1].pmod_arr_reg[1][pmodC_i][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C[2].pmod_arr_reg[1][pmodC_i][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C[3].pmod_arr_reg[1][pmodC_i][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C[5].pmod_arr_reg[1][pmodC_i][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C[6].pmod_arr_reg[1][pmodC_i][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C[7].pmod_arr_reg[1][pmodC_i][7]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Menu/mux_en_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: btn_arr_reg[1][3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.508        0.000                      0                  961        0.165        0.000                      0                  961        3.500        0.000                       0                   551  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.508        0.000                      0                  922        0.165        0.000                      0                  922        3.500        0.000                       0                   551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.807        0.000                      0                   39        0.618        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_l_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 2.225ns (29.791%)  route 5.244ns (70.209%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.780     5.854    Pong/pong/motion/CLK
    SLICE_X103Y85        FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDCE (Prop_fdce_C_Q)         0.456     6.310 r  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=49, routed)          0.942     7.252    Pong/pong/motion/Q[2]
    SLICE_X104Y83        LUT5 (Prop_lut5_I1_O)        0.124     7.376 f  Pong/pong/motion/i__carry_i_18/O
                         net (fo=3, routed)           0.593     7.969    Pong/pong/controller_interface1/i__carry_i_6__7
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.124     8.093 r  Pong/pong/controller_interface1/i__carry_i_12/O
                         net (fo=18, routed)          0.958     9.051    Pong/pong/motion/geqOp_inferred__5/i__carry
    SLICE_X99Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  Pong/pong/motion/i__carry_i_9__1/O
                         net (fo=4, routed)           0.627     9.802    Pong/pong/motion/i__carry_i_9__1_n_0
    SLICE_X100Y82        LUT5 (Prop_lut5_I0_O)        0.124     9.926 r  Pong/pong/motion/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     9.926    Pong/pong/collision/ltOp_inferred__4/i__carry__0_1[3]
    SLICE_X100Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.302 r  Pong/pong/collision/ltOp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.302    Pong/pong/collision/ltOp_inferred__4/i__carry_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.556 f  Pong/pong/collision/ltOp_inferred__4/i__carry__0/CO[0]
                         net (fo=3, routed)           1.146    11.701    Pong/pong/collision/ltOp3_in
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.367    12.068 r  Pong/pong/collision/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.467    12.536    Pong/pong/collision/hit_racket_l_o[0]_i_3_n_0
    SLICE_X98Y85         LUT5 (Prop_lut5_I4_O)        0.124    12.660 f  Pong/pong/collision/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.511    13.170    Pong/pong/collision/hit_racket_l_o[0]_i_2_n_0
    SLICE_X99Y85         LUT5 (Prop_lut5_I0_O)        0.152    13.322 r  Pong/pong/collision/hit_racket_l_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.322    Pong/pong/collision/hit_racket_l_o[0]_i_1_n_0
    SLICE_X99Y85         FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.603    13.367    Pong/pong/collision/CLK
    SLICE_X99Y85         FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[0]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X99Y85         FDCE (Setup_fdce_C_D)        0.075    13.830    Pong/pong/collision/hit_racket_l_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.269ns (30.373%)  route 5.201ns (69.627%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.780     5.854    Pong/pong/controller_interface2/CLK
    SLICE_X102Y85        FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.478     6.332 f  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.836     7.168    Pong/pong/motion/leqOp_inferred__0/i__carry__0[3]
    SLICE_X104Y85        LUT5 (Prop_lut5_I0_O)        0.295     7.463 f  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.618     8.081    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X101Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.205 f  Pong/pong/motion/geqOp_carry_i_10/O
                         net (fo=3, routed)           0.582     8.787    Pong/pong/motion/geqOp_carry_i_10_n_0
    SLICE_X101Y86        LUT2 (Prop_lut2_I1_O)        0.124     8.911 f  Pong/pong/motion/geqOp_carry_i_9/O
                         net (fo=3, routed)           0.488     9.399    Pong/pong/motion/geqOp_carry_i_9_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124     9.523 r  Pong/pong/motion/geqOp_carry__0_i_3/O
                         net (fo=2, routed)           0.579    10.102    Pong/pong/motion/geqOp_carry__0_i_3_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124    10.226 r  Pong/pong/motion/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.519    10.745    Pong/pong/collision/FSM_sequential_state[1]_i_3_2[0]
    SLICE_X101Y85        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    11.124 r  Pong/pong/collision/geqOp_carry__0/CO[0]
                         net (fo=2, routed)           0.681    11.804    Pong/pong/collision/geqOp9_in
    SLICE_X100Y86        LUT6 (Prop_lut6_I1_O)        0.373    12.177 r  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.460    12.637    Pong/pong/motion/FSM_sequential_state_reg[2]_4
    SLICE_X98Y85         LUT6 (Prop_lut6_I2_O)        0.124    12.761 r  Pong/pong/motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.439    13.200    Pong/pong/collision/FSM_sequential_state_reg[1]_4
    SLICE_X98Y86         LUT6 (Prop_lut6_I4_O)        0.124    13.324 r  Pong/pong/collision/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.324    Pong/pong/collision/FSM_sequential_state[1]_i_1_n_0
    SLICE_X98Y86         FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.603    13.367    Pong/pong/collision/CLK
    SLICE_X98Y86         FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X98Y86         FDCE (Setup_fdce_C_D)        0.077    13.832    Pong/pong/collision/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_r_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 2.197ns (29.557%)  route 5.236ns (70.443%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.780     5.854    Pong/pong/motion/CLK
    SLICE_X103Y85        FDCE                                         r  Pong/pong/motion/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDCE (Prop_fdce_C_Q)         0.456     6.310 r  Pong/pong/motion/ball_y_reg[2]/Q
                         net (fo=49, routed)          0.942     7.252    Pong/pong/motion/Q[2]
    SLICE_X104Y83        LUT5 (Prop_lut5_I1_O)        0.124     7.376 f  Pong/pong/motion/i__carry_i_18/O
                         net (fo=3, routed)           0.593     7.969    Pong/pong/controller_interface1/i__carry_i_6__7
    SLICE_X102Y81        LUT3 (Prop_lut3_I2_O)        0.124     8.093 r  Pong/pong/controller_interface1/i__carry_i_12/O
                         net (fo=18, routed)          0.958     9.051    Pong/pong/motion/geqOp_inferred__5/i__carry
    SLICE_X99Y83         LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  Pong/pong/motion/i__carry_i_9__1/O
                         net (fo=4, routed)           0.627     9.802    Pong/pong/motion/i__carry_i_9__1_n_0
    SLICE_X100Y82        LUT5 (Prop_lut5_I0_O)        0.124     9.926 r  Pong/pong/motion/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     9.926    Pong/pong/collision/ltOp_inferred__4/i__carry__0_1[3]
    SLICE_X100Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.302 r  Pong/pong/collision/ltOp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.302    Pong/pong/collision/ltOp_inferred__4/i__carry_n_0
    SLICE_X100Y83        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.556 f  Pong/pong/collision/ltOp_inferred__4/i__carry__0/CO[0]
                         net (fo=3, routed)           1.146    11.701    Pong/pong/collision/ltOp3_in
    SLICE_X103Y85        LUT6 (Prop_lut6_I2_O)        0.367    12.068 r  Pong/pong/collision/hit_racket_l_o[0]_i_3/O
                         net (fo=1, routed)           0.467    12.536    Pong/pong/collision/hit_racket_l_o[0]_i_3_n_0
    SLICE_X98Y85         LUT5 (Prop_lut5_I4_O)        0.124    12.660 f  Pong/pong/collision/hit_racket_l_o[0]_i_2/O
                         net (fo=2, routed)           0.503    13.163    Pong/pong/collision/hit_racket_l_o[0]_i_2_n_0
    SLICE_X98Y85         LUT5 (Prop_lut5_I4_O)        0.124    13.287 r  Pong/pong/collision/hit_racket_r_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.287    Pong/pong/collision/hit_racket_r_o[0]_i_1_n_0
    SLICE_X98Y85         FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.603    13.367    Pong/pong/collision/CLK
    SLICE_X98Y85         FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[0]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X98Y85         FDCE (Setup_fdce_C_D)        0.079    13.834    Pong/pong/collision/hit_racket_r_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.269ns (30.844%)  route 5.087ns (69.156%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.780     5.854    Pong/pong/controller_interface2/CLK
    SLICE_X102Y85        FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.478     6.332 f  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.836     7.168    Pong/pong/motion/leqOp_inferred__0/i__carry__0[3]
    SLICE_X104Y85        LUT5 (Prop_lut5_I0_O)        0.295     7.463 f  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.618     8.081    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X101Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.205 f  Pong/pong/motion/geqOp_carry_i_10/O
                         net (fo=3, routed)           0.582     8.787    Pong/pong/motion/geqOp_carry_i_10_n_0
    SLICE_X101Y86        LUT2 (Prop_lut2_I1_O)        0.124     8.911 f  Pong/pong/motion/geqOp_carry_i_9/O
                         net (fo=3, routed)           0.488     9.399    Pong/pong/motion/geqOp_carry_i_9_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124     9.523 r  Pong/pong/motion/geqOp_carry__0_i_3/O
                         net (fo=2, routed)           0.579    10.102    Pong/pong/motion/geqOp_carry__0_i_3_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124    10.226 r  Pong/pong/motion/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.519    10.745    Pong/pong/collision/FSM_sequential_state[1]_i_3_2[0]
    SLICE_X101Y85        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    11.124 r  Pong/pong/collision/geqOp_carry__0/CO[0]
                         net (fo=2, routed)           0.681    11.804    Pong/pong/collision/geqOp9_in
    SLICE_X100Y86        LUT6 (Prop_lut6_I1_O)        0.373    12.177 r  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.460    12.637    Pong/pong/motion/FSM_sequential_state_reg[2]_4
    SLICE_X98Y85         LUT6 (Prop_lut6_I2_O)        0.124    12.761 r  Pong/pong/motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.325    13.086    Pong/pong/collision/FSM_sequential_state_reg[1]_4
    SLICE_X99Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.210 r  Pong/pong/collision/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.210    Pong/pong/collision/FSM_sequential_state[0]_i_1_n_0
    SLICE_X99Y84         FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.602    13.366    Pong/pong/collision/CLK
    SLICE_X99Y84         FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.423    13.790    
                         clock uncertainty           -0.035    13.754    
    SLICE_X99Y84         FDCE (Setup_fdce_C_D)        0.031    13.785    Pong/pong/collision/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_wall_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.355ns  (logic 2.269ns (30.848%)  route 5.086ns (69.152%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.780     5.854    Pong/pong/controller_interface2/CLK
    SLICE_X102Y85        FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.478     6.332 f  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.836     7.168    Pong/pong/motion/leqOp_inferred__0/i__carry__0[3]
    SLICE_X104Y85        LUT5 (Prop_lut5_I0_O)        0.295     7.463 f  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.618     8.081    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X101Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.205 f  Pong/pong/motion/geqOp_carry_i_10/O
                         net (fo=3, routed)           0.582     8.787    Pong/pong/motion/geqOp_carry_i_10_n_0
    SLICE_X101Y86        LUT2 (Prop_lut2_I1_O)        0.124     8.911 f  Pong/pong/motion/geqOp_carry_i_9/O
                         net (fo=3, routed)           0.488     9.399    Pong/pong/motion/geqOp_carry_i_9_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124     9.523 r  Pong/pong/motion/geqOp_carry__0_i_3/O
                         net (fo=2, routed)           0.579    10.102    Pong/pong/motion/geqOp_carry__0_i_3_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124    10.226 r  Pong/pong/motion/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.519    10.745    Pong/pong/collision/FSM_sequential_state[1]_i_3_2[0]
    SLICE_X101Y85        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    11.124 f  Pong/pong/collision/geqOp_carry__0/CO[0]
                         net (fo=2, routed)           0.681    11.804    Pong/pong/collision/geqOp9_in
    SLICE_X100Y86        LUT6 (Prop_lut6_I1_O)        0.373    12.177 f  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.306    12.483    Pong/pong/collision/ball_x_reg[9]
    SLICE_X99Y86         LUT4 (Prop_lut4_I3_O)        0.124    12.607 r  Pong/pong/collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.478    13.085    Pong/pong/collision/FSM_sequential_state_reg[1]_0
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.209 r  Pong/pong/collision/hit_wall_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.209    Pong/pong/collision/hit_wall_o[0]_i_1_n_0
    SLICE_X99Y86         FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.603    13.367    Pong/pong/collision/CLK
    SLICE_X99Y86         FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[0]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X99Y86         FDCE (Setup_fdce_C_D)        0.031    13.786    Pong/pong/collision/hit_wall_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                         -13.209    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 2.269ns (30.856%)  route 5.085ns (69.144%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.780     5.854    Pong/pong/controller_interface2/CLK
    SLICE_X102Y85        FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.478     6.332 f  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.836     7.168    Pong/pong/motion/leqOp_inferred__0/i__carry__0[3]
    SLICE_X104Y85        LUT5 (Prop_lut5_I0_O)        0.295     7.463 f  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.618     8.081    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X101Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.205 f  Pong/pong/motion/geqOp_carry_i_10/O
                         net (fo=3, routed)           0.582     8.787    Pong/pong/motion/geqOp_carry_i_10_n_0
    SLICE_X101Y86        LUT2 (Prop_lut2_I1_O)        0.124     8.911 f  Pong/pong/motion/geqOp_carry_i_9/O
                         net (fo=3, routed)           0.488     9.399    Pong/pong/motion/geqOp_carry_i_9_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124     9.523 r  Pong/pong/motion/geqOp_carry__0_i_3/O
                         net (fo=2, routed)           0.579    10.102    Pong/pong/motion/geqOp_carry__0_i_3_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124    10.226 r  Pong/pong/motion/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.519    10.745    Pong/pong/collision/FSM_sequential_state[1]_i_3_2[0]
    SLICE_X101Y85        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    11.124 r  Pong/pong/collision/geqOp_carry__0/CO[0]
                         net (fo=2, routed)           0.681    11.804    Pong/pong/collision/geqOp9_in
    SLICE_X100Y86        LUT6 (Prop_lut6_I1_O)        0.373    12.177 r  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.460    12.637    Pong/pong/motion/FSM_sequential_state_reg[2]_4
    SLICE_X98Y85         LUT6 (Prop_lut6_I2_O)        0.124    12.761 r  Pong/pong/motion/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.322    13.083    Pong/pong/motion/FSM_sequential_state_reg[2]_2
    SLICE_X101Y86        LUT4 (Prop_lut4_I2_O)        0.124    13.207 r  Pong/pong/motion/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.207    Pong/pong/collision/FSM_sequential_state_reg[2]_0
    SLICE_X101Y86        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.603    13.367    Pong/pong/collision/CLK
    SLICE_X101Y86        FDCE                                         r  Pong/pong/collision/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X101Y86        FDCE (Setup_fdce_C_D)        0.032    13.787    Pong/pong/collision/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                         -13.207    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_wall_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 2.269ns (30.777%)  route 5.103ns (69.223%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.780     5.854    Pong/pong/controller_interface2/CLK
    SLICE_X102Y85        FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.478     6.332 f  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.836     7.168    Pong/pong/motion/leqOp_inferred__0/i__carry__0[3]
    SLICE_X104Y85        LUT5 (Prop_lut5_I0_O)        0.295     7.463 f  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.618     8.081    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X101Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.205 f  Pong/pong/motion/geqOp_carry_i_10/O
                         net (fo=3, routed)           0.582     8.787    Pong/pong/motion/geqOp_carry_i_10_n_0
    SLICE_X101Y86        LUT2 (Prop_lut2_I1_O)        0.124     8.911 f  Pong/pong/motion/geqOp_carry_i_9/O
                         net (fo=3, routed)           0.488     9.399    Pong/pong/motion/geqOp_carry_i_9_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124     9.523 r  Pong/pong/motion/geqOp_carry__0_i_3/O
                         net (fo=2, routed)           0.579    10.102    Pong/pong/motion/geqOp_carry__0_i_3_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124    10.226 r  Pong/pong/motion/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.519    10.745    Pong/pong/collision/FSM_sequential_state[1]_i_3_2[0]
    SLICE_X101Y85        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    11.124 f  Pong/pong/collision/geqOp_carry__0/CO[0]
                         net (fo=2, routed)           0.681    11.804    Pong/pong/collision/geqOp9_in
    SLICE_X100Y86        LUT6 (Prop_lut6_I1_O)        0.373    12.177 f  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.306    12.483    Pong/pong/collision/ball_x_reg[9]
    SLICE_X99Y86         LUT4 (Prop_lut4_I3_O)        0.124    12.607 r  Pong/pong/collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.495    13.102    Pong/pong/motion/FSM_sequential_state_reg[2]_3
    SLICE_X98Y86         LUT4 (Prop_lut4_I0_O)        0.124    13.226 r  Pong/pong/motion/hit_wall_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.226    Pong/pong/collision/D[0]
    SLICE_X98Y86         FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.603    13.367    Pong/pong/collision/CLK
    SLICE_X98Y86         FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[1]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X98Y86         FDCE (Setup_fdce_C_D)        0.079    13.834    Pong/pong/collision/hit_wall_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                         -13.226    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_r_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.169ns (29.328%)  route 5.227ns (70.672%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.780     5.854    Pong/pong/controller_interface2/CLK
    SLICE_X102Y85        FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.478     6.332 f  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.836     7.168    Pong/pong/motion/leqOp_inferred__0/i__carry__0[3]
    SLICE_X104Y85        LUT5 (Prop_lut5_I0_O)        0.295     7.463 f  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.618     8.081    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X101Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.205 f  Pong/pong/motion/geqOp_carry_i_10/O
                         net (fo=3, routed)           0.582     8.787    Pong/pong/motion/geqOp_carry_i_10_n_0
    SLICE_X101Y86        LUT2 (Prop_lut2_I1_O)        0.124     8.911 f  Pong/pong/motion/geqOp_carry_i_9/O
                         net (fo=3, routed)           0.488     9.399    Pong/pong/motion/geqOp_carry_i_9_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124     9.523 r  Pong/pong/motion/geqOp_carry__0_i_3/O
                         net (fo=2, routed)           0.579    10.102    Pong/pong/motion/geqOp_carry__0_i_3_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124    10.226 r  Pong/pong/motion/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.519    10.745    Pong/pong/collision/FSM_sequential_state[1]_i_3_2[0]
    SLICE_X101Y85        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    11.124 r  Pong/pong/collision/geqOp_carry__0/CO[0]
                         net (fo=2, routed)           0.605    11.728    Pong/pong/collision/geqOp9_in
    SLICE_X98Y85         LUT3 (Prop_lut3_I1_O)        0.373    12.101 r  Pong/pong/collision/FSM_sequential_state[0]_i_3/O
                         net (fo=3, routed)           1.000    13.101    Pong/pong/collision/FSM_sequential_state[0]_i_3_n_0
    SLICE_X104Y85        LUT2 (Prop_lut2_I0_O)        0.148    13.249 r  Pong/pong/collision/hit_racket_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.249    Pong/pong/collision/hit_racket_r_o[1]_i_1_n_0
    SLICE_X104Y85        FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.604    13.368    Pong/pong/collision/CLK
    SLICE_X104Y85        FDCE                                         r  Pong/pong/collision/hit_racket_r_o_reg[1]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X104Y85        FDCE (Setup_fdce_C_D)        0.118    13.874    Pong/pong/collision/hit_racket_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.874    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 Pong/pong/controller_interface2/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_wall_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 2.264ns (30.801%)  route 5.086ns (69.199%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 13.367 - 8.000 ) 
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.780     5.854    Pong/pong/controller_interface2/CLK
    SLICE_X102Y85        FDCE                                         r  Pong/pong/controller_interface2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y85        FDCE (Prop_fdce_C_Q)         0.478     6.332 f  Pong/pong/controller_interface2/cnt_reg[3]/Q
                         net (fo=10, routed)          0.836     7.168    Pong/pong/motion/leqOp_inferred__0/i__carry__0[3]
    SLICE_X104Y85        LUT5 (Prop_lut5_I0_O)        0.295     7.463 f  Pong/pong/motion/i__carry_i_15__0/O
                         net (fo=6, routed)           0.618     8.081    Pong/pong/motion/i__carry_i_15__0_n_0
    SLICE_X101Y86        LUT6 (Prop_lut6_I0_O)        0.124     8.205 f  Pong/pong/motion/geqOp_carry_i_10/O
                         net (fo=3, routed)           0.582     8.787    Pong/pong/motion/geqOp_carry_i_10_n_0
    SLICE_X101Y86        LUT2 (Prop_lut2_I1_O)        0.124     8.911 f  Pong/pong/motion/geqOp_carry_i_9/O
                         net (fo=3, routed)           0.488     9.399    Pong/pong/motion/geqOp_carry_i_9_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124     9.523 r  Pong/pong/motion/geqOp_carry__0_i_3/O
                         net (fo=2, routed)           0.579    10.102    Pong/pong/motion/geqOp_carry__0_i_3_n_0
    SLICE_X100Y86        LUT6 (Prop_lut6_I5_O)        0.124    10.226 r  Pong/pong/motion/geqOp_carry__0_i_1/O
                         net (fo=1, routed)           0.519    10.745    Pong/pong/collision/FSM_sequential_state[1]_i_3_2[0]
    SLICE_X101Y85        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    11.124 f  Pong/pong/collision/geqOp_carry__0/CO[0]
                         net (fo=2, routed)           0.681    11.804    Pong/pong/collision/geqOp9_in
    SLICE_X100Y86        LUT6 (Prop_lut6_I1_O)        0.373    12.177 f  Pong/pong/collision/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.306    12.483    Pong/pong/collision/ball_x_reg[9]
    SLICE_X99Y86         LUT4 (Prop_lut4_I3_O)        0.124    12.607 r  Pong/pong/collision/FSM_sequential_state[2]_i_3__0/O
                         net (fo=4, routed)           0.478    13.085    Pong/pong/collision/FSM_sequential_state_reg[1]_0
    SLICE_X99Y86         LUT2 (Prop_lut2_I0_O)        0.119    13.204 r  Pong/pong/collision/hit_wall_o[2]_i_1/O
                         net (fo=1, routed)           0.000    13.204    Pong/pong/collision/hit_wall_o[2]_i_1_n_0
    SLICE_X99Y86         FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.603    13.367    Pong/pong/collision/CLK
    SLICE_X99Y86         FDCE                                         r  Pong/pong/collision/hit_wall_o_reg[2]/C
                         clock pessimism              0.423    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X99Y86         FDCE (Setup_fdce_C_D)        0.075    13.830    Pong/pong/collision/hit_wall_o_reg[2]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                         -13.204    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/hit_racket_l_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.079ns (29.558%)  route 4.955ns (70.442%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.852ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.778     5.852    Pong/pong/motion/CLK
    SLICE_X103Y84        FDCE                                         r  Pong/pong/motion/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y84        FDCE (Prop_fdce_C_Q)         0.456     6.308 r  Pong/pong/motion/ball_y_reg[1]/Q
                         net (fo=64, routed)          0.675     6.983    Pong/pong/motion/Q[1]
    SLICE_X105Y84        LUT3 (Prop_lut3_I1_O)        0.124     7.107 r  Pong/pong/motion/i__carry_i_10__3/O
                         net (fo=5, routed)           0.662     7.769    Pong/pong/motion/i__carry_i_10__3_n_0
    SLICE_X97Y84         LUT5 (Prop_lut5_I2_O)        0.124     7.893 f  Pong/pong/motion/i__carry_i_19/O
                         net (fo=5, routed)           0.693     8.586    Pong/pong/controller_interface1/i__carry__0_i_1__11
    SLICE_X97Y80         LUT3 (Prop_lut3_I2_O)        0.124     8.710 r  Pong/pong/controller_interface1/i__carry_i_9__4/O
                         net (fo=8, routed)           0.661     9.371    Pong/pong/motion/leqOp_inferred__1/i__carry
    SLICE_X102Y81        LUT6 (Prop_lut6_I0_O)        0.124     9.495 r  Pong/pong/motion/i__carry__0_i_3__2/O
                         net (fo=4, routed)           0.604    10.099    Pong/pong/motion/i__carry__0_i_3__2_n_0
    SLICE_X105Y82        LUT5 (Prop_lut5_I1_O)        0.150    10.249 r  Pong/pong/motion/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000    10.249    Pong/pong/collision/hit_racket_l_o[0]_i_2_1[0]
    SLICE_X105Y82        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    10.605 r  Pong/pong/collision/geqOp_inferred__3/i__carry__0/CO[0]
                         net (fo=2, routed)           0.799    11.404    Pong/pong/collision/geqOp
    SLICE_X103Y83        LUT4 (Prop_lut4_I1_O)        0.373    11.777 r  Pong/pong/collision/hit_racket_l_o[1]_i_3/O
                         net (fo=1, routed)           0.302    12.079    Pong/pong/collision/hit_racket_l_o[1]_i_3_n_0
    SLICE_X105Y83        LUT6 (Prop_lut6_I0_O)        0.124    12.203 f  Pong/pong/collision/hit_racket_l_o[1]_i_2/O
                         net (fo=2, routed)           0.558    12.761    Pong/pong/collision/hit_racket_l_o[1]_i_2_n_0
    SLICE_X104Y85        LUT2 (Prop_lut2_I1_O)        0.124    12.885 r  Pong/pong/collision/hit_racket_l_o[1]_i_1/O
                         net (fo=1, routed)           0.000    12.885    Pong/pong/collision/hit_racket_l_o[1]_i_1_n_0
    SLICE_X104Y85        FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.604    13.368    Pong/pong/collision/CLK
    SLICE_X104Y85        FDCE                                         r  Pong/pong/collision/hit_racket_l_o_reg[1]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X104Y85        FDCE (Setup_fdce_C_D)        0.077    13.833    Pong/pong/collision/hit_racket_l_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  0.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Pong/pong/motion/speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.606     1.692    Pong/pong/motion/CLK
    SLICE_X101Y88        FDCE                                         r  Pong/pong/motion/speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y88        FDCE (Prop_fdce_C_Q)         0.141     1.833 r  Pong/pong/motion/speed_reg[3]/Q
                         net (fo=14, routed)          0.113     1.946    Pong/pong/motion/speed_reg[3]
    SLICE_X100Y88        LUT6 (Prop_lut6_I1_O)        0.045     1.991 r  Pong/pong/motion/speed[5]_i_1/O
                         net (fo=1, routed)           0.000     1.991    Pong/pong/motion/plusOp[5]
    SLICE_X100Y88        FDCE                                         r  Pong/pong/motion/speed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.876     2.218    Pong/pong/motion/CLK
    SLICE_X100Y88        FDCE                                         r  Pong/pong/motion/speed_reg[5]/C
                         clock pessimism             -0.513     1.705    
    SLICE_X100Y88        FDCE (Hold_fdce_C_D)         0.121     1.826    Pong/pong/motion/speed_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/mux_bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.480%)  route 0.112ns (37.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.600     1.686    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X105Y69        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDCE (Prop_fdce_C_Q)         0.141     1.827 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd0_o_reg[1]/Q
                         net (fo=1, routed)           0.112     1.939    Pong/pong/score_display_inst/bcd0_o[1]
    SLICE_X103Y69        LUT6 (Prop_lut6_I1_O)        0.045     1.984 r  Pong/pong/score_display_inst/mux_bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.984    Pong/pong/score_display_inst/mux_bcd[1]_i_1_n_0
    SLICE_X103Y69        FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.868     2.210    Pong/pong/score_display_inst/CLK
    SLICE_X103Y69        FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[1]/C
                         clock pessimism             -0.490     1.720    
    SLICE_X103Y69        FDRE (Hold_fdre_C_D)         0.091     1.811    Pong/pong/score_display_inst/mux_bcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.766%)  route 0.133ns (41.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.598     1.684    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X105Y72        FDRE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.825 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg/Q
                         net (fo=11, routed)          0.133     1.958    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg_0
    SLICE_X104Y72        LUT4 (Prop_lut4_I2_O)        0.048     2.006 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary[2]_i_1/O
                         net (fo=1, routed)           0.000     2.006    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/p_0_in__2[2]
    SLICE_X104Y72        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.866     2.208    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X104Y72        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[2]/C
                         clock pessimism             -0.511     1.697    
    SLICE_X104Y72        FDCE (Hold_fdce_C_D)         0.131     1.828    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.598     1.684    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X105Y72        FDRE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.825 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg/Q
                         net (fo=11, routed)          0.133     1.958    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg_0
    SLICE_X104Y72        LUT3 (Prop_lut3_I1_O)        0.045     2.003 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary[1]_i_1/O
                         net (fo=1, routed)           0.000     2.003    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/p_0_in__2[1]
    SLICE_X104Y72        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.866     2.208    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X104Y72        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[1]/C
                         clock pessimism             -0.511     1.697    
    SLICE_X104Y72        FDCE (Hold_fdce_C_D)         0.120     1.817    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Pong/pong/motion/tmp_hit_racket_l_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_racket_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.605     1.691    Pong/pong/motion/CLK
    SLICE_X102Y87        FDCE                                         r  Pong/pong/motion/tmp_hit_racket_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDCE (Prop_fdce_C_Q)         0.164     1.855 r  Pong/pong/motion/tmp_hit_racket_l_reg[1]/Q
                         net (fo=6, routed)           0.082     1.937    Pong/pong/motion/tmp_hit_racket_l[1]
    SLICE_X103Y87        LUT6 (Prop_lut6_I0_O)        0.045     1.982 r  Pong/pong/motion/tmp_hit_racket[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    Pong/pong/motion/tmp_hit_racket[1]_i_1_n_0
    SLICE_X103Y87        FDRE                                         r  Pong/pong/motion/tmp_hit_racket_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.874     2.216    Pong/pong/motion/CLK
    SLICE_X103Y87        FDRE                                         r  Pong/pong/motion/tmp_hit_racket_reg[1]/C
                         clock pessimism             -0.512     1.704    
    SLICE_X103Y87        FDRE (Hold_fdre_C_D)         0.092     1.796    Pong/pong/motion/tmp_hit_racket_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player2_bin_to_bcd_dec/bcd0_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/mux_bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.598     1.684    Pong/pong/score_display_inst/player2_bin_to_bcd_dec/CLK
    SLICE_X103Y71        FDCE                                         r  Pong/pong/score_display_inst/player2_bin_to_bcd_dec/bcd0_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDCE (Prop_fdce_C_Q)         0.141     1.825 r  Pong/pong/score_display_inst/player2_bin_to_bcd_dec/bcd0_o_reg[2]/Q
                         net (fo=1, routed)           0.109     1.935    Pong/pong/score_display_inst/player2_bin_to_bcd_dec_n_9
    SLICE_X103Y69        LUT6 (Prop_lut6_I5_O)        0.045     1.980 r  Pong/pong/score_display_inst/mux_bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     1.980    Pong/pong/score_display_inst/mux_bcd[2]_i_1_n_0
    SLICE_X103Y69        FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.868     2.210    Pong/pong/score_display_inst/CLK
    SLICE_X103Y69        FDRE                                         r  Pong/pong/score_display_inst/mux_bcd_reg[2]/C
                         clock pessimism             -0.510     1.700    
    SLICE_X103Y69        FDRE (Hold_fdre_C_D)         0.092     1.792    Pong/pong/score_display_inst/mux_bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.598     1.684    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X105Y72        FDRE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.825 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg/Q
                         net (fo=11, routed)          0.137     1.962    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/state_reg_0
    SLICE_X104Y72        LUT5 (Prop_lut5_I3_O)        0.045     2.007 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary[3]_i_2/O
                         net (fo=1, routed)           0.000     2.007    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/p_0_in__2[3]
    SLICE_X104Y72        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.866     2.208    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X104Y72        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[3]/C
                         clock pessimism             -0.511     1.697    
    SLICE_X104Y72        FDCE (Hold_fdce_C_D)         0.121     1.818    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/binary_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.599     1.685    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X105Y70        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDCE (Prop_fdce_C_Q)         0.141     1.826 r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[1]/Q
                         net (fo=4, routed)           0.134     1.960    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_reg[1]
    SLICE_X105Y69        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.869     2.211    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/CLK
    SLICE_X105Y69        FDCE                                         r  Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[1]/C
                         clock pessimism             -0.511     1.700    
    SLICE_X105Y69        FDCE (Hold_fdce_C_D)         0.071     1.771    Pong/pong/score_display_inst/player1_bin_to_bcd_dec/bcd1_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.439%)  route 0.131ns (38.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.681    Pong/pong/controller_interface1/deb_rot_enc1/CLK
    SLICE_X100Y74        FDCE                                         r  Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDCE (Prop_fdce_C_Q)         0.164     1.845 r  Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_C/Q
                         net (fo=2, routed)           0.131     1.976    Pong/pong_n_20
    SLICE_X98Y74         LUT5 (Prop_lut5_I4_O)        0.045     2.021 r  Pong/x_o_C_i_1__0/O
                         net (fo=2, routed)           0.000     2.021    Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_C_1
    SLICE_X98Y74         FDPE                                         r  Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.862     2.204    Pong/pong/controller_interface1/deb_rot_enc1/CLK
    SLICE_X98Y74         FDPE                                         r  Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_P/C
                         clock pessimism             -0.510     1.694    
    SLICE_X98Y74         FDPE (Hold_fdpe_C_D)         0.120     1.814    Pong/pong/controller_interface1/deb_rot_enc1/x_o_reg_P
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Menu/UPDebounce/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Menu/UPDebounce/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.631     1.717    Menu/UPDebounce/CLK
    SLICE_X111Y66        FDCE                                         r  Menu/UPDebounce/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.141     1.858 r  Menu/UPDebounce/s_reg_reg[0]/Q
                         net (fo=2, routed)           0.113     1.971    Menu/UPDebounce/p_0_in1_in[1]
    SLICE_X111Y66        FDCE                                         r  Menu/UPDebounce/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.901     2.243    Menu/UPDebounce/CLK
    SLICE_X111Y66        FDCE                                         r  Menu/UPDebounce/s_reg_reg[1]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X111Y66        FDCE (Hold_fdce_C_D)         0.047     1.764    Menu/UPDebounce/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y80   Kran/Crane/f_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y80   Kran/Crane/f_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y80   Kran/Crane/f_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y81   Kran/Crane/f_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y81   Kran/Crane/f_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y81   Kran/Crane/f_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y81   Kran/Crane/f_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y82   Kran/Crane/f_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y82   Kran/Crane/f_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y80   Kran/Crane/f_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y80   Kran/Crane/f_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y80   Kran/Crane/f_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y82   Kran/Crane/f_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y82   Kran/Crane/f_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y82   Kran/Crane/f_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y78   Kran/Crane/f_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y82   Kran/Crane/f_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X102Y69   Menu/Display/segments_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X105Y64   Menu/Display/segments_o_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y80   Kran/Crane/f_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y80   Kran/Crane/f_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y80   Kran/Crane/f_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   Kran/Crane/f_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   Kran/Crane/f_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   Kran/Crane/f_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   Kran/Crane/f_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   Kran/Crane/f_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   Kran/Crane/f_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y81   Kran/Crane/f_reg[16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.642ns (23.736%)  route 2.063ns (76.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.767     5.841    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y76        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDCE (Prop_fdce_C_Q)         0.518     6.359 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.406     7.764    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X104Y88        LUT2 (Prop_lut2_I1_O)        0.124     7.888 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.657     8.545    Pong/pong/motion/AR[0]
    SLICE_X101Y88        FDCE                                         f  Pong/pong/motion/speed_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.605    13.369    Pong/pong/motion/CLK
    SLICE_X101Y88        FDCE                                         r  Pong/pong/motion/speed_reg[0]/C
                         clock pessimism              0.423    13.793    
                         clock uncertainty           -0.035    13.757    
    SLICE_X101Y88        FDCE (Recov_fdce_C_CLR)     -0.405    13.352    Pong/pong/motion/speed_reg[0]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.642ns (23.736%)  route 2.063ns (76.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.767     5.841    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y76        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDCE (Prop_fdce_C_Q)         0.518     6.359 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.406     7.764    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X104Y88        LUT2 (Prop_lut2_I1_O)        0.124     7.888 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.657     8.545    Pong/pong/motion/AR[0]
    SLICE_X101Y88        FDCE                                         f  Pong/pong/motion/speed_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.605    13.369    Pong/pong/motion/CLK
    SLICE_X101Y88        FDCE                                         r  Pong/pong/motion/speed_reg[1]/C
                         clock pessimism              0.423    13.793    
                         clock uncertainty           -0.035    13.757    
    SLICE_X101Y88        FDCE (Recov_fdce_C_CLR)     -0.405    13.352    Pong/pong/motion/speed_reg[1]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.642ns (23.736%)  route 2.063ns (76.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.767     5.841    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y76        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDCE (Prop_fdce_C_Q)         0.518     6.359 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.406     7.764    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X104Y88        LUT2 (Prop_lut2_I1_O)        0.124     7.888 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.657     8.545    Pong/pong/motion/AR[0]
    SLICE_X101Y88        FDCE                                         f  Pong/pong/motion/speed_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.605    13.369    Pong/pong/motion/CLK
    SLICE_X101Y88        FDCE                                         r  Pong/pong/motion/speed_reg[2]/C
                         clock pessimism              0.423    13.793    
                         clock uncertainty           -0.035    13.757    
    SLICE_X101Y88        FDCE (Recov_fdce_C_CLR)     -0.405    13.352    Pong/pong/motion/speed_reg[2]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.642ns (23.736%)  route 2.063ns (76.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.767     5.841    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y76        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDCE (Prop_fdce_C_Q)         0.518     6.359 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.406     7.764    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X104Y88        LUT2 (Prop_lut2_I1_O)        0.124     7.888 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.657     8.545    Pong/pong/motion/AR[0]
    SLICE_X101Y88        FDCE                                         f  Pong/pong/motion/speed_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.605    13.369    Pong/pong/motion/CLK
    SLICE_X101Y88        FDCE                                         r  Pong/pong/motion/speed_reg[3]/C
                         clock pessimism              0.423    13.793    
                         clock uncertainty           -0.035    13.757    
    SLICE_X101Y88        FDCE (Recov_fdce_C_CLR)     -0.405    13.352    Pong/pong/motion/speed_reg[3]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.642ns (23.736%)  route 2.063ns (76.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.767     5.841    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y76        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDCE (Prop_fdce_C_Q)         0.518     6.359 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.406     7.764    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X104Y88        LUT2 (Prop_lut2_I1_O)        0.124     7.888 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.657     8.545    Pong/pong/motion/AR[0]
    SLICE_X101Y88        FDCE                                         f  Pong/pong/motion/speed_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.605    13.369    Pong/pong/motion/CLK
    SLICE_X101Y88        FDCE                                         r  Pong/pong/motion/speed_reg[4]/C
                         clock pessimism              0.423    13.793    
                         clock uncertainty           -0.035    13.757    
    SLICE_X101Y88        FDCE (Recov_fdce_C_CLR)     -0.405    13.352    Pong/pong/motion/speed_reg[4]
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/count_hits_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.642ns (23.743%)  route 2.062ns (76.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.767     5.841    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y76        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDCE (Prop_fdce_C_Q)         0.518     6.359 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.406     7.764    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X104Y88        LUT2 (Prop_lut2_I1_O)        0.124     7.888 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.656     8.545    Pong/pong/motion/AR[0]
    SLICE_X105Y88        FDCE                                         f  Pong/pong/motion/count_hits_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.606    13.370    Pong/pong/motion/CLK
    SLICE_X105Y88        FDCE                                         r  Pong/pong/motion/count_hits_reg[0]/C
                         clock pessimism              0.460    13.831    
                         clock uncertainty           -0.035    13.795    
    SLICE_X105Y88        FDCE (Recov_fdce_C_CLR)     -0.405    13.390    Pong/pong/motion/count_hits_reg[0]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/count_hits_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.642ns (23.743%)  route 2.062ns (76.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.370ns = ( 13.370 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.767     5.841    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y76        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDCE (Prop_fdce_C_Q)         0.518     6.359 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.406     7.764    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X104Y88        LUT2 (Prop_lut2_I1_O)        0.124     7.888 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.656     8.545    Pong/pong/motion/AR[0]
    SLICE_X105Y88        FDCE                                         f  Pong/pong/motion/count_hits_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.606    13.370    Pong/pong/motion/CLK
    SLICE_X105Y88        FDCE                                         r  Pong/pong/motion/count_hits_reg[1]/C
                         clock pessimism              0.460    13.831    
                         clock uncertainty           -0.035    13.795    
    SLICE_X105Y88        FDCE (Recov_fdce_C_CLR)     -0.405    13.390    Pong/pong/motion/count_hits_reg[1]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.642ns (23.736%)  route 2.063ns (76.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.767     5.841    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y76        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDCE (Prop_fdce_C_Q)         0.518     6.359 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.406     7.764    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X104Y88        LUT2 (Prop_lut2_I1_O)        0.124     7.888 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.657     8.545    Pong/pong/motion/AR[0]
    SLICE_X100Y88        FDCE                                         f  Pong/pong/motion/speed_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.605    13.369    Pong/pong/motion/CLK
    SLICE_X100Y88        FDCE                                         r  Pong/pong/motion/speed_reg[7]/C
                         clock pessimism              0.423    13.793    
                         clock uncertainty           -0.035    13.757    
    SLICE_X100Y88        FDCE (Recov_fdce_C_CLR)     -0.361    13.396    Pong/pong/motion/speed_reg[7]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/speed_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.642ns (23.736%)  route 2.063ns (76.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 13.369 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.767     5.841    Pong/pong/score_display_inst/score_counter_inst/CLK
    SLICE_X104Y76        FDCE                                         r  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y76        FDCE (Prop_fdce_C_Q)         0.518     6.359 f  Pong/pong/score_display_inst/score_counter_inst/game_over_o_reg/Q
                         net (fo=3, routed)           1.406     7.764    Pong/pong/score_display_inst/score_counter_inst/game_over
    SLICE_X104Y88        LUT2 (Prop_lut2_I1_O)        0.124     7.888 f  Pong/pong/score_display_inst/score_counter_inst/count_hits[1]_i_3/O
                         net (fo=12, routed)          0.657     8.545    Pong/pong/motion/AR[0]
    SLICE_X100Y88        FDCE                                         f  Pong/pong/motion/speed_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.605    13.369    Pong/pong/motion/CLK
    SLICE_X100Y88        FDCE                                         r  Pong/pong/motion/speed_reg[9]/C
                         clock pessimism              0.423    13.793    
                         clock uncertainty           -0.035    13.757    
    SLICE_X100Y88        FDCE (Recov_fdce_C_CLR)     -0.361    13.396    Pong/pong/motion/speed_reg[9]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_y_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.779ns (29.007%)  route 1.907ns (70.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 13.366 - 8.000 ) 
    Source Clock Delay      (SCD):    5.856ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.782     5.856    Pong/pong/motion/CLK
    SLICE_X102Y88        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.478     6.334 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.286     6.619    Pong/pong/motion/restart_reg_n_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I1_O)        0.301     6.920 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          1.621     8.541    Pong/pong/motion/ball_x0
    SLICE_X98Y84         FDPE                                         f  Pong/pong/motion/ball_y_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.602    13.366    Pong/pong/motion/CLK
    SLICE_X98Y84         FDPE                                         r  Pong/pong/motion/ball_y_reg[4]/C
                         clock pessimism              0.423    13.790    
                         clock uncertainty           -0.035    13.754    
    SLICE_X98Y84         FDPE (Recov_fdpe_C_PRE)     -0.361    13.393    Pong/pong/motion/ball_y_reg[4]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  4.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.247ns (42.087%)  route 0.340ns (57.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.606     1.692    Pong/pong/motion/CLK
    SLICE_X102Y88        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.148     1.840 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.933    Pong/pong/motion/restart_reg_n_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.247     2.279    Pong/pong/motion/ball_x0
    SLICE_X100Y89        FDCE                                         f  Pong/pong/motion/ball_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.876     2.218    Pong/pong/motion/CLK
    SLICE_X100Y89        FDCE                                         r  Pong/pong/motion/ball_x_reg[0]/C
                         clock pessimism             -0.490     1.728    
    SLICE_X100Y89        FDCE (Remov_fdce_C_CLR)     -0.067     1.661    Pong/pong/motion/ball_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.247ns (42.087%)  route 0.340ns (57.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.606     1.692    Pong/pong/motion/CLK
    SLICE_X102Y88        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.148     1.840 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.933    Pong/pong/motion/restart_reg_n_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.247     2.279    Pong/pong/motion/ball_x0
    SLICE_X100Y89        FDCE                                         f  Pong/pong/motion/ball_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.876     2.218    Pong/pong/motion/CLK
    SLICE_X100Y89        FDCE                                         r  Pong/pong/motion/ball_x_reg[1]/C
                         clock pessimism             -0.490     1.728    
    SLICE_X100Y89        FDCE (Remov_fdce_C_CLR)     -0.067     1.661    Pong/pong/motion/ball_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.247ns (42.087%)  route 0.340ns (57.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.606     1.692    Pong/pong/motion/CLK
    SLICE_X102Y88        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.148     1.840 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.933    Pong/pong/motion/restart_reg_n_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.247     2.279    Pong/pong/motion/ball_x0
    SLICE_X100Y89        FDCE                                         f  Pong/pong/motion/ball_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.876     2.218    Pong/pong/motion/CLK
    SLICE_X100Y89        FDCE                                         r  Pong/pong/motion/ball_x_reg[2]/C
                         clock pessimism             -0.490     1.728    
    SLICE_X100Y89        FDCE (Remov_fdce_C_CLR)     -0.067     1.661    Pong/pong/motion/ball_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_racket_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.839%)  route 0.391ns (65.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.606     1.692    Pong/pong/motion/CLK
    SLICE_X104Y88        FDCE                                         r  Pong/pong/motion/clearflag_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.164     1.856 f  Pong/pong/motion/clearflag_right_reg/Q
                         net (fo=1, routed)           0.217     2.073    Pong/pong/motion/clearflag_right_reg_n_0
    SLICE_X104Y87        LUT2 (Prop_lut2_I1_O)        0.045     2.118 f  Pong/pong/motion/tmp_hit_racket_r[1]_i_2/O
                         net (fo=2, routed)           0.174     2.292    Pong/pong/motion/tmp_hit_racket_r0
    SLICE_X104Y87        FDCE                                         f  Pong/pong/motion/tmp_hit_racket_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.875     2.217    Pong/pong/motion/CLK
    SLICE_X104Y87        FDCE                                         r  Pong/pong/motion/tmp_hit_racket_r_reg[0]/C
                         clock pessimism             -0.511     1.706    
    SLICE_X104Y87        FDCE (Remov_fdce_C_CLR)     -0.067     1.639    Pong/pong/motion/tmp_hit_racket_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_racket_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.839%)  route 0.391ns (65.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.606     1.692    Pong/pong/motion/CLK
    SLICE_X104Y88        FDCE                                         r  Pong/pong/motion/clearflag_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDCE (Prop_fdce_C_Q)         0.164     1.856 f  Pong/pong/motion/clearflag_right_reg/Q
                         net (fo=1, routed)           0.217     2.073    Pong/pong/motion/clearflag_right_reg_n_0
    SLICE_X104Y87        LUT2 (Prop_lut2_I1_O)        0.045     2.118 f  Pong/pong/motion/tmp_hit_racket_r[1]_i_2/O
                         net (fo=2, routed)           0.174     2.292    Pong/pong/motion/tmp_hit_racket_r0
    SLICE_X104Y87        FDCE                                         f  Pong/pong/motion/tmp_hit_racket_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.875     2.217    Pong/pong/motion/CLK
    SLICE_X104Y87        FDCE                                         r  Pong/pong/motion/tmp_hit_racket_r_reg[1]/C
                         clock pessimism             -0.511     1.706    
    SLICE_X104Y87        FDCE (Remov_fdce_C_CLR)     -0.067     1.639    Pong/pong/motion/tmp_hit_racket_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.247ns (37.356%)  route 0.414ns (62.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.606     1.692    Pong/pong/motion/CLK
    SLICE_X102Y88        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.148     1.840 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.933    Pong/pong/motion/restart_reg_n_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.321     2.353    Pong/pong/motion/ball_x0
    SLICE_X100Y90        FDCE                                         f  Pong/pong/motion/ball_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.877     2.219    Pong/pong/motion/CLK
    SLICE_X100Y90        FDCE                                         r  Pong/pong/motion/ball_x_reg[3]/C
                         clock pessimism             -0.490     1.729    
    SLICE_X100Y90        FDCE (Remov_fdce_C_CLR)     -0.067     1.662    Pong/pong/motion/ball_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.247ns (37.356%)  route 0.414ns (62.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.606     1.692    Pong/pong/motion/CLK
    SLICE_X102Y88        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.148     1.840 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.933    Pong/pong/motion/restart_reg_n_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.321     2.353    Pong/pong/motion/ball_x0
    SLICE_X100Y90        FDCE                                         f  Pong/pong/motion/ball_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.877     2.219    Pong/pong/motion/CLK
    SLICE_X100Y90        FDCE                                         r  Pong/pong/motion/ball_x_reg[4]/C
                         clock pessimism             -0.490     1.729    
    SLICE_X100Y90        FDCE (Remov_fdce_C_CLR)     -0.067     1.662    Pong/pong/motion/ball_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_left_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_racket_l_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.135%)  route 0.441ns (67.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.606     1.692    Pong/pong/motion/CLK
    SLICE_X102Y88        FDCE                                         r  Pong/pong/motion/clearflag_left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.164     1.856 f  Pong/pong/motion/clearflag_left_reg/Q
                         net (fo=1, routed)           0.244     2.100    Pong/pong/motion/clearflag_left_reg_n_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.145 f  Pong/pong/motion/tmp_hit_racket_l[1]_i_2/O
                         net (fo=2, routed)           0.197     2.343    Pong/pong/motion/tmp_hit_racket_l0
    SLICE_X102Y87        FDCE                                         f  Pong/pong/motion/tmp_hit_racket_l_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.874     2.216    Pong/pong/motion/CLK
    SLICE_X102Y87        FDCE                                         r  Pong/pong/motion/tmp_hit_racket_l_reg[0]/C
                         clock pessimism             -0.510     1.706    
    SLICE_X102Y87        FDCE (Remov_fdce_C_CLR)     -0.067     1.639    Pong/pong/motion/tmp_hit_racket_l_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 Pong/pong/motion/clearflag_left_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/tmp_hit_racket_l_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.135%)  route 0.441ns (67.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.606     1.692    Pong/pong/motion/CLK
    SLICE_X102Y88        FDCE                                         r  Pong/pong/motion/clearflag_left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.164     1.856 f  Pong/pong/motion/clearflag_left_reg/Q
                         net (fo=1, routed)           0.244     2.100    Pong/pong/motion/clearflag_left_reg_n_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.145 f  Pong/pong/motion/tmp_hit_racket_l[1]_i_2/O
                         net (fo=2, routed)           0.197     2.343    Pong/pong/motion/tmp_hit_racket_l0
    SLICE_X102Y87        FDCE                                         f  Pong/pong/motion/tmp_hit_racket_l_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.874     2.216    Pong/pong/motion/CLK
    SLICE_X102Y87        FDCE                                         r  Pong/pong/motion/tmp_hit_racket_l_reg[1]/C
                         clock pessimism             -0.510     1.706    
    SLICE_X102Y87        FDCE (Remov_fdce_C_CLR)     -0.067     1.639    Pong/pong/motion/tmp_hit_racket_l_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 Pong/pong/motion/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/motion/ball_x_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.247ns (37.643%)  route 0.409ns (62.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.606     1.692    Pong/pong/motion/CLK
    SLICE_X102Y88        FDCE                                         r  Pong/pong/motion/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y88        FDCE (Prop_fdce_C_Q)         0.148     1.840 f  Pong/pong/motion/restart_reg/Q
                         net (fo=1, routed)           0.093     1.933    Pong/pong/motion/restart_reg_n_0
    SLICE_X102Y88        LUT2 (Prop_lut2_I1_O)        0.099     2.032 f  Pong/pong/motion/ball_x[9]_i_2/O
                         net (fo=20, routed)          0.316     2.348    Pong/pong/motion/ball_x0
    SLICE_X97Y90         FDCE                                         f  Pong/pong/motion/ball_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.876     2.218    Pong/pong/motion/CLK
    SLICE_X97Y90         FDCE                                         r  Pong/pong/motion/ball_x_reg[5]/C
                         clock pessimism             -0.490     1.728    
    SLICE_X97Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.636    Pong/pong/motion/ball_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.712    





