// Seed: 2817973328
module module_0 #(
    parameter id_2 = 32'd13,
    parameter id_3 = 32'd57
) (
    output _id_2,
    output logic _id_3,
    output id_4,
    output id_5
);
  assign id_4[id_2] = id_3;
  logic id_6;
  logic id_7;
  assign id_3 = 1;
  always @(negedge &id_6) begin
    id_4[1] <= id_5;
    id_1[1-id_3 : id_2[1'b0]] <= (1);
    id_4 = (1);
    @(posedge id_2 & 1);
  end
  logic id_8;
endmodule
