
*** Running vivado
    with args -log calc_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source calc_top.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source calc_top.tcl -notrace
Command: synth_design -top calc_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 268.195 ; gain = 61.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calc_top' [C:/design/simple_calculator/vhdl/calc_top_struct.vhd:15]
INFO: [Synth 8-3491] module 'io_ctrl' declared at 'C:/design/simple_calculator/vhdl/io_ctrl.vhd:15' bound to instance 'i_io_ctrl' of component 'io_ctrl' [C:/design/simple_calculator/vhdl/calc_top_struct.vhd:96]
INFO: [Synth 8-638] synthesizing module 'io_ctrl' [C:/design/simple_calculator/vhdl/io_ctrl_rtl.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'io_ctrl' (1#1) [C:/design/simple_calculator/vhdl/io_ctrl_rtl.vhd:16]
INFO: [Synth 8-3491] module 'calc_ctrl' declared at 'C:/design/simple_calculator/vhdl/calc_ctrl.vhd:15' bound to instance 'i_calc_ctrl' of component 'calc_ctrl' [C:/design/simple_calculator/vhdl/calc_top_struct.vhd:115]
INFO: [Synth 8-638] synthesizing module 'calc_ctrl' [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'calc_ctrl' (2#1) [C:/design/simple_calculator/vhdl/calc_ctrl_rtl.vhd:16]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/design/simple_calculator/vhdl/alu.vhd:15' bound to instance 'i_alu' of component 'alu' [C:/design/simple_calculator/vhdl/calc_top_struct.vhd:138]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/design/simple_calculator/vhdl/alu_rtl.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'alu' (3#1) [C:/design/simple_calculator/vhdl/alu_rtl.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'calc_top' (4#1) [C:/design/simple_calculator/vhdl/calc_top_struct.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 305.496 ; gain = 98.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 305.496 ; gain = 98.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/design/simple_calculator/impl/calculator/calculator.srcs/constrs_1/new/calculator_constrs.xdc]
Finished Parsing XDC File [C:/design/simple_calculator/impl/calculator/calculator.srcs/constrs_1/new/calculator_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/design/simple_calculator/impl/calculator/calculator.srcs/constrs_1/new/calculator_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 598.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_1khzen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "state_db" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_interface" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_dig1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_dig2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_dig3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_overflow" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_overflow" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	  18 Input      8 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module io_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module calc_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	  18 Input      8 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i_io_ctrl/s_1khzen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "i_io_ctrl/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i_io_ctrl/state_db" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "i_alu/s_overflow" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 598.586 ; gain = 391.504

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_alu/op1_17bit_reg[16]' (FDCE) to 'i_alu/op1_17bit_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_alu/op1_17bit_reg[13]' (FDCE) to 'i_alu/op1_17bit_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_alu/op1_17bit_reg[14]' (FDCE) to 'i_alu/op1_17bit_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_alu/op1_17bit_reg[15]' (FDCE) to 'i_alu/op1_17bit_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_alu/op1_17bit_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_dig3_reg[0]' (FDPE) to 'i_calc_ctrl/s_dig1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_dig1_reg[0]' (FDPE) to 'i_calc_ctrl/s_dig2_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_calc_ctrl/s_dig2_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[0]' (FDCE) to 'i_calc_ctrl/s_led_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[1]' (FDCE) to 'i_calc_ctrl/s_led_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[2]' (FDCE) to 'i_calc_ctrl/s_led_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[3]' (FDCE) to 'i_calc_ctrl/s_led_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[4]' (FDCE) to 'i_calc_ctrl/s_led_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[5]' (FDCE) to 'i_calc_ctrl/s_led_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[6]' (FDCE) to 'i_calc_ctrl/s_led_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[7]' (FDCE) to 'i_calc_ctrl/s_led_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[8]' (FDCE) to 'i_calc_ctrl/s_led_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[9]' (FDCE) to 'i_calc_ctrl/s_led_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[10]' (FDCE) to 'i_calc_ctrl/s_led_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[11]' (FDCE) to 'i_calc_ctrl/s_led_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[12]' (FDCE) to 'i_calc_ctrl/s_led_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_calc_ctrl/s_led_reg[13]' (FDCE) to 'i_calc_ctrl/s_led_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_calc_ctrl/s_led_reg[14] )
WARNING: [Synth 8-3332] Sequential element (i_alu/op1_17bit_reg[16]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_alu/op1_17bit_reg[15]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_alu/op1_17bit_reg[14]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_alu/op1_17bit_reg[13]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_alu/op1_17bit_reg[12]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[14]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[13]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[12]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[11]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[10]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[9]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[8]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[7]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[6]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[5]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[4]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[3]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[2]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[1]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_led_reg[0]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_dig1_reg[0]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_dig3_reg[0]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (i_calc_ctrl/s_dig2_reg[0]) is unused and will be removed from module calc_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 598.586 ; gain = 391.504

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 598.586 ; gain = 391.504

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    30|
|3     |LUT1   |    47|
|4     |LUT2   |    81|
|5     |LUT3   |    37|
|6     |LUT4   |    30|
|7     |LUT5   |    27|
|8     |LUT6   |   142|
|9     |FDCE   |   201|
|10    |FDPE   |    19|
|11    |IBUF   |    22|
|12    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   665|
|2     |  i_alu       |alu       |   125|
|3     |  i_calc_ctrl |calc_ctrl |   194|
|4     |  i_io_ctrl   |io_ctrl   |   295|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 598.586 ; gain = 391.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 598.586 ; gain = 98.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 598.586 ; gain = 391.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 598.586 ; gain = 391.504
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 598.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 30 19:34:36 2022...
