#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Oct  3 14:56:24 2016
# Process ID: 17525
# Current directory: /home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/synthesis/xilinx/plda_xpressk7_xc7k160tfbg676-2/x4_gen2/vlog/qpcie_ref_design/qpcie_ref_design.runs/synth_1
# Command line: vivado -log qpcie_xilinx_top.vds -mode batch -messageDb vivado.pb -notrace -source qpcie_xilinx_top.tcl
# Log file: /home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/synthesis/xilinx/plda_xpressk7_xc7k160tfbg676-2/x4_gen2/vlog/qpcie_ref_design/qpcie_ref_design.runs/synth_1/qpcie_xilinx_top.vds
# Journal file: /home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/synthesis/xilinx/plda_xpressk7_xc7k160tfbg676-2/x4_gen2/vlog/qpcie_ref_design/qpcie_ref_design.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source qpcie_xilinx_top.tcl -notrace
Command: synth_design -top qpcie_xilinx_top -part xc7k160tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17538 
WARNING: [Synth 8-2507] parameter declaration becomes local in protocore with formal parameter declaration list [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.465 ; gain = 179.324 ; free physical = 11557 ; free virtual = 21543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'qpcie_xilinx_top' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/top/qpcie_xilinx_top_x4_gen2.v:24]
INFO: [Synth 8-638] synthesizing module 'qpcie_ipcore_x4_gen2' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/wrapper/k7/qpcie_ipcore_x4_gen2.v:178]
	Parameter G_PCIE_REFCLK_FREQ bound to: 100 - type: integer 
	Parameter G_DATAPATH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'qpcie_xx_hip_top' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:35528]
	Parameter G_PCIE_IP_TYPE bound to: K7 - type: string 
	Parameter G_PCIE_LINK_WIDTH bound to: 4 - type: integer 
	Parameter G_PCIE_LINK_SPEED bound to: 2 - type: integer 
	Parameter G_PCIE_REFCLK_FREQ bound to: 100 - type: integer 
	Parameter G_PCIE_VEN_ID bound to: 16'b0001010101010110 
	Parameter G_PCIE_DEV_ID bound to: 16'b0001000100010010 
	Parameter G_PCIE_REV_ID bound to: 8'b00000001 
	Parameter G_PCIE_CLASS_CODE bound to: 24'b000001111000000000000000 
	Parameter G_PCIE_SUB_VEN_ID bound to: 16'b0001010101010110 
	Parameter G_PCIE_SUB_DEV_ID bound to: 16'b0001000100010010 
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 167 - type: integer 
	Parameter G_PIPE_INPUT bound to: 0 - type: integer 
	Parameter G_PIPE_OUTPUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline' (1#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized0' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 149 - type: integer 
	Parameter G_PIPE_INPUT bound to: 0 - type: integer 
	Parameter G_PIPE_OUTPUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized0' (1#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 4 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 2 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter' (2#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_xx_hip_pcie' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/qpcie_xx_hip_pcie.v:6]
	Parameter G_PCIE_IP_TYPE bound to: K7 - type: string 
	Parameter G_PCIE_LINK_WIDTH bound to: 4 - type: integer 
	Parameter G_PCIE_LINK_SPEED bound to: 2 - type: integer 
	Parameter G_PCIE_REFCLK_FREQ bound to: 100 - type: integer 
	Parameter G_PCIE_VEN_ID bound to: 16'b0001010101010110 
	Parameter G_PCIE_DEV_ID bound to: 16'b0001000100010010 
	Parameter G_PCIE_REV_ID bound to: 8'b00000001 
	Parameter G_PCIE_CLASS_CODE bound to: 24'b000001111000000000000000 
	Parameter G_PCIE_SUB_VEN_ID bound to: 16'b0001010101010110 
	Parameter G_PCIE_SUB_DEV_ID bound to: 16'b0001000100010010 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (3#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14297]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (4#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14297]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_clock' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_clock.v:67]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 4 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 3 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter PCIE_GEN1_MODE bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_clock.v:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_clock.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_clock.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_clock.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_clock.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_clock.v:143]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:661]
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (6#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:661]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (7#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_clock' (8#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_clock.v:67]
INFO: [Synth 8-638] synthesizing module 'qpcie_s7_hip' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/qpcie_s7_hip.v:10]
	Parameter G_PCIE_IP_TYPE bound to: K7 - type: string 
	Parameter G_PCIE_LINK_WIDTH bound to: 4 - type: integer 
	Parameter G_PCIE_LINK_SPEED bound to: 2 - type: integer 
	Parameter G_PCIE_REFCLK_FREQ bound to: 100 - type: integer 
	Parameter G_PCIE_VEN_ID bound to: 16'b0001010101010110 
	Parameter G_PCIE_DEV_ID bound to: 16'b0001000100010010 
	Parameter G_PCIE_REV_ID bound to: 8'b00000001 
	Parameter G_PCIE_CLASS_CODE bound to: 24'b000001111000000000000000 
	Parameter G_PCIE_SUB_VEN_ID bound to: 16'b0001010101010110 
	Parameter G_PCIE_SUB_DEV_ID bound to: 16'b0001000100010010 
	Parameter PCIE_BAR_BAR23 bound to: 64'b1111111111111111111111111111111111111111111111111110000000001100 
	Parameter PCIE_BAR_BAR45 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_core_top.v:64]
	Parameter CFG_VEND_ID bound to: 16'b0001010101010110 
	Parameter CFG_DEV_ID bound to: 16'b0001000100010010 
	Parameter CFG_REV_ID bound to: 8'b00000001 
	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001010101010110 
	Parameter CFG_SUBSYS_ID bound to: 16'b0001000100010010 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16372 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: 32'b11111111111111111110000000001100 
	Parameter BAR3 bound to: 32'b11111111111111111111111111111111 
	Parameter BAR4 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR5 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001111000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b1111 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 5 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter TRN_DW bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 205 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 181 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ENABLE_FAST_SIM_TRAINING bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_core_top.v:988]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_core_top.v:989]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_core_top.v:989]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_top' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_top.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16372 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: 32'b11111111111111111110000000001100 
	Parameter BAR3 bound to: 32'b11111111111111111111111111111111 
	Parameter BAR4 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR5 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001111000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b1111 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 5 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: TRUE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 205 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 181 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_top' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_top.v:68]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx.v:70]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx_pipeline.v:70]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' (9#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx_null_gen.v:71]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000100 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx_null_gen.v:252]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' (10#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx' (11#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_rx.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx.v:70]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:71]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TBUF_AV_MIN bound to: 5 - type: integer 
	Parameter TBUF_AV_GAP bound to: 6 - type: integer 
	Parameter TBUF_GAP_TIME bound to: 4 - type: integer 
	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
	Parameter LINKSTATE_L0 bound to: 3'b000 
	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
	Parameter PM_ENTER_L1 bound to: 8'b00100000 
	Parameter POWERSTATE_D0 bound to: 2'b00 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter THROTTLE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:571]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' (12#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx_pipeline.v:71]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' (13#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx' (14#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_tx.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_top' (15#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_axi_basic_top.v:68]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_7x' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_7x.v:63]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16372 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: 32'b11111111111111111110000000001100 
	Parameter BAR3 bound to: 32'b11111111111111111111111111111111 
	Parameter BAR4 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR5 bound to: 32'b00000000000000000000000000000000 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001111000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b1111 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter REM_WIDTH bound to: 2 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 5 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: TRUE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 205 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 181 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_bram_top_7x' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_bram_top_7x.v:72]
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 
	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter MPS_BYTES bound to: 256 - type: integer 
	Parameter BYTES_TX bound to: 8120 - type: integer 
	Parameter ROWS_TX bound to: 1 - type: integer 
	Parameter COLS_TX bound to: 2 - type: integer 
	Parameter ROWS_RX bound to: 1 - type: integer 
	Parameter COLS_RX bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_brams_7x' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_brams_7x.v:65]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter NUM_BRAMS bound to: 2 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0100100 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_bram_7x' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_bram_7x.v:63]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0100100 
	Parameter ADDR_MSB bound to: 9 - type: integer 
	Parameter ADDR_LO_BITS bound to: 5 - type: integer 
	Parameter D_MSB bound to: 31 - type: integer 
	Parameter DP_LSB bound to: 32 - type: integer 
	Parameter DP_MSB bound to: 35 - type: integer 
	Parameter DPW bound to: 4 - type: integer 
	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter WE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM_TDP_MACRO' [/opt/Xilinx/Vivado/2016.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 7'b0100100 
	Parameter READ_WIDTH_B bound to: 7'b0100100 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 7'b0100100 
	Parameter WRITE_WIDTH_B bound to: 7'b0100100 
	Parameter WRITEA_P bound to: TRUE - type: string 
	Parameter WRITEB_P bound to: TRUE - type: string 
	Parameter READA_P bound to: TRUE - type: string 
	Parameter READB_P bound to: TRUE - type: string 
	Parameter valid_width_a bound to: TRUE - type: string 
	Parameter valid_width_b bound to: TRUE - type: string 
	Parameter rd_width_a bound to: 36 - type: integer 
	Parameter rd_width_b bound to: 36 - type: integer 
	Parameter wr_width_a bound to: 36 - type: integer 
	Parameter wr_width_b bound to: 36 - type: integer 
	Parameter DIA_WIDTH bound to: 32 - type: integer 
	Parameter DIB_WIDTH bound to: 32 - type: integer 
	Parameter DOA_WIDTH bound to: 32 - type: integer 
	Parameter DOB_WIDTH bound to: 32 - type: integer 
	Parameter DIPA_WIDTH bound to: 4 - type: integer 
	Parameter DIPB_WIDTH bound to: 4 - type: integer 
	Parameter DOPA_WIDTH bound to: 4 - type: integer 
	Parameter DOPB_WIDTH bound to: 4 - type: integer 
	Parameter WEA_WIDTH bound to: 4 - type: integer 
	Parameter WEB_WIDTH bound to: 4 - type: integer 
	Parameter least_width_A bound to: 32 - type: integer 
	Parameter least_width_B bound to: 32 - type: integer 
	Parameter RDA_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter RDB_BYTE_WIDTH bound to: 4 - type: integer 
	Parameter WRA_WIDTHP bound to: 4 - type: integer 
	Parameter WRB_WIDTHP bound to: 4 - type: integer 
	Parameter RDA_WIDTHP bound to: 4 - type: integer 
	Parameter RDB_WIDTHP bound to: 4 - type: integer 
	Parameter ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
	Parameter fin_rd_widtha bound to: 36 - type: integer 
	Parameter fin_rd_widthb bound to: 36 - type: integer 
	Parameter fin_wr_widtha bound to: 36 - type: integer 
	Parameter fin_wr_widthb bound to: 36 - type: integer 
	Parameter INIT_SRVAL_WIDTH_SIZE bound to: 36 - type: integer 
	Parameter inita_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter initb_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter srvala_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter srvalb_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:42125]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (16#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:42125]
INFO: [Synth 8-256] done synthesizing module 'BRAM_TDP_MACRO' (17#1) [/opt/Xilinx/Vivado/2016.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_bram_7x' (18#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_bram_7x.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_brams_7x' (19#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_brams_7x.v:65]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_bram_top_7x' (20#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_bram_top_7x.v:72]
INFO: [Synth 8-638] synthesizing module 'PCIE_2_1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:27982]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16372 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: 32'b11111111111111111110000000001100 
	Parameter BAR3 bound to: 32'b11111111111111111111111111111111 
	Parameter BAR4 bound to: 32'b00000000000000000000000000000000 
	Parameter BAR5 bound to: 32'b00000000000000000000000000000000 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001111000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b1111 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 1 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000001 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0010 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 5 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: TRUE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 0 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: TRUE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0001111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 205 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 181 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 28 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'PCIE_2_1' (21#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:27982]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_7x' (22#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_7x.v:63]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_pipeline.v:63]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_pipe_lane' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_lane.v:63]
	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_pipe_lane' (23#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_lane.v:63]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_pipe_misc' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_misc.v:63]
	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_pipe_misc' (24#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_misc.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' (25#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_top' (26#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pcie_top.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_top' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_top.v:62]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter USERCLK2_FREQ bound to: 2 - type: integer 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_rx_valid_filter_7x.v:62]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter EIOS_DET_IDL bound to: 5'b00001 
	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
	Parameter EIOS_DET_STR0 bound to: 5'b00100 
	Parameter EIOS_DET_STR1 bound to: 5'b01000 
	Parameter EIOS_DET_DONE bound to: 5'b10000 
	Parameter EIOS_COM bound to: 8'b10111100 
	Parameter EIOS_IDL bound to: 8'b01111100 
	Parameter FTSOS_COM bound to: 8'b10111100 
	Parameter FTSOS_FTS bound to: 8'b00111100 
	Parameter USER_RXVLD_IDL bound to: 4'b0001 
	Parameter USER_RXVLD_EI bound to: 4'b0010 
	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_rx_valid_filter_7x.v:190]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' (27#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_wrapper' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_wrapper.v:156]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 4 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 3 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter TXEQ_FS bound to: 6'b101000 
	Parameter TXEQ_LF bound to: 6'b001111 
	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_wrapper.v:407]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_wrapper.v:408]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_reset' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:67]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 4 - type: integer 
	Parameter CFG_WAIT_MAX bound to: 6'b111111 
	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 5'b00000 
	Parameter FSM_CFG_WAIT bound to: 5'b00001 
	Parameter FSM_CPLLRESET bound to: 5'b00010 
	Parameter FSM_DRP_X16_START bound to: 5'b00011 
	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
	Parameter FSM_CPLLLOCK bound to: 5'b00101 
	Parameter FSM_DRP bound to: 5'b00110 
	Parameter FSM_GTRESET bound to: 5'b00111 
	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 
	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 
	Parameter FSM_DRP_X20_START bound to: 5'b01010 
	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 
	Parameter FSM_MMCM_LOCK bound to: 5'b01100 
	Parameter FSM_RESETDONE bound to: 5'b01101 
	Parameter FSM_CPLL_PD bound to: 5'b01110 
	Parameter FSM_TXSYNC_START bound to: 5'b01111 
	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:121]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:122]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:123]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:146]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:147]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:149]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:150]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_reset' (28#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_reset.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_qpll_reset' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:66]
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 4 - type: integer 
	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 1 - type: integer 
	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:101]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:102]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:103]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:104]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:105]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:106]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:107]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:110]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:111]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:112]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:114]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:115]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_qpll_reset' (29#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_rate' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:67]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_PLL_PU bound to: 1 - type: integer 
	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 
	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 
	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 
	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 
	Parameter FSM_PLL_SEL bound to: 7 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 
	Parameter FSM_DRP_START bound to: 9 - type: integer 
	Parameter FSM_DRP_DONE bound to: 10 - type: integer 
	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 
	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 
	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 
	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 
	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 
	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 
	Parameter FSM_RATE_SEL bound to: 17 - type: integer 
	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 
	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 
	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 
	Parameter FSM_RATE_DONE bound to: 21 - type: integer 
	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 
	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 
	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 
	Parameter FSM_PLL_PD bound to: 25 - type: integer 
	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 
	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 
	Parameter FSM_DONE bound to: 28 - type: integer 
	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 
	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:145]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:146]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:147]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:148]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:149]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:150]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:151]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:152]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:156]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:157]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:158]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:159]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_rate' (30#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_drp' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b01 
	Parameter INDEX_MAX bound to: 5'b10101 
	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 
	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 
	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 
	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 
	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 
	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 
	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 
	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 
	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 
	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 
	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 
	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 
	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 
	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 
	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 
	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 
	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 
	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 
	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 
	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 
	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 
	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 
	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 
	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 
	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 
	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 
	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 
	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 
	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 
	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 
	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 
	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 
	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 
	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 
	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 
	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 
	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 
	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 
	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 
	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 
	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 
	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 
	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 
	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 
	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 
	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 
	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 
	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 
	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 
	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 
	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 
	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 
	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 
	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 
	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 
	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 
	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 
	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 
	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 
	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 
	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 
	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 
	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 
	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 
	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 
	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 
	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 
	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 
	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 
	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 
	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 
	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 
	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 
	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_LOAD bound to: 1 - type: integer 
	Parameter FSM_READ bound to: 2 - type: integer 
	Parameter FSM_RRDY bound to: 3 - type: integer 
	Parameter FSM_WRITE bound to: 4 - type: integer 
	Parameter FSM_WRDY bound to: 5 - type: integer 
	Parameter FSM_DONE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:107]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:108]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:110]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:111]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:112]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:115]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:121]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_drp' (31#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_eq' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_RXEQ_LF bound to: 6'b001000 
	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001101 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v:114]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v:121]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v:401]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_rxeq_scan' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_rxeq_scan.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
	Parameter FSM_IDLE bound to: 4'b0001 
	Parameter FSM_PRESET bound to: 4'b0010 
	Parameter FSM_CONVERGE bound to: 4'b0100 
	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_rxeq_scan' (32#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_rxeq_scan.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_eq' (33#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_common' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_common.v:56]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_qpll_drp' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_drp.v:67]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b11 
	Parameter INDEX_MAX bound to: 3'b110 
	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
	Parameter ADDR_CRSCODE bound to: 8'b10001000 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter FSM_IDLE bound to: 9'b000000001 
	Parameter FSM_LOAD bound to: 9'b000000010 
	Parameter FSM_READ bound to: 9'b000000100 
	Parameter FSM_RRDY bound to: 9'b000001000 
	Parameter FSM_WRITE bound to: 9'b000010000 
	Parameter FSM_WRDY bound to: 9'b000100000 
	Parameter FSM_DONE bound to: 9'b001000000 
	Parameter FSM_QPLLRESET bound to: 9'b010000000 
	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_qpll_drp' (34#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_qpll_wrapper' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_wrapper.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:11198]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1101 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:11198]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gtp_cpllpd_ovrd' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gtp_cpllpd_ovrd' (36#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_qpll_wrapper' (37#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_qpll_wrapper.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_common' (38#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_common.v:56]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_user' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_user.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
	Parameter RXVALID_MAX bound to: 4'b1111 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter FSM_IDLE bound to: 2'b00 
	Parameter FSM_RESETOVRD bound to: 2'b01 
	Parameter FSM_RESET_INIT bound to: 2'b10 
	Parameter FSM_RESET bound to: 2'b11 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_user' (39#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_user.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_sync' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_sync.v:71]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_LANE bound to: 4 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
	Parameter FSM_TXSYNC_START bound to: 6'b000100 
	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
INFO: [Synth 8-4471] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_sync.v:612]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_sync' (40#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_wrapper' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_wrapper.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 4 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter OUT_DIV bound to: 2 - type: integer 
	Parameter CLK25_DIV bound to: 4 - type: integer 
	Parameter CLKMUX_PD bound to: 1'b1 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter OOBCLK_SEL bound to: 1'b1 
	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
	Parameter TXSYNC_OVRD bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b1 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:10525]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b10100 
	Parameter TX_DEEMPH1 bound to: 5'b01011 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (41#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:10525]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gtx_cpllpd_ovrd' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gtx_cpllpd_ovrd' (42#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_wrapper' (43#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_wrapper.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_wrapper' (44#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_wrapper.v:156]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_top' (45#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_gt_top.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top' (46#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_core_top.v:64]
INFO: [Synth 8-256] done synthesizing module 'qpcie_s7_hip' (47#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/qpcie_s7_hip.v:10]
INFO: [Synth 8-256] done synthesizing module 'qpcie_xx_hip_pcie' (48#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/qpcie_xx_hip_pcie.v:6]
INFO: [Synth 8-638] synthesizing module 'qpcie_internal_reg' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22686]
	Parameter PCIE_EQP_PRS16_FIX bound to: 1 - type: integer 
	Parameter PCIE_EQU_PRS16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PCIE3_NUM_VF0 bound to: 0 - type: integer 
	Parameter PCIE3_NUM_FUNC bound to: 0 - type: integer 
	Parameter PCIE3_BAR_01_FIX bound to: 1 - type: integer 
	Parameter PCIE3_BAR_01 bound to: 64'b1111111111111111111111111111111111111111111111111100000000001100 
	Parameter PCIE3_BAR_23_FIX bound to: 1 - type: integer 
	Parameter PCIE3_BAR_23 bound to: 64'b1111111111111111111111111111111111111111111111111110000000001100 
	Parameter PCIE3_BAR_45_FIX bound to: 1 - type: integer 
	Parameter PCIE3_BAR_45 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter UNB_ARBREQ_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000001010000000011101110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000010100000000101110110000000000000000 
	Parameter UNB_ARB_ARBTYPE bound to: 512'b00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 
	Parameter UNB_ARB_PRIORITY bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter AXI_KFIX_STREAM bound to: 4'b1111 
	Parameter AXI_STREAM_CONF bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DMA_ENGINES_CONF bound to: 344'b00111100000001000000100110000000000100111110011110000000100000010011000000000010011111001111000000010000001001100000000001001111100111100000001000000100110000000000100111110011110101010100000011011000010100110010011001111010101010000001011101001000011001001100111110101011000000110110000110001100111110011111010101100000010111100010000110011111 
	Parameter ATR_KFIX_TABLE bound to: 80'b00000000000000000000000000000000111111111111111111111111111111111111111111111111 
	Parameter ATR_TABLES_CONF bound to: 20480'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter P2A_TC_QOS_CONV_FIX bound to: 1 - type: integer 
	Parameter P2A_TC_QOS_CONV bound to: 0 - type: integer 
	Parameter P2A_ATTR_CACHE_CONV_FIX bound to: 1 - type: integer 
	Parameter P2A_ATTR_CACHE_CONV bound to: 0 - type: integer 
	Parameter P2A_NC_BASE_ADDR_FIX bound to: 1 - type: integer 
	Parameter P2A_NC_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PMSG_SUPPORT_RX bound to: 0 - type: integer 
	Parameter PMSG_DEST_ID bound to: 5'b00000 
	Parameter PMSG_DEST_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter PMSG_FIX bound to: 1 - type: integer 
	Parameter LSB_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_internal_reg' (49#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22686]
INFO: [Synth 8-638] synthesizing module 'qpcie_top' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:32082]
INFO: [Synth 8-638] synthesizing module 'qpcie_axi4lite_slv_if' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:1840]
	Parameter IDLE_STATE bound to: 1'b0 
	Parameter RESP_STATE bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore' (50#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized0' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized0' (50#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_synchronizer' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:969]
	Parameter FIELD_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_synchronizer' (51#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:969]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized1' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized1' (51#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized2' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized2' (51#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized3' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized3' (51#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized4' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized4' (51#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized5' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized5' (51#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized6' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized6' (51#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized7' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized7' (51#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized8' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized8' (51#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-256] done synthesizing module 'qpcie_axi4lite_slv_if' (52#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:1840]
INFO: [Synth 8-638] synthesizing module 'qpcie_axi4lite_mst_if' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:1171]
	Parameter IDLE_STATE bound to: 1'b0 
	Parameter WAIT_STATE bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized9' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized9' (52#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized10' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized10' (52#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized11' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized11' (52#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized12' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized12' (52#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized13' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized13' (52#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized14' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized14' (52#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized15' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized15' (52#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized16' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized16' (52#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-638] synthesizing module 'qpcie_syncignore__parameterized17' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
	Parameter FIELD_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncignore__parameterized17' (52#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:997]
INFO: [Synth 8-256] done synthesizing module 'qpcie_axi4lite_mst_if' (53#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:1171]
INFO: [Synth 8-638] synthesizing module 'qpcie_axi4_mst_if' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:5993]
	Parameter G_AXI4_MST_ID bound to: 4 - type: integer 
	Parameter G_AXI4_MST_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI4_MST_DATAPATH bound to: 128 - type: integer 
	Parameter G_CDC_CONFIG bound to: 0 - type: integer 
	Parameter G_WR_OUTREQ_NUM bound to: 2 - type: integer 
	Parameter G_RD_OUTREQ_NUM bound to: 2 - type: integer 
	Parameter G_CDC_ENABLED bound to: 0 - type: integer 
	Parameter G_CDC_DEPTH_W bound to: 1 - type: integer 
	Parameter UNB_MAXPAYLOAD_W bound to: 8 - type: integer 
	Parameter UNB_RREQ_SIZE_W bound to: 12 - type: integer 
	Parameter Q_UNB_LSBADDR_W bound to: 4 - type: integer 
	Parameter G_AXI_LSBADDR_W bound to: 4 - type: integer 
	Parameter G_MIN_LSBADDR_W bound to: 4 - type: integer 
	Parameter G_WR_OUTREQ_NUM_W bound to: 1 - type: integer 
	Parameter G_RD_OUTREQ_NUM_W bound to: 1 - type: integer 
	Parameter AXI_ASIZE bound to: 4 - type: integer 
	Parameter G_DATA_PROT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'qpcie_axi4_slv2mst' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:7158]
	Parameter G_CDC_ENABLED bound to: 0 - type: integer 
	Parameter G_CDC_DEPTH_W bound to: 1 - type: integer 
	Parameter G_AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter G_RD_OUTREQ_NUM bound to: 2 - type: integer 
	Parameter G_AXI4_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI4_SLV_DATAPATH bound to: 128 - type: integer 
	Parameter G_AXI4_MST_DATAPATH bound to: 128 - type: integer 
	Parameter G_AXI4_MAX_DATAPATH bound to: 128 - type: integer 
	Parameter G_AXI4_MIN_DATAPATH bound to: 128 - type: integer 
	Parameter G_SLV_ADAPT_ENABLED bound to: 0 - type: integer 
	Parameter G_MST_ADAPT_ENABLED bound to: 0 - type: integer 
	Parameter G_ADAPT_RATIO bound to: 1 - type: integer 
	Parameter G_ADAPT_RATIO_W bound to: 1 - type: integer 
	Parameter G_MIN_LSBADDR_W bound to: 4 - type: integer 
	Parameter FSM_ADAPT_IDLE bound to: 1'b0 
	Parameter FSM_ADAPT_DATA bound to: 1'b1 
	Parameter G_WRADDR_DCFIFO_DATA_W bound to: 136 - type: integer 
	Parameter G_WRDATA_DCFIFO_DATA_W bound to: 165 - type: integer 
	Parameter G_WRRESP_DCFIFO_DATA_W bound to: 6 - type: integer 
	Parameter G_RDADDR_DCFIFO_DATA_W bound to: 136 - type: integer 
	Parameter G_RDDATA_DCFIFO_DATA_W bound to: 183 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_axi4_slv2mst' (54#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:7158]
INFO: [Synth 8-256] done synthesizing module 'qpcie_axi4_mst_if' (55#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:5993]
INFO: [Synth 8-638] synthesizing module 'qpcie_axi4str_if' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:2500]
	Parameter G_AXI4_STR_ID bound to: 8 - type: integer 
	Parameter G_AXI4_STI_DATAPATH bound to: 128 - type: integer 
	Parameter G_AXI4_STO_DATAPATH bound to: 128 - type: integer 
	Parameter G_STI_CDC_CONFIG bound to: 0 - type: integer 
	Parameter G_STO_CDC_CONFIG bound to: 0 - type: integer 
	Parameter G_STI_PACKING_ENABLED bound to: 0 - type: integer 
	Parameter G_STO_PACKING_ENABLED bound to: 0 - type: integer 
	Parameter G_RD_IDDEST_NUM bound to: 1 - type: integer 
	Parameter G_RD_OUTREQ_NUM bound to: 2 - type: integer 
	Parameter G_STI_ALIGN_RREQ bound to: 3 - type: integer 
	Parameter G_STI_ALIGN_LENGTH bound to: 3 - type: integer 
	Parameter Q_UNB_LSBADDR_W bound to: 4 - type: integer 
	Parameter G_STI_CDC_ENABLED bound to: 0 - type: integer 
	Parameter G_STO_CDC_ENABLED bound to: 0 - type: integer 
	Parameter G_STI_CDC_DEPTH_W bound to: 1 - type: integer 
	Parameter G_STO_CDC_DEPTH_W bound to: 1 - type: integer 
	Parameter G_RD_OUTREQ_W bound to: 1 - type: integer 
	Parameter G_AXI4_STI_PKT_LENGTH bound to: 1 - type: integer 
	Parameter BYTE_ALIGN bound to: 0 - type: integer 
	Parameter DWORD_ALIGN bound to: 1 - type: integer 
	Parameter QWORD_ALIGN bound to: 2 - type: integer 
	Parameter QPATH_ALIGN bound to: 3 - type: integer 
	Parameter FSM_ARB_SLVUNB bound to: 1'b0 
	Parameter FSM_ARB_MSTUNB bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'qpcie_syncreset' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:1020]
INFO: [Synth 8-256] done synthesizing module 'qpcie_syncreset' (56#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:1020]
INFO: [Synth 8-638] synthesizing module 'qpcie_axi4_sti2sto' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:12222]
	Parameter G_CDC_ENABLED bound to: 0 - type: integer 
	Parameter G_CDC_DEPTH_W bound to: 1 - type: integer 
	Parameter G_AXI4_STI_DATAPATH bound to: 128 - type: integer 
	Parameter G_AXI4_STO_DATAPATH bound to: 128 - type: integer 
	Parameter G_AXI4_STI_PKT_LENGTH bound to: 0 - type: integer 
	Parameter G_AXI4_STO_PACKING bound to: 0 - type: integer 
	Parameter G_AXI4_MAX_DATAPATH bound to: 128 - type: integer 
	Parameter G_AXI4_MIN_DATAPATH bound to: 128 - type: integer 
	Parameter G_STI_ADAPT_ENABLED bound to: 0 - type: integer 
	Parameter G_STO_ADAPT_ENABLED bound to: 0 - type: integer 
	Parameter G_ADAPT_RATIO bound to: 1 - type: integer 
	Parameter G_ADAPT_RATIO_W bound to: 1 - type: integer 
	Parameter G_STREAM_DCFIFO_DATA_W bound to: 180 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_axi4_sti2sto' (57#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:12222]
INFO: [Synth 8-638] synthesizing module 'qpcie_axi4_sti2sto__parameterized0' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:12222]
	Parameter G_CDC_ENABLED bound to: 0 - type: integer 
	Parameter G_CDC_DEPTH_W bound to: 1 - type: integer 
	Parameter G_AXI4_STI_DATAPATH bound to: 128 - type: integer 
	Parameter G_AXI4_STO_DATAPATH bound to: 128 - type: integer 
	Parameter G_AXI4_STI_PKT_LENGTH bound to: 1 - type: integer 
	Parameter G_AXI4_STO_PACKING bound to: 0 - type: integer 
	Parameter G_AXI4_MAX_DATAPATH bound to: 128 - type: integer 
	Parameter G_AXI4_MIN_DATAPATH bound to: 128 - type: integer 
	Parameter G_STI_ADAPT_ENABLED bound to: 0 - type: integer 
	Parameter G_STO_ADAPT_ENABLED bound to: 0 - type: integer 
	Parameter G_ADAPT_RATIO bound to: 1 - type: integer 
	Parameter G_ADAPT_RATIO_W bound to: 1 - type: integer 
	Parameter G_STREAM_DCFIFO_DATA_W bound to: 180 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_axi4_sti2sto__parameterized0' (57#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:12222]
INFO: [Synth 8-256] done synthesizing module 'qpcie_axi4str_if' (58#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:2500]
INFO: [Synth 8-638] synthesizing module 'qpcie_layer' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25138]
INFO: [Synth 8-638] synthesizing module 'qpcie_dma_engine' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16679]
	Parameter G_DMA_ID bound to: 0 - type: integer 
	Parameter DMA_ENGINES_CONF bound to: 344'b00111100000001000000100110000000000100111110011110000000100000010011000000000010011111001111000000010000001001100000000001001111100111100000001000000100110000000000100111110011110101010100000011011000010100110010011001111010101010000001011101001000011001001100111110101011000000110110000110001100111110011111010101100000010111100010000110011111 
	Parameter DMA_ENGINE_CONF bound to: 43'b0011111010101100000010111100010000110011111 
	Parameter G_OUTBUF_SIZE bound to: 512 - type: integer 
	Parameter G_RREQ_SIZE bound to: 512 - type: integer 
	Parameter G_OUTREQ_NUM bound to: 16 - type: integer 
	Parameter G_MAX_DESC_FETCH bound to: 3'b011 
	Parameter G_DESC_READ_TIMEOUT bound to: 65535 - type: integer 
	Parameter BUF_ADDR_W bound to: 5 - type: integer 
	Parameter LSB_BITS bound to: 4 - type: integer 
	Parameter RREQ_W bound to: 9 - type: integer 
	Parameter RREQ_TSFID_W bound to: 4 - type: integer 
	Parameter WREQ_W bound to: 9 - type: integer 
	Parameter DESC_NUM_W bound to: 2 - type: integer 
	Parameter OUT_WREQ_NUM bound to: 4 - type: integer 
	Parameter WREQ_TSFID_W bound to: 2 - type: integer 
	Parameter FSM_DMA_IDLE bound to: 2'b00 
	Parameter FSM_DMA_PROCESS bound to: 2'b01 
	Parameter FSM_DMA_REPORT bound to: 2'b10 
	Parameter FSM_DESC_IDLE bound to: 3'b000 
	Parameter FSM_DESC_RSVED bound to: 3'b001 
	Parameter FSM_DESC_LOADED bound to: 3'b010 
	Parameter FSM_DESC_PROCED bound to: 3'b011 
	Parameter FSM_DESC_REPORT bound to: 3'b100 
	Parameter FSM_BUF_IDLE bound to: 3'b000 
	Parameter FSM_BUF_BUSY bound to: 3'b001 
	Parameter FSM_BUF_FILLED bound to: 3'b010 
	Parameter FSM_BUF_ABORT bound to: 3'b011 
	Parameter FSM_BUF_WAIT bound to: 3'b100 
	Parameter FSM_BUF_ENDED bound to: 3'b101 
	Parameter FSM_EXTRACT_IDLE bound to: 2'b00 
	Parameter FSM_EXTRACT_ALIGN bound to: 2'b01 
	Parameter FSM_EXTRACT_SOPKT bound to: 2'b10 
	Parameter FSM_EXTRACT_BUSY bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'qpcie_unb_pipeline' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26395]
	Parameter G_UNB_REQ_SIZE bound to: 388 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_unb_pipeline' (59#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26395]
INFO: [Synth 8-256] done synthesizing module 'qpcie_dma_engine' (60#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16679]
INFO: [Synth 8-638] synthesizing module 'qpcie_dma_engine__parameterized0' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16679]
	Parameter G_DMA_ID bound to: 1 - type: integer 
	Parameter DMA_ENGINES_CONF bound to: 344'b00111100000001000000100110000000000100111110011110000000100000010011000000000010011111001111000000010000001001100000000001001111100111100000001000000100110000000000100111110011110101010100000011011000010100110010011001111010101010000001011101001000011001001100111110101011000000110110000110001100111110011111010101100000010111100010000110011111 
	Parameter DMA_ENGINE_CONF bound to: 43'b0011111010101100000011011000011000110011111 
	Parameter G_OUTBUF_SIZE bound to: 512 - type: integer 
	Parameter G_RREQ_SIZE bound to: 512 - type: integer 
	Parameter G_OUTREQ_NUM bound to: 16 - type: integer 
	Parameter G_MAX_DESC_FETCH bound to: 3'b011 
	Parameter G_DESC_READ_TIMEOUT bound to: 65535 - type: integer 
	Parameter BUF_ADDR_W bound to: 5 - type: integer 
	Parameter LSB_BITS bound to: 4 - type: integer 
	Parameter RREQ_W bound to: 9 - type: integer 
	Parameter RREQ_TSFID_W bound to: 4 - type: integer 
	Parameter WREQ_W bound to: 9 - type: integer 
	Parameter DESC_NUM_W bound to: 2 - type: integer 
	Parameter OUT_WREQ_NUM bound to: 4 - type: integer 
	Parameter WREQ_TSFID_W bound to: 2 - type: integer 
	Parameter FSM_DMA_IDLE bound to: 2'b00 
	Parameter FSM_DMA_PROCESS bound to: 2'b01 
	Parameter FSM_DMA_REPORT bound to: 2'b10 
	Parameter FSM_DESC_IDLE bound to: 3'b000 
	Parameter FSM_DESC_RSVED bound to: 3'b001 
	Parameter FSM_DESC_LOADED bound to: 3'b010 
	Parameter FSM_DESC_PROCED bound to: 3'b011 
	Parameter FSM_DESC_REPORT bound to: 3'b100 
	Parameter FSM_BUF_IDLE bound to: 3'b000 
	Parameter FSM_BUF_BUSY bound to: 3'b001 
	Parameter FSM_BUF_FILLED bound to: 3'b010 
	Parameter FSM_BUF_ABORT bound to: 3'b011 
	Parameter FSM_BUF_WAIT bound to: 3'b100 
	Parameter FSM_BUF_ENDED bound to: 3'b101 
	Parameter FSM_EXTRACT_IDLE bound to: 2'b00 
	Parameter FSM_EXTRACT_ALIGN bound to: 2'b01 
	Parameter FSM_EXTRACT_SOPKT bound to: 2'b10 
	Parameter FSM_EXTRACT_BUSY bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'qpcie_dma_engine__parameterized0' (60#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16679]
INFO: [Synth 8-638] synthesizing module 'qpcie_dma_engine__parameterized1' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16679]
	Parameter G_DMA_ID bound to: 2 - type: integer 
	Parameter DMA_ENGINES_CONF bound to: 344'b00111100000001000000100110000000000100111110011110000000100000010011000000000010011111001111000000010000001001100000000001001111100111100000001000000100110000000000100111110011110101010100000011011000010100110010011001111010101010000001011101001000011001001100111110101011000000110110000110001100111110011111010101100000010111100010000110011111 
	Parameter DMA_ENGINE_CONF bound to: 43'b0011110101010100000010111010010000110010011 
	Parameter G_OUTBUF_SIZE bound to: 512 - type: integer 
	Parameter G_RREQ_SIZE bound to: 512 - type: integer 
	Parameter G_OUTREQ_NUM bound to: 4 - type: integer 
	Parameter G_MAX_DESC_FETCH bound to: 3'b001 
	Parameter G_DESC_READ_TIMEOUT bound to: 65535 - type: integer 
	Parameter BUF_ADDR_W bound to: 5 - type: integer 
	Parameter LSB_BITS bound to: 4 - type: integer 
	Parameter RREQ_W bound to: 9 - type: integer 
	Parameter RREQ_TSFID_W bound to: 2 - type: integer 
	Parameter WREQ_W bound to: 9 - type: integer 
	Parameter DESC_NUM_W bound to: 1 - type: integer 
	Parameter OUT_WREQ_NUM bound to: 4 - type: integer 
	Parameter WREQ_TSFID_W bound to: 2 - type: integer 
	Parameter FSM_DMA_IDLE bound to: 2'b00 
	Parameter FSM_DMA_PROCESS bound to: 2'b01 
	Parameter FSM_DMA_REPORT bound to: 2'b10 
	Parameter FSM_DESC_IDLE bound to: 3'b000 
	Parameter FSM_DESC_RSVED bound to: 3'b001 
	Parameter FSM_DESC_LOADED bound to: 3'b010 
	Parameter FSM_DESC_PROCED bound to: 3'b011 
	Parameter FSM_DESC_REPORT bound to: 3'b100 
	Parameter FSM_BUF_IDLE bound to: 3'b000 
	Parameter FSM_BUF_BUSY bound to: 3'b001 
	Parameter FSM_BUF_FILLED bound to: 3'b010 
	Parameter FSM_BUF_ABORT bound to: 3'b011 
	Parameter FSM_BUF_WAIT bound to: 3'b100 
	Parameter FSM_BUF_ENDED bound to: 3'b101 
	Parameter FSM_EXTRACT_IDLE bound to: 2'b00 
	Parameter FSM_EXTRACT_ALIGN bound to: 2'b01 
	Parameter FSM_EXTRACT_SOPKT bound to: 2'b10 
	Parameter FSM_EXTRACT_BUSY bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'qpcie_dma_engine__parameterized1' (60#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16679]
INFO: [Synth 8-638] synthesizing module 'qpcie_dma_engine__parameterized2' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16679]
	Parameter G_DMA_ID bound to: 3 - type: integer 
	Parameter DMA_ENGINES_CONF bound to: 344'b00111100000001000000100110000000000100111110011110000000100000010011000000000010011111001111000000010000001001100000000001001111100111100000001000000100110000000000100111110011110101010100000011011000010100110010011001111010101010000001011101001000011001001100111110101011000000110110000110001100111110011111010101100000010111100010000110011111 
	Parameter DMA_ENGINE_CONF bound to: 43'b0011110101010100000011011000010100110010011 
	Parameter G_OUTBUF_SIZE bound to: 512 - type: integer 
	Parameter G_RREQ_SIZE bound to: 512 - type: integer 
	Parameter G_OUTREQ_NUM bound to: 4 - type: integer 
	Parameter G_MAX_DESC_FETCH bound to: 3'b001 
	Parameter G_DESC_READ_TIMEOUT bound to: 65535 - type: integer 
	Parameter BUF_ADDR_W bound to: 5 - type: integer 
	Parameter LSB_BITS bound to: 4 - type: integer 
	Parameter RREQ_W bound to: 9 - type: integer 
	Parameter RREQ_TSFID_W bound to: 2 - type: integer 
	Parameter WREQ_W bound to: 9 - type: integer 
	Parameter DESC_NUM_W bound to: 1 - type: integer 
	Parameter OUT_WREQ_NUM bound to: 4 - type: integer 
	Parameter WREQ_TSFID_W bound to: 2 - type: integer 
	Parameter FSM_DMA_IDLE bound to: 2'b00 
	Parameter FSM_DMA_PROCESS bound to: 2'b01 
	Parameter FSM_DMA_REPORT bound to: 2'b10 
	Parameter FSM_DESC_IDLE bound to: 3'b000 
	Parameter FSM_DESC_RSVED bound to: 3'b001 
	Parameter FSM_DESC_LOADED bound to: 3'b010 
	Parameter FSM_DESC_PROCED bound to: 3'b011 
	Parameter FSM_DESC_REPORT bound to: 3'b100 
	Parameter FSM_BUF_IDLE bound to: 3'b000 
	Parameter FSM_BUF_BUSY bound to: 3'b001 
	Parameter FSM_BUF_FILLED bound to: 3'b010 
	Parameter FSM_BUF_ABORT bound to: 3'b011 
	Parameter FSM_BUF_WAIT bound to: 3'b100 
	Parameter FSM_BUF_ENDED bound to: 3'b101 
	Parameter FSM_EXTRACT_IDLE bound to: 2'b00 
	Parameter FSM_EXTRACT_ALIGN bound to: 2'b01 
	Parameter FSM_EXTRACT_SOPKT bound to: 2'b10 
	Parameter FSM_EXTRACT_BUSY bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'qpcie_dma_engine__parameterized2' (60#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16679]
INFO: [Synth 8-638] synthesizing module 'qpcie_ad_translator' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:12946]
	Parameter G_ADT_ID bound to: 0 - type: integer 
	Parameter G_WR_BUF_NUM bound to: 4 - type: integer 
	Parameter G_RD_BUF_NUM bound to: 4 - type: integer 
	Parameter G_OUTREQ_NUM bound to: 4 - type: integer 
	Parameter G_WR_BUF_NUM_W bound to: 2 - type: integer 
	Parameter G_RD_BUF_NUM_W bound to: 2 - type: integer 
	Parameter G_OUTREQ_NUM_W bound to: 2 - type: integer 
	Parameter Q_UNB_MPL_W bound to: 8 - type: integer 
	Parameter Q_UNB_LSBADDR_W bound to: 4 - type: integer 
	Parameter G_S2M_ADDR_W bound to: 6 - type: integer 
	Parameter G_M2S_ADDR_W bound to: 6 - type: integer 
	Parameter ECAM_SUPPORT bound to: 1'b0 
	Parameter G_CUSTOM_BARS bound to: 1'b0 
	Parameter G_CB01_DEST_ID bound to: 8'b00000000 
	Parameter G_CB01_DEST_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_CB01_MASK_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_DATA_PROT bound to: 0 - type: integer 
	Parameter G_A2A_ORDRULES_EN bound to: 0 - type: integer 
	Parameter FSM_WRRES_IDLE bound to: 3'b000 
	Parameter FSM_WRRES_RESERVED bound to: 3'b001 
	Parameter FSM_WRRES_FILLED bound to: 3'b010 
	Parameter FSM_WRRES_CONVERTED bound to: 3'b011 
	Parameter FSM_WRRES_REPORTED bound to: 3'b100 
	Parameter FSM_WREXT_IDLE bound to: 2'b00 
	Parameter FSM_WREXT_PER_DW bound to: 2'b01 
	Parameter FSM_WREXT_PER_QW bound to: 2'b10 
	Parameter FSM_WREXT_PER_DP bound to: 2'b11 
	Parameter FSM_RDRES_IDLE bound to: 3'b000 
	Parameter FSM_RDRES_RESERVED bound to: 3'b001 
	Parameter FSM_RDRES_RD_ALLOWED bound to: 3'b010 
	Parameter FSM_RDRES_CONVERTED bound to: 3'b011 
	Parameter FSM_RDRES_REPORTED bound to: 3'b100 
	Parameter FSM_RDRES_CPL_ALLOWED bound to: 3'b101 
	Parameter FSM_UMRR_IDLE bound to: 1'b0 
	Parameter FSM_UMRR_SPLIT bound to: 1'b1 
	Parameter FSM_RDEXT_IDLE bound to: 1'b0 
	Parameter FSM_RDEXT_PER_DP bound to: 1'b1 
WARNING: [Synth 8-151] case item 3'b111 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15017]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15018]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15019]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15020]
WARNING: [Synth 8-151] case item 3'b111 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15029]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15030]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15031]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15032]
WARNING: [Synth 8-151] case item 2'b11 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15043]
WARNING: [Synth 8-151] case item 2'b10 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15044]
WARNING: [Synth 8-151] case item 3'b111 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15051]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15052]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15053]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:15054]
INFO: [Synth 8-256] done synthesizing module 'qpcie_ad_translator' (61#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:12946]
INFO: [Synth 8-638] synthesizing module 'qpcie_ram_access' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
	Parameter G_COMMON_RAM_ID bound to: 0 - type: integer 
	Parameter G_RAMS_PORT_NUM bound to: 36'b000001000001000001000001000001000001 
	Parameter G_RAMS_PORT_IDS bound to: 960'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_OFFS bound to: 3072'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_WARB bound to: 6'b000000 
	Parameter G_RAMS_PORT_RARB bound to: 6'b000000 
	Parameter G_SEP_PORT_NUM bound to: 6'b000001 
	Parameter G_SEP_PORT_IDS bound to: 5'b00000 
	Parameter G_SEP_PORT_OFFS bound to: 16'b0000000000000000 
	Parameter G_SEP_PORT_WARB bound to: 1'b0 
	Parameter G_SEP_PORT_RARB bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_ram_access' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
INFO: [Synth 8-638] synthesizing module 'qpcie_ram_access__parameterized0' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
	Parameter G_COMMON_RAM_ID bound to: 1 - type: integer 
	Parameter G_RAMS_PORT_NUM bound to: 36'b000001000001000001000001000001000001 
	Parameter G_RAMS_PORT_IDS bound to: 960'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_OFFS bound to: 3072'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_WARB bound to: 6'b000000 
	Parameter G_RAMS_PORT_RARB bound to: 6'b000000 
	Parameter G_SEP_PORT_NUM bound to: 6'b000001 
	Parameter G_SEP_PORT_IDS bound to: 5'b01100 
	Parameter G_SEP_PORT_OFFS bound to: 16'b0000000000000000 
	Parameter G_SEP_PORT_WARB bound to: 1'b0 
	Parameter G_SEP_PORT_RARB bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_ram_access__parameterized0' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
INFO: [Synth 8-638] synthesizing module 'qpcie_ram_access__parameterized1' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
	Parameter G_COMMON_RAM_ID bound to: 2 - type: integer 
	Parameter G_RAMS_PORT_NUM bound to: 36'b000001000001000001000001000001000001 
	Parameter G_RAMS_PORT_IDS bound to: 960'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_OFFS bound to: 3072'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_WARB bound to: 6'b000000 
	Parameter G_RAMS_PORT_RARB bound to: 6'b000000 
	Parameter G_SEP_PORT_NUM bound to: 6'b000001 
	Parameter G_SEP_PORT_IDS bound to: 5'b11000 
	Parameter G_SEP_PORT_OFFS bound to: 16'b0000000000000000 
	Parameter G_SEP_PORT_WARB bound to: 1'b0 
	Parameter G_SEP_PORT_RARB bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_ram_access__parameterized1' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
INFO: [Synth 8-638] synthesizing module 'qpcie_ram_access__parameterized2' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
	Parameter G_COMMON_RAM_ID bound to: 3 - type: integer 
	Parameter G_RAMS_PORT_NUM bound to: 36'b000001000001000001000001000001000001 
	Parameter G_RAMS_PORT_IDS bound to: 960'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_OFFS bound to: 3072'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_WARB bound to: 6'b000000 
	Parameter G_RAMS_PORT_RARB bound to: 6'b000000 
	Parameter G_SEP_PORT_NUM bound to: 6'b000001 
	Parameter G_SEP_PORT_IDS bound to: 5'b11001 
	Parameter G_SEP_PORT_OFFS bound to: 16'b0000000000000000 
	Parameter G_SEP_PORT_WARB bound to: 1'b0 
	Parameter G_SEP_PORT_RARB bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_ram_access__parameterized2' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
INFO: [Synth 8-638] synthesizing module 'qpcie_ram_access__parameterized3' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
	Parameter G_COMMON_RAM_ID bound to: 4 - type: integer 
	Parameter G_RAMS_PORT_NUM bound to: 36'b000001000001000001000001000001000001 
	Parameter G_RAMS_PORT_IDS bound to: 960'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_OFFS bound to: 3072'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_WARB bound to: 6'b000000 
	Parameter G_RAMS_PORT_RARB bound to: 6'b000000 
	Parameter G_SEP_PORT_NUM bound to: 6'b000001 
	Parameter G_SEP_PORT_IDS bound to: 5'b11010 
	Parameter G_SEP_PORT_OFFS bound to: 16'b0000000000000000 
	Parameter G_SEP_PORT_WARB bound to: 1'b0 
	Parameter G_SEP_PORT_RARB bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_ram_access__parameterized3' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
INFO: [Synth 8-638] synthesizing module 'qpcie_ram_access__parameterized4' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
	Parameter G_COMMON_RAM_ID bound to: 5 - type: integer 
	Parameter G_RAMS_PORT_NUM bound to: 36'b000001000001000001000001000001000001 
	Parameter G_RAMS_PORT_IDS bound to: 960'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_OFFS bound to: 3072'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter G_RAMS_PORT_WARB bound to: 6'b000000 
	Parameter G_RAMS_PORT_RARB bound to: 6'b000000 
	Parameter G_SEP_PORT_NUM bound to: 6'b000001 
	Parameter G_SEP_PORT_IDS bound to: 5'b11011 
	Parameter G_SEP_PORT_OFFS bound to: 16'b0000000000000000 
	Parameter G_SEP_PORT_WARB bound to: 1'b0 
	Parameter G_SEP_PORT_RARB bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_ram_access__parameterized4' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25818]
INFO: [Synth 8-638] synthesizing module 'qpcie_interconnect' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22453]
	Parameter UNB_ARB_RREQ_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000010100000000101110110000000000000000 
	Parameter UNB_ARB_WREQ_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000010100000000111011100000000000000000 
	Parameter UNB_ARB_R_PIPE_AUTO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter UNB_ARB_W_PIPE_AUTO bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter UNB_RREQ_PIPELINE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter UNB_RCPL_PIPELINE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter UNB_WREQ_PIPELINE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter UNB_WCPL_PIPELINE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
INFO: [Synth 8-638] synthesizing module 'qpcie_interco' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22152]
	Parameter G_UNB_TYPE bound to: 0 - type: integer 
	Parameter G_REQ_TYPE bound to: 0 - type: integer 
	Parameter G_REQ_SIZE bound to: 196 - type: integer 
	Parameter G_PIPELINE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter UNB_ARB_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000010100000000101110110000000000000000 
	Parameter UNB_ARB_REQ_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000010100000000101110110000000000000000 
	Parameter UNB_ARB_ACK_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001100000000000000000000000000000000000000000000000000001000000010110 
	Parameter UNB_ARB_REQ_IMPLEM bound to: 4375 - type: integer 
	Parameter UNB_ARB_ACK_IMPLEM bound to: 16711685 - type: integer 
	Parameter UNB_ARB_REQ_FIX_VAL bound to: -4120 - type: integer 
	Parameter UNB_ARB_ACK_FIX_VAL bound to: -6 - type: integer 
	Parameter UNB_ARB_REQ_INITVAL bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000010000 
	Parameter UNB_ARB_ACK_INITVAL bound to: 160'b0000000000000000000000000000000000000000000000010000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001 
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized1' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b1 
	Parameter G_PIPE_OUTPUT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized1' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized2' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized2' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized3' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized3' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized4' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized4' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized5' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized5' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized6' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized6' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized7' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized7' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized8' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized8' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized9' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized9' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized10' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized10' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized0' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized0' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized1' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized1' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized2' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized2' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized3' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized3' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized4' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized4' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized11' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized11' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized12' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b1 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized12' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized13' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized13' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized14' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized14' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized15' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized15' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized16' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized16' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized17' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized17' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized18' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized18' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized19' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized19' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized20' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized20' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized21' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized21' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized22' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 196 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized22' (62#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-256] done synthesizing module 'qpcie_interco' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22152]
INFO: [Synth 8-638] synthesizing module 'qpcie_interco__parameterized0' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22152]
	Parameter G_UNB_TYPE bound to: 1 - type: integer 
	Parameter G_REQ_TYPE bound to: 0 - type: integer 
	Parameter G_REQ_SIZE bound to: 228 - type: integer 
	Parameter G_PIPELINE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter UNB_ARB_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000010100000000101110110000000000000000 
	Parameter UNB_ARB_REQ_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001100000000000000000000000000000000000000000000000000001000000010110 
	Parameter UNB_ARB_ACK_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000100000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000010100000000101110110000000000000000 
	Parameter UNB_ARB_REQ_IMPLEM bound to: 16711685 - type: integer 
	Parameter UNB_ARB_ACK_IMPLEM bound to: 4375 - type: integer 
	Parameter UNB_ARB_REQ_FIX_VAL bound to: -6 - type: integer 
	Parameter UNB_ARB_ACK_FIX_VAL bound to: -4120 - type: integer 
	Parameter UNB_ARB_REQ_INITVAL bound to: 160'b0000000000000000000000000000000000000000000000010000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001 
	Parameter UNB_ARB_ACK_INITVAL bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000000000000000000000000010000 
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized23' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 260 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b1 
	Parameter G_PIPE_OUTPUT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized23' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized24' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 260 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized24' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized25' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 260 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized25' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized26' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 260 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized26' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized27' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 260 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized27' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized28' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 260 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized28' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized5' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00001 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized5' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized6' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00001 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized6' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized29' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized29' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized30' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b1 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized30' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized31' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized31' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized32' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized32' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized33' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized33' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized34' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized34' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized35' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized35' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized36' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized36' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized37' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized37' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized38' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized38' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized39' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized39' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized40' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized40' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized41' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized41' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized42' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized42' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized43' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized43' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized44' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized44' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized45' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized45' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized46' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized46' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized47' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized47' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized48' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 228 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized48' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-256] done synthesizing module 'qpcie_interco__parameterized0' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22152]
INFO: [Synth 8-638] synthesizing module 'qpcie_interco__parameterized1' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22152]
	Parameter G_UNB_TYPE bound to: 0 - type: integer 
	Parameter G_REQ_TYPE bound to: 1 - type: integer 
	Parameter G_REQ_SIZE bound to: 388 - type: integer 
	Parameter G_PIPELINE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter UNB_ARB_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000010100000000111011100000000000000000 
	Parameter UNB_ARB_REQ_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000010100000000111011100000000000000000 
	Parameter UNB_ARB_ACK_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001100000000000000000000000000000000000000000000000000001000000010110 
	Parameter UNB_ARB_REQ_IMPLEM bound to: 4375 - type: integer 
	Parameter UNB_ARB_ACK_IMPLEM bound to: 16711685 - type: integer 
	Parameter UNB_ARB_REQ_FIX_VAL bound to: -4120 - type: integer 
	Parameter UNB_ARB_ACK_FIX_VAL bound to: -6 - type: integer 
	Parameter UNB_ARB_REQ_INITVAL bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000010001 
	Parameter UNB_ARB_ACK_INITVAL bound to: 160'b0000000000000000000000000000000000000000000000000000000001000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000010000000001 
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized49' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 420 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b1 
	Parameter G_PIPE_OUTPUT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized49' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized50' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 420 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized50' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized51' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 420 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized51' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized52' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 420 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized52' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized53' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 420 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized53' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized54' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 420 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized54' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized55' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 420 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized55' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized56' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 420 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized56' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized57' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 420 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized57' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized58' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 420 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized58' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized7' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b10001 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized7' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized8' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized8' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized9' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized9' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized10' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized10' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized11' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized11' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized59' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized59' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized60' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b1 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized60' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized61' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized61' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized62' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized62' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized63' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized63' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized64' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized64' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized65' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized65' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized66' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized66' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized67' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized67' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized68' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized68' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized69' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized69' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized70' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 388 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized70' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-256] done synthesizing module 'qpcie_interco__parameterized1' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22152]
INFO: [Synth 8-638] synthesizing module 'qpcie_interco__parameterized2' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22152]
	Parameter G_UNB_TYPE bound to: 1 - type: integer 
	Parameter G_REQ_TYPE bound to: 1 - type: integer 
	Parameter G_REQ_SIZE bound to: 68 - type: integer 
	Parameter G_PIPELINE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter UNB_ARB_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000010100000000111011100000000000000000 
	Parameter UNB_ARB_REQ_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001100000000000000000000000000000000000000000000000000001000000010110 
	Parameter UNB_ARB_ACK_MATRIX bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000010100000000111011100000000000000000 
	Parameter UNB_ARB_REQ_IMPLEM bound to: 16711685 - type: integer 
	Parameter UNB_ARB_ACK_IMPLEM bound to: 4375 - type: integer 
	Parameter UNB_ARB_REQ_FIX_VAL bound to: -6 - type: integer 
	Parameter UNB_ARB_ACK_FIX_VAL bound to: -4120 - type: integer 
	Parameter UNB_ARB_REQ_INITVAL bound to: 160'b0000000000000000000000000000000000000000000000000000000001000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000010000000001 
	Parameter UNB_ARB_ACK_INITVAL bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000010001 
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized71' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 100 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b1 
	Parameter G_PIPE_OUTPUT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized71' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized72' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 100 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized72' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized73' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 100 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized73' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized74' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 100 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized74' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized75' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 100 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized75' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized76' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 100 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized76' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized12' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00001 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized12' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_arbiter__parameterized13' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
	Parameter G_ARB_REQ_NUM bound to: 32 - type: integer 
	Parameter G_ARB_REQ_NUM_W bound to: 5 - type: integer 
	Parameter G_ARB_INIT_GNT bound to: 5'b00001 
INFO: [Synth 8-256] done synthesizing module 'qpcie_arbiter__parameterized13' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:16549]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized77' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized77' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized78' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b1 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized78' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized79' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized79' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized80' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized80' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized81' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized81' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized82' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized82' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized83' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized83' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized84' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized84' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized85' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized85' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized86' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized86' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized87' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized87' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized88' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized88' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized89' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized89' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized90' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized90' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized91' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized91' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized92' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized92' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized93' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized93' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized94' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized94' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized95' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized95' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-638] synthesizing module 'qpcie_str_pipeline__parameterized96' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
	Parameter G_DATA_WIDTH bound to: 68 - type: integer 
	Parameter G_PIPE_INPUT bound to: 1'b0 
	Parameter G_PIPE_OUTPUT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qpcie_str_pipeline__parameterized96' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26222]
INFO: [Synth 8-256] done synthesizing module 'qpcie_interco__parameterized2' (63#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22152]
INFO: [Synth 8-256] done synthesizing module 'qpcie_interconnect' (64#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22453]
INFO: [Synth 8-256] done synthesizing module 'qpcie_layer' (65#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:25138]
INFO: [Synth 8-256] done synthesizing module 'qpcie_top' (66#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:32082]
INFO: [Synth 8-638] synthesizing module 'qpcie_pcie_if' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:29043]
	Parameter G_PCIE_TX_RX_ID bound to: 8'b00000000 
	Parameter G_CFG_BACKD_SUPPORT bound to: 1 - type: integer 
	Parameter G_CFG_BACKD_TIMEOUT bound to: 8 - type: integer 
	Parameter G_NP_MASK_SUPPORT bound to: 0 - type: integer 
	Parameter G_TLP_ECRC_FWD bound to: 0 - type: integer 
	Parameter G_TLP_DATA_ALIGN bound to: 0 - type: integer 
	Parameter G_TLP_DATA_FB_MSB bound to: 1 - type: integer 
	Parameter G_Q2P_MRD_OUTREQ_NUM bound to: 12 - type: integer 
	Parameter G_DATA_PROT bound to: 0 - type: integer 
	Parameter G_IO_RX_SUPPORT bound to: 0 - type: integer 
	Parameter G_TLP_CFGIO_TAG bound to: 128 - type: integer 
	Parameter G_PCIE_CFGIO_ID bound to: 1 - type: integer 
	Parameter G_ECAM_SUPPORT bound to: 0 - type: integer 
	Parameter G_CFG_MAX_RETRY_NUM bound to: 24 - type: integer 
	Parameter G_CFGIO_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter PCIE3_NUM_VF0 bound to: 0 - type: integer 
	Parameter PCIE3_NUM_FUNC bound to: 0 - type: integer 
	Parameter INT_SM_IDLE bound to: 2'b00 
	Parameter INT_SM_SEND_MSI bound to: 2'b01 
	Parameter INT_SM_CLR_PEND bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'qpcie_p2q_wr_mgt' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:28056]
	Parameter G_PCIE_TX_RX_ID bound to: 8'b00000000 
	Parameter G_NP_MASK_SUPPORT bound to: 0 - type: integer 
	Parameter G_IO_RX_SUPPORT bound to: 0 - type: integer 
	Parameter G_TLP_ECRC_FWD bound to: 0 - type: integer 
	Parameter G_TLP_DATA_ALIGN bound to: 0 - type: integer 
	Parameter G_TLP_DATA_FB_MSB bound to: 1 - type: integer 
	Parameter G_DATA_PROT bound to: 0 - type: integer 
	Parameter G_P2Q_WR_OUTREQ_NUM bound to: 4 - type: integer 
	Parameter P2Q_WR_NUM_W bound to: 2 - type: integer 
	Parameter LOG2_DP_IN_DW bound to: 2 - type: integer 
	Parameter PCIE3_NUM_VF0 bound to: 0 - type: integer 
	Parameter UNB_WREQ_SM_IDLE bound to: 3'b000 
	Parameter UNB_WREQ_SM_NO_ECYC bound to: 3'b001 
	Parameter UNB_WREQ_SM_REQ_ECYC bound to: 3'b010 
	Parameter UNB_WREQ_SM_EXTRACYC bound to: 3'b011 
	Parameter UNB_WREQ_SM_WAITOREQ bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'qpcie_p2q_wr_mgt' (67#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:28056]
INFO: [Synth 8-638] synthesizing module 'qpcie_p2q_rd_mgt' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:27041]
	Parameter G_PCIE_TX_RX_ID bound to: 8'b00000000 
	Parameter G_NP_MASK_SUPPORT bound to: 0 - type: integer 
	Parameter G_IO_RX_SUPPORT bound to: 0 - type: integer 
	Parameter G_TLP_ECRC_FWD bound to: 0 - type: integer 
	Parameter G_TLP_DATA_ALIGN bound to: 0 - type: integer 
	Parameter G_TLP_DATA_FB_MSB bound to: 1 - type: integer 
	Parameter G_DATA_PROT bound to: 0 - type: integer 
	Parameter G_P2Q_RD_OUTREQ_NUM bound to: 4 - type: integer 
	Parameter P2Q_RD_NUM_W bound to: 2 - type: integer 
	Parameter LOG2_DP_IN_DW bound to: 2 - type: integer 
	Parameter PCIE3_NUM_VF0 bound to: 0 - type: integer 
	Parameter UNB_RREQ_SM_IDLE bound to: 2'b00 
	Parameter UNB_RREQ_SM_LAST_CYC bound to: 2'b01 
	Parameter UNB_RREQ_SM_WAITOREQ bound to: 2'b10 
	Parameter P2Q_CPL_SM_IDLE bound to: 2'b00 
	Parameter P2Q_CPL_SM_NO_ECYC bound to: 2'b01 
	Parameter P2Q_CPL_SM_REQ_ECYC bound to: 2'b10 
	Parameter P2Q_CPL_SM_EXTRACYC bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'qpcie_p2q_rd_mgt' (68#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:27041]
INFO: [Synth 8-638] synthesizing module 'qpcie_q2p_p_mgt' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:31242]
	Parameter G_PCIE_TX_RX_ID bound to: 8'b00000000 
	Parameter G_TLP_DATA_ALIGN bound to: 0 - type: integer 
	Parameter G_TLP_DATA_FB_MSB bound to: 1 - type: integer 
	Parameter G_CFGIO_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter G_DATA_PROT bound to: 0 - type: integer 
	Parameter G_Q2P_P_OUTREQ_NUM bound to: 4 - type: integer 
	Parameter Q2P_P_OUTREQ_NUM_W bound to: 2 - type: integer 
	Parameter LOG2_DP_IN_DW bound to: 2 - type: integer 
	Parameter PCIE3_NUM_VF0 bound to: 0 - type: integer 
	Parameter G_A2P_WRCPL_TIMEOUT bound to: 7 - type: integer 
	Parameter Q2P_P_SM_IDLE bound to: 2'b00 
	Parameter Q2P_P_SM_NO_ECYC bound to: 2'b01 
	Parameter Q2P_P_SM_REQ_ECYC bound to: 2'b10 
	Parameter Q2P_P_SM_EXTRACYC bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'qpcie_q2p_p_mgt' (69#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:31242]
INFO: [Synth 8-638] synthesizing module 'qpcie_q2p_np_mgt' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:30122]
	Parameter G_PCIE_TX_RX_ID bound to: 8'b00000000 
	Parameter G_CFG_BACKD_SUPPORT bound to: 1 - type: integer 
	Parameter G_TLP_CFGIO_TAG bound to: 128 - type: integer 
	Parameter G_TLP_ECRC_FWD bound to: 0 - type: integer 
	Parameter G_TLP_DATA_ALIGN bound to: 0 - type: integer 
	Parameter G_TLP_DATA_FB_MSB bound to: 1 - type: integer 
	Parameter G_Q2P_MRD_OUTREQ_NUM bound to: 12 - type: integer 
	Parameter G_CFGIO_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter G_DATA_PROT bound to: 0 - type: integer 
	Parameter Q2P_MRD_TAG_W bound to: 4 - type: integer 
	Parameter G_DEFAULT_SRCID bound to: 8'b00010000 
	Parameter LOG2_DP_IN_DW bound to: 2 - type: integer 
	Parameter PCIE3_NUM_VF0 bound to: 0 - type: integer 
	Parameter Q2P_NP_SM_IDLE bound to: 1'b0 
	Parameter Q2P_NP_SM_SEND bound to: 1'b1 
	Parameter UNB_RCPL_SM_IDLE bound to: 2'b00 
	Parameter UNB_RCPL_SM_NO_ECYC bound to: 2'b01 
	Parameter UNB_RCPL_SM_REQ_ECYC bound to: 2'b10 
	Parameter UNB_RCPL_SM_EXTRACYC bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'qpcie_q2p_np_mgt' (70#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:30122]
INFO: [Synth 8-638] synthesizing module 'qpcie_cfgio_mgt' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26498]
	Parameter G_PCIE_CFGIO_ID bound to: 1 - type: integer 
	Parameter G_ECAM_SUPPORT bound to: 0 - type: integer 
	Parameter G_CFG_BACKD_TIMEOUT bound to: 8 - type: integer 
	Parameter G_CFG_MAX_RETRY_NUM bound to: 24 - type: integer 
	Parameter G_CFGIO_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter G_DATA_PROT bound to: 0 - type: integer 
	Parameter G_CFGIO_NUMBER bound to: 16 - type: integer 
	Parameter G_DEFAULT_SRCID bound to: 8'b00000010 
	Parameter CFGIO_SM_IDLE bound to: 2'b00 
	Parameter CFGIO_SM_REQCPL bound to: 2'b01 
	Parameter CFGIO_SM_UR_CPL bound to: 2'b10 
	Parameter CFGIO_SM_UNBCPL bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'qpcie_regfile' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:690]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 91 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_regfile' (71#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:690]
INFO: [Synth 8-256] done synthesizing module 'qpcie_cfgio_mgt' (72#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:26498]
INFO: [Synth 8-256] done synthesizing module 'qpcie_pcie_if' (73#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:29043]
INFO: [Synth 8-638] synthesizing module 'protocore' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:21]
	Parameter G_PCIE_LINK_SPEED bound to: 2 - type: integer 
	Parameter state_f_init_clear_low bound to: 4'b0000 
	Parameter state_f_init_clear_change bound to: 4'b0001 
	Parameter state_f_init_clear_high bound to: 4'b0010 
	Parameter state_f_init_clear_end bound to: 4'b0011 
	Parameter state_f_init_start_low bound to: 4'b0100 
	Parameter state_f_init_start_change bound to: 4'b0101 
	Parameter state_f_init_start_high bound to: 4'b0110 
	Parameter state_f_init_ext_test bound to: 4'b0111 
	Parameter state_f_enable bound to: 4'b1000 
	Parameter state_f_wait bound to: 4'b1001 
	Parameter state_f_comp bound to: 4'b1010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:372]
INFO: [Synth 8-256] done synthesizing module 'protocore' (74#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:21]
INFO: [Synth 8-256] done synthesizing module 'qpcie_xx_hip_top' (75#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:35528]
INFO: [Synth 8-638] synthesizing module 'qpcie_scram' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_scram' (76#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
INFO: [Synth 8-638] synthesizing module 'qpcie_scram__parameterized0' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_scram__parameterized0' (76#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
INFO: [Synth 8-638] synthesizing module 'qpcie_scram__parameterized1' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_scram__parameterized1' (76#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
INFO: [Synth 8-638] synthesizing module 'qpcie_scram__parameterized2' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_scram__parameterized2' (76#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
INFO: [Synth 8-638] synthesizing module 'qpcie_scram__parameterized3' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_scram__parameterized3' (76#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
INFO: [Synth 8-256] done synthesizing module 'qpcie_ipcore_x4_gen2' (77#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/wrapper/k7/qpcie_ipcore_x4_gen2.v:178]
INFO: [Synth 8-638] synthesizing module 'qpcie_ref_design' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_ref_design.v:28]
	Parameter G_DATAPATH_SIZE bound to: 128 - type: integer 
	Parameter QPCIE_CLOCK_SPEED bound to: 125 - type: integer 
INFO: [Synth 8-638] synthesizing module 'qpcie_axi4lite_dec' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4lite_dec.v:48]
	Parameter GRANT_IDLE bound to: 2'b00 
	Parameter GRANT_MASTER_0 bound to: 2'b01 
	Parameter GRANT_MASTER_1 bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'qpcie_axi4lite_dec' (78#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4lite_dec.v:48]
INFO: [Synth 8-638] synthesizing module 'qpcie_external_reg' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_external_reg.v:61]
	Parameter G_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter IDLE_STATE bound to: 1'b0 
	Parameter RESP_STATE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'qpcie_external_reg' (79#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_external_reg.v:61]
INFO: [Synth 8-638] synthesizing module 'qpcie_scfifo' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_scfifo.v:18]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 148 - type: integer 
INFO: [Synth 8-638] synthesizing module 'qpcie_scram__parameterized4' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 148 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_scram__parameterized4' (79#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:573]
INFO: [Synth 8-256] done synthesizing module 'qpcie_scfifo' (80#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_scfifo.v:18]
INFO: [Synth 8-638] synthesizing module 'qpcie_axi4slv_ram' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4slv_ram.v:52]
	Parameter G_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter G_DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_LSB_BIT bound to: 4 - type: integer 
	Parameter WR_ADDR_STATE bound to: 2'b00 
	Parameter WR_DATA_STATE bound to: 2'b01 
	Parameter WR_RESP_STATE bound to: 2'b10 
	Parameter RD_ADDR_STATE bound to: 1'b0 
	Parameter RD_RESP_STATE bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'qpcie_scrambe' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:627]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qpcie_scrambe' (81#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:627]
INFO: [Synth 8-256] done synthesizing module 'qpcie_axi4slv_ram' (82#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4slv_ram.v:52]
INFO: [Synth 8-256] done synthesizing module 'qpcie_ref_design' (83#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_ref_design.v:28]
INFO: [Synth 8-256] done synthesizing module 'qpcie_xilinx_top' (84#1) [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/top/qpcie_xilinx_top_x4_gen2.v:24]
WARNING: [Synth 8-3331] design qpcie_scrambe has unconnected port scram_rden
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[63]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[62]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[61]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[60]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[59]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[58]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[57]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[56]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[55]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[54]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[53]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[52]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[51]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[50]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[49]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[48]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[47]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[46]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[45]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[44]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[43]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[42]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[41]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[40]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[39]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[38]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[37]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[36]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[35]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[34]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[33]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[32]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[31]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[30]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[29]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[28]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[27]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[26]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[25]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[24]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[23]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[22]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[21]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[20]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[19]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[18]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[17]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[16]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[15]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[14]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[13]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[3]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awaddr[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awregion[3]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awregion[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awregion[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awregion[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[7]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[6]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[5]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[4]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[3]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awlen[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awsize[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awsize[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awsize[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awburst[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awburst[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awcache[3]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awcache[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awcache[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awcache[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awprot[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awprot[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awprot[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awqos[3]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awqos[2]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awqos[1]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port awqos[0]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[63]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[62]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[61]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[60]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[59]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[58]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[57]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[56]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[55]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[54]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[53]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[52]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[51]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[50]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[49]
WARNING: [Synth 8-3331] design qpcie_axi4slv_ram has unconnected port araddr[48]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2021.465 ; gain = 1046.324 ; free physical = 10670 ; free virtual = 20668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2021.465 ; gain = 1046.324 ; free physical = 10670 ; free virtual = 20668
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/synthesis/xilinx/plda_xpressk7_xc7k160tfbg676-2/x4_gen2/vlog/qpcie_ref_design.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/synthesis/xilinx/plda_xpressk7_xc7k160tfbg676-2/x4_gen2/vlog/qpcie_ref_design.xdc:15]
Finished Parsing XDC File [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/synthesis/xilinx/plda_xpressk7_xc7k160tfbg676-2/x4_gen2/vlog/qpcie_ref_design.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/synthesis/xilinx/plda_xpressk7_xc7k160tfbg676-2/x4_gen2/vlog/qpcie_ref_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qpcie_xilinx_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qpcie_xilinx_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2823.219 ; gain = 0.000 ; free physical = 10032 ; free virtual = 20030
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:20 ; elapsed = 00:02:19 . Memory (MB): peak = 2823.223 ; gain = 1848.082 ; free physical = 10027 ; free virtual = 20024
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:20 ; elapsed = 00:02:19 . Memory (MB): peak = 2835.000 ; gain = 1859.859 ; free physical = 10026 ; free virtual = 20024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
info: SDC command 'set_propagated_clock' ignored 2 time(s)
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:19 . Memory (MB): peak = 2842.855 ; gain = 1867.715 ; free physical = 10011 ; free virtual = 20009
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "null_is_eof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_pipe_reset'
INFO: [Synth 8-5546] ROM "userrdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtreset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpllpd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dclk_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_qpll_reset'
INFO: [Synth 8-5544] ROM "qpllpd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ovrd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rxpmareset_reg' into 'txpmareset_reg' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_pipe_rate.v:416]
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sysclksel0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_drive_mode" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_e" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_rxeq_scan'
INFO: [Synth 8-5544] ROM "lffs_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'pcie_7x_0_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'pcie_7x_0_pipe_eq'
INFO: [Synth 8-5544] ROM "rxeq_lf0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "txeq_preset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txeq_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_tx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rxeq_preset_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxeq_lffs_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_rx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie_7x_0_qpll_drp'
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'pcie_7x_0_pipe_sync'
INFO: [Synth 8-5544] ROM "fsm_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'pcie_7x_0_gt_rx_valid_filter_7x'
INFO: [Synth 8-5546] ROM "reg_state_eios_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bridge_reset_int_reg' into 'user_reset_int_reg' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_core_top.v:1074]
INFO: [Synth 8-4471] merging register 'bridge_reset_d_reg' into 'user_reset_out_reg' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/source/vlog/hip/s7/source/pcie_7x_0_core_top.v:1084]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[49][31:0]' into 'ireg_wr_reg_reg[41][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[57][31:0]' into 'ireg_wr_reg_reg[41][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[59][31:0]' into 'ireg_wr_reg_reg[41][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[61][31:0]' into 'ireg_wr_reg_reg[41][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[120][31:0]' into 'ireg_wr_reg_reg[119][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[121][31:0]' into 'ireg_wr_reg_reg[119][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[122][31:0]' into 'ireg_wr_reg_reg[119][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[123][31:0]' into 'ireg_wr_reg_reg[119][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[124][31:0]' into 'ireg_wr_reg_reg[119][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[125][31:0]' into 'ireg_wr_reg_reg[119][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[126][31:0]' into 'ireg_wr_reg_reg[119][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[127][31:0]' into 'ireg_wr_reg_reg[119][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[330][31:0]' into 'ireg_wr_reg_reg[41][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[346][31:0]' into 'ireg_wr_reg_reg[41][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[362][31:0]' into 'ireg_wr_reg_reg[41][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-4471] merging register 'ireg_wr_reg_reg[378][31:0]' into 'ireg_wr_reg_reg[41][31:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:22928]
INFO: [Synth 8-5546] ROM "test_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "test_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "test_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ireg_reg[117]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ireg_wr_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wraddr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ireg_wr_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ireg_wr_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ireg_wr_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ireg_wr_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_rcpl_resp0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_rcpl_resp0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_wcpl_resp0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_wcpl_resp0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_rcpl_resp0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_rcpl_resp0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_wcpl_resp0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_wcpl_resp0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_wcpl_resp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_wcpl_resp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_w_p_idnum" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unb_rcpl_resp" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "unb_wr_p_idnum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'asto_tkeep_reg[15:0]' into 'asto_tstrb_reg[15:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:2971]
INFO: [Synth 8-5544] ROM "rreq_res_match0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rreq_res_avail0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_s_rcpl_req" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_s_rcpl_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asti_tbcnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dsti_rmatch0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dsti_rmatch_r0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asti_rreq_prog" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[2]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[2]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[2]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[0]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[0]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[0]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[0]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[22]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[23]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[21]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[20]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[19]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[17]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[16]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[18]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[2]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[2]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[2]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[0]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[0]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[0]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[0]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[22]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[23]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[21]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[20]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[19]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[17]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[16]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "unb_in_req_ack_id[18]0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'dma_stopped_reg' into 'dma_ended_reg' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:17181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18609]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18608]
INFO: [Synth 8-802] inferred FSM for state register 'dma_sm_reg' in module 'qpcie_dma_engine'
INFO: [Synth 8-5544] ROM "unb_desc_rreq_req0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "desc1_idle0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "desc1_idle0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "desc1_idle0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "desc1_idle0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'dma_stopped_reg' into 'dma_ended_reg' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:17181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18609]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18608]
INFO: [Synth 8-802] inferred FSM for state register 'dma_sm_reg' in module 'qpcie_dma_engine__parameterized0'
INFO: [Synth 8-4471] merging register 'dma_stopped_reg' into 'dma_ended_reg' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:17181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18609]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18608]
INFO: [Synth 8-802] inferred FSM for state register 'dma_sm_reg' in module 'qpcie_dma_engine__parameterized1'
INFO: [Synth 8-4471] merging register 'dma_stopped_reg' into 'dma_ended_reg' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:17181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18609]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:18608]
INFO: [Synth 8-802] inferred FSM for state register 'dma_sm_reg' in module 'qpcie_dma_engine__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'wrext_sm_reg' in module 'qpcie_ad_translator'
INFO: [Synth 8-802] inferred FSM for state register 'wrres_sm_reg[0]' in module 'qpcie_ad_translator'
INFO: [Synth 8-802] inferred FSM for state register 'wrres_sm_reg[1]' in module 'qpcie_ad_translator'
INFO: [Synth 8-802] inferred FSM for state register 'wrres_sm_reg[2]' in module 'qpcie_ad_translator'
INFO: [Synth 8-802] inferred FSM for state register 'wrres_sm_reg[3]' in module 'qpcie_ad_translator'
INFO: [Synth 8-802] inferred FSM for state register 'rdres_sm_reg[0]' in module 'qpcie_ad_translator'
INFO: [Synth 8-802] inferred FSM for state register 'rdres_sm_reg[1]' in module 'qpcie_ad_translator'
INFO: [Synth 8-802] inferred FSM for state register 'rdres_sm_reg[2]' in module 'qpcie_ad_translator'
INFO: [Synth 8-802] inferred FSM for state register 'rdres_sm_reg[3]' in module 'qpcie_ad_translator'
INFO: [Synth 8-4471] merging register 'prx_hdr_r_reg[127:0]' into 'prx_data_r_reg[127:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:28372]
INFO: [Synth 8-802] inferred FSM for state register 'unb_wreq_sm_reg' in module 'qpcie_p2q_wr_mgt'
INFO: [Synth 8-802] inferred FSM for state register 'unb_rreq_sm_reg' in module 'qpcie_p2q_rd_mgt'
INFO: [Synth 8-802] inferred FSM for state register 'p2q_cpl_sm_reg' in module 'qpcie_p2q_rd_mgt'
INFO: [Synth 8-802] inferred FSM for state register 'q2p_p_sm_reg' in module 'qpcie_q2p_p_mgt'
INFO: [Synth 8-4471] merging register 'prx_cpl_hdr_reg[127:0]' into 'prx_cpl_data_reg[127:0]' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:30358]
INFO: [Synth 8-802] inferred FSM for state register 'unb_rcpl_sm_reg' in module 'qpcie_q2p_np_mgt'
INFO: [Synth 8-802] inferred FSM for state register 'cfgio_sm_reg' in module 'qpcie_cfgio_mgt'
INFO: [Synth 8-5545] ROM "int_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'hs_fsm_reg' in module 'protocore'
INFO: [Synth 8-4471] merging register 'wready_i_reg' into 'awready_i_reg' [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_external_reg.v:163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_scfifo.v:112]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_scfifo.v:118]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/ref_design/qpcie_axi4slv_ram.v:262]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                00000000000000010 |                            00001
           FSM_CPLLRESET |                00000000000000001 |                            00010
            FSM_CPLLLOCK |                00000000000001000 |                            00101
                 FSM_DRP |                00000000000010000 |                            00110
             FSM_GTRESET |                00000000000100000 |                            00111
           FSM_MMCM_LOCK |                00000000100000000 |                            01100
           FSM_RESETDONE |                00010000000000000 |                            01101
             FSM_CPLL_PD |                00100000000000000 |                            01110
        FSM_TXSYNC_START |                01000000000000000 |                            01111
         FSM_TXSYNC_DONE |                10000000000000000 |                            10000
                FSM_IDLE |                00000000000000100 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                              000 |                             0010
           FSM_MMCM_LOCK |                              001 |                             0011
       FSM_DRP_START_NOM |                              010 |                             0100
        FSM_DRP_DONE_NOM |                              011 |                             0101
            FSM_QPLLLOCK |                              100 |                             0110
        FSM_QPLL_PDRESET |                              101 |                             1011
             FSM_QPLL_PD |                              110 |                             1100
                FSM_IDLE |                              111 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'pcie_7x_0_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_TXEQ_IDLE |                          0000010 |                           000001
         FSM_TXEQ_PRESET |                          0000100 |                           000010
        FSM_TXEQ_TXCOEFF |                          0001000 |                           000100
          FSM_TXEQ_REMAP |                          0010000 |                           001000
          FSM_TXEQ_QUERY |                          0100000 |                           010000
           FSM_TXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_RXEQ_IDLE |                              001 |                           000001
         FSM_RXEQ_PRESET |                              010 |                           000010
        FSM_RXEQ_TXCOEFF |                              011 |                           000100
             FSM_RXEQ_LF |                              100 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                              101 |                           010000
           FSM_RXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'sequential' in module 'pcie_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_DMA_IDLE |                               00 |                               00
         FSM_DMA_PROCESS |                               01 |                               01
          FSM_DMA_REPORT |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dma_sm_reg' using encoding 'sequential' in module 'qpcie_dma_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_DMA_IDLE |                               00 |                               00
         FSM_DMA_PROCESS |                               01 |                               01
          FSM_DMA_REPORT |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dma_sm_reg' using encoding 'sequential' in module 'qpcie_dma_engine__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_DMA_IDLE |                               00 |                               00
         FSM_DMA_PROCESS |                               01 |                               01
          FSM_DMA_REPORT |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dma_sm_reg' using encoding 'sequential' in module 'qpcie_dma_engine__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_DMA_IDLE |                               00 |                               00
         FSM_DMA_PROCESS |                               01 |                               01
          FSM_DMA_REPORT |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dma_sm_reg' using encoding 'sequential' in module 'qpcie_dma_engine__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
*
      FSM_WRRES_RESERVED |                            00010 |                              001
        FSM_WRRES_FILLED |                            00100 |                              010
     FSM_WRRES_CONVERTED |                            01000 |                              011
      FSM_WRRES_REPORTED |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrres_sm_reg[0]' using encoding 'one-hot' in module 'qpcie_ad_translator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
*
      FSM_WRRES_RESERVED |                            00010 |                              001
        FSM_WRRES_FILLED |                            00100 |                              010
     FSM_WRRES_CONVERTED |                            01000 |                              011
      FSM_WRRES_REPORTED |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrres_sm_reg[1]' using encoding 'one-hot' in module 'qpcie_ad_translator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
*
      FSM_WRRES_RESERVED |                            00010 |                              001
        FSM_WRRES_FILLED |                            00100 |                              010
     FSM_WRRES_CONVERTED |                            01000 |                              011
      FSM_WRRES_REPORTED |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrres_sm_reg[2]' using encoding 'one-hot' in module 'qpcie_ad_translator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
        FSM_WREXT_PER_DW |                               01 |                               01
        FSM_WREXT_PER_DP |                               11 |                               11
        FSM_WREXT_PER_QW |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrext_sm_reg' using encoding 'sequential' in module 'qpcie_ad_translator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
*
      FSM_WRRES_RESERVED |                            00010 |                              001
        FSM_WRRES_FILLED |                            00100 |                              010
     FSM_WRRES_CONVERTED |                            01000 |                              011
      FSM_WRRES_REPORTED |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrres_sm_reg[3]' using encoding 'one-hot' in module 'qpcie_ad_translator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
      FSM_RDRES_RESERVED |                              001 |                              001
    FSM_RDRES_RD_ALLOWED |                              010 |                              010
     FSM_RDRES_CONVERTED |                              011 |                              011
      FSM_RDRES_REPORTED |                              100 |                              100
   FSM_RDRES_CPL_ALLOWED |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdres_sm_reg[1]' using encoding 'sequential' in module 'qpcie_ad_translator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
      FSM_RDRES_RESERVED |                              001 |                              001
    FSM_RDRES_RD_ALLOWED |                              010 |                              010
     FSM_RDRES_CONVERTED |                              011 |                              011
      FSM_RDRES_REPORTED |                              100 |                              100
   FSM_RDRES_CPL_ALLOWED |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdres_sm_reg[0]' using encoding 'sequential' in module 'qpcie_ad_translator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
      FSM_RDRES_RESERVED |                              001 |                              001
    FSM_RDRES_RD_ALLOWED |                              010 |                              010
     FSM_RDRES_CONVERTED |                              011 |                              011
      FSM_RDRES_REPORTED |                              100 |                              100
   FSM_RDRES_CPL_ALLOWED |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdres_sm_reg[2]' using encoding 'sequential' in module 'qpcie_ad_translator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
      FSM_RDRES_RESERVED |                              001 |                              001
    FSM_RDRES_RD_ALLOWED |                              010 |                              010
     FSM_RDRES_CONVERTED |                              011 |                              011
      FSM_RDRES_REPORTED |                              100 |                              100
   FSM_RDRES_CPL_ALLOWED |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdres_sm_reg[3]' using encoding 'sequential' in module 'qpcie_ad_translator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
*
    UNB_WREQ_SM_REQ_ECYC |                           000010 |                              010
    UNB_WREQ_SM_EXTRACYC |                           000100 |                              011
     UNB_WREQ_SM_NO_ECYC |                           001000 |                              001
    UNB_WREQ_SM_WAITOREQ |                           010000 |                              100
                 iSTATE0 |                           100000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'unb_wreq_sm_reg' using encoding 'one-hot' in module 'qpcie_p2q_wr_mgt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
    UNB_RREQ_SM_LAST_CYC |                               01 |                               01
    UNB_RREQ_SM_WAITOREQ |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'unb_rreq_sm_reg' using encoding 'sequential' in module 'qpcie_p2q_rd_mgt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
     P2Q_CPL_SM_REQ_ECYC |                               01 |                               10
     P2Q_CPL_SM_EXTRACYC |                               10 |                               11
      P2Q_CPL_SM_NO_ECYC |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p2q_cpl_sm_reg' using encoding 'sequential' in module 'qpcie_p2q_rd_mgt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
       Q2P_P_SM_REQ_ECYC |                               01 |                               10
       Q2P_P_SM_EXTRACYC |                               10 |                               11
        Q2P_P_SM_NO_ECYC |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q2p_p_sm_reg' using encoding 'sequential' in module 'qpcie_q2p_p_mgt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
    UNB_RCPL_SM_REQ_ECYC |                               01 |                               10
    UNB_RCPL_SM_EXTRACYC |                               10 |                               11
     UNB_RCPL_SM_NO_ECYC |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'unb_rcpl_sm_reg' using encoding 'sequential' in module 'qpcie_q2p_np_mgt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
         CFGIO_SM_REQCPL |                               01 |                               01
         CFGIO_SM_UR_CPL |                               10 |                               10
         CFGIO_SM_UNBCPL |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cfgio_sm_reg' using encoding 'sequential' in module 'qpcie_cfgio_mgt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  state_f_init_clear_low |                             0000 |                             0000
state_f_init_clear_change |                             0001 |                             0001
 state_f_init_clear_high |                             0010 |                             0010
  state_f_init_clear_end |                             0011 |                             0011
 state_f_init_start_high |                             0100 |                             0110
state_f_init_start_change |                             0101 |                             0101
  state_f_init_start_low |                             0110 |                             0100
   state_f_init_ext_test |                             0111 |                             0111
            state_f_wait |                             1000 |                             1001
            state_f_comp |                             1010 |                             1010
          state_f_enable |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hs_fsm_reg' using encoding 'sequential' in module 'protocore'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:26 ; elapsed = 00:03:28 . Memory (MB): peak = 2970.863 ; gain = 1995.723 ; free physical = 8898 ; free virtual = 18905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |qpcie_xx_hip_pcie__GC0                |           1|     15998|
|2     |qpcie_interco__parameterized1         |           1|     47805|
|3     |qpcie_interco__parameterized2         |           1|     13999|
|4     |qpcie_interconnect__GB2               |           1|     57798|
|5     |qpcie_dma_engine__GB0                 |           1|     38379|
|6     |qpcie_dma_engine__GB1                 |           1|     11116|
|7     |qpcie_dma_engine__GB2                 |           1|     26085|
|8     |qpcie_dma_engine__parameterized0__GB0 |           1|     40724|
|9     |qpcie_dma_engine__parameterized0__GB1 |           1|      8723|
|10    |qpcie_dma_engine__parameterized0__GB2 |           1|     26133|
|11    |qpcie_ad_translator__GB0              |           1|     50131|
|12    |qpcie_ad_translator__GB1              |           1|     18100|
|13    |qpcie_ad_translator__GB2              |           1|     16089|
|14    |qpcie_dma_engine__parameterized2      |           1|     35063|
|15    |qpcie_layer__GCB1                     |           1|     22960|
|16    |qpcie_dma_engine__parameterized1      |           1|     35063|
|17    |qpcie_top__GC0                        |           1|     14781|
|18    |qpcie_pcie_if__GB0                    |           1|     31782|
|19    |qpcie_pcie_if__GB1                    |           1|     26061|
|20    |qpcie_pcie_if__GB2                    |           1|        10|
|21    |qpcie_xx_hip_top__GC0                 |           1|     36699|
|22    |qpcie_ipcore_x4_gen2__GC0             |           1|        12|
|23    |qpcie_xilinx_top__GC0                 |           1|      5726|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register int_mask_host_reg_reg [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:23219]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 16    
	   2 Input     54 Bit       Adders := 20    
	   2 Input     39 Bit       Adders := 12    
	   2 Input     33 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 12    
	   3 Input     25 Bit       Adders := 28    
	   2 Input     25 Bit       Adders := 32    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 12    
	   2 Input     13 Bit       Adders := 12    
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 29    
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 69    
	   2 Input     10 Bit       Adders := 109   
	   2 Input      9 Bit       Adders := 21    
	   2 Input      8 Bit       Adders := 39    
	   2 Input      7 Bit       Adders := 56    
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 14    
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 92    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 48    
	   2 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 64    
	   2 Input      1 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	             2048 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	              420 Bit    Registers := 2     
	              388 Bit    Registers := 6     
	              384 Bit    Registers := 1     
	              260 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	              228 Bit    Registers := 4     
	              196 Bit    Registers := 2     
	              160 Bit    Registers := 9     
	              148 Bit    Registers := 1     
	              128 Bit    Registers := 57    
	              104 Bit    Registers := 4     
	              100 Bit    Registers := 2     
	               96 Bit    Registers := 9     
	               91 Bit    Registers := 1     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 162   
	               54 Bit    Registers := 4     
	               40 Bit    Registers := 17    
	               32 Bit    Registers := 123   
	               28 Bit    Registers := 5     
	               25 Bit    Registers := 56    
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 6     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 32    
	               16 Bit    Registers := 77    
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 25    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 96    
	                9 Bit    Registers := 43    
	                8 Bit    Registers := 108   
	                7 Bit    Registers := 47    
	                6 Bit    Registers := 47    
	                5 Bit    Registers := 194   
	                4 Bit    Registers := 309   
	                3 Bit    Registers := 142   
	                2 Bit    Registers := 282   
	                1 Bit    Registers := 1366  
+---RAMs : 
	              74K Bit         RAMs := 1     
	              64K Bit         RAMs := 3     
	              16K Bit         RAMs := 2     
	               8K Bit         RAMs := 2     
+---Muxes : 
	   2 Input    420 Bit        Muxes := 3     
	   2 Input    388 Bit        Muxes := 23    
	   5 Input    384 Bit        Muxes := 1     
	   2 Input    384 Bit        Muxes := 6     
	   2 Input    260 Bit        Muxes := 3     
	   2 Input    256 Bit        Muxes := 14    
	   3 Input    256 Bit        Muxes := 1     
	   4 Input    256 Bit        Muxes := 4     
	   2 Input    228 Bit        Muxes := 16    
	   4 Input    201 Bit        Muxes := 1     
	   2 Input    196 Bit        Muxes := 11    
	   2 Input    160 Bit        Muxes := 57    
	   4 Input    160 Bit        Muxes := 2     
	   3 Input    160 Bit        Muxes := 1     
	   5 Input    160 Bit        Muxes := 2     
	   2 Input    144 Bit        Muxes := 3     
	   2 Input    132 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 33    
	   6 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 11    
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 41    
	   3 Input    104 Bit        Muxes := 4     
	   5 Input    104 Bit        Muxes := 2     
	   2 Input    100 Bit        Muxes := 3     
	   2 Input     96 Bit        Muxes := 8     
	   6 Input     96 Bit        Muxes := 8     
	   2 Input     68 Bit        Muxes := 13    
	   4 Input     64 Bit        Muxes := 87    
	   2 Input     64 Bit        Muxes := 540   
	   6 Input     64 Bit        Muxes := 129   
	   5 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 2     
	   2 Input     54 Bit        Muxes := 24    
	   4 Input     54 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 30    
	   4 Input     52 Bit        Muxes := 32    
	  16 Input     52 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 38    
	   5 Input     40 Bit        Muxes := 4     
	   4 Input     40 Bit        Muxes := 6     
	   6 Input     40 Bit        Muxes := 8     
	  65 Input     32 Bit        Muxes := 28    
	   2 Input     32 Bit        Muxes := 750   
	   4 Input     32 Bit        Muxes := 10    
	  17 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	1024 Input     32 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 19    
	   2 Input     25 Bit        Muxes := 160   
	   4 Input     25 Bit        Muxes := 8     
	   6 Input     25 Bit        Muxes := 48    
	   4 Input     24 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     22 Bit        Muxes := 8     
	   5 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 4     
	   7 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 12    
	  24 Input     18 Bit        Muxes := 4     
	   7 Input     18 Bit        Muxes := 8     
	  20 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 92    
	   6 Input     16 Bit        Muxes := 33    
	   4 Input     16 Bit        Muxes := 13    
	   5 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 14    
	   2 Input     13 Bit        Muxes := 62    
	  16 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 30    
	   4 Input     12 Bit        Muxes := 25    
	   2 Input     11 Bit        Muxes := 11    
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 427   
	   6 Input     10 Bit        Muxes := 40    
	   4 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 4     
	   5 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 83    
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 303   
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 23    
	   5 Input      8 Bit        Muxes := 6     
	  13 Input      7 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 74    
	   4 Input      7 Bit        Muxes := 14    
	   5 Input      7 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 13    
	   7 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 28    
	   2 Input      6 Bit        Muxes := 51    
	   7 Input      6 Bit        Muxes := 12    
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 4     
	  20 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 464   
	   5 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 12    
	   8 Input      5 Bit        Muxes := 4     
	  13 Input      5 Bit        Muxes := 4     
	  65 Input      5 Bit        Muxes := 14    
	   6 Input      5 Bit        Muxes := 144   
	   4 Input      5 Bit        Muxes := 6     
	  27 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 852   
	   8 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 70    
	   6 Input      4 Bit        Muxes := 152   
	   5 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 207   
	  14 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 48    
	  15 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 61    
	   5 Input      3 Bit        Muxes := 8     
	  10 Input      3 Bit        Muxes := 12    
	   9 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 511   
	  32 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 53    
	   6 Input      2 Bit        Muxes := 106   
	  16 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 54    
	   3 Input      2 Bit        Muxes := 9     
	  17 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5582  
	  11 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 18    
	  32 Input      1 Bit        Muxes := 78    
	   5 Input      1 Bit        Muxes := 136   
	   4 Input      1 Bit        Muxes := 247   
	   7 Input      1 Bit        Muxes := 85    
	  10 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 728   
	  64 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 64    
	  21 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register int_mask_host_reg_reg [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:23219]
Hierarchical RTL Component report 
Module qpcie_xilinx_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_pipe_clock 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_axi_basic_rx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module pcie_7x_0_axi_basic_rx_null_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_axi_basic_tx_thrtl_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module pcie_7x_0_axi_basic_tx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_pcie_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module pcie_7x_0_pipe_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                1 Bit    Registers := 16    
+---Muxes : 
	  20 Input     17 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_qpll_reset 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module pcie_7x_0_pipe_rate__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  32 Input      1 Bit        Muxes := 19    
Module pcie_7x_0_pipe_drp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_rxeq_scan__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module pcie_7x_0_pipe_eq__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 1     
	  24 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 14    
Module pcie_7x_0_qpll_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_gtp_cpllpd_ovrd 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module pcie_7x_0_pipe_user__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_pipe_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_gtx_cpllpd_ovrd__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module pcie_7x_0_pipe_rate__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  32 Input      1 Bit        Muxes := 19    
Module pcie_7x_0_pipe_drp__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_rxeq_scan__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module pcie_7x_0_pipe_eq__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 1     
	  24 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 14    
Module pcie_7x_0_pipe_user__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_pipe_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_gtx_cpllpd_ovrd__5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module pcie_7x_0_pipe_rate__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  32 Input      1 Bit        Muxes := 19    
Module pcie_7x_0_pipe_drp__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_rxeq_scan__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module pcie_7x_0_pipe_eq__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 1     
	  24 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 14    
Module pcie_7x_0_pipe_user__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_pipe_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_gtx_cpllpd_ovrd__6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module pcie_7x_0_pipe_rate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  32 Input      1 Bit        Muxes := 19    
Module pcie_7x_0_pipe_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_rxeq_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module pcie_7x_0_pipe_eq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 1     
	  24 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 14    
Module pcie_7x_0_pipe_user 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_pipe_sync 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_gtx_cpllpd_ovrd 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module pcie_7x_0_pipe_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module pcie_7x_0_gt_rx_valid_filter_7x__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module pcie_7x_0_gt_rx_valid_filter_7x__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module pcie_7x_0_gt_rx_valid_filter_7x__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module pcie_7x_0_gt_rx_valid_filter_7x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module pcie_7x_0_gt_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pcie_7x_0_core_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module qpcie_str_pipeline__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	              420 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    420 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module qpcie_arbiter__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_arbiter__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_arbiter__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_arbiter__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_arbiter__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_str_pipeline__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    388 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qpcie_str_pipeline__parameterized60 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    388 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module qpcie_interco__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    388 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 15    
Module qpcie_str_pipeline__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    100 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module qpcie_arbiter__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_arbiter__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_str_pipeline__parameterized77 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qpcie_str_pipeline__parameterized78 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module qpcie_interco__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     68 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 15    
Module qpcie_str_pipeline__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	              260 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    260 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module qpcie_arbiter__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_arbiter__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_str_pipeline__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	              228 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    228 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qpcie_str_pipeline__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	              228 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    228 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module qpcie_interco__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    228 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 15    
Module qpcie_str_pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              228 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    228 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module qpcie_arbiter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_arbiter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_arbiter__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_arbiter__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_arbiter__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
	  65 Input      5 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_str_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module qpcie_str_pipeline__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	              196 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    196 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module qpcie_interco 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    196 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 15    
Module qpcie_unb_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    388 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module qpcie_dma_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   2 Input     54 Bit       Adders := 6     
	   2 Input     39 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 4     
	   3 Input     25 Bit       Adders := 9     
	   2 Input     25 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 23    
	   2 Input     10 Bit       Adders := 38    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 34    
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 49    
	               54 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 17    
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 28    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 65    
	                4 Bit    Registers := 51    
	                3 Bit    Registers := 24    
	                2 Bit    Registers := 63    
	                1 Bit    Registers := 94    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 40    
	   2 Input     64 Bit        Muxes := 161   
	   6 Input     64 Bit        Muxes := 44    
	   2 Input     54 Bit        Muxes := 6     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 47    
	   4 Input     25 Bit        Muxes := 3     
	   6 Input     25 Bit        Muxes := 16    
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 16    
	   6 Input     16 Bit        Muxes := 16    
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 134   
	   6 Input     10 Bit        Muxes := 16    
	   4 Input     10 Bit        Muxes := 6     
	   3 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 13    
	   4 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 120   
	   6 Input      5 Bit        Muxes := 48    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 202   
	   4 Input      4 Bit        Muxes := 8     
	   6 Input      4 Bit        Muxes := 48    
	   2 Input      3 Bit        Muxes := 34    
	   7 Input      3 Bit        Muxes := 16    
	   4 Input      3 Bit        Muxes := 15    
	   5 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 146   
	   5 Input      2 Bit        Muxes := 18    
	   6 Input      2 Bit        Muxes := 48    
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1012  
	   6 Input      1 Bit        Muxes := 254   
	   4 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 8     
Module qpcie_unb_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    388 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module qpcie_dma_engine__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   2 Input     54 Bit       Adders := 6     
	   2 Input     39 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 4     
	   3 Input     25 Bit       Adders := 9     
	   2 Input     25 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 23    
	   2 Input     10 Bit       Adders := 38    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 34    
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 49    
	               54 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 17    
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 28    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 65    
	                4 Bit    Registers := 51    
	                3 Bit    Registers := 24    
	                2 Bit    Registers := 63    
	                1 Bit    Registers := 94    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 161   
	   6 Input     64 Bit        Muxes := 44    
	   4 Input     64 Bit        Muxes := 40    
	   2 Input     54 Bit        Muxes := 6     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	  17 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 47    
	   4 Input     25 Bit        Muxes := 3     
	   6 Input     25 Bit        Muxes := 16    
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 16    
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 16    
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 134   
	   6 Input     10 Bit        Muxes := 16    
	   4 Input     10 Bit        Muxes := 6     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 13    
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 120   
	   6 Input      5 Bit        Muxes := 48    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 202   
	   6 Input      4 Bit        Muxes := 48    
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 34    
	   7 Input      3 Bit        Muxes := 16    
	   9 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 15    
	  10 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 146   
	   5 Input      2 Bit        Muxes := 18    
	   6 Input      2 Bit        Muxes := 48    
	   4 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1012  
	   6 Input      1 Bit        Muxes := 254   
	   4 Input      1 Bit        Muxes := 46    
	   7 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 19    
Module qpcie_unb_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    388 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module qpcie_dma_engine__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     54 Bit       Adders := 4     
	   2 Input     39 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 5     
	   3 Input     25 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 11    
	   2 Input     10 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 10    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 6     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 23    
	               54 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 9     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 76    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 18    
	   2 Input     64 Bit        Muxes := 90    
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     54 Bit        Muxes := 6     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 29    
	   6 Input     25 Bit        Muxes := 8     
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 72    
	   6 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 7     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 9     
	   4 Input      7 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 44    
	   6 Input      5 Bit        Muxes := 16    
	   4 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 97    
	   6 Input      4 Bit        Muxes := 24    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 27    
	   7 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 45    
	   5 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 483   
	   6 Input      1 Bit        Muxes := 96    
	   4 Input      1 Bit        Muxes := 41    
	   5 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module qpcie_unb_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    388 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module qpcie_dma_engine__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     54 Bit       Adders := 4     
	   2 Input     39 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 5     
	   3 Input     25 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 11    
	   2 Input     10 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 10    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 6     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 23    
	               54 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 9     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 76    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 18    
	   2 Input     64 Bit        Muxes := 90    
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     54 Bit        Muxes := 6     
	   4 Input     54 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 29    
	   6 Input     25 Bit        Muxes := 8     
	   4 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 72    
	   6 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 7     
	   5 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 9     
	   4 Input      7 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 44    
	   6 Input      5 Bit        Muxes := 16    
	   4 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 97    
	   6 Input      4 Bit        Muxes := 24    
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 27    
	   7 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 45    
	   5 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 483   
	   6 Input      1 Bit        Muxes := 96    
	   4 Input      1 Bit        Muxes := 41    
	   5 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module qpcie_ad_translator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 42    
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 14    
+---Registers : 
	              160 Bit    Registers := 6     
	              104 Bit    Registers := 2     
	               96 Bit    Registers := 4     
	               64 Bit    Registers := 13    
	               40 Bit    Registers := 10    
	               32 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 26    
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 26    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 43    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input    160 Bit        Muxes := 45    
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 2     
	   2 Input    104 Bit        Muxes := 31    
	   3 Input    104 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 8     
	   6 Input     96 Bit        Muxes := 8     
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 32    
	   6 Input     64 Bit        Muxes := 5     
	   5 Input     64 Bit        Muxes := 5     
	   2 Input     52 Bit        Muxes := 30    
	   4 Input     52 Bit        Muxes := 32    
	  16 Input     52 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 17    
	   5 Input     40 Bit        Muxes := 4     
	   4 Input     40 Bit        Muxes := 2     
	   6 Input     40 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 20    
	   4 Input     16 Bit        Muxes := 9     
	   4 Input     12 Bit        Muxes := 22    
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 27    
	   5 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 33    
	   5 Input      7 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 13    
	   4 Input      7 Bit        Muxes := 6     
	   7 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 28    
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 60    
	   5 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 20    
	   6 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 19    
	   6 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 43    
	   2 Input      2 Bit        Muxes := 29    
	   3 Input      2 Bit        Muxes := 3     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 233   
	  21 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 24    
	   6 Input      1 Bit        Muxes := 20    
	  20 Input      1 Bit        Muxes := 1     
Module qpcie_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_axi4lite_slv_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
Module qpcie_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_axi4lite_mst_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 48    
Module qpcie_axi4_mst_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 6     
+---Registers : 
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    160 Bit        Muxes := 2     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 63    
Module qpcie_synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_syncreset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module qpcie_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module qpcie_syncreset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module qpcie_axi4str_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	              384 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   5 Input    384 Bit        Muxes := 1     
	   2 Input    384 Bit        Muxes := 6     
	   6 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 83    
	   7 Input      1 Bit        Muxes := 1     
Module qpcie_q2p_p_mgt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   3 Input    256 Bit        Muxes := 1     
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 17    
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 8     
Module qpcie_q2p_np_mgt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 15    
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 25    
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    160 Bit        Muxes := 5     
	   4 Input    160 Bit        Muxes := 2     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 5     
	   4 Input     40 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 26    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 38    
	   4 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 107   
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module qpcie_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               91 Bit    Registers := 1     
Module qpcie_cfgio_mgt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 10    
	   4 Input     40 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   4 Input      1 Bit        Muxes := 11    
Module qpcie_p2q_rd_mgt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 7     
	              104 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 5     
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 4     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 3     
	   2 Input    104 Bit        Muxes := 5     
	   3 Input    104 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 33    
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	  11 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
Module qpcie_p2q_wr_mgt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	              104 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input    160 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 5     
	   5 Input    160 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 3     
	   3 Input    104 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 5     
	   5 Input    104 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 2     
	  20 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	  11 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
	  11 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module qpcie_pcie_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 71    
	   6 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 44    
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 21    
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 15    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 223   
	   3 Input      1 Bit        Muxes := 37    
	  32 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module qpcie_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module qpcie_internal_reg 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	             2048 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 46    
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 649   
	1024 Input     32 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 151   
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1112  
	   5 Input      1 Bit        Muxes := 1     
Module protocore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module qpcie_xx_hip_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input    201 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 8     
Module qpcie_scram__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module qpcie_scram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module qpcie_scram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module qpcie_scram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module qpcie_scram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module qpcie_scram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module qpcie_axi4lite_dec 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module qpcie_external_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 16    
Module qpcie_scram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              148 Bit    Registers := 1     
+---RAMs : 
	              74K Bit         RAMs := 1     
Module qpcie_scfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module qpcie_scrambe 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module qpcie_axi4slv_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 1     
Module qpcie_ref_design 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 17    
+---Registers : 
	              128 Bit    Registers := 2     
	               25 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     25 Bit        Muxes := 8     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:34 ; elapsed = 00:03:36 . Memory (MB): peak = 2970.863 ; gain = 1995.723 ; free physical = 8863 ; free virtual = 18863
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port user_app_rdy driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[15] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[14] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[13] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[12] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[11] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[10] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[9] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[8] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[7] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[6] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[5] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[4] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[3] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[2] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[1] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tkeep[0] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port m_axis_rx_tlast driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[15] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[14] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[13] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[12] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[11] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[10] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[9] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[8] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[7] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[6] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[5] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[4] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[3] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[2] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[1] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_status[0] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_command[15] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_command[14] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_command[13] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_command[12] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_command[11] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_command[9] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_command[7] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_command[6] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_command[5] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_command[4] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_command[3] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dstatus[14] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dstatus[13] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dstatus[12] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dstatus[11] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dstatus[10] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dstatus[9] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dstatus[8] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dstatus[7] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dstatus[6] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dstatus[5] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dstatus[4] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dcommand[15] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_lstatus[12] driven by constant 1
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_lstatus[10] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_lstatus[9] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_lstatus[8] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_lstatus[3] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_lstatus[2] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_lcommand[15] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_lcommand[14] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_lcommand[13] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_lcommand[12] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_lcommand[2] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dcommand2[15] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dcommand2[14] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dcommand2[13] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_xx_hip_pcie__GC0 has port cfg_dcommand2[12] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[159] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[158] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[157] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[156] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[155] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[154] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[153] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[152] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[151] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[150] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[149] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[148] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[147] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[146] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[145] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[144] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[143] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[142] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[141] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[140] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[139] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[138] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[137] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[136] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[135] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[134] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[133] driven by constant 0
WARNING: [Synth 8-3917] design qpcie_interco__parameterized1 has port sharedbus_arb[132] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "int_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 2970.875 ; gain = 1995.734 ; free physical = 8496 ; free virtual = 18495
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:49 ; elapsed = 00:03:56 . Memory (MB): peak = 2970.875 ; gain = 1995.734 ; free physical = 8496 ; free virtual = 18495

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |qpcie_xx_hip_pcie__GC0                |           1|     16624|
|2     |qpcie_interco__parameterized1         |           1|     52499|
|3     |qpcie_interco__parameterized2         |           1|     14490|
|4     |qpcie_interconnect__GB2               |           1|     61639|
|5     |qpcie_dma_engine__GB0                 |           1|     41403|
|6     |qpcie_dma_engine__GB1                 |           1|     12520|
|7     |qpcie_dma_engine__GB2                 |           1|     39004|
|8     |qpcie_dma_engine__parameterized0__GB0 |           1|     44446|
|9     |qpcie_dma_engine__parameterized0__GB1 |           1|      9429|
|10    |qpcie_dma_engine__parameterized0__GB2 |           1|     39052|
|11    |qpcie_ad_translator__GB0              |           1|     50725|
|12    |qpcie_ad_translator__GB1              |           1|     20550|
|13    |qpcie_ad_translator__GB2              |           1|     16875|
|14    |qpcie_dma_engine__parameterized2      |           1|     40200|
|15    |qpcie_layer__GCB1                     |           1|     22960|
|16    |qpcie_dma_engine__parameterized1      |           1|     40200|
|17    |qpcie_top__GC0                        |           1|     15206|
|18    |qpcie_pcie_if__GB0                    |           1|     37255|
|19    |qpcie_pcie_if__GB1                    |           1|     29946|
|20    |qpcie_pcie_if__GB2                    |           1|        10|
|21    |qpcie_xx_hip_top__GC0                 |           1|     41316|
|22    |qpcie_ipcore_x4_gen2__GC0             |           1|        12|
|23    |qpcie_xilinx_top__GC0                 |           1|      6085|
+------+--------------------------------------+------------+----------+
WARNING: [Synth 8-3936] Found unconnected internal register 'ref_design/scfifo_inst/scram_inst/scram_rddata_reg' and it is trimmed from '148' to '145' bits. [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/core/synthesis/xilinx/vlog/qpcie_lib.v:604]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "ref_design/scfifo_inst/scram_inst/ram_block_reg" due to constant propagation. Old ram width 145 bits, new ram width 145 bits.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|qpcie_scram   | ram_block_reg              | 64 x 128(READ_FIRST)   | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|qpcie_scram   | ram_block_reg              | 64 x 128(READ_FIRST)   | W |   | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|qpcie_scram   | ram_block_reg              | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|qpcie_scram   | ram_block_reg              | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|qpcie_scram   | ram_block_reg              | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|qpcie_scram   | ram_block_reg              | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|qpcie_scram   | ram_block_reg              | 512 x 148(READ_FIRST)  | W |   | 512 x 148(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
|qpcie_scrambe | wren_byte[1].ram_block_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+--------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+--------------------------------------------------------+----------------+----------------------+---------------+
|Module Name     | RTL Object                                             | Inference      | Size (Depth x Width) | Primitives    | 
+----------------+--------------------------------------------------------+----------------+----------------------+---------------+
|qpcie_cfgio_mgt | g_cfgio_fifo_implemented.cfgio_fifo_inst/ram_block_reg | User Attribute | 16 x 91              | RAM32M x 16   | 
+----------------+--------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[15][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[14][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[13][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[12][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[11][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[10][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[9][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[8][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[7][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[6][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[5][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[4][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[3][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[2][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[1][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[0][0]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[15][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[14][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[13][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[12][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[11][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[10][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[9][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[8][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[7][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[6][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[5][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[4][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[3][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[2][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[1][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[0][1]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[15][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[14][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[13][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[12][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[11][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[10][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[9][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[8][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[7][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[6][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[5][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[4][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[3][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[2][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[1][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[0][2]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[15][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[14][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[13][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[12][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[11][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[10][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[9][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[8][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[7][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[6][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[5][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[4][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[3][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[2][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[1][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[0][3]' (FDCE) to 'g_i_dma_engine[1].dma_engine_i_insti_6/buf_align_reg[0][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[14][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_i_dma_engine[1].dma_engine_i_insti_6 /\buf_align_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[0]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[1]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[2]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[3]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[4]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[5]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[6]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[8]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[9]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[10]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[11]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[12]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[13]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_18/ref_design/gen_strb_r_reg[14]' (FDCE) to 'i_18/ref_design/gen_strb_r_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\qpll_reset.qpll_reset_i/ovrd_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i /\qpll_drp_i/mode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_drp.pipe_drp_i /mode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_drp.pipe_drp_i /mode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_drp.pipe_drp_i /mode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_eq.pipe_eq_i /\txeq_preset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i /\qpll_drp_i/addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_drp.pipe_drp_i /mode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_rate.pipe_rate_i /\rate_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_rate.pipe_rate_i /\sysclksel_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_sync_i /\rxsync_fsm_disable.rxdlyen_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[0].pipe_user_i /\resetovrd_disble.reset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_rate.pipe_rate_i /\rate_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_rate.pipe_rate_i /\sysclksel_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_sync_i /\txsync_fsm.txdlyen_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_sync_i /\rxsync_fsm_disable.rxdlyen_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[1].pipe_user_i /\resetovrd_disble.reset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_rate.pipe_rate_i /\rate_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_rate.pipe_rate_i /\sysclksel_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_sync_i /\txsync_fsm.txdlyen_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_sync_i /\rxsync_fsm_disable.rxdlyen_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[2].pipe_user_i /\resetovrd_disble.reset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_rate.pipe_rate_i /\rate_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_rate.pipe_rate_i /\sysclksel_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_sync_i /\txsync_fsm.txdlyen_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_sync_i /\rxsync_fsm_disable.rxdlyen_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_lane[3].pipe_user_i /\resetovrd_disble.reset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i /\pipe_reset.pipe_reset_i /cpllpd_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_7x_0_i/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_reg[16] )
INFO: [Synth 8-3332] Sequential element (cpllpd_reg) is unused and will be removed from module pcie_7x_0_pipe_reset.
INFO: [Synth 8-3332] Sequential element (sysclksel_reg[1]) is unused and will be removed from module pcie_7x_0_pipe_rate__1.
INFO: [Synth 8-3332] Sequential element (rate_out_reg[2]) is unused and will be removed from module pcie_7x_0_pipe_rate__1.
INFO: [Synth 8-3332] Sequential element (rate_out_reg[1]) is unused and will be removed from module pcie_7x_0_pipe_rate__1.
WARNING: [Synth 8-3332] Sequential element (mode_reg) is unused and will be removed from module pcie_7x_0_pipe_drp__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/lffs_sel_reg) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (txeq_preset_reg[6]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (txeq_preset_reg[5]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (txeq_preset_reg[4]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (txeq_done_reg) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[17]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[16]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[15]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[14]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[13]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[12]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[11]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[10]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[9]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[8]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[7]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[6]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[5]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[4]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[3]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[2]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[1]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[0]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[17]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[16]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[15]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[14]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[13]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[12]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[11]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[10]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[9]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[8]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[7]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[6]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[5]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[4]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[3]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[2]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[1]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[0]) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_lffs_sel_reg) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (rxeq_done_reg) is unused and will be removed from module pcie_7x_0_pipe_eq__1.
INFO: [Synth 8-3332] Sequential element (qpll_drp_i/mode_reg) is unused and will be removed from module pcie_7x_0_gt_common.
INFO: [Synth 8-3332] Sequential element (qpll_drp_i/fsm_reg[8]) is unused and will be removed from module pcie_7x_0_gt_common.
INFO: [Synth 8-3332] Sequential element (qpll_drp_i/fsm_reg[7]) is unused and will be removed from module pcie_7x_0_gt_common.
INFO: [Synth 8-3332] Sequential element (qpll_drp_i/addr_reg[6]) is unused and will be removed from module pcie_7x_0_gt_common.
INFO: [Synth 8-3332] Sequential element (qpll_drp_i/addr_reg[4]) is unused and will be removed from module pcie_7x_0_gt_common.
INFO: [Synth 8-3332] Sequential element (qpll_drp_i/addr_reg[3]) is unused and will be removed from module pcie_7x_0_gt_common.
INFO: [Synth 8-3332] Sequential element (resetovrd_disble.reset_reg[7]) is unused and will be removed from module pcie_7x_0_pipe_user__1.
INFO: [Synth 8-3332] Sequential element (resetovrd_disble.reset_reg[6]) is unused and will be removed from module pcie_7x_0_pipe_user__1.
INFO: [Synth 8-3332] Sequential element (resetovrd_disble.reset_reg[5]) is unused and will be removed from module pcie_7x_0_pipe_user__1.
INFO: [Synth 8-3332] Sequential element (resetovrd_disble.reset_reg[3]) is unused and will be removed from module pcie_7x_0_pipe_user__1.
INFO: [Synth 8-3332] Sequential element (resetovrd_disble.reset_reg[2]) is unused and will be removed from module pcie_7x_0_pipe_user__1.
INFO: [Synth 8-3332] Sequential element (resetovrd_disble.reset_reg[1]) is unused and will be removed from module pcie_7x_0_pipe_user__1.
INFO: [Synth 8-3332] Sequential element (resetovrd_disble.reset_reg[0]) is unused and will be removed from module pcie_7x_0_pipe_user__1.
INFO: [Synth 8-3332] Sequential element (resetovrd_disble.reset_reg[4]) is unused and will be removed from module pcie_7x_0_pipe_user__1.
INFO: [Synth 8-3332] Sequential element (resetovrd_disble.fsm_reg[1]) is unused and will be removed from module pcie_7x_0_pipe_user__1.
INFO: [Synth 8-3332] Sequential element (resetovrd_disble.fsm_reg[0]) is unused and will be removed from module pcie_7x_0_pipe_user__1.
WARNING: [Synth 8-3332] Sequential element (rxsync_fsm_disable.fsm_rx_reg[6]) is unused and will be removed from module pcie_7x_0_pipe_sync__1.
WARNING: [Synth 8-3332] Sequential element (rxsync_fsm_disable.fsm_rx_reg[5]) is unused and will be removed from module pcie_7x_0_pipe_sync__1.
WARNING: [Synth 8-3332] Sequential element (rxsync_fsm_disable.fsm_rx_reg[4]) is unused and will be removed from module pcie_7x_0_pipe_sync__1.
WARNING: [Synth 8-3332] Sequential element (rxsync_fsm_disable.fsm_rx_reg[3]) is unused and will be removed from module pcie_7x_0_pipe_sync__1.
WARNING: [Synth 8-3332] Sequential element (rxsync_fsm_disable.fsm_rx_reg[2]) is unused and will be removed from module pcie_7x_0_pipe_sync__1.
WARNING: [Synth 8-3332] Sequential element (rxsync_fsm_disable.fsm_rx_reg[0]) is unused and will be removed from module pcie_7x_0_pipe_sync__1.
WARNING: [Synth 8-3332] Sequential element (rxsync_fsm_disable.rxdlyen_reg) is unused and will be removed from module pcie_7x_0_pipe_sync__1.
WARNING: [Synth 8-3332] Sequential element (rxsync_fsm_disable.fsm_rx_reg[1]) is unused and will be removed from module pcie_7x_0_pipe_sync__1.
INFO: [Synth 8-3332] Sequential element (sysclksel_reg[1]) is unused and will be removed from module pcie_7x_0_pipe_rate__2.
INFO: [Synth 8-3332] Sequential element (rate_out_reg[2]) is unused and will be removed from module pcie_7x_0_pipe_rate__2.
INFO: [Synth 8-3332] Sequential element (rate_out_reg[1]) is unused and will be removed from module pcie_7x_0_pipe_rate__2.
WARNING: [Synth 8-3332] Sequential element (mode_reg) is unused and will be removed from module pcie_7x_0_pipe_drp__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/lffs_sel_reg) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (txeq_preset_reg[6]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (txeq_preset_reg[5]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (txeq_preset_reg[4]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (txeq_done_reg) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[17]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[16]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[15]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[14]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[13]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[12]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[11]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[10]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[9]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[8]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[7]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[6]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[5]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[4]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[3]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[2]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[1]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_scan_i/new_txcoeff_reg[0]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Synth 8-3332] Sequential element (rxeq_new_txcoeff_reg[17]) is unused and will be removed from module pcie_7x_0_pipe_eq__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[30]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[29]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[28]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[27]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[26]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[25]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[24]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[20]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[16]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[15]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[14]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[13]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[12]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[11]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[10]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[9]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[8]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[7]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[6]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[5]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[4]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_id_reg[3]' (FDCE) to 'g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_req_arbitration[0].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_req_arbitration[1].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_req_arbitration[2].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_req_arbitration[4].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_req_arbitration[12].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_req_arbitration[0].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\g_req_arbitration[2].req_arbitration.arbiter_req_inst/arb_gnt_num_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (qpcie_interco_rreq/\g_req_arbitration[0].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (qpcie_interco_rcpl/\g_req_arbitration[0].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (qpcie_interco_rreq/\g_req_arbitration[1].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (qpcie_interco_rreq/\g_req_arbitration[2].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (qpcie_interco_rcpl/\g_req_arbitration[2].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (qpcie_interco_rreq/\g_req_arbitration[4].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (qpcie_interco_rreq/\g_req_arbitration[12].req_arbitration.arbiter_req_inst /\arb_gnt_num_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_wreq_size_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc1_status_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc1_status_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc1_status_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dmareg_status_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[14][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\buf_align_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_wreq_prot_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc2_status_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc2_status_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc2_status_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc2_status_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc1_status_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc_rcpl_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\max_wreq_size_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc2_status_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc2_status_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc2_status_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc2_status_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc1_status_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc1_status_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc1_status_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\desc1_status_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dmareg_status_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:36 ; elapsed = 00:04:55 . Memory (MB): peak = 2970.875 ; gain = 1995.734 ; free physical = 7481 ; free virtual = 17480
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:04:36 ; elapsed = 00:04:55 . Memory (MB): peak = 2970.875 ; gain = 1995.734 ; free physical = 7481 ; free virtual = 17480

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |qpcie_xx_hip_pcie__GC0                |           1|     11201|
|2     |qpcie_interco__parameterized1         |           1|     23013|
|3     |qpcie_interco__parameterized2         |           1|      1589|
|4     |qpcie_interconnect__GB2               |           1|     16593|
|5     |qpcie_dma_engine__GB0                 |           1|     20489|
|6     |qpcie_dma_engine__GB1                 |           1|      4389|
|7     |qpcie_dma_engine__GB2                 |           1|     23940|
|8     |qpcie_dma_engine__parameterized0__GB0 |           1|     20723|
|9     |qpcie_dma_engine__parameterized0__GB1 |           1|      5634|
|10    |qpcie_dma_engine__parameterized0__GB2 |           1|     23955|
|11    |qpcie_ad_translator__GB0              |           1|     17013|
|12    |qpcie_ad_translator__GB1              |           1|      9946|
|13    |qpcie_ad_translator__GB2              |           1|     10548|
|14    |qpcie_dma_engine__parameterized2      |           1|     15585|
|15    |qpcie_layer__GCB1                     |           1|         0|
|16    |qpcie_dma_engine__parameterized1      |           1|     15585|
|17    |qpcie_top__GC0                        |           1|      7204|
|18    |qpcie_pcie_if__GB0                    |           1|     16327|
|19    |qpcie_pcie_if__GB1                    |           1|     18245|
|20    |qpcie_pcie_if__GB2                    |           1|         8|
|21    |qpcie_xx_hip_top__GC0                 |           1|      8804|
|22    |qpcie_ipcore_x4_gen2__GC0             |           1|        12|
|23    |qpcie_xilinx_top__GC0                 |           1|      3134|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
info: SDC command 'set_propagated_clock' ignored 2 time(s)
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:42 ; elapsed = 00:05:01 . Memory (MB): peak = 2970.875 ; gain = 1995.734 ; free physical = 7267 ; free virtual = 17265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:19 ; elapsed = 00:05:38 . Memory (MB): peak = 2970.875 ; gain = 1995.734 ; free physical = 7222 ; free virtual = 17250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |qpcie_xx_hip_pcie__GC0                |           1|     11135|
|2     |qpcie_interco__parameterized1         |           1|      8338|
|3     |qpcie_interco__parameterized2         |           1|       348|
|4     |qpcie_interconnect__GB2               |           1|      6650|
|5     |qpcie_dma_engine__GB0                 |           1|     12061|
|6     |qpcie_dma_engine__GB1                 |           1|      2223|
|7     |qpcie_dma_engine__GB2                 |           1|      2875|
|8     |qpcie_dma_engine__parameterized0__GB0 |           1|     17275|
|9     |qpcie_dma_engine__parameterized0__GB1 |           1|      4247|
|10    |qpcie_dma_engine__parameterized0__GB2 |           1|     11920|
|11    |qpcie_ad_translator__GB0              |           1|      1687|
|12    |qpcie_ad_translator__GB1              |           1|      3796|
|13    |qpcie_ad_translator__GB2              |           1|      4011|
|14    |qpcie_dma_engine__parameterized2      |           1|     11008|
|15    |qpcie_dma_engine__parameterized1      |           1|      9024|
|16    |qpcie_top__GC0                        |           1|      4820|
|17    |qpcie_pcie_if__GB0                    |           1|     10284|
|18    |qpcie_pcie_if__GB1                    |           1|      8536|
|19    |qpcie_pcie_if__GB2                    |           1|         8|
|20    |qpcie_xx_hip_top__GC0                 |           1|      7741|
|21    |qpcie_ipcore_x4_gen2__GC0             |           1|        12|
|22    |qpcie_xilinx_top__GC0                 |           1|      3031|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: \g_i_dma_engine[0].dma_engine_i_insti_3 /O69 (qpcie_dma_engine__GB1)
     1: \g_i_dma_engine[0].dma_engine_i_insti_3 /O69 (qpcie_dma_engine__GB1)
WARNING: [Synth 8-295] found timing loop. [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/top/qpcie_xilinx_top_x4_gen2.v:24]
Found timing loop:
     0: \g_i_dma_engine[0].dma_engine_i_insti_3 /O66 (qpcie_dma_engine__GB1)
     1: \g_i_dma_engine[0].dma_engine_i_insti_3 /O66 (qpcie_dma_engine__GB1)
WARNING: [Synth 8-295] found timing loop. [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/top/qpcie_xilinx_top_x4_gen2.v:24]
Found timing loop:
     0: \g_i_dma_engine[0].dma_engine_i_insti_3 /extract_sm1 (qpcie_dma_engine__GB1)
     1: \g_i_dma_engine[0].dma_engine_i_insti_3 /extract_sm1 (qpcie_dma_engine__GB1)
WARNING: [Synth 8-295] found timing loop. [/home/asautaux/vhdl/quickpcie-expert_gen2_v156_b085_xilinx_eval/ref_design/source/endpoint/design/top/qpcie_xilinx_top_x4_gen2.v:24]
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_p2q_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_p2q_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_q2p_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_q2p_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma0_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma0_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma1_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma1_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma2_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma2_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma3_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma3_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ref_design/scfifo_inst/scram_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ref_design/scfifo_inst/scram_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ref_design/scfifo_inst/scram_inst/ram_block_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ref_design/axi4slv_ram/scrambe_inst/wren_byte[1].ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ref_design/axi4slv_ram/scrambe_inst/wren_byte[1].ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
info: SDC command 'set_propagated_clock' ignored 2 time(s)
info: SDC command 'set_propagated_clock' ignored 2 time(s)
info: SDC command 'set_propagated_clock' ignored 2 time(s)
info: SDC command 'set_propagated_clock' ignored 2 time(s)
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:38 ; elapsed = 00:05:59 . Memory (MB): peak = 2978.875 ; gain = 2003.734 ; free physical = 6449 ; free virtual = 16491
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:05:38 ; elapsed = 00:05:59 . Memory (MB): peak = 2978.875 ; gain = 2003.734 ; free physical = 6449 ; free virtual = 16491

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |qpcie_xx_hip_pcie__GC0                |           1|      6348|
|2     |qpcie_dma_engine__GB0                 |           1|      5617|
|3     |qpcie_dma_engine__parameterized0__GB0 |           1|      8810|
|4     |qpcie_dma_engine__parameterized0__GB2 |           1|      4231|
|5     |qpcie_dma_engine__parameterized2      |           1|      5798|
|6     |qpcie_pcie_if__GB0                    |           1|      4419|
+------+--------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:05:38 ; elapsed = 00:05:59 . Memory (MB): peak = 2978.875 ; gain = 2003.734 ; free physical = 6449 ; free virtual = 16491
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_p2q_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_p2q_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_q2p_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_q2p_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma0_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma0_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma1_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma1_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma2_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma2_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma3_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance qpcie_ipcore/scram_dma3_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ref_design/scfifo_inst/scram_inst/ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ref_design/scfifo_inst/scram_inst/ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ref_design/scfifo_inst/scram_inst/ram_block_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ref_design/axi4slv_ram/scrambe_inst/wren_byte[1].ram_block_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ref_design/axi4slv_ram/scrambe_inst/wren_byte[1].ram_block_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:45 ; elapsed = 00:06:07 . Memory (MB): peak = 2978.875 ; gain = 2003.734 ; free physical = 6455 ; free virtual = 16497
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:46 ; elapsed = 00:06:08 . Memory (MB): peak = 2978.875 ; gain = 2003.734 ; free physical = 6456 ; free virtual = 16497
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:54 ; elapsed = 00:06:16 . Memory (MB): peak = 2978.875 ; gain = 2003.734 ; free physical = 6456 ; free virtual = 16496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:55 ; elapsed = 00:06:17 . Memory (MB): peak = 2978.875 ; gain = 2003.734 ; free physical = 6456 ; free virtual = 16496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:01 ; elapsed = 00:06:23 . Memory (MB): peak = 2978.875 ; gain = 2003.734 ; free physical = 6455 ; free virtual = 16496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:01 ; elapsed = 00:06:23 . Memory (MB): peak = 2978.875 ; gain = 2003.734 ; free physical = 6455 ; free virtual = 16496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|qpcie_xilinx_top | qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 4     | NO           | NO                 | YES               | 0      | 12      | 
|qpcie_xilinx_top | qpcie_ipcore/qpcie_xx_hip_top/g_xx_pcie_hip.qpcie_pcie_core_inst/pcie_7x_0_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 4     | NO           | NO                 | YES               | 0      | 16      | 
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     5|
|2     |BUFGCTRL      |     1|
|3     |CARRY4        |  1339|
|4     |GTXE2_CHANNEL |     4|
|5     |GTXE2_COMMON  |     1|
|6     |IBUFDS_GTE2   |     1|
|7     |LUT1          |  2403|
|8     |LUT2          |  6480|
|9     |LUT3          |  4837|
|10    |LUT4          |  4636|
|11    |LUT5          |  4953|
|12    |LUT6          | 15385|
|13    |MMCME2_ADV    |     1|
|14    |MUXF7         |   290|
|15    |MUXF8         |   105|
|16    |PCIE_2_1      |     1|
|17    |RAM32M        |    12|
|18    |RAMB18E1      |     1|
|19    |RAMB36E1      |     4|
|20    |RAMB36E1_1    |    16|
|21    |SRLC32E       |    28|
|22    |FDCE          |     9|
|23    |FDPE          |    17|
|24    |FDRE          | 22351|
|25    |FDSE          |    74|
|26    |IBUF          |     8|
|27    |OBUF          |     6|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+------------------------------------+------+
|      |Instance                                                                             |Module                              |Cells |
+------+-------------------------------------------------------------------------------------+------------------------------------+------+
|1     |top                                                                                  |                                    | 62968|
|2     |  qpcie_ipcore                                                                       |qpcie_ipcore_x4_gen2                | 61015|
|3     |    qpcie_xx_hip_top                                                                 |qpcie_xx_hip_top                    | 60235|
|4     |      \g_xx_pcie_hip.ptx_arbiter_inst                                                |qpcie_arbiter                       |    15|
|5     |      \g_xx_pcie_hip.qpcie_pcie_core_inst                                            |qpcie_xx_hip_pcie                   |  5717|
|6     |        pcie_7x_0_i                                                                  |qpcie_s7_hip                        |  5683|
|7     |          inst                                                                       |pcie_7x_0_core_top                  |  5683|
|8     |            gt_top_i                                                                 |pcie_7x_0_gt_top                    |  4679|
|9     |              \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x     |    57|
|10    |              \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_24  |    56|
|11    |              \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_25  |    56|
|12    |              \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_26  |    56|
|13    |              pipe_wrapper_i                                                         |pcie_7x_0_pipe_wrapper              |  4436|
|14    |                \pipe_lane[0].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper                |    11|
|15    |                  cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_50        |    10|
|16    |                \pipe_lane[0].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp                  |   177|
|17    |                \pipe_lane[0].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq                   |   512|
|18    |                  rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_49              |   191|
|19    |                \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i  |pcie_7x_0_gt_common                 |   142|
|20    |                  qpll_drp_i                                                         |pcie_7x_0_qpll_drp                  |   141|
|21    |                  qpll_wrapper_i                                                     |pcie_7x_0_qpll_wrapper              |     1|
|22    |                \pipe_lane[0].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate                 |   141|
|23    |                \pipe_lane[0].pipe_sync_i                                            |pcie_7x_0_pipe_sync                 |    61|
|24    |                \pipe_lane[0].pipe_user_i                                            |pcie_7x_0_pipe_user                 |   121|
|25    |                \pipe_lane[1].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_27             |    11|
|26    |                  cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_48        |    10|
|27    |                \pipe_lane[1].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_28               |   177|
|28    |                \pipe_lane[1].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_29                |   512|
|29    |                  rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_47              |   191|
|30    |                \pipe_lane[1].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_30              |   142|
|31    |                \pipe_lane[1].pipe_sync_i                                            |pcie_7x_0_pipe_sync_31              |    57|
|32    |                \pipe_lane[1].pipe_user_i                                            |pcie_7x_0_pipe_user_32              |   120|
|33    |                \pipe_lane[2].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_33             |    11|
|34    |                  cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_46        |    10|
|35    |                \pipe_lane[2].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_34               |   177|
|36    |                \pipe_lane[2].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_35                |   512|
|37    |                  rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_45              |   191|
|38    |                \pipe_lane[2].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_36              |   141|
|39    |                \pipe_lane[2].pipe_sync_i                                            |pcie_7x_0_pipe_sync_37              |    57|
|40    |                \pipe_lane[2].pipe_user_i                                            |pcie_7x_0_pipe_user_38              |   119|
|41    |                \pipe_lane[3].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_39             |    11|
|42    |                  cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd           |    10|
|43    |                \pipe_lane[3].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_40               |   177|
|44    |                \pipe_lane[3].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_41                |   512|
|45    |                  rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan                 |   191|
|46    |                \pipe_lane[3].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_42              |   141|
|47    |                \pipe_lane[3].pipe_sync_i                                            |pcie_7x_0_pipe_sync_43              |    57|
|48    |                \pipe_lane[3].pipe_user_i                                            |pcie_7x_0_pipe_user_44              |   121|
|49    |                \pipe_reset.pipe_reset_i                                             |pcie_7x_0_pipe_reset                |   160|
|50    |                \qpll_reset.qpll_reset_i                                             |pcie_7x_0_qpll_reset                |    48|
|51    |            pcie_top_i                                                               |pcie_7x_0_pcie_top                  |   982|
|52    |              axi_basic_top                                                          |pcie_7x_0_axi_basic_top             |   936|
|53    |                rx_inst                                                              |pcie_7x_0_axi_basic_rx              |   740|
|54    |                  rx_null_gen_inst                                                   |pcie_7x_0_axi_basic_rx_null_gen     |    56|
|55    |                  rx_pipeline_inst                                                   |pcie_7x_0_axi_basic_rx_pipeline     |   684|
|56    |                tx_inst                                                              |pcie_7x_0_axi_basic_tx              |   196|
|57    |                  \thrtl_ctl_enabled.tx_thrl_ctl_inst                                |pcie_7x_0_axi_basic_tx_thrtl_ctl    |    53|
|58    |                  tx_pipeline_inst                                                   |pcie_7x_0_axi_basic_tx_pipeline     |   143|
|59    |              pcie_7x_i                                                              |pcie_7x_0_pcie_7x                   |    32|
|60    |                pcie_bram_top                                                        |pcie_7x_0_pcie_bram_top_7x          |     4|
|61    |                  pcie_brams_rx                                                      |pcie_7x_0_pcie_brams_7x             |     2|
|62    |                    \brams[0].ram                                                    |pcie_7x_0_pcie_bram_7x_20           |     1|
|63    |                      \use_tdp.ramb36                                                |BRAM_TDP_MACRO_23                   |     1|
|64    |                    \brams[1].ram                                                    |pcie_7x_0_pcie_bram_7x_21           |     1|
|65    |                      \use_tdp.ramb36                                                |BRAM_TDP_MACRO_22                   |     1|
|66    |                  pcie_brams_tx                                                      |pcie_7x_0_pcie_brams_7x_17          |     2|
|67    |                    \brams[0].ram                                                    |pcie_7x_0_pcie_bram_7x              |     1|
|68    |                      \use_tdp.ramb36                                                |BRAM_TDP_MACRO_19                   |     1|
|69    |                    \brams[1].ram                                                    |pcie_7x_0_pcie_bram_7x_18           |     1|
|70    |                      \use_tdp.ramb36                                                |BRAM_TDP_MACRO                      |     1|
|71    |        pipe_clock_i                                                                 |pcie_7x_0_pipe_clock                |    28|
|72    |      protocore_inst                                                                 |protocore                           |   290|
|73    |      qpcie_ireg_inst                                                                |qpcie_internal_reg                  |  3092|
|74    |      qpcie_pcie_if_inst                                                             |qpcie_pcie_if                       |  7080|
|75    |        qpcie_cfgio_mgt_inst                                                         |qpcie_cfgio_mgt                     |   451|
|76    |          \g_cfgio_fifo_implemented.cfgio_fifo_inst                                  |qpcie_regfile                       |   150|
|77    |        qpcie_p2q_rd_mgt_inst                                                        |qpcie_p2q_rd_mgt                    |  1627|
|78    |        qpcie_p2q_wr_mgt_inst                                                        |qpcie_p2q_wr_mgt                    |  1390|
|79    |        qpcie_q2p_np_mgt_inst                                                        |qpcie_q2p_np_mgt                    |  2912|
|80    |        qpcie_q2p_p_mgt_inst                                                         |qpcie_q2p_p_mgt                     |   602|
|81    |      qpcie_top_inst                                                                 |qpcie_top                           | 43702|
|82    |        \g_i_axi4_mst0_if.axi4_mst0_if_inst                                          |qpcie_axi4_mst_if                   |   494|
|83    |        \g_i_axi4lite_mst_if.axi4lite_mst_if_inst                                    |qpcie_axi4lite_mst_if               |   565|
|84    |          a_rdstate_sync                                                             |qpcie_synchronizer_13               |     5|
|85    |          a_wrstate_sync                                                             |qpcie_synchronizer_14               |     8|
|86    |          q_rdstate_sync                                                             |qpcie_synchronizer_15               |     7|
|87    |          q_wrstate_sync                                                             |qpcie_synchronizer_16               |     8|
|88    |        \g_i_axi4lite_slv_if.axi4lite_slv_if_inst                                    |qpcie_axi4lite_slv_if               |   354|
|89    |          a_rdstate_sync                                                             |qpcie_synchronizer_9                |     9|
|90    |          a_wrstate_sync                                                             |qpcie_synchronizer_10               |     6|
|91    |          q_rdstate_sync                                                             |qpcie_synchronizer_11               |     5|
|92    |          q_wrstate_sync                                                             |qpcie_synchronizer_12               |     8|
|93    |        \g_i_axi4str0_if.axi4str0_if_inst                                            |qpcie_axi4str_if                    |  1373|
|94    |          asti_syncreset_i                                                           |qpcie_syncreset                     |    34|
|95    |            cd1_rst_ack_sync                                                         |qpcie_synchronizer_5                |     2|
|96    |            cd1_rst_req_sync                                                         |qpcie_synchronizer_6                |     3|
|97    |            cd2_rst_ack_sync                                                         |qpcie_synchronizer_7                |     2|
|98    |            cd2_rst_req_sync                                                         |qpcie_synchronizer_8                |     3|
|99    |          asto_syncreset_i                                                           |qpcie_syncreset_1                   |    19|
|100   |            cd1_rst_ack_sync                                                         |qpcie_synchronizer                  |     2|
|101   |            cd1_rst_req_sync                                                         |qpcie_synchronizer_2                |     3|
|102   |            cd2_rst_ack_sync                                                         |qpcie_synchronizer_3                |     2|
|103   |            cd2_rst_req_sync                                                         |qpcie_synchronizer_4                |     3|
|104   |        qpcie_layer_i_inst                                                           |qpcie_layer                         | 40916|
|105   |          \g_i_ad_translator[0].g_adt_implemented.ad_translator_i_inst               |qpcie_ad_translator                 |  4214|
|106   |          \g_i_dma_engine[0].dma_engine_i_inst                                       |qpcie_dma_engine                    |  7756|
|107   |          \g_i_dma_engine[1].dma_engine_i_inst                                       |qpcie_dma_engine__parameterized0    | 13687|
|108   |          \g_i_dma_engine[2].dma_engine_i_inst                                       |qpcie_dma_engine__parameterized1    |  4025|
|109   |          \g_i_dma_engine[3].dma_engine_i_inst                                       |qpcie_dma_engine__parameterized2    |  5063|
|110   |          interconnect_inst                                                          |qpcie_interconnect                  |  5139|
|111   |            qpcie_interco_rcpl                                                       |qpcie_interco__parameterized0       |  1409|
|112   |              \g_in_req_pipeline[0].req_pipeline.str_pipe_req_m2i                    |qpcie_str_pipeline__parameterized23 |   543|
|113   |              \g_outreq_pipeline[0].req_arb_implemented.str_pipe_req_i2p             |qpcie_str_pipeline__parameterized29 |   274|
|114   |              \g_outreq_pipeline[0].req_arb_implemented.str_pipe_req_p2m             |qpcie_str_pipeline__parameterized30 |   405|
|115   |              \g_req_arbitration[0].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized5       |   174|
|116   |              \g_req_arbitration[2].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized6       |    13|
|117   |            qpcie_interco_rreq                                                       |qpcie_interco                       |   872|
|118   |              \g_in_req_pipeline[0].req_pipeline.str_pipe_req_m2i                    |qpcie_str_pipeline__parameterized1  |   192|
|119   |              \g_outreq_pipeline[0].req_arb_implemented.str_pipe_req_i2p             |qpcie_str_pipeline__parameterized11 |   192|
|120   |              \g_outreq_pipeline[0].req_arb_implemented.str_pipe_req_p2m             |qpcie_str_pipeline__parameterized12 |   224|
|121   |              \g_req_arbitration[0].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized0       |   236|
|122   |              \g_req_arbitration[12].req_arbitration.arbiter_req_inst                |qpcie_arbiter__parameterized4       |    10|
|123   |              \g_req_arbitration[1].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized1       |     3|
|124   |              \g_req_arbitration[2].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized2       |     4|
|125   |              \g_req_arbitration[4].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized3       |    11|
|126   |            qpcie_interco_wcpl                                                       |qpcie_interco__parameterized2       |    76|
|127   |              \g_in_req_pipeline[0].req_pipeline.str_pipe_req_m2i                    |qpcie_str_pipeline__parameterized71 |    40|
|128   |              \g_outreq_pipeline[0].req_arb_implemented.str_pipe_req_i2p             |qpcie_str_pipeline__parameterized77 |    13|
|129   |              \g_outreq_pipeline[0].req_arb_implemented.str_pipe_req_p2m             |qpcie_str_pipeline__parameterized78 |     8|
|130   |              \g_req_arbitration[0].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized12      |     8|
|131   |              \g_req_arbitration[2].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized13      |     7|
|132   |            qpcie_interco_wreq                                                       |qpcie_interco__parameterized1       |  2436|
|133   |              \g_in_req_pipeline[0].req_pipeline.str_pipe_req_m2i                    |qpcie_str_pipeline__parameterized49 |   764|
|134   |              \g_outreq_pipeline[0].req_arb_implemented.str_pipe_req_i2p             |qpcie_str_pipeline__parameterized59 |   448|
|135   |              \g_outreq_pipeline[0].req_arb_implemented.str_pipe_req_p2m             |qpcie_str_pipeline__parameterized60 |   897|
|136   |              \g_req_arbitration[0].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized7       |   267|
|137   |              \g_req_arbitration[12].req_arbitration.arbiter_req_inst                |qpcie_arbiter__parameterized11      |    43|
|138   |              \g_req_arbitration[1].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized8       |     3|
|139   |              \g_req_arbitration[2].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized9       |     3|
|140   |              \g_req_arbitration[4].req_arbitration.arbiter_req_inst                 |qpcie_arbiter__parameterized10      |    11|
|141   |    scram_dma0_inst                                                                  |qpcie_scram__parameterized0         |   130|
|142   |    scram_dma1_inst                                                                  |qpcie_scram__parameterized1         |   130|
|143   |    scram_dma2_inst                                                                  |qpcie_scram__parameterized2         |   130|
|144   |    scram_dma3_inst                                                                  |qpcie_scram__parameterized3         |   130|
|145   |    scram_p2q_inst                                                                   |qpcie_scram                         |   130|
|146   |    scram_q2p_inst                                                                   |qpcie_scram_0                       |   130|
|147   |  ref_design                                                                         |qpcie_ref_design                    |  1881|
|148   |    axi4lite_dec                                                                     |qpcie_axi4lite_dec                  |    63|
|149   |    axi4slv_ram                                                                      |qpcie_axi4slv_ram                   |   248|
|150   |      scrambe_inst                                                                   |qpcie_scrambe                       |   139|
|151   |    external_reg                                                                     |qpcie_external_reg                  |   512|
|152   |    scfifo_inst                                                                      |qpcie_scfifo                        |   276|
|153   |      scram_inst                                                                     |qpcie_scram__parameterized4         |   141|
+------+-------------------------------------------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:01 ; elapsed = 00:06:23 . Memory (MB): peak = 2978.875 ; gain = 2003.734 ; free physical = 6455 ; free virtual = 16496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7019 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:42 ; elapsed = 00:05:07 . Memory (MB): peak = 2978.875 ; gain = 1114.840 ; free physical = 6455 ; free virtual = 16496
Synthesis Optimization Complete : Time (s): cpu = 00:06:01 ; elapsed = 00:06:23 . Memory (MB): peak = 2978.875 ; gain = 2003.734 ; free physical = 6482 ; free virtual = 16499
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
1240 Infos, 229 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:09 ; elapsed = 00:06:30 . Memory (MB): peak = 2998.961 ; gain = 1949.262 ; free physical = 9809 ; free virtual = 19832
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3030.980 ; gain = 32.020 ; free physical = 9799 ; free virtual = 19831
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3030.980 ; gain = 0.000 ; free physical = 9799 ; free virtual = 19830
INFO: [Common 17-206] Exiting Vivado at Mon Oct  3 15:03:06 2016...
