evDQ1.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devDQ1 : device CLMA
{

    parameter
    (
        config string CP_FFAPP3_RS = "SET",
        config bit CP_FFAPP3_INIT = 1'b1,
        config string CP_FFAPP3MUX_SEL = "YX",
        config string CP_CR3POSTMUX_SEL = "CX",
        config string CP_RS_MODE = "SYNC",
        config string CP_LRS_POL = "FALSE",
        config string CP_LRS_EN = "FALSE",
        config string CP_LCE_POL = "FALSE",
        config string CP_LCE_EN = "FALSE",
        config string CP_CLK_POL = "FALSE",
        config string CP_RSMUX_SEL = "LOCAL",
        config string CP_CEMUX_SEL = "LOCAL",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE"
    );
    port
    (
        input M3,
        output CR3,
        input RS,
        input CE,
        input CLK,
        input RSCI,
        output RSCO,
        output SRCO,
        input CECI,
        output CECO
    );
}; // end of device devDQ1


structure netlist of devDQ1
{

    wire        ntM3       ;
    wire        ntQD3_APP  ;
    wire        ntQP3      ;
    wire        ntCR3      ;
    wire        ntRS       ;
    wire        ntCE       ;
    wire        ntCLK      ;
    wire        ntRSCI     ;
    wire        ntCECI     ;
    wire        ntCECO     ;
    wire        ntRSCO     ;
    wire        ntCLKR     ;
    wire        ntCE_P     ;
    wire        ntRS_P     ;
    
    ntM3        <= M3      ;
    CR3         <= ntCR3   ;
    SRCO        <= ntCR3   ;
    ntRSCI      <= RSCI    ;
    ntCECI      <= CECI    ;
    ntCLK       <= CLK     ;
    ntRS        <= RS      ;
    ntCE        <= CE      ;
    RSCO        <= ntRSCO  ;
    CECO        <= ntCECO  ; 

    device CLK_POLMUX CLKPOLMUX
    parameter map
    (
        CP_CLK_POL           =>    CP_CLK_POL
    )
    port map
    (
        Y                    =>    ntCLKR,
        DIN1                 =>    ntCLK,
        DIN0                 =>    ntCLK
    );

    device LCE_POLMUX LCEPOLMUX
    parameter map
    (
        CP_LCE_EN            =>    CP_LCE_EN,
        CP_LCE_POL           =>    CP_LCE_POL
    )
    port map
    (
        Y                    =>    ntCE_P,
        DIN2                 =>    1'b1,
        DIN1                 =>    ntCE,
        DIN0                 =>    ntCE
    );

    device LRS_POLMUX LRSPOLMUX
    parameter map
    (
        CP_LRS_EN            =>    CP_LRS_EN,
        CP_LRS_POL           =>    CP_LRS_POL
    )
    port map
    (
        Y                    =>    ntRS_P,
        DIN2                 =>    1'b0,
        DIN1                 =>    ntRS,
        DIN0                 =>    ntRS
    );

    device  MUX2_P  CEMUX
    parameter map
    (
        SEL                  =>    CP_CEMUX_SEL
    )
    port map
    (
        DOUT                 =>    ntCECO,
        DI0                  =>    ntCECI,
        DI1                  =>    ntCE_P
    );

    device  MUX2_P  RSMUX
    parameter map
    (
        SEL                  =>    CP_RSMUX_SEL
    )
    port map
    (
        DOUT                 =>    ntRSCO,
        DI0                  =>    ntRSCI,
        DI1                  =>    ntRS_P
    );

    device FFAPPMUX FFAPP3MUX
    parameter map
    (
        CP_FFAPPMUX_SEL      =>    CP_FFAPP3MUX_SEL
    )
    port map
    (
        MX                   =>    ntM3,
        Q                    =>    ntQD3_APP
    );

    device APPFF FFAPP3
    parameter map
    (
        CP_RS_MODE           =>    CP_RS_MODE,
        CP_GRS_EN            =>    CP_GRS_EN,
        CP_FFAPP_RS          =>    CP_FFAPP3_RS,
        CP_FFAPP_INIT        =>    CP_FFAPP3_INIT
    )
    port map
    (
        Q                    =>    ntQP3,
        D                    =>    ntQD3_APP,
        CE                   =>    ntCECO,
        CLK                  =>    ntCLKR,
        RS                   =>    ntRSCO
    );

    device CRPOSTMUX CR3POSTMUX
    parameter map
    (
        CP_CRPOSTMUX_SEL     =>    CP_CR3POSTMUX_SEL
    )
    port map
    (
        QPX                  =>    ntQP3,
        Q                    =>    ntCR3
    );

}; // end of structure netlist of devDQ1



