# Cache-Design-VERILOG
design of a memory sub system with cache memory

## Specifications
  1. Size                  - 512kB
  2. Mappping              - Direct Mapping
  3. Write Policy          - Write Through
  4. Cache Line Size       - 8 words
  5. No of Cache Lines     - 64
  6. Replacement Algorithm - None
  
  ### Simulation Results (using Isim simulator)
  #### Data not in cache - Empty cache line 
  ![image 1](https://github.com/damithkawshan/Cache-Design-VERILOG/blob/master/simulation%20results/data%20not%20in%20cache.png)
  #### Data in cache
  ![image 2](https://github.com/damithkawshan/Cache-Design-VERILOG/blob/master/simulation%20results/data%20in%20cache.pngg)
