INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/d_ff_sync_rstn/d_ff_sync_rstn.srcs/sources_1/new/d_ff_sync_rstn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_sync_rstn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/d_ff_sync_rstn/d_ff_sync_rstn.srcs/sim_1/new/d_ff_sync_rstn_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff_sync_rstn_tb
