static T_1 F_1 ( T_2 V_1 , T_3 * V_2 , int V_3 , int * V_4 , T_4 * * V_5 )\r\n{\r\nint V_6 ;\r\nint V_7 ;\r\nfor( V_6 = 0 ; V_6 < V_3 ; V_6 ++ ) {\r\nV_7 = F_2 ( V_1 ) ;\r\nif( V_7 == - 1 ) {\r\n* V_4 = F_3 ( V_1 , V_5 ) ;\r\nif( * V_4 == 0 )\r\n* V_4 = V_8 ;\r\nreturn FALSE ;\r\n}\r\nif( V_7 == 0xff ) {\r\n* V_4 = V_9 ;\r\n* V_5 = F_4 ( L_1 ) ;\r\nreturn FALSE ;\r\n}\r\nif( V_7 == 0xfe ) {\r\nV_7 = F_2 ( V_1 ) ;\r\nif( V_7 == - 1 ) {\r\n* V_4 = F_3 ( V_1 , V_5 ) ;\r\nif( * V_4 == 0 )\r\n* V_4 = V_8 ;\r\nreturn FALSE ;\r\n}\r\nV_7 += 2 ;\r\n}\r\nV_2 [ V_6 ] = V_7 ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_5 F_5 ( T_6 * V_10 , int * V_4 , T_4 * * V_5 )\r\n{\r\nint V_11 ;\r\nT_5 V_12 ;\r\nwhile ( ( V_11 = F_2 ( V_10 -> V_1 ) ) != V_13 ) {\r\nif ( V_11 == 0xff ) {\r\nV_12 = F_6 ( V_10 -> V_1 ) ;\r\nif ( V_12 == - 1 ) {\r\n* V_4 = F_3 ( V_10 -> V_1 , V_5 ) ;\r\nreturn - 1 ;\r\n}\r\nreturn V_12 ;\r\n}\r\n}\r\n* V_4 = F_3 ( V_10 -> V_1 , V_5 ) ;\r\nreturn - 1 ;\r\n}\r\nT_7 F_7 ( T_6 * V_10 , int * V_4 , T_4 * * V_5 )\r\n{\r\nchar V_14 [ V_15 ] ;\r\nif ( ! F_8 ( V_10 -> V_1 , & V_14 , sizeof V_14 , V_4 , V_5 ) ) {\r\nif ( * V_4 != V_8 )\r\nreturn V_16 ;\r\nreturn V_17 ;\r\n}\r\nif ( memcmp ( V_14 , V_18 , V_15 ) != 0 )\r\nreturn V_17 ;\r\nV_10 -> V_19 = V_20 ;\r\nV_10 -> V_21 = V_22 ;\r\nV_10 -> V_23 = 0 ;\r\nV_10 -> V_24 = V_25 ;\r\nV_10 -> V_26 = V_27 ;\r\nV_10 -> V_28 = V_29 ;\r\nreturn V_30 ;\r\n}\r\nstatic T_1 V_25 ( T_6 * V_10 , int * V_4 , T_4 * * V_5 ,\r\nT_5 * V_31 )\r\n{\r\nT_5 V_32 ;\r\nV_32 = F_5 ( V_10 , V_4 , V_5 ) ;\r\nif ( V_32 < 1 )\r\nreturn FALSE ;\r\n* V_31 = V_32 ;\r\nreturn F_9 ( V_10 -> V_1 , & V_10 -> V_33 , V_10 -> V_34 ,\r\nV_4 , V_5 ) ;\r\n}\r\nstatic T_1\r\nV_27 ( T_6 * V_10 , T_5 V_35 , struct V_36 * V_33 ,\r\nT_8 * V_2 , int * V_4 , T_4 * * V_5 )\r\n{\r\nif ( F_10 ( V_10 -> V_37 , V_35 , V_38 , V_4 ) == - 1 )\r\nreturn FALSE ;\r\nreturn F_9 ( V_10 -> V_37 , V_33 , V_2 , V_4 , V_5 ) ;\r\n}\r\nstatic T_1\r\nF_9 ( T_2 V_1 , struct V_36 * V_33 , T_8 * V_2 , int * V_4 ,\r\nT_4 * * V_5 )\r\n{\r\nunion V_39 * V_40 = & V_33 -> V_40 ;\r\nT_3 V_41 [ V_42 ] ;\r\nT_9 V_43 ;\r\nint V_44 ;\r\nint V_45 ;\r\nT_3 V_46 , V_47 ;\r\nT_3 * V_48 ;\r\nif ( ! F_1 ( V_1 , V_41 , V_42 , V_4 , V_5 ) )\r\nreturn FALSE ;\r\nV_44 = F_11 ( & V_41 [ 0 ] ) ;\r\n#ifdef F_12\r\nV_43 = V_41 [ 3 ] ;\r\n#else\r\nV_43 = 0 ;\r\n#endif\r\nV_43 = ( V_43 << 8 ) | V_41 [ 4 ] ;\r\nV_43 = ( V_43 << 8 ) | V_41 [ 5 ] ;\r\nV_43 = ( V_43 << 8 ) | V_41 [ 6 ] ;\r\nV_43 = ( V_43 << 8 ) | V_41 [ 7 ] ;\r\nV_46 = V_41 [ 8 ] ;\r\nV_47 = V_41 [ 9 ] ;\r\nV_45 = F_13 ( & V_41 [ 10 ] ) ;\r\nswitch( V_47 >> 1 ) {\r\ndefault:\r\ncase V_49 :\r\nV_40 -> V_50 . V_51 = V_47 & 1 ;\r\nV_40 -> V_50 . V_46 = V_46 ;\r\nif( V_46 ) {\r\nV_33 -> V_52 = V_53 ;\r\nV_40 -> V_50 . V_51 = ! V_40 -> V_50 . V_51 ;\r\n} else {\r\nV_33 -> V_52 = V_53 ;\r\n}\r\nbreak;\r\ncase V_54 :\r\nV_33 -> V_52 = V_55 ;\r\nV_40 -> V_56 . V_51 = ( V_47 & 1 ) ;\r\nbreak;\r\ncase V_57 :\r\nV_33 -> V_52 = V_58 ;\r\nV_40 -> V_59 . V_60 = ( V_47 & 1 ) ? 0 : 0x80 ;\r\nbreak;\r\ncase V_61 : {\r\n#define F_14 53\r\nunsigned char V_62 [ F_14 ] ;\r\nT_5 V_12 ;\r\nif( V_45 != F_14 ) {\r\n* V_4 = V_9 ;\r\n* V_5 = F_15 (\r\nL_2 ,\r\nV_45 ) ;\r\nreturn FALSE ;\r\n}\r\nV_12 = F_6 ( V_1 ) ;\r\nif ( ! F_1 ( V_1 , V_62 , F_14 , V_4 , V_5 ) )\r\nreturn FALSE ;\r\nif ( F_10 ( V_1 , V_12 , V_38 , V_4 ) == - 1 )\r\nreturn FALSE ;\r\nV_33 -> V_52 = V_63 ;\r\nV_40 -> V_64 . V_60 = V_65 ;\r\nV_40 -> V_64 . V_66 = V_67 ;\r\nV_40 -> V_64 . type = V_68 ;\r\nV_40 -> V_64 . V_69 = V_70 ;\r\nV_40 -> V_64 . V_71 = ( ( V_62 [ 0 ] & 0xf ) << 4 ) + ( V_62 [ 0 ] & 0xf ) ;\r\nV_40 -> V_64 . V_72 = ( ( V_62 [ 0 ] & 0xf ) << 4 ) + V_62 [ 0 ] ;\r\nV_40 -> V_64 . V_46 = V_47 & 1 ;\r\n}\r\nbreak;\r\ncase V_73 :\r\nV_40 -> V_74 . V_75 = V_47 & 1 ;\r\nV_40 -> V_74 . V_76 = V_77 ;\r\nV_40 -> V_74 . V_78 = V_46 ;\r\nV_33 -> V_52 = V_79 ;\r\nbreak;\r\ncase V_80 :\r\nV_40 -> V_50 . V_51 = V_47 & 1 ;\r\nV_40 -> V_50 . V_46 = V_46 ;\r\nV_33 -> V_52 = V_81 ;\r\nbreak;\r\ncase V_82 :\r\nV_40 -> V_50 . V_51 = V_47 & 1 ;\r\nV_40 -> V_50 . V_46 = V_46 ;\r\nV_33 -> V_52 = V_81 ;\r\nbreak;\r\ncase V_83 :\r\nV_40 -> V_50 . V_51 = V_47 & 1 ;\r\nV_40 -> V_50 . V_46 = V_46 ;\r\nV_33 -> V_52 = V_84 ;\r\nbreak;\r\ncase V_85 :\r\nV_40 -> V_50 . V_51 = V_47 & 1 ;\r\nV_40 -> V_50 . V_46 = V_46 ;\r\nV_33 -> V_52 = V_86 ;\r\nbreak;\r\n}\r\nif( V_45 > V_87 ) {\r\n* V_4 = V_9 ;\r\n* V_5 = F_15 ( L_3 ,\r\nV_45 , V_87 ) ;\r\nreturn FALSE ;\r\n}\r\nV_33 -> V_88 = V_89 ;\r\nV_33 -> V_90 = V_91 ;\r\nV_33 -> V_92 . V_43 = V_43 ;\r\nV_33 -> V_92 . V_93 = V_44 * 1000 ;\r\nV_33 -> V_94 = V_45 ;\r\nV_33 -> V_3 = V_45 ;\r\nF_16 ( V_2 , V_45 ) ;\r\nV_48 = F_17 ( V_2 ) ;\r\nif ( ! F_1 ( V_1 , V_48 , V_45 , V_4 , V_5 ) )\r\nreturn FALSE ;\r\nreturn TRUE ;\r\n}\r\nstatic T_1\r\nF_18 ( T_10 * V_95 , const T_3 * V_2 , int V_3 , int * V_4 )\r\n{\r\nint V_6 ;\r\nT_3 V_11 ;\r\nstatic const T_3 V_96 = 0xfe ;\r\nfor( V_6 = 0 ; V_6 < V_3 ; V_6 ++ ) {\r\nV_11 = V_2 [ V_6 ] ;\r\nif( V_11 == 0xff || V_11 == 0xfe ) {\r\nif ( ! F_19 ( V_95 , & V_96 , sizeof V_96 , V_4 ) )\r\nreturn FALSE ;\r\nV_11 -= 2 ;\r\n}\r\nif ( ! F_19 ( V_95 , & V_11 , sizeof V_11 , V_4 ) )\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\n}\r\nT_1 F_20 ( T_10 * V_95 , int * V_4 )\r\n{\r\nV_95 -> V_97 = V_98 ;\r\nif ( ! F_19 ( V_95 , V_18 ,\r\nV_15 , V_4 ) )\r\nreturn FALSE ;\r\nV_95 -> V_99 += V_15 ;\r\n* V_4 = 0 ;\r\nreturn TRUE ;\r\n}\r\nint F_21 ( int V_100 )\r\n{\r\nswitch ( V_100 ) {\r\ncase V_53 :\r\ncase V_55 :\r\ncase V_81 :\r\ncase V_63 :\r\ncase V_58 :\r\ncase V_79 :\r\ncase V_84 :\r\ncase V_20 :\r\nreturn 0 ;\r\ndefault:\r\nreturn V_101 ;\r\n}\r\n}\r\nstatic T_1 V_98 ( T_10 * V_95 ,\r\nconst struct V_36 * V_33 ,\r\nconst T_3 * V_48 , int * V_4 , T_4 * * V_5 V_102 )\r\n{\r\nstatic const T_3 V_103 = 0xff ;\r\nconst union V_39 * V_40 = & V_33 -> V_40 ;\r\nT_3 V_2 [ V_42 ] ;\r\nint V_44 ;\r\nT_9 V_43 ;\r\nint V_46 ;\r\nint V_104 ;\r\nint V_105 ;\r\nint V_106 ;\r\nif ( V_33 -> V_88 != V_89 ) {\r\n* V_4 = V_107 ;\r\nreturn FALSE ;\r\n}\r\nif ( V_33 -> V_94 > 65535 ) {\r\n* V_4 = V_108 ;\r\nreturn FALSE ;\r\n}\r\nV_44 = V_33 -> V_92 . V_93 / 1000 ;\r\nV_43 = V_33 -> V_92 . V_43 ;\r\nV_106 = V_33 -> V_94 ;\r\nV_104 = V_40 -> V_50 . V_51 ;\r\nV_46 = V_40 -> V_50 . V_46 ;\r\nswitch( V_33 -> V_52 ) {\r\ncase V_53 :\r\nV_105 = V_49 ;\r\nbreak;\r\ncase V_55 :\r\nV_105 = V_54 ;\r\nbreak;\r\ncase V_81 :\r\nV_105 = V_80 ;\r\nbreak;\r\n#if 0\r\ncase WTAP_ENCAP_DASS2:\r\nprotocol=EYESDN_ENCAP_DASS2;\r\nbreak;\r\n#endif\r\ncase V_63 :\r\nV_105 = V_61 ;\r\nV_46 = 0x80 ;\r\nbreak;\r\ncase V_58 :\r\nV_105 = V_57 ;\r\nbreak;\r\ncase V_79 :\r\nV_105 = V_73 ;\r\nbreak;\r\ncase V_84 :\r\nV_105 = V_83 ;\r\nbreak;\r\ncase V_86 :\r\nV_105 = V_85 ;\r\nbreak;\r\ndefault:\r\n* V_4 = V_101 ;\r\nreturn FALSE ;\r\n}\r\nF_22 ( & V_2 [ 0 ] , V_44 ) ;\r\nV_2 [ 3 ] = ( T_3 ) 0 ;\r\nV_2 [ 4 ] = ( T_3 ) ( 0xff & ( V_43 >> 24 ) ) ;\r\nV_2 [ 5 ] = ( T_3 ) ( 0xff & ( V_43 >> 16 ) ) ;\r\nV_2 [ 6 ] = ( T_3 ) ( 0xff & ( V_43 >> 8 ) ) ;\r\nV_2 [ 7 ] = ( T_3 ) ( 0xff & ( V_43 >> 0 ) ) ;\r\nV_2 [ 8 ] = ( T_3 ) V_46 ;\r\nV_2 [ 9 ] = ( T_3 ) ( V_104 ? 1 : 0 ) + ( V_105 << 1 ) ;\r\nF_23 ( & V_2 [ 10 ] , V_106 ) ;\r\nif ( ! F_19 ( V_95 , & V_103 , sizeof V_103 , V_4 ) )\r\nreturn FALSE ;\r\nif ( ! F_18 ( V_95 , V_2 , 12 , V_4 ) )\r\nreturn FALSE ;\r\nif ( ! F_18 ( V_95 , V_48 , V_106 , V_4 ) )\r\nreturn FALSE ;\r\nreturn TRUE ;\r\n}
