// Seed: 3993634300
module module_0 (
    output wire id_0
    , id_7,
    input  wand id_1,
    input  wor  id_2,
    input  wor  id_3,
    output tri1 id_4,
    output wire id_5
);
  assign id_7 = 1 ? id_2 & 1 * 1 - id_1 : 1 - 1;
  assign id_4 = id_3;
  string  id_8 = "";
  supply1 id_9;
  assign id_0 = id_3 && 1 && id_9;
endmodule
program module_1 (
    output wand id_0,
    output tri id_1,
    output wor id_2,
    input wor id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri id_6,
    output supply0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply0 id_12,
    output tri id_13
);
  wire id_15;
  wire id_16;
  logic [7:0] id_17;
  wire id_18;
  tri1 id_19 = id_6;
  module_0(
      id_0, id_10, id_6, id_5, id_1, id_8
  );
  supply1 id_20;
  assign id_20 = 1'b0;
  assign id_17[1] = 1;
  wire id_21;
endprogram
