{
    "code": "module TopModule (\n    input logic clk,\n    input logic a,\n    output logic [2:0] q\n);\n\n    always_ff @(posedge clk) begin\n        if (a) begin\n            q <= q; // Maintain current state\n        end else begin\n            if (q == 3'd6) begin\n                q <= 3'd0; // Wrap around\n            end else begin\n                q <= q + 3'd1; // Increment\n            end\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 244,
        "passfail": "R"
    }
}