/********************************************************
 *          Copyright(c) 2019   Semidrive               *
 ********************************************************/

/* Generated by tool. Do not modify manually. */

#ifndef __MBOX_REG_H__
#define __MBOX_REG_H__

#define TMH0_OFF 0x0U

#define FM_TMH0_MID (0xffU << 24U)
#define FV_TMH0_MID(v) \
    (((v) << 24U) & FM_TMH0_MID)
#define GFV_TMH0_MID(v) \
    (((v)&FM_TMH0_MID) >> 24U)

#define FM_TMH0_MDP (0xffU << 16U)
#define FV_TMH0_MDP(v) \
    (((v) << 16U) & FM_TMH0_MDP)
#define GFV_TMH0_MDP(v) \
    (((v)&FM_TMH0_MDP) >> 16U)

#define FM_TMH0_MBM (0xfU << 12U)
#define FV_TMH0_MBM(v) \
    (((v) << 12U) & FM_TMH0_MBM)
#define GFV_TMH0_MBM(v) \
    (((v)&FM_TMH0_MBM) >> 12U)

#define BM_TMH0_TXUSE_MB (0x01U << 11U)

#define FM_TMH0_TXMES_LEN (0x7ffU << 0U)
#define FV_TMH0_TXMES_LEN(v) \
    (((v) << 0U) & FM_TMH0_TXMES_LEN)
#define GFV_TMH0_TXMES_LEN(v) \
    (((v)&FM_TMH0_TXMES_LEN) >> 0U)

#define TMH1_OFF 0x4U

#define FM_TMH1_TMH1 (0xffffffffU << 0U)
#define FV_TMH1_TMH1(v) \
    (((v) << 0U) & FM_TMH1_TMH1)
#define GFV_TMH1_TMH1(v) \
    (((v)&FM_TMH1_TMH1) >> 0U)

#define TMH2_OFF 0x8U

#define FM_TMH2_TMH2 (0xffffffffU << 0U)
#define FV_TMH2_TMH2(v) \
    (((v) << 0U) & FM_TMH2_TMH2)
#define GFV_TMH2_TMH2(v) \
    (((v)&FM_TMH2_TMH2) >> 0U)

#define TMC0_OFF 0xcU

#define FM_TMC0_TMC0_WAK_REQ (0xffU << 16U)
#define FV_TMC0_TMC0_WAK_REQ(v) \
    (((v) << 16U) & FM_TMC0_TMC0_WAK_REQ)
#define GFV_TMC0_TMC0_WAK_REQ(v) \
    (((v)&FM_TMC0_TMC0_WAK_REQ) >> 16U)

#define BM_TMC0_TMC0_MSG_CANCEL (0x01U << 8U)

#define BM_TMC0_TMC0_MSG_SEND (0x01U << 0U)

#define TMC1_OFF 0x10U

#define FM_TMC1_TMC1_WAK_REQ (0xffU << 16U)
#define FV_TMC1_TMC1_WAK_REQ(v) \
    (((v) << 16U) & FM_TMC1_TMC1_WAK_REQ)
#define GFV_TMC1_TMC1_WAK_REQ(v) \
    (((v)&FM_TMC1_TMC1_WAK_REQ) >> 16U)

#define BM_TMC1_TMC1_MSG_CANCEL (0x01U << 8U)

#define BM_TMC1_TMC1_MSG_SEND (0x01U << 0U)

#define TMC2_OFF 0x14U

#define FM_TMC2_TMC2_WAK_REQ (0xffU << 16U)
#define FV_TMC2_TMC2_WAK_REQ(v) \
    (((v) << 16U) & FM_TMC2_TMC2_WAK_REQ)
#define GFV_TMC2_TMC2_WAK_REQ(v) \
    (((v)&FM_TMC2_TMC2_WAK_REQ) >> 16U)

#define BM_TMC2_TMC2_MSG_CANCEL (0x01U << 8U)

#define BM_TMC2_TMC2_MSG_SEND (0x01U << 0U)

#define TMC3_OFF 0x18U

#define FM_TMC3_TMC3_WAK_REQ (0xffU << 16U)
#define FV_TMC3_TMC3_WAK_REQ(v) \
    (((v) << 16U) & FM_TMC3_TMC3_WAK_REQ)
#define GFV_TMC3_TMC3_WAK_REQ(v) \
    (((v)&FM_TMC3_TMC3_WAK_REQ) >> 16U)

#define BM_TMC3_TMC3_MSG_CANCEL (0x01U << 8U)

#define BM_TMC3_TMC3_MSG_SEND (0x01U << 0U)

#define TMS_OFF 0x1cU

#define FM_TMS_TMS (0xffffffffU << 0U)
#define FV_TMS_TMS(v) \
    (((v) << 0U) & FM_TMS_TMS)
#define GFV_TMS_TMS(v) \
    (((v)&FM_TMS_TMS) >> 0U)

#define TPWES_OFF 0x20U

#define FM_TPWES_TPWES (0xffU << 0U)
#define FV_TPWES_TPWES(v) \
    (((v) << 0U) & FM_TPWES_TPWES)
#define GFV_TPWES_TPWES(v) \
    (((v)&FM_TPWES_TPWES) >> 0U)

#define RMC_OFF 0x24U

#define FM_RMC_RMC (0xffffffffU << 0U)
#define FV_RMC_RMC(v) \
    (((v) << 0U) & FM_RMC_RMC)
#define GFV_RMC_RMC(v) \
    (((v)&FM_RMC_RMC) >> 0U)

#define RWC_OFF 0x28U

#define FM_RWC_WEM (0xffU << 8U)
#define FV_RWC_WEM(v) \
    (((v) << 8U) & FM_RWC_WEM)
#define GFV_RWC_WEM(v) \
    (((v)&FM_RWC_WEM) >> 8U)

#define BM_RWC_WACK (0x01U << 0U)

#define CPU0_MSG0_RMH0_OFF 0x2cU

#define FM_CPU0_MSG0_RMH0_CPU0_MSG0_RMH0 (0xffU << 24U)
#define FV_CPU0_MSG0_RMH0_CPU0_MSG0_RMH0(v) \
    (((v) << 24U) & FM_CPU0_MSG0_RMH0_CPU0_MSG0_RMH0)
#define GFV_CPU0_MSG0_RMH0_CPU0_MSG0_RMH0(v) \
    (((v)&FM_CPU0_MSG0_RMH0_CPU0_MSG0_RMH0) >> 24U)

#define BM_CPU0_MSG0_RMH0_CPU0_MSG0_VLD (0x01U << 16U)

#define FM_CPU0_MSG0_RMH0_CPU0_MSG0_MBM (0xfU << 12U)
#define FV_CPU0_MSG0_RMH0_CPU0_MSG0_MBM(v) \
    (((v) << 12U) & FM_CPU0_MSG0_RMH0_CPU0_MSG0_MBM)
#define GFV_CPU0_MSG0_RMH0_CPU0_MSG0_MBM(v) \
    (((v)&FM_CPU0_MSG0_RMH0_CPU0_MSG0_MBM) >> 12U)

#define BM_CPU0_MSG0_RMH0_CPU0_MSG0_USE_MB (0x01U << 11U)

#define FM_CPU0_MSG0_RMH0_CPU0_MSG0_LEN (0x7ffU << 0U)
#define FV_CPU0_MSG0_RMH0_CPU0_MSG0_LEN(v) \
    (((v) << 0U) & FM_CPU0_MSG0_RMH0_CPU0_MSG0_LEN)
#define GFV_CPU0_MSG0_RMH0_CPU0_MSG0_LEN(v) \
    (((v)&FM_CPU0_MSG0_RMH0_CPU0_MSG0_LEN) >> 0U)

#define CPU0_MSG0_RMH1_OFF 0x30U

#define FM_CPU0_MSG0_RMH1_CPU0_MSG0_RMH1 (0xffffffffU << 0U)
#define FV_CPU0_MSG0_RMH1_CPU0_MSG0_RMH1(v) \
    (((v) << 0U) & FM_CPU0_MSG0_RMH1_CPU0_MSG0_RMH1)
#define GFV_CPU0_MSG0_RMH1_CPU0_MSG0_RMH1(v) \
    (((v)&FM_CPU0_MSG0_RMH1_CPU0_MSG0_RMH1) >> 0U)

#define CPU0_MSG0_RMH2_OFF 0x34U

#define FM_CPU0_MSG0_RMH2_CPU0_MSG0_RMH2 (0xffffffffU << 0U)
#define FV_CPU0_MSG0_RMH2_CPU0_MSG0_RMH2(v) \
    (((v) << 0U) & FM_CPU0_MSG0_RMH2_CPU0_MSG0_RMH2)
#define GFV_CPU0_MSG0_RMH2_CPU0_MSG0_RMH2(v) \
    (((v)&FM_CPU0_MSG0_RMH2_CPU0_MSG0_RMH2) >> 0U)

#define CPU0_MSG1_RMH0_OFF 0x38U

#define FM_CPU0_MSG1_RMH0_CPU0_MSG1_RMH0 (0xffU << 24U)
#define FV_CPU0_MSG1_RMH0_CPU0_MSG1_RMH0(v) \
    (((v) << 24U) & FM_CPU0_MSG1_RMH0_CPU0_MSG1_RMH0)
#define GFV_CPU0_MSG1_RMH0_CPU0_MSG1_RMH0(v) \
    (((v)&FM_CPU0_MSG1_RMH0_CPU0_MSG1_RMH0) >> 24U)

#define BM_CPU0_MSG1_RMH0_CPU0_MSG1_VLD (0x01U << 16U)

#define FM_CPU0_MSG1_RMH0_CPU0_MSG1_MBM (0xfU << 12U)
#define FV_CPU0_MSG1_RMH0_CPU0_MSG1_MBM(v) \
    (((v) << 12U) & FM_CPU0_MSG1_RMH0_CPU0_MSG1_MBM)
#define GFV_CPU0_MSG1_RMH0_CPU0_MSG1_MBM(v) \
    (((v)&FM_CPU0_MSG1_RMH0_CPU0_MSG1_MBM) >> 12U)

#define BM_CPU0_MSG1_RMH0_CPU0_MSG1_USE_MB (0x01U << 11U)

#define FM_CPU0_MSG1_RMH0_CPU0_MSG1_LEN (0x7ffU << 0U)
#define FV_CPU0_MSG1_RMH0_CPU0_MSG1_LEN(v) \
    (((v) << 0U) & FM_CPU0_MSG1_RMH0_CPU0_MSG1_LEN)
#define GFV_CPU0_MSG1_RMH0_CPU0_MSG1_LEN(v) \
    (((v)&FM_CPU0_MSG1_RMH0_CPU0_MSG1_LEN) >> 0U)

#define CPU0_MSG1_RMH1_OFF 0x3cU

#define FM_CPU0_MSG1_RMH1_CPU0_MSG1_RMH1 (0xffffffffU << 0U)
#define FV_CPU0_MSG1_RMH1_CPU0_MSG1_RMH1(v) \
    (((v) << 0U) & FM_CPU0_MSG1_RMH1_CPU0_MSG1_RMH1)
#define GFV_CPU0_MSG1_RMH1_CPU0_MSG1_RMH1(v) \
    (((v)&FM_CPU0_MSG1_RMH1_CPU0_MSG1_RMH1) >> 0U)

#define CPU0_MSG1_RMH2_OFF 0x40U

#define FM_CPU0_MSG1_RMH2_CPU0_MSG1_RMH2 (0xffffffffU << 0U)
#define FV_CPU0_MSG1_RMH2_CPU0_MSG1_RMH2(v) \
    (((v) << 0U) & FM_CPU0_MSG1_RMH2_CPU0_MSG1_RMH2)
#define GFV_CPU0_MSG1_RMH2_CPU0_MSG1_RMH2(v) \
    (((v)&FM_CPU0_MSG1_RMH2_CPU0_MSG1_RMH2) >> 0U)

#define CPU0_MSG2_RMH0_OFF 0x44U

#define FM_CPU0_MSG2_RMH0_CPU0_MSG2_RMH0 (0xffU << 24U)
#define FV_CPU0_MSG2_RMH0_CPU0_MSG2_RMH0(v) \
    (((v) << 24U) & FM_CPU0_MSG2_RMH0_CPU0_MSG2_RMH0)
#define GFV_CPU0_MSG2_RMH0_CPU0_MSG2_RMH0(v) \
    (((v)&FM_CPU0_MSG2_RMH0_CPU0_MSG2_RMH0) >> 24U)

#define BM_CPU0_MSG2_RMH0_CPU0_MSG2_VLD (0x01U << 16U)

#define FM_CPU0_MSG2_RMH0_CPU0_MSG2_MBM (0xfU << 12U)
#define FV_CPU0_MSG2_RMH0_CPU0_MSG2_MBM(v) \
    (((v) << 12U) & FM_CPU0_MSG2_RMH0_CPU0_MSG2_MBM)
#define GFV_CPU0_MSG2_RMH0_CPU0_MSG2_MBM(v) \
    (((v)&FM_CPU0_MSG2_RMH0_CPU0_MSG2_MBM) >> 12U)

#define BM_CPU0_MSG2_RMH0_CPU0_MSG2_USE_MB (0x01U << 11U)

#define FM_CPU0_MSG2_RMH0_CPU0_MSG2_LEN (0x7ffU << 0U)
#define FV_CPU0_MSG2_RMH0_CPU0_MSG2_LEN(v) \
    (((v) << 0U) & FM_CPU0_MSG2_RMH0_CPU0_MSG2_LEN)
#define GFV_CPU0_MSG2_RMH0_CPU0_MSG2_LEN(v) \
    (((v)&FM_CPU0_MSG2_RMH0_CPU0_MSG2_LEN) >> 0U)

#define CPU0_MSG2_RMH1_OFF 0x48U

#define FM_CPU0_MSG2_RMH1_CPU0_MSG2_RMH1 (0xffffffffU << 0U)
#define FV_CPU0_MSG2_RMH1_CPU0_MSG2_RMH1(v) \
    (((v) << 0U) & FM_CPU0_MSG2_RMH1_CPU0_MSG2_RMH1)
#define GFV_CPU0_MSG2_RMH1_CPU0_MSG2_RMH1(v) \
    (((v)&FM_CPU0_MSG2_RMH1_CPU0_MSG2_RMH1) >> 0U)

#define CPU0_MSG2_RMH2_OFF 0x4cU

#define FM_CPU0_MSG2_RMH2_CPU0_MSG2_RMH2 (0xffffffffU << 0U)
#define FV_CPU0_MSG2_RMH2_CPU0_MSG2_RMH2(v) \
    (((v) << 0U) & FM_CPU0_MSG2_RMH2_CPU0_MSG2_RMH2)
#define GFV_CPU0_MSG2_RMH2_CPU0_MSG2_RMH2(v) \
    (((v)&FM_CPU0_MSG2_RMH2_CPU0_MSG2_RMH2) >> 0U)

#define CPU0_MSG3_RMH0_OFF 0x50U

#define FM_CPU0_MSG3_RMH0_CPU0_MSG3_RMH0 (0xffU << 24U)
#define FV_CPU0_MSG3_RMH0_CPU0_MSG3_RMH0(v) \
    (((v) << 24U) & FM_CPU0_MSG3_RMH0_CPU0_MSG3_RMH0)
#define GFV_CPU0_MSG3_RMH0_CPU0_MSG3_RMH0(v) \
    (((v)&FM_CPU0_MSG3_RMH0_CPU0_MSG3_RMH0) >> 24U)

#define BM_CPU0_MSG3_RMH0_CPU0_MSG3_VLD (0x01U << 16U)

#define FM_CPU0_MSG3_RMH0_CPU0_MSG3_MBM (0xfU << 12U)
#define FV_CPU0_MSG3_RMH0_CPU0_MSG3_MBM(v) \
    (((v) << 12U) & FM_CPU0_MSG3_RMH0_CPU0_MSG3_MBM)
#define GFV_CPU0_MSG3_RMH0_CPU0_MSG3_MBM(v) \
    (((v)&FM_CPU0_MSG3_RMH0_CPU0_MSG3_MBM) >> 12U)

#define BM_CPU0_MSG3_RMH0_CPU0_MSG3_USE_MB (0x01U << 11U)

#define FM_CPU0_MSG3_RMH0_CPU0_MSG3_LEN (0x7ffU << 0U)
#define FV_CPU0_MSG3_RMH0_CPU0_MSG3_LEN(v) \
    (((v) << 0U) & FM_CPU0_MSG3_RMH0_CPU0_MSG3_LEN)
#define GFV_CPU0_MSG3_RMH0_CPU0_MSG3_LEN(v) \
    (((v)&FM_CPU0_MSG3_RMH0_CPU0_MSG3_LEN) >> 0U)

#define CPU0_MSG3_RMH1_OFF 0x54U

#define FM_CPU0_MSG3_RMH1_CPU0_MSG3_RMH1 (0xffffffffU << 0U)
#define FV_CPU0_MSG3_RMH1_CPU0_MSG3_RMH1(v) \
    (((v) << 0U) & FM_CPU0_MSG3_RMH1_CPU0_MSG3_RMH1)
#define GFV_CPU0_MSG3_RMH1_CPU0_MSG3_RMH1(v) \
    (((v)&FM_CPU0_MSG3_RMH1_CPU0_MSG3_RMH1) >> 0U)

#define CPU0_MSG3_RMH2_OFF 0x58U

#define FM_CPU0_MSG3_RMH2_CPU0_MSG3_RMH2 (0xffffffffU << 0U)
#define FV_CPU0_MSG3_RMH2_CPU0_MSG3_RMH2(v) \
    (((v) << 0U) & FM_CPU0_MSG3_RMH2_CPU0_MSG3_RMH2)
#define GFV_CPU0_MSG3_RMH2_CPU0_MSG3_RMH2(v) \
    (((v)&FM_CPU0_MSG3_RMH2_CPU0_MSG3_RMH2) >> 0U)

#define CPU1_MSG0_RMH0_OFF 0x5cU

#define FM_CPU1_MSG0_RMH0_CPU1_MSG0_RMH0 (0xffU << 24U)
#define FV_CPU1_MSG0_RMH0_CPU1_MSG0_RMH0(v) \
    (((v) << 24U) & FM_CPU1_MSG0_RMH0_CPU1_MSG0_RMH0)
#define GFV_CPU1_MSG0_RMH0_CPU1_MSG0_RMH0(v) \
    (((v)&FM_CPU1_MSG0_RMH0_CPU1_MSG0_RMH0) >> 24U)

#define BM_CPU1_MSG0_RMH0_CPU1_MSG0_VLD (0x01U << 16U)

#define FM_CPU1_MSG0_RMH0_CPU1_MSG0_MBM (0xfU << 12U)
#define FV_CPU1_MSG0_RMH0_CPU1_MSG0_MBM(v) \
    (((v) << 12U) & FM_CPU1_MSG0_RMH0_CPU1_MSG0_MBM)
#define GFV_CPU1_MSG0_RMH0_CPU1_MSG0_MBM(v) \
    (((v)&FM_CPU1_MSG0_RMH0_CPU1_MSG0_MBM) >> 12U)

#define BM_CPU1_MSG0_RMH0_CPU1_MSG0_USE_MB (0x01U << 11U)

#define FM_CPU1_MSG0_RMH0_CPU1_MSG0_LEN (0x7ffU << 0U)
#define FV_CPU1_MSG0_RMH0_CPU1_MSG0_LEN(v) \
    (((v) << 0U) & FM_CPU1_MSG0_RMH0_CPU1_MSG0_LEN)
#define GFV_CPU1_MSG0_RMH0_CPU1_MSG0_LEN(v) \
    (((v)&FM_CPU1_MSG0_RMH0_CPU1_MSG0_LEN) >> 0U)

#define CPU1_MSG0_RMH1_OFF 0x60U

#define FM_CPU1_MSG0_RMH1_CPU1_MSG0_RMH1 (0xffffffffU << 0U)
#define FV_CPU1_MSG0_RMH1_CPU1_MSG0_RMH1(v) \
    (((v) << 0U) & FM_CPU1_MSG0_RMH1_CPU1_MSG0_RMH1)
#define GFV_CPU1_MSG0_RMH1_CPU1_MSG0_RMH1(v) \
    (((v)&FM_CPU1_MSG0_RMH1_CPU1_MSG0_RMH1) >> 0U)

#define CPU1_MSG0_RMH2_OFF 0x64U

#define FM_CPU1_MSG0_RMH2_CPU1_MSG0_RMH2 (0xffffffffU << 0U)
#define FV_CPU1_MSG0_RMH2_CPU1_MSG0_RMH2(v) \
    (((v) << 0U) & FM_CPU1_MSG0_RMH2_CPU1_MSG0_RMH2)
#define GFV_CPU1_MSG0_RMH2_CPU1_MSG0_RMH2(v) \
    (((v)&FM_CPU1_MSG0_RMH2_CPU1_MSG0_RMH2) >> 0U)

#define CPU1_MSG1_RMH0_OFF 0x68U

#define FM_CPU1_MSG1_RMH0_CPU1_MSG1_RMH0 (0xffU << 24U)
#define FV_CPU1_MSG1_RMH0_CPU1_MSG1_RMH0(v) \
    (((v) << 24U) & FM_CPU1_MSG1_RMH0_CPU1_MSG1_RMH0)
#define GFV_CPU1_MSG1_RMH0_CPU1_MSG1_RMH0(v) \
    (((v)&FM_CPU1_MSG1_RMH0_CPU1_MSG1_RMH0) >> 24U)

#define BM_CPU1_MSG1_RMH0_CPU1_MSG1_VLD (0x01U << 16U)

#define FM_CPU1_MSG1_RMH0_CPU1_MSG1_MBM (0xfU << 12U)
#define FV_CPU1_MSG1_RMH0_CPU1_MSG1_MBM(v) \
    (((v) << 12U) & FM_CPU1_MSG1_RMH0_CPU1_MSG1_MBM)
#define GFV_CPU1_MSG1_RMH0_CPU1_MSG1_MBM(v) \
    (((v)&FM_CPU1_MSG1_RMH0_CPU1_MSG1_MBM) >> 12U)

#define BM_CPU1_MSG1_RMH0_CPU1_MSG1_USE_MB (0x01U << 11U)

#define FM_CPU1_MSG1_RMH0_CPU1_MSG1_LEN (0x7ffU << 0U)
#define FV_CPU1_MSG1_RMH0_CPU1_MSG1_LEN(v) \
    (((v) << 0U) & FM_CPU1_MSG1_RMH0_CPU1_MSG1_LEN)
#define GFV_CPU1_MSG1_RMH0_CPU1_MSG1_LEN(v) \
    (((v)&FM_CPU1_MSG1_RMH0_CPU1_MSG1_LEN) >> 0U)

#define CPU1_MSG1_RMH1_OFF 0x6cU

#define FM_CPU1_MSG1_RMH1_CPU1_MSG1_RMH1 (0xffffffffU << 0U)
#define FV_CPU1_MSG1_RMH1_CPU1_MSG1_RMH1(v) \
    (((v) << 0U) & FM_CPU1_MSG1_RMH1_CPU1_MSG1_RMH1)
#define GFV_CPU1_MSG1_RMH1_CPU1_MSG1_RMH1(v) \
    (((v)&FM_CPU1_MSG1_RMH1_CPU1_MSG1_RMH1) >> 0U)

#define CPU1_MSG1_RMH2_OFF 0x70U

#define FM_CPU1_MSG1_RMH2_CPU1_MSG1_RMH2 (0xffffffffU << 0U)
#define FV_CPU1_MSG1_RMH2_CPU1_MSG1_RMH2(v) \
    (((v) << 0U) & FM_CPU1_MSG1_RMH2_CPU1_MSG1_RMH2)
#define GFV_CPU1_MSG1_RMH2_CPU1_MSG1_RMH2(v) \
    (((v)&FM_CPU1_MSG1_RMH2_CPU1_MSG1_RMH2) >> 0U)

#define CPU1_MSG2_RMH0_OFF 0x74U

#define FM_CPU1_MSG2_RMH0_CPU1_MSG2_RMH0 (0xffU << 24U)
#define FV_CPU1_MSG2_RMH0_CPU1_MSG2_RMH0(v) \
    (((v) << 24U) & FM_CPU1_MSG2_RMH0_CPU1_MSG2_RMH0)
#define GFV_CPU1_MSG2_RMH0_CPU1_MSG2_RMH0(v) \
    (((v)&FM_CPU1_MSG2_RMH0_CPU1_MSG2_RMH0) >> 24U)

#define BM_CPU1_MSG2_RMH0_CPU1_MSG2_VLD (0x01U << 16U)

#define FM_CPU1_MSG2_RMH0_CPU1_MSG2_MBM (0xfU << 12U)
#define FV_CPU1_MSG2_RMH0_CPU1_MSG2_MBM(v) \
    (((v) << 12U) & FM_CPU1_MSG2_RMH0_CPU1_MSG2_MBM)
#define GFV_CPU1_MSG2_RMH0_CPU1_MSG2_MBM(v) \
    (((v)&FM_CPU1_MSG2_RMH0_CPU1_MSG2_MBM) >> 12U)

#define BM_CPU1_MSG2_RMH0_CPU1_MSG2_USE_MB (0x01U << 11U)

#define FM_CPU1_MSG2_RMH0_CPU1_MSG2_LEN (0x7ffU << 0U)
#define FV_CPU1_MSG2_RMH0_CPU1_MSG2_LEN(v) \
    (((v) << 0U) & FM_CPU1_MSG2_RMH0_CPU1_MSG2_LEN)
#define GFV_CPU1_MSG2_RMH0_CPU1_MSG2_LEN(v) \
    (((v)&FM_CPU1_MSG2_RMH0_CPU1_MSG2_LEN) >> 0U)

#define CPU1_MSG2_RMH1_OFF 0x78U

#define FM_CPU1_MSG2_RMH1_CPU1_MSG2_RMH1 (0xffffffffU << 0U)
#define FV_CPU1_MSG2_RMH1_CPU1_MSG2_RMH1(v) \
    (((v) << 0U) & FM_CPU1_MSG2_RMH1_CPU1_MSG2_RMH1)
#define GFV_CPU1_MSG2_RMH1_CPU1_MSG2_RMH1(v) \
    (((v)&FM_CPU1_MSG2_RMH1_CPU1_MSG2_RMH1) >> 0U)

#define CPU1_MSG2_RMH2_OFF 0x7cU

#define FM_CPU1_MSG2_RMH2_CPU1_MSG2_RMH2 (0xffffffffU << 0U)
#define FV_CPU1_MSG2_RMH2_CPU1_MSG2_RMH2(v) \
    (((v) << 0U) & FM_CPU1_MSG2_RMH2_CPU1_MSG2_RMH2)
#define GFV_CPU1_MSG2_RMH2_CPU1_MSG2_RMH2(v) \
    (((v)&FM_CPU1_MSG2_RMH2_CPU1_MSG2_RMH2) >> 0U)

#define CPU1_MSG3_RMH0_OFF 0x80U

#define FM_CPU1_MSG3_RMH0_CPU1_MSG3_RMH0 (0xffU << 24U)
#define FV_CPU1_MSG3_RMH0_CPU1_MSG3_RMH0(v) \
    (((v) << 24U) & FM_CPU1_MSG3_RMH0_CPU1_MSG3_RMH0)
#define GFV_CPU1_MSG3_RMH0_CPU1_MSG3_RMH0(v) \
    (((v)&FM_CPU1_MSG3_RMH0_CPU1_MSG3_RMH0) >> 24U)

#define BM_CPU1_MSG3_RMH0_CPU1_MSG3_VLD (0x01U << 16U)

#define FM_CPU1_MSG3_RMH0_CPU1_MSG3_MBM (0xfU << 12U)
#define FV_CPU1_MSG3_RMH0_CPU1_MSG3_MBM(v) \
    (((v) << 12U) & FM_CPU1_MSG3_RMH0_CPU1_MSG3_MBM)
#define GFV_CPU1_MSG3_RMH0_CPU1_MSG3_MBM(v) \
    (((v)&FM_CPU1_MSG3_RMH0_CPU1_MSG3_MBM) >> 12U)

#define BM_CPU1_MSG3_RMH0_CPU1_MSG3_USE_MB (0x01U << 11U)

#define FM_CPU1_MSG3_RMH0_CPU1_MSG3_LEN (0x7ffU << 0U)
#define FV_CPU1_MSG3_RMH0_CPU1_MSG3_LEN(v) \
    (((v) << 0U) & FM_CPU1_MSG3_RMH0_CPU1_MSG3_LEN)
#define GFV_CPU1_MSG3_RMH0_CPU1_MSG3_LEN(v) \
    (((v)&FM_CPU1_MSG3_RMH0_CPU1_MSG3_LEN) >> 0U)

#define CPU1_MSG3_RMH1_OFF 0x84U

#define FM_CPU1_MSG3_RMH1_CPU1_MSG3_RMH1 (0xffffffffU << 0U)
#define FV_CPU1_MSG3_RMH1_CPU1_MSG3_RMH1(v) \
    (((v) << 0U) & FM_CPU1_MSG3_RMH1_CPU1_MSG3_RMH1)
#define GFV_CPU1_MSG3_RMH1_CPU1_MSG3_RMH1(v) \
    (((v)&FM_CPU1_MSG3_RMH1_CPU1_MSG3_RMH1) >> 0U)

#define CPU1_MSG3_RMH2_OFF 0x88U

#define FM_CPU1_MSG3_RMH2_CPU1_MSG3_RMH2 (0xffffffffU << 0U)
#define FV_CPU1_MSG3_RMH2_CPU1_MSG3_RMH2(v) \
    (((v) << 0U) & FM_CPU1_MSG3_RMH2_CPU1_MSG3_RMH2)
#define GFV_CPU1_MSG3_RMH2_CPU1_MSG3_RMH2(v) \
    (((v)&FM_CPU1_MSG3_RMH2_CPU1_MSG3_RMH2) >> 0U)

#define CPU2_MSG0_RMH0_OFF 0x8cU

#define FM_CPU2_MSG0_RMH0_CPU2_MSG0_RMH0 (0xffU << 24U)
#define FV_CPU2_MSG0_RMH0_CPU2_MSG0_RMH0(v) \
    (((v) << 24U) & FM_CPU2_MSG0_RMH0_CPU2_MSG0_RMH0)
#define GFV_CPU2_MSG0_RMH0_CPU2_MSG0_RMH0(v) \
    (((v)&FM_CPU2_MSG0_RMH0_CPU2_MSG0_RMH0) >> 24U)

#define BM_CPU2_MSG0_RMH0_CPU2_MSG0_VLD (0x01U << 16U)

#define FM_CPU2_MSG0_RMH0_CPU2_MSG0_MBM (0xfU << 12U)
#define FV_CPU2_MSG0_RMH0_CPU2_MSG0_MBM(v) \
    (((v) << 12U) & FM_CPU2_MSG0_RMH0_CPU2_MSG0_MBM)
#define GFV_CPU2_MSG0_RMH0_CPU2_MSG0_MBM(v) \
    (((v)&FM_CPU2_MSG0_RMH0_CPU2_MSG0_MBM) >> 12U)

#define BM_CPU2_MSG0_RMH0_CPU2_MSG0_USE_MB (0x01U << 11U)

#define FM_CPU2_MSG0_RMH0_CPU2_MSG0_LEN (0x7ffU << 0U)
#define FV_CPU2_MSG0_RMH0_CPU2_MSG0_LEN(v) \
    (((v) << 0U) & FM_CPU2_MSG0_RMH0_CPU2_MSG0_LEN)
#define GFV_CPU2_MSG0_RMH0_CPU2_MSG0_LEN(v) \
    (((v)&FM_CPU2_MSG0_RMH0_CPU2_MSG0_LEN) >> 0U)

#define CPU2_MSG0_RMH1_OFF 0x90U

#define FM_CPU2_MSG0_RMH1_CPU2_MSG0_RMH1 (0xffffffffU << 0U)
#define FV_CPU2_MSG0_RMH1_CPU2_MSG0_RMH1(v) \
    (((v) << 0U) & FM_CPU2_MSG0_RMH1_CPU2_MSG0_RMH1)
#define GFV_CPU2_MSG0_RMH1_CPU2_MSG0_RMH1(v) \
    (((v)&FM_CPU2_MSG0_RMH1_CPU2_MSG0_RMH1) >> 0U)

#define CPU2_MSG0_RMH2_OFF 0x94U

#define FM_CPU2_MSG0_RMH2_CPU2_MSG0_RMH2 (0xffffffffU << 0U)
#define FV_CPU2_MSG0_RMH2_CPU2_MSG0_RMH2(v) \
    (((v) << 0U) & FM_CPU2_MSG0_RMH2_CPU2_MSG0_RMH2)
#define GFV_CPU2_MSG0_RMH2_CPU2_MSG0_RMH2(v) \
    (((v)&FM_CPU2_MSG0_RMH2_CPU2_MSG0_RMH2) >> 0U)

#define CPU2_MSG1_RMH0_OFF 0x98U

#define FM_CPU2_MSG1_RMH0_CPU2_MSG1_RMH0 (0xffU << 24U)
#define FV_CPU2_MSG1_RMH0_CPU2_MSG1_RMH0(v) \
    (((v) << 24U) & FM_CPU2_MSG1_RMH0_CPU2_MSG1_RMH0)
#define GFV_CPU2_MSG1_RMH0_CPU2_MSG1_RMH0(v) \
    (((v)&FM_CPU2_MSG1_RMH0_CPU2_MSG1_RMH0) >> 24U)

#define BM_CPU2_MSG1_RMH0_CPU2_MSG1_VLD (0x01U << 16U)

#define FM_CPU2_MSG1_RMH0_CPU2_MSG1_MBM (0xfU << 12U)
#define FV_CPU2_MSG1_RMH0_CPU2_MSG1_MBM(v) \
    (((v) << 12U) & FM_CPU2_MSG1_RMH0_CPU2_MSG1_MBM)
#define GFV_CPU2_MSG1_RMH0_CPU2_MSG1_MBM(v) \
    (((v)&FM_CPU2_MSG1_RMH0_CPU2_MSG1_MBM) >> 12U)

#define BM_CPU2_MSG1_RMH0_CPU2_MSG1_USE_MB (0x01U << 11U)

#define FM_CPU2_MSG1_RMH0_CPU2_MSG1_LEN (0x7ffU << 0U)
#define FV_CPU2_MSG1_RMH0_CPU2_MSG1_LEN(v) \
    (((v) << 0U) & FM_CPU2_MSG1_RMH0_CPU2_MSG1_LEN)
#define GFV_CPU2_MSG1_RMH0_CPU2_MSG1_LEN(v) \
    (((v)&FM_CPU2_MSG1_RMH0_CPU2_MSG1_LEN) >> 0U)

#define CPU2_MSG1_RMH1_OFF 0x9cU

#define FM_CPU2_MSG1_RMH1_CPU2_MSG1_RMH1 (0xffffffffU << 0U)
#define FV_CPU2_MSG1_RMH1_CPU2_MSG1_RMH1(v) \
    (((v) << 0U) & FM_CPU2_MSG1_RMH1_CPU2_MSG1_RMH1)
#define GFV_CPU2_MSG1_RMH1_CPU2_MSG1_RMH1(v) \
    (((v)&FM_CPU2_MSG1_RMH1_CPU2_MSG1_RMH1) >> 0U)

#define CPU2_MSG1_RMH2_OFF 0xa0U

#define FM_CPU2_MSG1_RMH2_CPU2_MSG1_RMH2 (0xffffffffU << 0U)
#define FV_CPU2_MSG1_RMH2_CPU2_MSG1_RMH2(v) \
    (((v) << 0U) & FM_CPU2_MSG1_RMH2_CPU2_MSG1_RMH2)
#define GFV_CPU2_MSG1_RMH2_CPU2_MSG1_RMH2(v) \
    (((v)&FM_CPU2_MSG1_RMH2_CPU2_MSG1_RMH2) >> 0U)

#define CPU2_MSG2_RMH0_OFF 0xa4U

#define FM_CPU2_MSG2_RMH0_CPU2_MSG2_RMH0 (0xffU << 24U)
#define FV_CPU2_MSG2_RMH0_CPU2_MSG2_RMH0(v) \
    (((v) << 24U) & FM_CPU2_MSG2_RMH0_CPU2_MSG2_RMH0)
#define GFV_CPU2_MSG2_RMH0_CPU2_MSG2_RMH0(v) \
    (((v)&FM_CPU2_MSG2_RMH0_CPU2_MSG2_RMH0) >> 24U)

#define BM_CPU2_MSG2_RMH0_CPU2_MSG2_VLD (0x01U << 16U)

#define FM_CPU2_MSG2_RMH0_CPU2_MSG2_MBM (0xfU << 12U)
#define FV_CPU2_MSG2_RMH0_CPU2_MSG2_MBM(v) \
    (((v) << 12U) & FM_CPU2_MSG2_RMH0_CPU2_MSG2_MBM)
#define GFV_CPU2_MSG2_RMH0_CPU2_MSG2_MBM(v) \
    (((v)&FM_CPU2_MSG2_RMH0_CPU2_MSG2_MBM) >> 12U)

#define BM_CPU2_MSG2_RMH0_CPU2_MSG2_USE_MB (0x01U << 11U)

#define FM_CPU2_MSG2_RMH0_CPU2_MSG2_LEN (0x7ffU << 0U)
#define FV_CPU2_MSG2_RMH0_CPU2_MSG2_LEN(v) \
    (((v) << 0U) & FM_CPU2_MSG2_RMH0_CPU2_MSG2_LEN)
#define GFV_CPU2_MSG2_RMH0_CPU2_MSG2_LEN(v) \
    (((v)&FM_CPU2_MSG2_RMH0_CPU2_MSG2_LEN) >> 0U)

#define CPU2_MSG2_RMH1_OFF 0xa8U

#define FM_CPU2_MSG2_RMH1_CPU2_MSG2_RMH1 (0xffffffffU << 0U)
#define FV_CPU2_MSG2_RMH1_CPU2_MSG2_RMH1(v) \
    (((v) << 0U) & FM_CPU2_MSG2_RMH1_CPU2_MSG2_RMH1)
#define GFV_CPU2_MSG2_RMH1_CPU2_MSG2_RMH1(v) \
    (((v)&FM_CPU2_MSG2_RMH1_CPU2_MSG2_RMH1) >> 0U)

#define CPU2_MSG2_RMH2_OFF 0xacU

#define FM_CPU2_MSG2_RMH2_CPU2_MSG2_RMH2 (0xffffffffU << 0U)
#define FV_CPU2_MSG2_RMH2_CPU2_MSG2_RMH2(v) \
    (((v) << 0U) & FM_CPU2_MSG2_RMH2_CPU2_MSG2_RMH2)
#define GFV_CPU2_MSG2_RMH2_CPU2_MSG2_RMH2(v) \
    (((v)&FM_CPU2_MSG2_RMH2_CPU2_MSG2_RMH2) >> 0U)

#define CPU2_MSG3_RMH0_OFF 0xb0U

#define FM_CPU2_MSG3_RMH0_CPU2_MSG3_RMH0 (0xffU << 24U)
#define FV_CPU2_MSG3_RMH0_CPU2_MSG3_RMH0(v) \
    (((v) << 24U) & FM_CPU2_MSG3_RMH0_CPU2_MSG3_RMH0)
#define GFV_CPU2_MSG3_RMH0_CPU2_MSG3_RMH0(v) \
    (((v)&FM_CPU2_MSG3_RMH0_CPU2_MSG3_RMH0) >> 24U)

#define BM_CPU2_MSG3_RMH0_CPU2_MSG3_VLD (0x01U << 16U)

#define FM_CPU2_MSG3_RMH0_CPU2_MSG3_MBM (0xfU << 12U)
#define FV_CPU2_MSG3_RMH0_CPU2_MSG3_MBM(v) \
    (((v) << 12U) & FM_CPU2_MSG3_RMH0_CPU2_MSG3_MBM)
#define GFV_CPU2_MSG3_RMH0_CPU2_MSG3_MBM(v) \
    (((v)&FM_CPU2_MSG3_RMH0_CPU2_MSG3_MBM) >> 12U)

#define BM_CPU2_MSG3_RMH0_CPU2_MSG3_USE_MB (0x01U << 11U)

#define FM_CPU2_MSG3_RMH0_CPU2_MSG3_LEN (0x7ffU << 0U)
#define FV_CPU2_MSG3_RMH0_CPU2_MSG3_LEN(v) \
    (((v) << 0U) & FM_CPU2_MSG3_RMH0_CPU2_MSG3_LEN)
#define GFV_CPU2_MSG3_RMH0_CPU2_MSG3_LEN(v) \
    (((v)&FM_CPU2_MSG3_RMH0_CPU2_MSG3_LEN) >> 0U)

#define CPU2_MSG3_RMH1_OFF 0xb4U

#define FM_CPU2_MSG3_RMH1_CPU2_MSG3_RMH1 (0xffffffffU << 0U)
#define FV_CPU2_MSG3_RMH1_CPU2_MSG3_RMH1(v) \
    (((v) << 0U) & FM_CPU2_MSG3_RMH1_CPU2_MSG3_RMH1)
#define GFV_CPU2_MSG3_RMH1_CPU2_MSG3_RMH1(v) \
    (((v)&FM_CPU2_MSG3_RMH1_CPU2_MSG3_RMH1) >> 0U)

#define CPU2_MSG3_RMH2_OFF 0xb8U

#define FM_CPU2_MSG3_RMH2_CPU2_MSG3_RMH2 (0xffffffffU << 0U)
#define FV_CPU2_MSG3_RMH2_CPU2_MSG3_RMH2(v) \
    (((v) << 0U) & FM_CPU2_MSG3_RMH2_CPU2_MSG3_RMH2)
#define GFV_CPU2_MSG3_RMH2_CPU2_MSG3_RMH2(v) \
    (((v)&FM_CPU2_MSG3_RMH2_CPU2_MSG3_RMH2) >> 0U)

#define CPU3_MSG0_RMH0_OFF 0xbcU

#define FM_CPU3_MSG0_RMH0_CPU3_MSG0_RMH0 (0xffU << 24U)
#define FV_CPU3_MSG0_RMH0_CPU3_MSG0_RMH0(v) \
    (((v) << 24U) & FM_CPU3_MSG0_RMH0_CPU3_MSG0_RMH0)
#define GFV_CPU3_MSG0_RMH0_CPU3_MSG0_RMH0(v) \
    (((v)&FM_CPU3_MSG0_RMH0_CPU3_MSG0_RMH0) >> 24U)

#define BM_CPU3_MSG0_RMH0_CPU3_MSG0_VLD (0x01U << 16U)

#define FM_CPU3_MSG0_RMH0_CPU3_MSG0_MBM (0xfU << 12U)
#define FV_CPU3_MSG0_RMH0_CPU3_MSG0_MBM(v) \
    (((v) << 12U) & FM_CPU3_MSG0_RMH0_CPU3_MSG0_MBM)
#define GFV_CPU3_MSG0_RMH0_CPU3_MSG0_MBM(v) \
    (((v)&FM_CPU3_MSG0_RMH0_CPU3_MSG0_MBM) >> 12U)

#define BM_CPU3_MSG0_RMH0_CPU3_MSG0_USE_MB (0x01U << 11U)

#define FM_CPU3_MSG0_RMH0_CPU3_MSG0_LEN (0x7ffU << 0U)
#define FV_CPU3_MSG0_RMH0_CPU3_MSG0_LEN(v) \
    (((v) << 0U) & FM_CPU3_MSG0_RMH0_CPU3_MSG0_LEN)
#define GFV_CPU3_MSG0_RMH0_CPU3_MSG0_LEN(v) \
    (((v)&FM_CPU3_MSG0_RMH0_CPU3_MSG0_LEN) >> 0U)

#define CPU3_MSG0_RMH1_OFF 0xc0U

#define FM_CPU3_MSG0_RMH1_CPU3_MSG0_RMH1 (0xffffffffU << 0U)
#define FV_CPU3_MSG0_RMH1_CPU3_MSG0_RMH1(v) \
    (((v) << 0U) & FM_CPU3_MSG0_RMH1_CPU3_MSG0_RMH1)
#define GFV_CPU3_MSG0_RMH1_CPU3_MSG0_RMH1(v) \
    (((v)&FM_CPU3_MSG0_RMH1_CPU3_MSG0_RMH1) >> 0U)

#define CPU3_MSG0_RMH2_OFF 0xc4U

#define FM_CPU3_MSG0_RMH2_CPU3_MSG0_RMH2 (0xffffffffU << 0U)
#define FV_CPU3_MSG0_RMH2_CPU3_MSG0_RMH2(v) \
    (((v) << 0U) & FM_CPU3_MSG0_RMH2_CPU3_MSG0_RMH2)
#define GFV_CPU3_MSG0_RMH2_CPU3_MSG0_RMH2(v) \
    (((v)&FM_CPU3_MSG0_RMH2_CPU3_MSG0_RMH2) >> 0U)

#define CPU3_MSG1_RMH0_OFF 0xc8U

#define FM_CPU3_MSG1_RMH0_CPU3_MSG1_RMH0 (0xffU << 24U)
#define FV_CPU3_MSG1_RMH0_CPU3_MSG1_RMH0(v) \
    (((v) << 24U) & FM_CPU3_MSG1_RMH0_CPU3_MSG1_RMH0)
#define GFV_CPU3_MSG1_RMH0_CPU3_MSG1_RMH0(v) \
    (((v)&FM_CPU3_MSG1_RMH0_CPU3_MSG1_RMH0) >> 24U)

#define BM_CPU3_MSG1_RMH0_CPU3_MSG1_VLD (0x01U << 16U)

#define FM_CPU3_MSG1_RMH0_CPU3_MSG1_MBM (0xfU << 12U)
#define FV_CPU3_MSG1_RMH0_CPU3_MSG1_MBM(v) \
    (((v) << 12U) & FM_CPU3_MSG1_RMH0_CPU3_MSG1_MBM)
#define GFV_CPU3_MSG1_RMH0_CPU3_MSG1_MBM(v) \
    (((v)&FM_CPU3_MSG1_RMH0_CPU3_MSG1_MBM) >> 12U)

#define BM_CPU3_MSG1_RMH0_CPU3_MSG1_USE_MB (0x01U << 11U)

#define FM_CPU3_MSG1_RMH0_CPU3_MSG1_LEN (0x7ffU << 0U)
#define FV_CPU3_MSG1_RMH0_CPU3_MSG1_LEN(v) \
    (((v) << 0U) & FM_CPU3_MSG1_RMH0_CPU3_MSG1_LEN)
#define GFV_CPU3_MSG1_RMH0_CPU3_MSG1_LEN(v) \
    (((v)&FM_CPU3_MSG1_RMH0_CPU3_MSG1_LEN) >> 0U)

#define CPU3_MSG1_RMH1_OFF 0xccU

#define FM_CPU3_MSG1_RMH1_CPU3_MSG1_RMH1 (0xffffffffU << 0U)
#define FV_CPU3_MSG1_RMH1_CPU3_MSG1_RMH1(v) \
    (((v) << 0U) & FM_CPU3_MSG1_RMH1_CPU3_MSG1_RMH1)
#define GFV_CPU3_MSG1_RMH1_CPU3_MSG1_RMH1(v) \
    (((v)&FM_CPU3_MSG1_RMH1_CPU3_MSG1_RMH1) >> 0U)

#define CPU3_MSG1_RMH2_OFF 0xd0U

#define FM_CPU3_MSG1_RMH2_CPU3_MSG1_RMH2 (0xffffffffU << 0U)
#define FV_CPU3_MSG1_RMH2_CPU3_MSG1_RMH2(v) \
    (((v) << 0U) & FM_CPU3_MSG1_RMH2_CPU3_MSG1_RMH2)
#define GFV_CPU3_MSG1_RMH2_CPU3_MSG1_RMH2(v) \
    (((v)&FM_CPU3_MSG1_RMH2_CPU3_MSG1_RMH2) >> 0U)

#define CPU3_MSG2_RMH0_OFF 0xd4U

#define FM_CPU3_MSG2_RMH0_CPU3_MSG2_RMH0 (0xffU << 24U)
#define FV_CPU3_MSG2_RMH0_CPU3_MSG2_RMH0(v) \
    (((v) << 24U) & FM_CPU3_MSG2_RMH0_CPU3_MSG2_RMH0)
#define GFV_CPU3_MSG2_RMH0_CPU3_MSG2_RMH0(v) \
    (((v)&FM_CPU3_MSG2_RMH0_CPU3_MSG2_RMH0) >> 24U)

#define BM_CPU3_MSG2_RMH0_CPU3_MSG2_VLD (0x01U << 16U)

#define FM_CPU3_MSG2_RMH0_CPU3_MSG2_MBM (0xfU << 12U)
#define FV_CPU3_MSG2_RMH0_CPU3_MSG2_MBM(v) \
    (((v) << 12U) & FM_CPU3_MSG2_RMH0_CPU3_MSG2_MBM)
#define GFV_CPU3_MSG2_RMH0_CPU3_MSG2_MBM(v) \
    (((v)&FM_CPU3_MSG2_RMH0_CPU3_MSG2_MBM) >> 12U)

#define BM_CPU3_MSG2_RMH0_CPU3_MSG2_USE_MB (0x01U << 11U)

#define FM_CPU3_MSG2_RMH0_CPU3_MSG2_LEN (0x7ffU << 0U)
#define FV_CPU3_MSG2_RMH0_CPU3_MSG2_LEN(v) \
    (((v) << 0U) & FM_CPU3_MSG2_RMH0_CPU3_MSG2_LEN)
#define GFV_CPU3_MSG2_RMH0_CPU3_MSG2_LEN(v) \
    (((v)&FM_CPU3_MSG2_RMH0_CPU3_MSG2_LEN) >> 0U)

#define CPU3_MSG2_RMH1_OFF 0xd8U

#define FM_CPU3_MSG2_RMH1_CPU3_MSG2_RMH1 (0xffffffffU << 0U)
#define FV_CPU3_MSG2_RMH1_CPU3_MSG2_RMH1(v) \
    (((v) << 0U) & FM_CPU3_MSG2_RMH1_CPU3_MSG2_RMH1)
#define GFV_CPU3_MSG2_RMH1_CPU3_MSG2_RMH1(v) \
    (((v)&FM_CPU3_MSG2_RMH1_CPU3_MSG2_RMH1) >> 0U)

#define CPU3_MSG2_RMH2_OFF 0xdcU

#define FM_CPU3_MSG2_RMH2_CPU3_MSG2_RMH2 (0xffffffffU << 0U)
#define FV_CPU3_MSG2_RMH2_CPU3_MSG2_RMH2(v) \
    (((v) << 0U) & FM_CPU3_MSG2_RMH2_CPU3_MSG2_RMH2)
#define GFV_CPU3_MSG2_RMH2_CPU3_MSG2_RMH2(v) \
    (((v)&FM_CPU3_MSG2_RMH2_CPU3_MSG2_RMH2) >> 0U)

#define CPU3_MSG3_RMH0_OFF 0xe0U

#define FM_CPU3_MSG3_RMH0_CPU3_MSG3_RMH0 (0xffU << 24U)
#define FV_CPU3_MSG3_RMH0_CPU3_MSG3_RMH0(v) \
    (((v) << 24U) & FM_CPU3_MSG3_RMH0_CPU3_MSG3_RMH0)
#define GFV_CPU3_MSG3_RMH0_CPU3_MSG3_RMH0(v) \
    (((v)&FM_CPU3_MSG3_RMH0_CPU3_MSG3_RMH0) >> 24U)

#define BM_CPU3_MSG3_RMH0_CPU3_MSG3_VLD (0x01U << 16U)

#define FM_CPU3_MSG3_RMH0_CPU3_MSG3_MBM (0xfU << 12U)
#define FV_CPU3_MSG3_RMH0_CPU3_MSG3_MBM(v) \
    (((v) << 12U) & FM_CPU3_MSG3_RMH0_CPU3_MSG3_MBM)
#define GFV_CPU3_MSG3_RMH0_CPU3_MSG3_MBM(v) \
    (((v)&FM_CPU3_MSG3_RMH0_CPU3_MSG3_MBM) >> 12U)

#define BM_CPU3_MSG3_RMH0_CPU3_MSG3_USE_MB (0x01U << 11U)

#define FM_CPU3_MSG3_RMH0_CPU3_MSG3_LEN (0x7ffU << 0U)
#define FV_CPU3_MSG3_RMH0_CPU3_MSG3_LEN(v) \
    (((v) << 0U) & FM_CPU3_MSG3_RMH0_CPU3_MSG3_LEN)
#define GFV_CPU3_MSG3_RMH0_CPU3_MSG3_LEN(v) \
    (((v)&FM_CPU3_MSG3_RMH0_CPU3_MSG3_LEN) >> 0U)

#define CPU3_MSG3_RMH1_OFF 0xe4U

#define FM_CPU3_MSG3_RMH1_CPU3_MSG3_RMH1 (0xffffffffU << 0U)
#define FV_CPU3_MSG3_RMH1_CPU3_MSG3_RMH1(v) \
    (((v) << 0U) & FM_CPU3_MSG3_RMH1_CPU3_MSG3_RMH1)
#define GFV_CPU3_MSG3_RMH1_CPU3_MSG3_RMH1(v) \
    (((v)&FM_CPU3_MSG3_RMH1_CPU3_MSG3_RMH1) >> 0U)

#define CPU3_MSG3_RMH2_OFF 0xe8U

#define FM_CPU3_MSG3_RMH2_CPU3_MSG3_RMH2 (0xffffffffU << 0U)
#define FV_CPU3_MSG3_RMH2_CPU3_MSG3_RMH2(v) \
    (((v) << 0U) & FM_CPU3_MSG3_RMH2_CPU3_MSG3_RMH2)
#define GFV_CPU3_MSG3_RMH2_CPU3_MSG3_RMH2(v) \
    (((v)&FM_CPU3_MSG3_RMH2_CPU3_MSG3_RMH2) >> 0U)

#define CPU4_MSG0_RMH0_OFF 0xecU

#define FM_CPU4_MSG0_RMH0_CPU4_MSG0_RMH0 (0xffU << 24U)
#define FV_CPU4_MSG0_RMH0_CPU4_MSG0_RMH0(v) \
    (((v) << 24U) & FM_CPU4_MSG0_RMH0_CPU4_MSG0_RMH0)
#define GFV_CPU4_MSG0_RMH0_CPU4_MSG0_RMH0(v) \
    (((v)&FM_CPU4_MSG0_RMH0_CPU4_MSG0_RMH0) >> 24U)

#define BM_CPU4_MSG0_RMH0_CPU4_MSG0_VLD (0x01U << 16U)

#define FM_CPU4_MSG0_RMH0_CPU4_MSG0_MBM (0xfU << 12U)
#define FV_CPU4_MSG0_RMH0_CPU4_MSG0_MBM(v) \
    (((v) << 12U) & FM_CPU4_MSG0_RMH0_CPU4_MSG0_MBM)
#define GFV_CPU4_MSG0_RMH0_CPU4_MSG0_MBM(v) \
    (((v)&FM_CPU4_MSG0_RMH0_CPU4_MSG0_MBM) >> 12U)

#define BM_CPU4_MSG0_RMH0_CPU4_MSG0_USE_MB (0x01U << 11U)

#define FM_CPU4_MSG0_RMH0_CPU4_MSG0_LEN (0x7ffU << 0U)
#define FV_CPU4_MSG0_RMH0_CPU4_MSG0_LEN(v) \
    (((v) << 0U) & FM_CPU4_MSG0_RMH0_CPU4_MSG0_LEN)
#define GFV_CPU4_MSG0_RMH0_CPU4_MSG0_LEN(v) \
    (((v)&FM_CPU4_MSG0_RMH0_CPU4_MSG0_LEN) >> 0U)

#define CPU4_MSG0_RMH1_OFF 0xf0U

#define FM_CPU4_MSG0_RMH1_CPU4_MSG0_RMH1 (0xffffffffU << 0U)
#define FV_CPU4_MSG0_RMH1_CPU4_MSG0_RMH1(v) \
    (((v) << 0U) & FM_CPU4_MSG0_RMH1_CPU4_MSG0_RMH1)
#define GFV_CPU4_MSG0_RMH1_CPU4_MSG0_RMH1(v) \
    (((v)&FM_CPU4_MSG0_RMH1_CPU4_MSG0_RMH1) >> 0U)

#define CPU4_MSG0_RMH2_OFF 0xf4U

#define FM_CPU4_MSG0_RMH2_CPU4_MSG0_RMH2 (0xffffffffU << 0U)
#define FV_CPU4_MSG0_RMH2_CPU4_MSG0_RMH2(v) \
    (((v) << 0U) & FM_CPU4_MSG0_RMH2_CPU4_MSG0_RMH2)
#define GFV_CPU4_MSG0_RMH2_CPU4_MSG0_RMH2(v) \
    (((v)&FM_CPU4_MSG0_RMH2_CPU4_MSG0_RMH2) >> 0U)

#define CPU4_MSG1_RMH0_OFF 0xf8U

#define FM_CPU4_MSG1_RMH0_CPU4_MSG1_RMH0 (0xffU << 24U)
#define FV_CPU4_MSG1_RMH0_CPU4_MSG1_RMH0(v) \
    (((v) << 24U) & FM_CPU4_MSG1_RMH0_CPU4_MSG1_RMH0)
#define GFV_CPU4_MSG1_RMH0_CPU4_MSG1_RMH0(v) \
    (((v)&FM_CPU4_MSG1_RMH0_CPU4_MSG1_RMH0) >> 24U)

#define BM_CPU4_MSG1_RMH0_CPU4_MSG1_VLD (0x01U << 16U)

#define FM_CPU4_MSG1_RMH0_CPU4_MSG1_MBM (0xfU << 12U)
#define FV_CPU4_MSG1_RMH0_CPU4_MSG1_MBM(v) \
    (((v) << 12U) & FM_CPU4_MSG1_RMH0_CPU4_MSG1_MBM)
#define GFV_CPU4_MSG1_RMH0_CPU4_MSG1_MBM(v) \
    (((v)&FM_CPU4_MSG1_RMH0_CPU4_MSG1_MBM) >> 12U)

#define BM_CPU4_MSG1_RMH0_CPU4_MSG1_USE_MB (0x01U << 11U)

#define FM_CPU4_MSG1_RMH0_CPU4_MSG1_LEN (0x7ffU << 0U)
#define FV_CPU4_MSG1_RMH0_CPU4_MSG1_LEN(v) \
    (((v) << 0U) & FM_CPU4_MSG1_RMH0_CPU4_MSG1_LEN)
#define GFV_CPU4_MSG1_RMH0_CPU4_MSG1_LEN(v) \
    (((v)&FM_CPU4_MSG1_RMH0_CPU4_MSG1_LEN) >> 0U)

#define CPU4_MSG1_RMH1_OFF 0xfcU

#define FM_CPU4_MSG1_RMH1_CPU4_MSG1_RMH1 (0xffffffffU << 0U)
#define FV_CPU4_MSG1_RMH1_CPU4_MSG1_RMH1(v) \
    (((v) << 0U) & FM_CPU4_MSG1_RMH1_CPU4_MSG1_RMH1)
#define GFV_CPU4_MSG1_RMH1_CPU4_MSG1_RMH1(v) \
    (((v)&FM_CPU4_MSG1_RMH1_CPU4_MSG1_RMH1) >> 0U)

#define CPU4_MSG1_RMH2_OFF 0x100U

#define FM_CPU4_MSG1_RMH2_CPU4_MSG1_RMH2 (0xffffffffU << 0U)
#define FV_CPU4_MSG1_RMH2_CPU4_MSG1_RMH2(v) \
    (((v) << 0U) & FM_CPU4_MSG1_RMH2_CPU4_MSG1_RMH2)
#define GFV_CPU4_MSG1_RMH2_CPU4_MSG1_RMH2(v) \
    (((v)&FM_CPU4_MSG1_RMH2_CPU4_MSG1_RMH2) >> 0U)

#define CPU4_MSG2_RMH0_OFF 0x104U

#define FM_CPU4_MSG2_RMH0_CPU4_MSG2_RMH0 (0xffU << 24U)
#define FV_CPU4_MSG2_RMH0_CPU4_MSG2_RMH0(v) \
    (((v) << 24U) & FM_CPU4_MSG2_RMH0_CPU4_MSG2_RMH0)
#define GFV_CPU4_MSG2_RMH0_CPU4_MSG2_RMH0(v) \
    (((v)&FM_CPU4_MSG2_RMH0_CPU4_MSG2_RMH0) >> 24U)

#define BM_CPU4_MSG2_RMH0_CPU4_MSG2_VLD (0x01U << 16U)

#define FM_CPU4_MSG2_RMH0_CPU4_MSG2_MBM (0xfU << 12U)
#define FV_CPU4_MSG2_RMH0_CPU4_MSG2_MBM(v) \
    (((v) << 12U) & FM_CPU4_MSG2_RMH0_CPU4_MSG2_MBM)
#define GFV_CPU4_MSG2_RMH0_CPU4_MSG2_MBM(v) \
    (((v)&FM_CPU4_MSG2_RMH0_CPU4_MSG2_MBM) >> 12U)

#define BM_CPU4_MSG2_RMH0_CPU4_MSG2_USE_MB (0x01U << 11U)

#define FM_CPU4_MSG2_RMH0_CPU4_MSG2_LEN (0x7ffU << 0U)
#define FV_CPU4_MSG2_RMH0_CPU4_MSG2_LEN(v) \
    (((v) << 0U) & FM_CPU4_MSG2_RMH0_CPU4_MSG2_LEN)
#define GFV_CPU4_MSG2_RMH0_CPU4_MSG2_LEN(v) \
    (((v)&FM_CPU4_MSG2_RMH0_CPU4_MSG2_LEN) >> 0U)

#define CPU4_MSG2_RMH1_OFF 0x108U

#define FM_CPU4_MSG2_RMH1_CPU4_MSG2_RMH1 (0xffffffffU << 0U)
#define FV_CPU4_MSG2_RMH1_CPU4_MSG2_RMH1(v) \
    (((v) << 0U) & FM_CPU4_MSG2_RMH1_CPU4_MSG2_RMH1)
#define GFV_CPU4_MSG2_RMH1_CPU4_MSG2_RMH1(v) \
    (((v)&FM_CPU4_MSG2_RMH1_CPU4_MSG2_RMH1) >> 0U)

#define CPU4_MSG2_RMH2_OFF 0x10cU

#define FM_CPU4_MSG2_RMH2_CPU4_MSG2_RMH2 (0xffffffffU << 0U)
#define FV_CPU4_MSG2_RMH2_CPU4_MSG2_RMH2(v) \
    (((v) << 0U) & FM_CPU4_MSG2_RMH2_CPU4_MSG2_RMH2)
#define GFV_CPU4_MSG2_RMH2_CPU4_MSG2_RMH2(v) \
    (((v)&FM_CPU4_MSG2_RMH2_CPU4_MSG2_RMH2) >> 0U)

#define CPU4_MSG3_RMH0_OFF 0x110U

#define FM_CPU4_MSG3_RMH0_CPU4_MSG3_RMH0 (0xffU << 24U)
#define FV_CPU4_MSG3_RMH0_CPU4_MSG3_RMH0(v) \
    (((v) << 24U) & FM_CPU4_MSG3_RMH0_CPU4_MSG3_RMH0)
#define GFV_CPU4_MSG3_RMH0_CPU4_MSG3_RMH0(v) \
    (((v)&FM_CPU4_MSG3_RMH0_CPU4_MSG3_RMH0) >> 24U)

#define BM_CPU4_MSG3_RMH0_CPU4_MSG3_VLD (0x01U << 16U)

#define FM_CPU4_MSG3_RMH0_CPU4_MSG3_MBM (0xfU << 12U)
#define FV_CPU4_MSG3_RMH0_CPU4_MSG3_MBM(v) \
    (((v) << 12U) & FM_CPU4_MSG3_RMH0_CPU4_MSG3_MBM)
#define GFV_CPU4_MSG3_RMH0_CPU4_MSG3_MBM(v) \
    (((v)&FM_CPU4_MSG3_RMH0_CPU4_MSG3_MBM) >> 12U)

#define BM_CPU4_MSG3_RMH0_CPU4_MSG3_USE_MB (0x01U << 11U)

#define FM_CPU4_MSG3_RMH0_CPU4_MSG3_LEN (0x7ffU << 0U)
#define FV_CPU4_MSG3_RMH0_CPU4_MSG3_LEN(v) \
    (((v) << 0U) & FM_CPU4_MSG3_RMH0_CPU4_MSG3_LEN)
#define GFV_CPU4_MSG3_RMH0_CPU4_MSG3_LEN(v) \
    (((v)&FM_CPU4_MSG3_RMH0_CPU4_MSG3_LEN) >> 0U)

#define CPU4_MSG3_RMH1_OFF 0x114U

#define FM_CPU4_MSG3_RMH1_CPU4_MSG3_RMH1 (0xffffffffU << 0U)
#define FV_CPU4_MSG3_RMH1_CPU4_MSG3_RMH1(v) \
    (((v) << 0U) & FM_CPU4_MSG3_RMH1_CPU4_MSG3_RMH1)
#define GFV_CPU4_MSG3_RMH1_CPU4_MSG3_RMH1(v) \
    (((v)&FM_CPU4_MSG3_RMH1_CPU4_MSG3_RMH1) >> 0U)

#define CPU4_MSG3_RMH2_OFF 0x118U

#define FM_CPU4_MSG3_RMH2_CPU4_MSG3_RMH2 (0xffffffffU << 0U)
#define FV_CPU4_MSG3_RMH2_CPU4_MSG3_RMH2(v) \
    (((v) << 0U) & FM_CPU4_MSG3_RMH2_CPU4_MSG3_RMH2)
#define GFV_CPU4_MSG3_RMH2_CPU4_MSG3_RMH2(v) \
    (((v)&FM_CPU4_MSG3_RMH2_CPU4_MSG3_RMH2) >> 0U)

#define CPU5_MSG0_RMH0_OFF 0x11cU

#define FM_CPU5_MSG0_RMH0_CPU5_MSG0_RMH0 (0xffU << 24U)
#define FV_CPU5_MSG0_RMH0_CPU5_MSG0_RMH0(v) \
    (((v) << 24U) & FM_CPU5_MSG0_RMH0_CPU5_MSG0_RMH0)
#define GFV_CPU5_MSG0_RMH0_CPU5_MSG0_RMH0(v) \
    (((v)&FM_CPU5_MSG0_RMH0_CPU5_MSG0_RMH0) >> 24U)

#define BM_CPU5_MSG0_RMH0_CPU5_MSG0_VLD (0x01U << 16U)

#define FM_CPU5_MSG0_RMH0_CPU5_MSG0_MBM (0xfU << 12U)
#define FV_CPU5_MSG0_RMH0_CPU5_MSG0_MBM(v) \
    (((v) << 12U) & FM_CPU5_MSG0_RMH0_CPU5_MSG0_MBM)
#define GFV_CPU5_MSG0_RMH0_CPU5_MSG0_MBM(v) \
    (((v)&FM_CPU5_MSG0_RMH0_CPU5_MSG0_MBM) >> 12U)

#define BM_CPU5_MSG0_RMH0_CPU5_MSG0_USE_MB (0x01U << 11U)

#define FM_CPU5_MSG0_RMH0_CPU5_MSG0_LEN (0x7ffU << 0U)
#define FV_CPU5_MSG0_RMH0_CPU5_MSG0_LEN(v) \
    (((v) << 0U) & FM_CPU5_MSG0_RMH0_CPU5_MSG0_LEN)
#define GFV_CPU5_MSG0_RMH0_CPU5_MSG0_LEN(v) \
    (((v)&FM_CPU5_MSG0_RMH0_CPU5_MSG0_LEN) >> 0U)

#define CPU5_MSG0_RMH1_OFF 0x120U

#define FM_CPU5_MSG0_RMH1_CPU5_MSG0_RMH1 (0xffffffffU << 0U)
#define FV_CPU5_MSG0_RMH1_CPU5_MSG0_RMH1(v) \
    (((v) << 0U) & FM_CPU5_MSG0_RMH1_CPU5_MSG0_RMH1)
#define GFV_CPU5_MSG0_RMH1_CPU5_MSG0_RMH1(v) \
    (((v)&FM_CPU5_MSG0_RMH1_CPU5_MSG0_RMH1) >> 0U)

#define CPU5_MSG0_RMH2_OFF 0x124U

#define FM_CPU5_MSG0_RMH2_CPU5_MSG0_RMH2 (0xffffffffU << 0U)
#define FV_CPU5_MSG0_RMH2_CPU5_MSG0_RMH2(v) \
    (((v) << 0U) & FM_CPU5_MSG0_RMH2_CPU5_MSG0_RMH2)
#define GFV_CPU5_MSG0_RMH2_CPU5_MSG0_RMH2(v) \
    (((v)&FM_CPU5_MSG0_RMH2_CPU5_MSG0_RMH2) >> 0U)

#define CPU5_MSG1_RMH0_OFF 0x128U

#define FM_CPU5_MSG1_RMH0_CPU5_MSG1_RMH0 (0xffU << 24U)
#define FV_CPU5_MSG1_RMH0_CPU5_MSG1_RMH0(v) \
    (((v) << 24U) & FM_CPU5_MSG1_RMH0_CPU5_MSG1_RMH0)
#define GFV_CPU5_MSG1_RMH0_CPU5_MSG1_RMH0(v) \
    (((v)&FM_CPU5_MSG1_RMH0_CPU5_MSG1_RMH0) >> 24U)

#define BM_CPU5_MSG1_RMH0_CPU5_MSG1_VLD (0x01U << 16U)

#define FM_CPU5_MSG1_RMH0_CPU5_MSG1_MBM (0xfU << 12U)
#define FV_CPU5_MSG1_RMH0_CPU5_MSG1_MBM(v) \
    (((v) << 12U) & FM_CPU5_MSG1_RMH0_CPU5_MSG1_MBM)
#define GFV_CPU5_MSG1_RMH0_CPU5_MSG1_MBM(v) \
    (((v)&FM_CPU5_MSG1_RMH0_CPU5_MSG1_MBM) >> 12U)

#define BM_CPU5_MSG1_RMH0_CPU5_MSG1_USE_MB (0x01U << 11U)

#define FM_CPU5_MSG1_RMH0_CPU5_MSG1_LEN (0x7ffU << 0U)
#define FV_CPU5_MSG1_RMH0_CPU5_MSG1_LEN(v) \
    (((v) << 0U) & FM_CPU5_MSG1_RMH0_CPU5_MSG1_LEN)
#define GFV_CPU5_MSG1_RMH0_CPU5_MSG1_LEN(v) \
    (((v)&FM_CPU5_MSG1_RMH0_CPU5_MSG1_LEN) >> 0U)

#define CPU5_MSG1_RMH1_OFF 0x12cU

#define FM_CPU5_MSG1_RMH1_CPU5_MSG1_RMH1 (0xffffffffU << 0U)
#define FV_CPU5_MSG1_RMH1_CPU5_MSG1_RMH1(v) \
    (((v) << 0U) & FM_CPU5_MSG1_RMH1_CPU5_MSG1_RMH1)
#define GFV_CPU5_MSG1_RMH1_CPU5_MSG1_RMH1(v) \
    (((v)&FM_CPU5_MSG1_RMH1_CPU5_MSG1_RMH1) >> 0U)

#define CPU5_MSG1_RMH2_OFF 0x130U

#define FM_CPU5_MSG1_RMH2_CPU5_MSG1_RMH2 (0xffffffffU << 0U)
#define FV_CPU5_MSG1_RMH2_CPU5_MSG1_RMH2(v) \
    (((v) << 0U) & FM_CPU5_MSG1_RMH2_CPU5_MSG1_RMH2)
#define GFV_CPU5_MSG1_RMH2_CPU5_MSG1_RMH2(v) \
    (((v)&FM_CPU5_MSG1_RMH2_CPU5_MSG1_RMH2) >> 0U)

#define CPU5_MSG2_RMH0_OFF 0x134U

#define FM_CPU5_MSG2_RMH0_CPU5_MSG2_RMH0 (0xffU << 24U)
#define FV_CPU5_MSG2_RMH0_CPU5_MSG2_RMH0(v) \
    (((v) << 24U) & FM_CPU5_MSG2_RMH0_CPU5_MSG2_RMH0)
#define GFV_CPU5_MSG2_RMH0_CPU5_MSG2_RMH0(v) \
    (((v)&FM_CPU5_MSG2_RMH0_CPU5_MSG2_RMH0) >> 24U)

#define BM_CPU5_MSG2_RMH0_CPU5_MSG2_VLD (0x01U << 16U)

#define FM_CPU5_MSG2_RMH0_CPU5_MSG2_MBM (0xfU << 12U)
#define FV_CPU5_MSG2_RMH0_CPU5_MSG2_MBM(v) \
    (((v) << 12U) & FM_CPU5_MSG2_RMH0_CPU5_MSG2_MBM)
#define GFV_CPU5_MSG2_RMH0_CPU5_MSG2_MBM(v) \
    (((v)&FM_CPU5_MSG2_RMH0_CPU5_MSG2_MBM) >> 12U)

#define BM_CPU5_MSG2_RMH0_CPU5_MSG2_USE_MB (0x01U << 11U)

#define FM_CPU5_MSG2_RMH0_CPU5_MSG2_LEN (0x7ffU << 0U)
#define FV_CPU5_MSG2_RMH0_CPU5_MSG2_LEN(v) \
    (((v) << 0U) & FM_CPU5_MSG2_RMH0_CPU5_MSG2_LEN)
#define GFV_CPU5_MSG2_RMH0_CPU5_MSG2_LEN(v) \
    (((v)&FM_CPU5_MSG2_RMH0_CPU5_MSG2_LEN) >> 0U)

#define CPU5_MSG2_RMH1_OFF 0x138U

#define FM_CPU5_MSG2_RMH1_CPU5_MSG2_RMH1 (0xffffffffU << 0U)
#define FV_CPU5_MSG2_RMH1_CPU5_MSG2_RMH1(v) \
    (((v) << 0U) & FM_CPU5_MSG2_RMH1_CPU5_MSG2_RMH1)
#define GFV_CPU5_MSG2_RMH1_CPU5_MSG2_RMH1(v) \
    (((v)&FM_CPU5_MSG2_RMH1_CPU5_MSG2_RMH1) >> 0U)

#define CPU5_MSG2_RMH2_OFF 0x13cU

#define FM_CPU5_MSG2_RMH2_CPU5_MSG2_RMH2 (0xffffffffU << 0U)
#define FV_CPU5_MSG2_RMH2_CPU5_MSG2_RMH2(v) \
    (((v) << 0U) & FM_CPU5_MSG2_RMH2_CPU5_MSG2_RMH2)
#define GFV_CPU5_MSG2_RMH2_CPU5_MSG2_RMH2(v) \
    (((v)&FM_CPU5_MSG2_RMH2_CPU5_MSG2_RMH2) >> 0U)

#define CPU5_MSG3_RMH0_OFF 0x140U

#define FM_CPU5_MSG3_RMH0_CPU5_MSG3_RMH0 (0xffU << 24U)
#define FV_CPU5_MSG3_RMH0_CPU5_MSG3_RMH0(v) \
    (((v) << 24U) & FM_CPU5_MSG3_RMH0_CPU5_MSG3_RMH0)
#define GFV_CPU5_MSG3_RMH0_CPU5_MSG3_RMH0(v) \
    (((v)&FM_CPU5_MSG3_RMH0_CPU5_MSG3_RMH0) >> 24U)

#define BM_CPU5_MSG3_RMH0_CPU5_MSG3_VLD (0x01U << 16U)

#define FM_CPU5_MSG3_RMH0_CPU5_MSG3_MBM (0xfU << 12U)
#define FV_CPU5_MSG3_RMH0_CPU5_MSG3_MBM(v) \
    (((v) << 12U) & FM_CPU5_MSG3_RMH0_CPU5_MSG3_MBM)
#define GFV_CPU5_MSG3_RMH0_CPU5_MSG3_MBM(v) \
    (((v)&FM_CPU5_MSG3_RMH0_CPU5_MSG3_MBM) >> 12U)

#define BM_CPU5_MSG3_RMH0_CPU5_MSG3_USE_MB (0x01U << 11U)

#define FM_CPU5_MSG3_RMH0_CPU5_MSG3_LEN (0x7ffU << 0U)
#define FV_CPU5_MSG3_RMH0_CPU5_MSG3_LEN(v) \
    (((v) << 0U) & FM_CPU5_MSG3_RMH0_CPU5_MSG3_LEN)
#define GFV_CPU5_MSG3_RMH0_CPU5_MSG3_LEN(v) \
    (((v)&FM_CPU5_MSG3_RMH0_CPU5_MSG3_LEN) >> 0U)

#define CPU5_MSG3_RMH1_OFF 0x144U

#define FM_CPU5_MSG3_RMH1_CPU5_MSG3_RMH1 (0xffffffffU << 0U)
#define FV_CPU5_MSG3_RMH1_CPU5_MSG3_RMH1(v) \
    (((v) << 0U) & FM_CPU5_MSG3_RMH1_CPU5_MSG3_RMH1)
#define GFV_CPU5_MSG3_RMH1_CPU5_MSG3_RMH1(v) \
    (((v)&FM_CPU5_MSG3_RMH1_CPU5_MSG3_RMH1) >> 0U)

#define CPU5_MSG3_RMH2_OFF 0x148U

#define FM_CPU5_MSG3_RMH2_CPU5_MSG3_RMH2 (0xffffffffU << 0U)
#define FV_CPU5_MSG3_RMH2_CPU5_MSG3_RMH2(v) \
    (((v) << 0U) & FM_CPU5_MSG3_RMH2_CPU5_MSG3_RMH2)
#define GFV_CPU5_MSG3_RMH2_CPU5_MSG3_RMH2(v) \
    (((v)&FM_CPU5_MSG3_RMH2_CPU5_MSG3_RMH2) >> 0U)

#define CPU6_MSG0_RMH0_OFF 0x14cU

#define FM_CPU6_MSG0_RMH0_CPU6_MSG0_RMH0 (0xffU << 24U)
#define FV_CPU6_MSG0_RMH0_CPU6_MSG0_RMH0(v) \
    (((v) << 24U) & FM_CPU6_MSG0_RMH0_CPU6_MSG0_RMH0)
#define GFV_CPU6_MSG0_RMH0_CPU6_MSG0_RMH0(v) \
    (((v)&FM_CPU6_MSG0_RMH0_CPU6_MSG0_RMH0) >> 24U)

#define BM_CPU6_MSG0_RMH0_CPU6_MSG0_VLD (0x01U << 16U)

#define FM_CPU6_MSG0_RMH0_CPU6_MSG0_MBM (0xfU << 12U)
#define FV_CPU6_MSG0_RMH0_CPU6_MSG0_MBM(v) \
    (((v) << 12U) & FM_CPU6_MSG0_RMH0_CPU6_MSG0_MBM)
#define GFV_CPU6_MSG0_RMH0_CPU6_MSG0_MBM(v) \
    (((v)&FM_CPU6_MSG0_RMH0_CPU6_MSG0_MBM) >> 12U)

#define BM_CPU6_MSG0_RMH0_CPU6_MSG0_USE_MB (0x01U << 11U)

#define FM_CPU6_MSG0_RMH0_CPU6_MSG0_LEN (0x7ffU << 0U)
#define FV_CPU6_MSG0_RMH0_CPU6_MSG0_LEN(v) \
    (((v) << 0U) & FM_CPU6_MSG0_RMH0_CPU6_MSG0_LEN)
#define GFV_CPU6_MSG0_RMH0_CPU6_MSG0_LEN(v) \
    (((v)&FM_CPU6_MSG0_RMH0_CPU6_MSG0_LEN) >> 0U)

#define CPU6_MSG0_RMH1_OFF 0x150U

#define FM_CPU6_MSG0_RMH1_CPU6_MSG0_RMH1 (0xffffffffU << 0U)
#define FV_CPU6_MSG0_RMH1_CPU6_MSG0_RMH1(v) \
    (((v) << 0U) & FM_CPU6_MSG0_RMH1_CPU6_MSG0_RMH1)
#define GFV_CPU6_MSG0_RMH1_CPU6_MSG0_RMH1(v) \
    (((v)&FM_CPU6_MSG0_RMH1_CPU6_MSG0_RMH1) >> 0U)

#define CPU6_MSG0_RMH2_OFF 0x154U

#define FM_CPU6_MSG0_RMH2_CPU6_MSG0_RMH2 (0xffffffffU << 0U)
#define FV_CPU6_MSG0_RMH2_CPU6_MSG0_RMH2(v) \
    (((v) << 0U) & FM_CPU6_MSG0_RMH2_CPU6_MSG0_RMH2)
#define GFV_CPU6_MSG0_RMH2_CPU6_MSG0_RMH2(v) \
    (((v)&FM_CPU6_MSG0_RMH2_CPU6_MSG0_RMH2) >> 0U)

#define CPU6_MSG1_RMH0_OFF 0x158U

#define FM_CPU6_MSG1_RMH0_CPU6_MSG1_RMH0 (0xffU << 24U)
#define FV_CPU6_MSG1_RMH0_CPU6_MSG1_RMH0(v) \
    (((v) << 24U) & FM_CPU6_MSG1_RMH0_CPU6_MSG1_RMH0)
#define GFV_CPU6_MSG1_RMH0_CPU6_MSG1_RMH0(v) \
    (((v)&FM_CPU6_MSG1_RMH0_CPU6_MSG1_RMH0) >> 24U)

#define BM_CPU6_MSG1_RMH0_CPU6_MSG1_VLD (0x01U << 16U)

#define FM_CPU6_MSG1_RMH0_CPU6_MSG1_MBM (0xfU << 12U)
#define FV_CPU6_MSG1_RMH0_CPU6_MSG1_MBM(v) \
    (((v) << 12U) & FM_CPU6_MSG1_RMH0_CPU6_MSG1_MBM)
#define GFV_CPU6_MSG1_RMH0_CPU6_MSG1_MBM(v) \
    (((v)&FM_CPU6_MSG1_RMH0_CPU6_MSG1_MBM) >> 12U)

#define BM_CPU6_MSG1_RMH0_CPU6_MSG1_USE_MB (0x01U << 11U)

#define FM_CPU6_MSG1_RMH0_CPU6_MSG1_LEN (0x7ffU << 0U)
#define FV_CPU6_MSG1_RMH0_CPU6_MSG1_LEN(v) \
    (((v) << 0U) & FM_CPU6_MSG1_RMH0_CPU6_MSG1_LEN)
#define GFV_CPU6_MSG1_RMH0_CPU6_MSG1_LEN(v) \
    (((v)&FM_CPU6_MSG1_RMH0_CPU6_MSG1_LEN) >> 0U)

#define CPU6_MSG1_RMH1_OFF 0x15cU

#define FM_CPU6_MSG1_RMH1_CPU6_MSG1_RMH1 (0xffffffffU << 0U)
#define FV_CPU6_MSG1_RMH1_CPU6_MSG1_RMH1(v) \
    (((v) << 0U) & FM_CPU6_MSG1_RMH1_CPU6_MSG1_RMH1)
#define GFV_CPU6_MSG1_RMH1_CPU6_MSG1_RMH1(v) \
    (((v)&FM_CPU6_MSG1_RMH1_CPU6_MSG1_RMH1) >> 0U)

#define CPU6_MSG1_RMH2_OFF 0x160U

#define FM_CPU6_MSG1_RMH2_CPU6_MSG1_RMH2 (0xffffffffU << 0U)
#define FV_CPU6_MSG1_RMH2_CPU6_MSG1_RMH2(v) \
    (((v) << 0U) & FM_CPU6_MSG1_RMH2_CPU6_MSG1_RMH2)
#define GFV_CPU6_MSG1_RMH2_CPU6_MSG1_RMH2(v) \
    (((v)&FM_CPU6_MSG1_RMH2_CPU6_MSG1_RMH2) >> 0U)

#define CPU6_MSG2_RMH0_OFF 0x164U

#define FM_CPU6_MSG2_RMH0_CPU6_MSG2_RMH0 (0xffU << 24U)
#define FV_CPU6_MSG2_RMH0_CPU6_MSG2_RMH0(v) \
    (((v) << 24U) & FM_CPU6_MSG2_RMH0_CPU6_MSG2_RMH0)
#define GFV_CPU6_MSG2_RMH0_CPU6_MSG2_RMH0(v) \
    (((v)&FM_CPU6_MSG2_RMH0_CPU6_MSG2_RMH0) >> 24U)

#define BM_CPU6_MSG2_RMH0_CPU6_MSG2_VLD (0x01U << 16U)

#define FM_CPU6_MSG2_RMH0_CPU6_MSG2_MBM (0xfU << 12U)
#define FV_CPU6_MSG2_RMH0_CPU6_MSG2_MBM(v) \
    (((v) << 12U) & FM_CPU6_MSG2_RMH0_CPU6_MSG2_MBM)
#define GFV_CPU6_MSG2_RMH0_CPU6_MSG2_MBM(v) \
    (((v)&FM_CPU6_MSG2_RMH0_CPU6_MSG2_MBM) >> 12U)

#define BM_CPU6_MSG2_RMH0_CPU6_MSG2_USE_MB (0x01U << 11U)

#define FM_CPU6_MSG2_RMH0_CPU6_MSG2_LEN (0x7ffU << 0U)
#define FV_CPU6_MSG2_RMH0_CPU6_MSG2_LEN(v) \
    (((v) << 0U) & FM_CPU6_MSG2_RMH0_CPU6_MSG2_LEN)
#define GFV_CPU6_MSG2_RMH0_CPU6_MSG2_LEN(v) \
    (((v)&FM_CPU6_MSG2_RMH0_CPU6_MSG2_LEN) >> 0U)

#define CPU6_MSG2_RMH1_OFF 0x168U

#define FM_CPU6_MSG2_RMH1_CPU6_MSG2_RMH1 (0xffffffffU << 0U)
#define FV_CPU6_MSG2_RMH1_CPU6_MSG2_RMH1(v) \
    (((v) << 0U) & FM_CPU6_MSG2_RMH1_CPU6_MSG2_RMH1)
#define GFV_CPU6_MSG2_RMH1_CPU6_MSG2_RMH1(v) \
    (((v)&FM_CPU6_MSG2_RMH1_CPU6_MSG2_RMH1) >> 0U)

#define CPU6_MSG2_RMH2_OFF 0x16cU

#define FM_CPU6_MSG2_RMH2_CPU6_MSG2_RMH2 (0xffffffffU << 0U)
#define FV_CPU6_MSG2_RMH2_CPU6_MSG2_RMH2(v) \
    (((v) << 0U) & FM_CPU6_MSG2_RMH2_CPU6_MSG2_RMH2)
#define GFV_CPU6_MSG2_RMH2_CPU6_MSG2_RMH2(v) \
    (((v)&FM_CPU6_MSG2_RMH2_CPU6_MSG2_RMH2) >> 0U)

#define CPU6_MSG3_RMH0_OFF 0x170U

#define FM_CPU6_MSG3_RMH0_CPU6_MSG3_RMH0 (0xffU << 24U)
#define FV_CPU6_MSG3_RMH0_CPU6_MSG3_RMH0(v) \
    (((v) << 24U) & FM_CPU6_MSG3_RMH0_CPU6_MSG3_RMH0)
#define GFV_CPU6_MSG3_RMH0_CPU6_MSG3_RMH0(v) \
    (((v)&FM_CPU6_MSG3_RMH0_CPU6_MSG3_RMH0) >> 24U)

#define BM_CPU6_MSG3_RMH0_CPU6_MSG3_VLD (0x01U << 16U)

#define FM_CPU6_MSG3_RMH0_CPU6_MSG3_MBM (0xfU << 12U)
#define FV_CPU6_MSG3_RMH0_CPU6_MSG3_MBM(v) \
    (((v) << 12U) & FM_CPU6_MSG3_RMH0_CPU6_MSG3_MBM)
#define GFV_CPU6_MSG3_RMH0_CPU6_MSG3_MBM(v) \
    (((v)&FM_CPU6_MSG3_RMH0_CPU6_MSG3_MBM) >> 12U)

#define BM_CPU6_MSG3_RMH0_CPU6_MSG3_USE_MB (0x01U << 11U)

#define FM_CPU6_MSG3_RMH0_CPU6_MSG3_LEN (0x7ffU << 0U)
#define FV_CPU6_MSG3_RMH0_CPU6_MSG3_LEN(v) \
    (((v) << 0U) & FM_CPU6_MSG3_RMH0_CPU6_MSG3_LEN)
#define GFV_CPU6_MSG3_RMH0_CPU6_MSG3_LEN(v) \
    (((v)&FM_CPU6_MSG3_RMH0_CPU6_MSG3_LEN) >> 0U)

#define CPU6_MSG3_RMH1_OFF 0x174U

#define FM_CPU6_MSG3_RMH1_CPU6_MSG3_RMH1 (0xffffffffU << 0U)
#define FV_CPU6_MSG3_RMH1_CPU6_MSG3_RMH1(v) \
    (((v) << 0U) & FM_CPU6_MSG3_RMH1_CPU6_MSG3_RMH1)
#define GFV_CPU6_MSG3_RMH1_CPU6_MSG3_RMH1(v) \
    (((v)&FM_CPU6_MSG3_RMH1_CPU6_MSG3_RMH1) >> 0U)

#define CPU6_MSG3_RMH2_OFF 0x178U

#define FM_CPU6_MSG3_RMH2_CPU6_MSG3_RMH2 (0xffffffffU << 0U)
#define FV_CPU6_MSG3_RMH2_CPU6_MSG3_RMH2(v) \
    (((v) << 0U) & FM_CPU6_MSG3_RMH2_CPU6_MSG3_RMH2)
#define GFV_CPU6_MSG3_RMH2_CPU6_MSG3_RMH2(v) \
    (((v)&FM_CPU6_MSG3_RMH2_CPU6_MSG3_RMH2) >> 0U)

#define CPU7_MSG0_RMH0_OFF 0x17cU

#define FM_CPU7_MSG0_RMH0_CPU7_MSG0_RMH0 (0xffU << 24U)
#define FV_CPU7_MSG0_RMH0_CPU7_MSG0_RMH0(v) \
    (((v) << 24U) & FM_CPU7_MSG0_RMH0_CPU7_MSG0_RMH0)
#define GFV_CPU7_MSG0_RMH0_CPU7_MSG0_RMH0(v) \
    (((v)&FM_CPU7_MSG0_RMH0_CPU7_MSG0_RMH0) >> 24U)

#define BM_CPU7_MSG0_RMH0_CPU7_MSG0_VLD (0x01U << 16U)

#define FM_CPU7_MSG0_RMH0_CPU7_MSG0_MBM (0xfU << 12U)
#define FV_CPU7_MSG0_RMH0_CPU7_MSG0_MBM(v) \
    (((v) << 12U) & FM_CPU7_MSG0_RMH0_CPU7_MSG0_MBM)
#define GFV_CPU7_MSG0_RMH0_CPU7_MSG0_MBM(v) \
    (((v)&FM_CPU7_MSG0_RMH0_CPU7_MSG0_MBM) >> 12U)

#define BM_CPU7_MSG0_RMH0_CPU7_MSG0_USE_MB (0x01U << 11U)

#define FM_CPU7_MSG0_RMH0_CPU7_MSG0_LEN (0x7ffU << 0U)
#define FV_CPU7_MSG0_RMH0_CPU7_MSG0_LEN(v) \
    (((v) << 0U) & FM_CPU7_MSG0_RMH0_CPU7_MSG0_LEN)
#define GFV_CPU7_MSG0_RMH0_CPU7_MSG0_LEN(v) \
    (((v)&FM_CPU7_MSG0_RMH0_CPU7_MSG0_LEN) >> 0U)

#define CPU7_MSG0_RMH1_OFF 0x180U

#define FM_CPU7_MSG0_RMH1_CPU7_MSG0_RMH1 (0xffffffffU << 0U)
#define FV_CPU7_MSG0_RMH1_CPU7_MSG0_RMH1(v) \
    (((v) << 0U) & FM_CPU7_MSG0_RMH1_CPU7_MSG0_RMH1)
#define GFV_CPU7_MSG0_RMH1_CPU7_MSG0_RMH1(v) \
    (((v)&FM_CPU7_MSG0_RMH1_CPU7_MSG0_RMH1) >> 0U)

#define CPU7_MSG0_RMH2_OFF 0x184U

#define FM_CPU7_MSG0_RMH2_CPU7_MSG0_RMH2 (0xffffffffU << 0U)
#define FV_CPU7_MSG0_RMH2_CPU7_MSG0_RMH2(v) \
    (((v) << 0U) & FM_CPU7_MSG0_RMH2_CPU7_MSG0_RMH2)
#define GFV_CPU7_MSG0_RMH2_CPU7_MSG0_RMH2(v) \
    (((v)&FM_CPU7_MSG0_RMH2_CPU7_MSG0_RMH2) >> 0U)

#define CPU7_MSG1_RMH0_OFF 0x188U

#define FM_CPU7_MSG1_RMH0_CPU7_MSG1_RMH0 (0xffU << 24U)
#define FV_CPU7_MSG1_RMH0_CPU7_MSG1_RMH0(v) \
    (((v) << 24U) & FM_CPU7_MSG1_RMH0_CPU7_MSG1_RMH0)
#define GFV_CPU7_MSG1_RMH0_CPU7_MSG1_RMH0(v) \
    (((v)&FM_CPU7_MSG1_RMH0_CPU7_MSG1_RMH0) >> 24U)

#define BM_CPU7_MSG1_RMH0_CPU7_MSG1_VLD (0x01U << 16U)

#define FM_CPU7_MSG1_RMH0_CPU7_MSG1_MBM (0xfU << 12U)
#define FV_CPU7_MSG1_RMH0_CPU7_MSG1_MBM(v) \
    (((v) << 12U) & FM_CPU7_MSG1_RMH0_CPU7_MSG1_MBM)
#define GFV_CPU7_MSG1_RMH0_CPU7_MSG1_MBM(v) \
    (((v)&FM_CPU7_MSG1_RMH0_CPU7_MSG1_MBM) >> 12U)

#define BM_CPU7_MSG1_RMH0_CPU7_MSG1_USE_MB (0x01U << 11U)

#define FM_CPU7_MSG1_RMH0_CPU7_MSG1_LEN (0x7ffU << 0U)
#define FV_CPU7_MSG1_RMH0_CPU7_MSG1_LEN(v) \
    (((v) << 0U) & FM_CPU7_MSG1_RMH0_CPU7_MSG1_LEN)
#define GFV_CPU7_MSG1_RMH0_CPU7_MSG1_LEN(v) \
    (((v)&FM_CPU7_MSG1_RMH0_CPU7_MSG1_LEN) >> 0U)

#define CPU7_MSG1_RMH1_OFF 0x18cU

#define FM_CPU7_MSG1_RMH1_CPU7_MSG1_RMH1 (0xffffffffU << 0U)
#define FV_CPU7_MSG1_RMH1_CPU7_MSG1_RMH1(v) \
    (((v) << 0U) & FM_CPU7_MSG1_RMH1_CPU7_MSG1_RMH1)
#define GFV_CPU7_MSG1_RMH1_CPU7_MSG1_RMH1(v) \
    (((v)&FM_CPU7_MSG1_RMH1_CPU7_MSG1_RMH1) >> 0U)

#define CPU7_MSG1_RMH2_OFF 0x190U

#define FM_CPU7_MSG1_RMH2_CPU7_MSG1_RMH2 (0xffffffffU << 0U)
#define FV_CPU7_MSG1_RMH2_CPU7_MSG1_RMH2(v) \
    (((v) << 0U) & FM_CPU7_MSG1_RMH2_CPU7_MSG1_RMH2)
#define GFV_CPU7_MSG1_RMH2_CPU7_MSG1_RMH2(v) \
    (((v)&FM_CPU7_MSG1_RMH2_CPU7_MSG1_RMH2) >> 0U)

#define CPU7_MSG2_RMH0_OFF 0x194U

#define FM_CPU7_MSG2_RMH0_CPU7_MSG2_RMH0 (0xffU << 24U)
#define FV_CPU7_MSG2_RMH0_CPU7_MSG2_RMH0(v) \
    (((v) << 24U) & FM_CPU7_MSG2_RMH0_CPU7_MSG2_RMH0)
#define GFV_CPU7_MSG2_RMH0_CPU7_MSG2_RMH0(v) \
    (((v)&FM_CPU7_MSG2_RMH0_CPU7_MSG2_RMH0) >> 24U)

#define BM_CPU7_MSG2_RMH0_CPU7_MSG2_VLD (0x01U << 16U)

#define FM_CPU7_MSG2_RMH0_CPU7_MSG2_MBM (0xfU << 12U)
#define FV_CPU7_MSG2_RMH0_CPU7_MSG2_MBM(v) \
    (((v) << 12U) & FM_CPU7_MSG2_RMH0_CPU7_MSG2_MBM)
#define GFV_CPU7_MSG2_RMH0_CPU7_MSG2_MBM(v) \
    (((v)&FM_CPU7_MSG2_RMH0_CPU7_MSG2_MBM) >> 12U)

#define BM_CPU7_MSG2_RMH0_CPU7_MSG2_USE_MB (0x01U << 11U)

#define FM_CPU7_MSG2_RMH0_CPU7_MSG2_LEN (0x7ffU << 0U)
#define FV_CPU7_MSG2_RMH0_CPU7_MSG2_LEN(v) \
    (((v) << 0U) & FM_CPU7_MSG2_RMH0_CPU7_MSG2_LEN)
#define GFV_CPU7_MSG2_RMH0_CPU7_MSG2_LEN(v) \
    (((v)&FM_CPU7_MSG2_RMH0_CPU7_MSG2_LEN) >> 0U)

#define CPU7_MSG2_RMH1_OFF 0x198U

#define FM_CPU7_MSG2_RMH1_CPU7_MSG2_RMH1 (0xffffffffU << 0U)
#define FV_CPU7_MSG2_RMH1_CPU7_MSG2_RMH1(v) \
    (((v) << 0U) & FM_CPU7_MSG2_RMH1_CPU7_MSG2_RMH1)
#define GFV_CPU7_MSG2_RMH1_CPU7_MSG2_RMH1(v) \
    (((v)&FM_CPU7_MSG2_RMH1_CPU7_MSG2_RMH1) >> 0U)

#define CPU7_MSG2_RMH2_OFF 0x19cU

#define FM_CPU7_MSG2_RMH2_CPU7_MSG2_RMH2 (0xffffffffU << 0U)
#define FV_CPU7_MSG2_RMH2_CPU7_MSG2_RMH2(v) \
    (((v) << 0U) & FM_CPU7_MSG2_RMH2_CPU7_MSG2_RMH2)
#define GFV_CPU7_MSG2_RMH2_CPU7_MSG2_RMH2(v) \
    (((v)&FM_CPU7_MSG2_RMH2_CPU7_MSG2_RMH2) >> 0U)

#define CPU7_MSG3_RMH0_OFF 0x1a0U

#define FM_CPU7_MSG3_RMH0_CPU7_MSG3_RMH0 (0xffU << 24U)
#define FV_CPU7_MSG3_RMH0_CPU7_MSG3_RMH0(v) \
    (((v) << 24U) & FM_CPU7_MSG3_RMH0_CPU7_MSG3_RMH0)
#define GFV_CPU7_MSG3_RMH0_CPU7_MSG3_RMH0(v) \
    (((v)&FM_CPU7_MSG3_RMH0_CPU7_MSG3_RMH0) >> 24U)

#define BM_CPU7_MSG3_RMH0_CPU7_MSG3_VLD (0x01U << 16U)

#define FM_CPU7_MSG3_RMH0_CPU7_MSG3_MBM (0xfU << 12U)
#define FV_CPU7_MSG3_RMH0_CPU7_MSG3_MBM(v) \
    (((v) << 12U) & FM_CPU7_MSG3_RMH0_CPU7_MSG3_MBM)
#define GFV_CPU7_MSG3_RMH0_CPU7_MSG3_MBM(v) \
    (((v)&FM_CPU7_MSG3_RMH0_CPU7_MSG3_MBM) >> 12U)

#define BM_CPU7_MSG3_RMH0_CPU7_MSG3_USE_MB (0x01U << 11U)

#define FM_CPU7_MSG3_RMH0_CPU7_MSG3_LEN (0x7ffU << 0U)
#define FV_CPU7_MSG3_RMH0_CPU7_MSG3_LEN(v) \
    (((v) << 0U) & FM_CPU7_MSG3_RMH0_CPU7_MSG3_LEN)
#define GFV_CPU7_MSG3_RMH0_CPU7_MSG3_LEN(v) \
    (((v)&FM_CPU7_MSG3_RMH0_CPU7_MSG3_LEN) >> 0U)

#define CPU7_MSG3_RMH1_OFF 0x1a4U

#define FM_CPU7_MSG3_RMH1_CPU7_MSG3_RMH1 (0xffffffffU << 0U)
#define FV_CPU7_MSG3_RMH1_CPU7_MSG3_RMH1(v) \
    (((v) << 0U) & FM_CPU7_MSG3_RMH1_CPU7_MSG3_RMH1)
#define GFV_CPU7_MSG3_RMH1_CPU7_MSG3_RMH1(v) \
    (((v)&FM_CPU7_MSG3_RMH1_CPU7_MSG3_RMH1) >> 0U)

#define CPU7_MSG3_RMH2_OFF 0x1a8U

#define FM_CPU7_MSG3_RMH2_CPU7_MSG3_RMH2 (0xffffffffU << 0U)
#define FV_CPU7_MSG3_RMH2_CPU7_MSG3_RMH2(v) \
    (((v) << 0U) & FM_CPU7_MSG3_RMH2_CPU7_MSG3_RMH2)
#define GFV_CPU7_MSG3_RMH2_CPU7_MSG3_RMH2(v) \
    (((v)&FM_CPU7_MSG3_RMH2_CPU7_MSG3_RMH2) >> 0U)

#define SEMAG0_OFF 0x200U

#define BM_SEMAG0_SG0LIC (0x01U << 24U)

#define FM_SEMAG0_SG0LS (0xffU << 16U)
#define FV_SEMAG0_SG0LS(v) \
    (((v) << 16U) & FM_SEMAG0_SG0LS)
#define GFV_SEMAG0_SG0LS(v) \
    (((v)&FM_SEMAG0_SG0LS) >> 16U)

#define BM_SEMAG0_IESG0LF (0x01U << 8U)

#define BM_SEMAG0_SG0C (0x01U << 0U)

#define SEMAG0PC_OFF 0x204U

#define BM_SEMAG0PC_SG0PL (0x01U << 8U)

#define FM_SEMAG0PC_SG0P (0xffU << 0U)
#define FV_SEMAG0PC_SG0P(v) \
    (((v) << 0U) & FM_SEMAG0PC_SG0P)
#define GFV_SEMAG0PC_SG0P(v) \
    (((v)&FM_SEMAG0PC_SG0P) >> 0U)

#define SEMAG1_OFF 0x208U

#define BM_SEMAG1_SG1LIC (0x01U << 24U)

#define FM_SEMAG1_SG1LS (0xffU << 16U)
#define FV_SEMAG1_SG1LS(v) \
    (((v) << 16U) & FM_SEMAG1_SG1LS)
#define GFV_SEMAG1_SG1LS(v) \
    (((v)&FM_SEMAG1_SG1LS) >> 16U)

#define BM_SEMAG1_IESG1LF (0x01U << 8U)

#define BM_SEMAG1_SG1C (0x01U << 0U)

#define SEMAG1PC_OFF 0x20cU

#define BM_SEMAG1PC_SG1PL (0x01U << 8U)

#define FM_SEMAG1PC_SG1P (0xffU << 0U)
#define FV_SEMAG1PC_SG1P(v) \
    (((v) << 0U) & FM_SEMAG1PC_SG1P)
#define GFV_SEMAG1PC_SG1P(v) \
    (((v)&FM_SEMAG1PC_SG1P) >> 0U)

#define SEMAG2_OFF 0x210U

#define BM_SEMAG2_SG2LIC (0x01U << 24U)

#define FM_SEMAG2_SG2LS (0xffU << 16U)
#define FV_SEMAG2_SG2LS(v) \
    (((v) << 16U) & FM_SEMAG2_SG2LS)
#define GFV_SEMAG2_SG2LS(v) \
    (((v)&FM_SEMAG2_SG2LS) >> 16U)

#define BM_SEMAG2_IESG2LF (0x01U << 8U)

#define BM_SEMAG2_SG2C (0x01U << 0U)

#define SEMAG2PC_OFF 0x214U

#define BM_SEMAG2PC_SG2PL (0x01U << 8U)

#define FM_SEMAG2PC_SG2P (0xffU << 0U)
#define FV_SEMAG2PC_SG2P(v) \
    (((v) << 0U) & FM_SEMAG2PC_SG2P)
#define GFV_SEMAG2PC_SG2P(v) \
    (((v)&FM_SEMAG2PC_SG2P) >> 0U)

#define SEMAG3_OFF 0x218U

#define BM_SEMAG3_SG3LIC (0x01U << 24U)

#define FM_SEMAG3_SG3LS (0xffU << 16U)
#define FV_SEMAG3_SG3LS(v) \
    (((v) << 16U) & FM_SEMAG3_SG3LS)
#define GFV_SEMAG3_SG3LS(v) \
    (((v)&FM_SEMAG3_SG3LS) >> 16U)

#define BM_SEMAG3_IESG3LF (0x01U << 8U)

#define BM_SEMAG3_SG3C (0x01U << 0U)

#define SEMAG3PC_OFF 0x21cU

#define BM_SEMAG3PC_SG3PL (0x01U << 8U)

#define FM_SEMAG3PC_SG3P (0xffU << 0U)
#define FV_SEMAG3PC_SG3P(v) \
    (((v) << 0U) & FM_SEMAG3PC_SG3P)
#define GFV_SEMAG3PC_SG3P(v) \
    (((v)&FM_SEMAG3PC_SG3P) >> 0U)

#define SEMAG4_OFF 0x220U

#define BM_SEMAG4_SG4LIC (0x01U << 24U)

#define FM_SEMAG4_SG4LS (0xffU << 16U)
#define FV_SEMAG4_SG4LS(v) \
    (((v) << 16U) & FM_SEMAG4_SG4LS)
#define GFV_SEMAG4_SG4LS(v) \
    (((v)&FM_SEMAG4_SG4LS) >> 16U)

#define BM_SEMAG4_IESG4LF (0x01U << 8U)

#define BM_SEMAG4_SG4C (0x01U << 0U)

#define SEMAG4PC_OFF 0x224U

#define BM_SEMAG4PC_SG4PL (0x01U << 8U)

#define FM_SEMAG4PC_SG4P (0xffU << 0U)
#define FV_SEMAG4PC_SG4P(v) \
    (((v) << 0U) & FM_SEMAG4PC_SG4P)
#define GFV_SEMAG4PC_SG4P(v) \
    (((v)&FM_SEMAG4PC_SG4P) >> 0U)

#define SEMAG5_OFF 0x228U

#define BM_SEMAG5_SG5LIC (0x01U << 24U)

#define FM_SEMAG5_SG5LS (0xffU << 16U)
#define FV_SEMAG5_SG5LS(v) \
    (((v) << 16U) & FM_SEMAG5_SG5LS)
#define GFV_SEMAG5_SG5LS(v) \
    (((v)&FM_SEMAG5_SG5LS) >> 16U)

#define BM_SEMAG5_IESG5LF (0x01U << 8U)

#define BM_SEMAG5_SG5C (0x01U << 0U)

#define SEMAG5PC_OFF 0x22cU

#define BM_SEMAG5PC_SG5PL (0x01U << 8U)

#define FM_SEMAG5PC_SG5P (0xffU << 0U)
#define FV_SEMAG5PC_SG5P(v) \
    (((v) << 0U) & FM_SEMAG5PC_SG5P)
#define GFV_SEMAG5PC_SG5P(v) \
    (((v)&FM_SEMAG5PC_SG5P) >> 0U)

#define SEMAG6_OFF 0x230U

#define BM_SEMAG6_SG6LIC (0x01U << 24U)

#define FM_SEMAG6_SG6LS (0xffU << 16U)
#define FV_SEMAG6_SG6LS(v) \
    (((v) << 16U) & FM_SEMAG6_SG6LS)
#define GFV_SEMAG6_SG6LS(v) \
    (((v)&FM_SEMAG6_SG6LS) >> 16U)

#define BM_SEMAG6_IESG6LF (0x01U << 8U)

#define BM_SEMAG6_SG6C (0x01U << 0U)

#define SEMAG6PC_OFF 0x234U

#define BM_SEMAG6PC_SG6PL (0x01U << 8U)

#define FM_SEMAG6PC_SG6P (0xffU << 0U)
#define FV_SEMAG6PC_SG6P(v) \
    (((v) << 0U) & FM_SEMAG6PC_SG6P)
#define GFV_SEMAG6PC_SG6P(v) \
    (((v)&FM_SEMAG6PC_SG6P) >> 0U)

#define SEMAG7_OFF 0x238U

#define BM_SEMAG7_SG7LIC (0x01U << 24U)

#define FM_SEMAG7_SG7LS (0xffU << 16U)
#define FV_SEMAG7_SG7LS(v) \
    (((v) << 16U) & FM_SEMAG7_SG7LS)
#define GFV_SEMAG7_SG7LS(v) \
    (((v)&FM_SEMAG7_SG7LS) >> 16U)

#define BM_SEMAG7_IESG7LF (0x01U << 8U)

#define BM_SEMAG7_SG7C (0x01U << 0U)

#define SEMAG7PC_OFF 0x23cU

#define BM_SEMAG7PC_SG7PL (0x01U << 8U)

#define FM_SEMAG7PC_SG7P (0xffU << 0U)
#define FV_SEMAG7PC_SG7P(v) \
    (((v) << 0U) & FM_SEMAG7PC_SG7P)
#define GFV_SEMAG7PC_SG7P(v) \
    (((v)&FM_SEMAG7PC_SG7P) >> 0U)

#define SEMAG8_OFF 0x240U

#define BM_SEMAG8_SG8LIC (0x01U << 24U)

#define FM_SEMAG8_SG8LS (0xffU << 16U)
#define FV_SEMAG8_SG8LS(v) \
    (((v) << 16U) & FM_SEMAG8_SG8LS)
#define GFV_SEMAG8_SG8LS(v) \
    (((v)&FM_SEMAG8_SG8LS) >> 16U)

#define BM_SEMAG8_IESG8LF (0x01U << 8U)

#define BM_SEMAG8_SG8C (0x01U << 0U)

#define SEMAG8PC_OFF 0x244U

#define BM_SEMAG8PC_SG8PL (0x01U << 8U)

#define FM_SEMAG8PC_SG8P (0xffU << 0U)
#define FV_SEMAG8PC_SG8P(v) \
    (((v) << 0U) & FM_SEMAG8PC_SG8P)
#define GFV_SEMAG8PC_SG8P(v) \
    (((v)&FM_SEMAG8PC_SG8P) >> 0U)

#define SEMAG9_OFF 0x248U

#define BM_SEMAG9_SG9LIC (0x01U << 24U)

#define FM_SEMAG9_SG9LS (0xffU << 16U)
#define FV_SEMAG9_SG9LS(v) \
    (((v) << 16U) & FM_SEMAG9_SG9LS)
#define GFV_SEMAG9_SG9LS(v) \
    (((v)&FM_SEMAG9_SG9LS) >> 16U)

#define BM_SEMAG9_IESG9LF (0x01U << 8U)

#define BM_SEMAG9_SG9C (0x01U << 0U)

#define SEMAG9PC_OFF 0x24cU

#define BM_SEMAG9PC_SG9PL (0x01U << 8U)

#define FM_SEMAG9PC_SG9P (0xffU << 0U)
#define FV_SEMAG9PC_SG9P(v) \
    (((v) << 0U) & FM_SEMAG9PC_SG9P)
#define GFV_SEMAG9PC_SG9P(v) \
    (((v)&FM_SEMAG9PC_SG9P) >> 0U)

#define SEMAG10_OFF 0x250U

#define BM_SEMAG10_SG10LIC (0x01U << 24U)

#define FM_SEMAG10_SG10LS (0xffU << 16U)
#define FV_SEMAG10_SG10LS(v) \
    (((v) << 16U) & FM_SEMAG10_SG10LS)
#define GFV_SEMAG10_SG10LS(v) \
    (((v)&FM_SEMAG10_SG10LS) >> 16U)

#define BM_SEMAG10_IESG10LF (0x01U << 8U)

#define BM_SEMAG10_SG10C (0x01U << 0U)

#define SEMAG10PC_OFF 0x254U

#define BM_SEMAG10PC_SG10PL (0x01U << 8U)

#define FM_SEMAG10PC_SG10P (0xffU << 0U)
#define FV_SEMAG10PC_SG10P(v) \
    (((v) << 0U) & FM_SEMAG10PC_SG10P)
#define GFV_SEMAG10PC_SG10P(v) \
    (((v)&FM_SEMAG10PC_SG10P) >> 0U)

#define SEMAG11_OFF 0x258U

#define BM_SEMAG11_SG11LIC (0x01U << 24U)

#define FM_SEMAG11_SG11LS (0xffU << 16U)
#define FV_SEMAG11_SG11LS(v) \
    (((v) << 16U) & FM_SEMAG11_SG11LS)
#define GFV_SEMAG11_SG11LS(v) \
    (((v)&FM_SEMAG11_SG11LS) >> 16U)

#define BM_SEMAG11_IESG11LF (0x01U << 8U)

#define BM_SEMAG11_SG11C (0x01U << 0U)

#define SEMAG11PC_OFF 0x25cU

#define BM_SEMAG11PC_SG11PL (0x01U << 8U)

#define FM_SEMAG11PC_SG11P (0xffU << 0U)
#define FV_SEMAG11PC_SG11P(v) \
    (((v) << 0U) & FM_SEMAG11PC_SG11P)
#define GFV_SEMAG11PC_SG11P(v) \
    (((v)&FM_SEMAG11PC_SG11P) >> 0U)

#define SEMAG12_OFF 0x260U

#define BM_SEMAG12_SG12LIC (0x01U << 24U)

#define FM_SEMAG12_SG12LS (0xffU << 16U)
#define FV_SEMAG12_SG12LS(v) \
    (((v) << 16U) & FM_SEMAG12_SG12LS)
#define GFV_SEMAG12_SG12LS(v) \
    (((v)&FM_SEMAG12_SG12LS) >> 16U)

#define BM_SEMAG12_IESG12LF (0x01U << 8U)

#define BM_SEMAG12_SG12C (0x01U << 0U)

#define SEMAG12PC_OFF 0x264U

#define BM_SEMAG12PC_SG12PL (0x01U << 8U)

#define FM_SEMAG12PC_SG12P (0xffU << 0U)
#define FV_SEMAG12PC_SG12P(v) \
    (((v) << 0U) & FM_SEMAG12PC_SG12P)
#define GFV_SEMAG12PC_SG12P(v) \
    (((v)&FM_SEMAG12PC_SG12P) >> 0U)

#define SEMAG13_OFF 0x268U

#define BM_SEMAG13_SG13LIC (0x01U << 24U)

#define FM_SEMAG13_SG13LS (0xffU << 16U)
#define FV_SEMAG13_SG13LS(v) \
    (((v) << 16U) & FM_SEMAG13_SG13LS)
#define GFV_SEMAG13_SG13LS(v) \
    (((v)&FM_SEMAG13_SG13LS) >> 16U)

#define BM_SEMAG13_IESG13LF (0x01U << 8U)

#define BM_SEMAG13_SG13C (0x01U << 0U)

#define SEMAG13PC_OFF 0x26cU

#define BM_SEMAG13PC_SG13PL (0x01U << 8U)

#define FM_SEMAG13PC_SG13P (0xffU << 0U)
#define FV_SEMAG13PC_SG13P(v) \
    (((v) << 0U) & FM_SEMAG13PC_SG13P)
#define GFV_SEMAG13PC_SG13P(v) \
    (((v)&FM_SEMAG13PC_SG13P) >> 0U)

#define SEMAG14_OFF 0x270U

#define BM_SEMAG14_SG14LIC (0x01U << 24U)

#define FM_SEMAG14_SG14LS (0xffU << 16U)
#define FV_SEMAG14_SG14LS(v) \
    (((v) << 16U) & FM_SEMAG14_SG14LS)
#define GFV_SEMAG14_SG14LS(v) \
    (((v)&FM_SEMAG14_SG14LS) >> 16U)

#define BM_SEMAG14_IESG14LF (0x01U << 8U)

#define BM_SEMAG14_SG14C (0x01U << 0U)

#define SEMAG14PC_OFF 0x274U

#define BM_SEMAG14PC_SG14PL (0x01U << 8U)

#define FM_SEMAG14PC_SG14P (0xffU << 0U)
#define FV_SEMAG14PC_SG14P(v) \
    (((v) << 0U) & FM_SEMAG14PC_SG14P)
#define GFV_SEMAG14PC_SG14P(v) \
    (((v)&FM_SEMAG14PC_SG14P) >> 0U)

#define SEMAG15_OFF 0x278U

#define BM_SEMAG15_SG15LIC (0x01U << 24U)

#define FM_SEMAG15_SG15LS (0xffU << 16U)
#define FV_SEMAG15_SG15LS(v) \
    (((v) << 16U) & FM_SEMAG15_SG15LS)
#define GFV_SEMAG15_SG15LS(v) \
    (((v)&FM_SEMAG15_SG15LS) >> 16U)

#define BM_SEMAG15_IESG15LF (0x01U << 8U)

#define BM_SEMAG15_SG15C (0x01U << 0U)

#define SEMAG15PC_OFF 0x27cU

#define BM_SEMAG15PC_SG15PL (0x01U << 8U)

#define FM_SEMAG15PC_SG15P (0xffU << 0U)
#define FV_SEMAG15PC_SG15P(v) \
    (((v) << 0U) & FM_SEMAG15PC_SG15P)
#define GFV_SEMAG15PC_SG15P(v) \
    (((v)&FM_SEMAG15PC_SG15P) >> 0U)

#define SEMAG16_OFF 0x280U

#define BM_SEMAG16_SG16LIC (0x01U << 24U)

#define FM_SEMAG16_SG16LS (0xffU << 16U)
#define FV_SEMAG16_SG16LS(v) \
    (((v) << 16U) & FM_SEMAG16_SG16LS)
#define GFV_SEMAG16_SG16LS(v) \
    (((v)&FM_SEMAG16_SG16LS) >> 16U)

#define BM_SEMAG16_IESG16LF (0x01U << 8U)

#define BM_SEMAG16_SG16C (0x01U << 0U)

#define SEMAG16PC_OFF 0x284U

#define BM_SEMAG16PC_SG16PL (0x01U << 8U)

#define FM_SEMAG16PC_SG16P (0xffU << 0U)
#define FV_SEMAG16PC_SG16P(v) \
    (((v) << 0U) & FM_SEMAG16PC_SG16P)
#define GFV_SEMAG16PC_SG16P(v) \
    (((v)&FM_SEMAG16PC_SG16P) >> 0U)

#define SEMAG17_OFF 0x288U

#define BM_SEMAG17_SG17LIC (0x01U << 24U)

#define FM_SEMAG17_SG17LS (0xffU << 16U)
#define FV_SEMAG17_SG17LS(v) \
    (((v) << 16U) & FM_SEMAG17_SG17LS)
#define GFV_SEMAG17_SG17LS(v) \
    (((v)&FM_SEMAG17_SG17LS) >> 16U)

#define BM_SEMAG17_IESG17LF (0x01U << 8U)

#define BM_SEMAG17_SG17C (0x01U << 0U)

#define SEMAG17PC_OFF 0x28cU

#define BM_SEMAG17PC_SG17PL (0x01U << 8U)

#define FM_SEMAG17PC_SG17P (0xffU << 0U)
#define FV_SEMAG17PC_SG17P(v) \
    (((v) << 0U) & FM_SEMAG17PC_SG17P)
#define GFV_SEMAG17PC_SG17P(v) \
    (((v)&FM_SEMAG17PC_SG17P) >> 0U)

#define SEMAG18_OFF 0x290U

#define BM_SEMAG18_SG18LIC (0x01U << 24U)

#define FM_SEMAG18_SG18LS (0xffU << 16U)
#define FV_SEMAG18_SG18LS(v) \
    (((v) << 16U) & FM_SEMAG18_SG18LS)
#define GFV_SEMAG18_SG18LS(v) \
    (((v)&FM_SEMAG18_SG18LS) >> 16U)

#define BM_SEMAG18_IESG18LF (0x01U << 8U)

#define BM_SEMAG18_SG18C (0x01U << 0U)

#define SEMAG18PC_OFF 0x294U

#define BM_SEMAG18PC_SG18PL (0x01U << 8U)

#define FM_SEMAG18PC_SG18P (0xffU << 0U)
#define FV_SEMAG18PC_SG18P(v) \
    (((v) << 0U) & FM_SEMAG18PC_SG18P)
#define GFV_SEMAG18PC_SG18P(v) \
    (((v)&FM_SEMAG18PC_SG18P) >> 0U)

#define SEMAG19_OFF 0x298U

#define BM_SEMAG19_SG19LIC (0x01U << 24U)

#define FM_SEMAG19_SG19LS (0xffU << 16U)
#define FV_SEMAG19_SG19LS(v) \
    (((v) << 16U) & FM_SEMAG19_SG19LS)
#define GFV_SEMAG19_SG19LS(v) \
    (((v)&FM_SEMAG19_SG19LS) >> 16U)

#define BM_SEMAG19_IESG19LF (0x01U << 8U)

#define BM_SEMAG19_SG19C (0x01U << 0U)

#define SEMAG19PC_OFF 0x29cU

#define BM_SEMAG19PC_SG19PL (0x01U << 8U)

#define FM_SEMAG19PC_SG19P (0xffU << 0U)
#define FV_SEMAG19PC_SG19P(v) \
    (((v) << 0U) & FM_SEMAG19PC_SG19P)
#define GFV_SEMAG19PC_SG19P(v) \
    (((v)&FM_SEMAG19PC_SG19P) >> 0U)

#define SEMAG20_OFF 0x2a0U

#define BM_SEMAG20_SG20LIC (0x01U << 24U)

#define FM_SEMAG20_SG20LS (0xffU << 16U)
#define FV_SEMAG20_SG20LS(v) \
    (((v) << 16U) & FM_SEMAG20_SG20LS)
#define GFV_SEMAG20_SG20LS(v) \
    (((v)&FM_SEMAG20_SG20LS) >> 16U)

#define BM_SEMAG20_IESG20LF (0x01U << 8U)

#define BM_SEMAG20_SG20C (0x01U << 0U)

#define SEMAG20PC_OFF 0x2a4U

#define BM_SEMAG20PC_SG20PL (0x01U << 8U)

#define FM_SEMAG20PC_SG20P (0xffU << 0U)
#define FV_SEMAG20PC_SG20P(v) \
    (((v) << 0U) & FM_SEMAG20PC_SG20P)
#define GFV_SEMAG20PC_SG20P(v) \
    (((v)&FM_SEMAG20PC_SG20P) >> 0U)

#define SEMAG21_OFF 0x2a8U

#define BM_SEMAG21_SG21LIC (0x01U << 24U)

#define FM_SEMAG21_SG21LS (0xffU << 16U)
#define FV_SEMAG21_SG21LS(v) \
    (((v) << 16U) & FM_SEMAG21_SG21LS)
#define GFV_SEMAG21_SG21LS(v) \
    (((v)&FM_SEMAG21_SG21LS) >> 16U)

#define BM_SEMAG21_IESG21LF (0x01U << 8U)

#define BM_SEMAG21_SG21C (0x01U << 0U)

#define SEMAG21PC_OFF 0x2acU

#define BM_SEMAG21PC_SG21PL (0x01U << 8U)

#define FM_SEMAG21PC_SG21P (0xffU << 0U)
#define FV_SEMAG21PC_SG21P(v) \
    (((v) << 0U) & FM_SEMAG21PC_SG21P)
#define GFV_SEMAG21PC_SG21P(v) \
    (((v)&FM_SEMAG21PC_SG21P) >> 0U)

#define SEMAG22_OFF 0x2b0U

#define BM_SEMAG22_SG22LIC (0x01U << 24U)

#define FM_SEMAG22_SG22LS (0xffU << 16U)
#define FV_SEMAG22_SG22LS(v) \
    (((v) << 16U) & FM_SEMAG22_SG22LS)
#define GFV_SEMAG22_SG22LS(v) \
    (((v)&FM_SEMAG22_SG22LS) >> 16U)

#define BM_SEMAG22_IESG22LF (0x01U << 8U)

#define BM_SEMAG22_SG22C (0x01U << 0U)

#define SEMAG22PC_OFF 0x2b4U

#define BM_SEMAG22PC_SG22PL (0x01U << 8U)

#define FM_SEMAG22PC_SG22P (0xffU << 0U)
#define FV_SEMAG22PC_SG22P(v) \
    (((v) << 0U) & FM_SEMAG22PC_SG22P)
#define GFV_SEMAG22PC_SG22P(v) \
    (((v)&FM_SEMAG22PC_SG22P) >> 0U)

#define SEMAG23_OFF 0x2b8U

#define BM_SEMAG23_SG23LIC (0x01U << 24U)

#define FM_SEMAG23_SG23LS (0xffU << 16U)
#define FV_SEMAG23_SG23LS(v) \
    (((v) << 16U) & FM_SEMAG23_SG23LS)
#define GFV_SEMAG23_SG23LS(v) \
    (((v)&FM_SEMAG23_SG23LS) >> 16U)

#define BM_SEMAG23_IESG23LF (0x01U << 8U)

#define BM_SEMAG23_SG23C (0x01U << 0U)

#define SEMAG23PC_OFF 0x2bcU

#define BM_SEMAG23PC_SG23PL (0x01U << 8U)

#define FM_SEMAG23PC_SG23P (0xffU << 0U)
#define FV_SEMAG23PC_SG23P(v) \
    (((v) << 0U) & FM_SEMAG23PC_SG23P)
#define GFV_SEMAG23PC_SG23P(v) \
    (((v)&FM_SEMAG23PC_SG23P) >> 0U)

#define SEMAG24_OFF 0x2c0U

#define BM_SEMAG24_SG24LIC (0x01U << 24U)

#define FM_SEMAG24_SG24LS (0xffU << 16U)
#define FV_SEMAG24_SG24LS(v) \
    (((v) << 16U) & FM_SEMAG24_SG24LS)
#define GFV_SEMAG24_SG24LS(v) \
    (((v)&FM_SEMAG24_SG24LS) >> 16U)

#define BM_SEMAG24_IESG24LF (0x01U << 8U)

#define BM_SEMAG24_SG24C (0x01U << 0U)

#define SEMAG24PC_OFF 0x2c4U

#define BM_SEMAG24PC_SG24PL (0x01U << 8U)

#define FM_SEMAG24PC_SG24P (0xffU << 0U)
#define FV_SEMAG24PC_SG24P(v) \
    (((v) << 0U) & FM_SEMAG24PC_SG24P)
#define GFV_SEMAG24PC_SG24P(v) \
    (((v)&FM_SEMAG24PC_SG24P) >> 0U)

#define SEMAG25_OFF 0x2c8U

#define BM_SEMAG25_SG25LIC (0x01U << 24U)

#define FM_SEMAG25_SG25LS (0xffU << 16U)
#define FV_SEMAG25_SG25LS(v) \
    (((v) << 16U) & FM_SEMAG25_SG25LS)
#define GFV_SEMAG25_SG25LS(v) \
    (((v)&FM_SEMAG25_SG25LS) >> 16U)

#define BM_SEMAG25_IESG25LF (0x01U << 8U)

#define BM_SEMAG25_SG25C (0x01U << 0U)

#define SEMAG25PC_OFF 0x2ccU

#define BM_SEMAG25PC_SG25PL (0x01U << 8U)

#define FM_SEMAG25PC_SG25P (0xffU << 0U)
#define FV_SEMAG25PC_SG25P(v) \
    (((v) << 0U) & FM_SEMAG25PC_SG25P)
#define GFV_SEMAG25PC_SG25P(v) \
    (((v)&FM_SEMAG25PC_SG25P) >> 0U)

#define SEMAG26_OFF 0x2d0U

#define BM_SEMAG26_SG26LIC (0x01U << 24U)

#define FM_SEMAG26_SG26LS (0xffU << 16U)
#define FV_SEMAG26_SG26LS(v) \
    (((v) << 16U) & FM_SEMAG26_SG26LS)
#define GFV_SEMAG26_SG26LS(v) \
    (((v)&FM_SEMAG26_SG26LS) >> 16U)

#define BM_SEMAG26_IESG26LF (0x01U << 8U)

#define BM_SEMAG26_SG26C (0x01U << 0U)

#define SEMAG26PC_OFF 0x2d4U

#define BM_SEMAG26PC_SG26PL (0x01U << 8U)

#define FM_SEMAG26PC_SG26P (0xffU << 0U)
#define FV_SEMAG26PC_SG26P(v) \
    (((v) << 0U) & FM_SEMAG26PC_SG26P)
#define GFV_SEMAG26PC_SG26P(v) \
    (((v)&FM_SEMAG26PC_SG26P) >> 0U)

#define SEMAG27_OFF 0x2d8U

#define BM_SEMAG27_SG27LIC (0x01U << 24U)

#define FM_SEMAG27_SG27LS (0xffU << 16U)
#define FV_SEMAG27_SG27LS(v) \
    (((v) << 16U) & FM_SEMAG27_SG27LS)
#define GFV_SEMAG27_SG27LS(v) \
    (((v)&FM_SEMAG27_SG27LS) >> 16U)

#define BM_SEMAG27_IESG27LF (0x01U << 8U)

#define BM_SEMAG27_SG27C (0x01U << 0U)

#define SEMAG27PC_OFF 0x2dcU

#define BM_SEMAG27PC_SG27PL (0x01U << 8U)

#define FM_SEMAG27PC_SG27P (0xffU << 0U)
#define FV_SEMAG27PC_SG27P(v) \
    (((v) << 0U) & FM_SEMAG27PC_SG27P)
#define GFV_SEMAG27PC_SG27P(v) \
    (((v)&FM_SEMAG27PC_SG27P) >> 0U)

#define SEMAG28_OFF 0x2e0U

#define BM_SEMAG28_SG28LIC (0x01U << 24U)

#define FM_SEMAG28_SG28LS (0xffU << 16U)
#define FV_SEMAG28_SG28LS(v) \
    (((v) << 16U) & FM_SEMAG28_SG28LS)
#define GFV_SEMAG28_SG28LS(v) \
    (((v)&FM_SEMAG28_SG28LS) >> 16U)

#define BM_SEMAG28_IESG28LF (0x01U << 8U)

#define BM_SEMAG28_SG28C (0x01U << 0U)

#define SEMAG28PC_OFF 0x2e4U

#define BM_SEMAG28PC_SG28PL (0x01U << 8U)

#define FM_SEMAG28PC_SG28P (0xffU << 0U)
#define FV_SEMAG28PC_SG28P(v) \
    (((v) << 0U) & FM_SEMAG28PC_SG28P)
#define GFV_SEMAG28PC_SG28P(v) \
    (((v)&FM_SEMAG28PC_SG28P) >> 0U)

#define SEMAG29_OFF 0x2e8U

#define BM_SEMAG29_SG29LIC (0x01U << 24U)

#define FM_SEMAG29_SG29LS (0xffU << 16U)
#define FV_SEMAG29_SG29LS(v) \
    (((v) << 16U) & FM_SEMAG29_SG29LS)
#define GFV_SEMAG29_SG29LS(v) \
    (((v)&FM_SEMAG29_SG29LS) >> 16U)

#define BM_SEMAG29_IESG29LF (0x01U << 8U)

#define BM_SEMAG29_SG29C (0x01U << 0U)

#define SEMAG29PC_OFF 0x2ecU

#define BM_SEMAG29PC_SG29PL (0x01U << 8U)

#define FM_SEMAG29PC_SG29P (0xffU << 0U)
#define FV_SEMAG29PC_SG29P(v) \
    (((v) << 0U) & FM_SEMAG29PC_SG29P)
#define GFV_SEMAG29PC_SG29P(v) \
    (((v)&FM_SEMAG29PC_SG29P) >> 0U)

#define SEMAG30_OFF 0x2f0U

#define BM_SEMAG30_SG30LIC (0x01U << 24U)

#define FM_SEMAG30_SG30LS (0xffU << 16U)
#define FV_SEMAG30_SG30LS(v) \
    (((v) << 16U) & FM_SEMAG30_SG30LS)
#define GFV_SEMAG30_SG30LS(v) \
    (((v)&FM_SEMAG30_SG30LS) >> 16U)

#define BM_SEMAG30_IESG30LF (0x01U << 8U)

#define BM_SEMAG30_SG30C (0x01U << 0U)

#define SEMAG30PC_OFF 0x2f4U

#define BM_SEMAG30PC_SG30PL (0x01U << 8U)

#define FM_SEMAG30PC_SG30P (0xffU << 0U)
#define FV_SEMAG30PC_SG30P(v) \
    (((v) << 0U) & FM_SEMAG30PC_SG30P)
#define GFV_SEMAG30PC_SG30P(v) \
    (((v)&FM_SEMAG30PC_SG30P) >> 0U)

#define SEMAG31_OFF 0x2f8U

#define BM_SEMAG31_SG31LIC (0x01U << 24U)

#define FM_SEMAG31_SG31LS (0xffU << 16U)
#define FV_SEMAG31_SG31LS(v) \
    (((v) << 16U) & FM_SEMAG31_SG31LS)
#define GFV_SEMAG31_SG31LS(v) \
    (((v)&FM_SEMAG31_SG31LS) >> 16U)

#define BM_SEMAG31_IESG31LF (0x01U << 8U)

#define BM_SEMAG31_SG31C (0x01U << 0U)

#define SEMAG31PC_OFF 0x2fcU

#define BM_SEMAG31PC_SG31PL (0x01U << 8U)

#define FM_SEMAG31PC_SG31P (0xffU << 0U)
#define FV_SEMAG31PC_SG31P(v) \
    (((v) << 0U) & FM_SEMAG31PC_SG31P)
#define GFV_SEMAG31PC_SG31P(v) \
    (((v)&FM_SEMAG31PC_SG31P) >> 0U)

#define SGR_OFF 0x400U

#define BM_SGR_GSGREL (0x01U << 25U)

#define BM_SGR_GSGRE (0x01U << 24U)

#define FM_SGR_GSGR (0xffU << 16U)
#define FV_SGR_GSGR(v) \
    (((v) << 16U) & FM_SGR_GSGR)
#define GFV_SGR_GSGR(v) \
    (((v)&FM_SGR_GSGR) >> 16U)

#define BM_SGR_SGR (0x01U << 0U)

#define SGI0_OFF 0x404U

#define FM_SGI0_SGI0 (0xffffffffU << 0U)
#define FV_SGI0_SGI0(v) \
    (((v) << 0U) & FM_SGI0_SGI0)
#define GFV_SGI0_SGI0(v) \
    (((v)&FM_SGI0_SGI0) >> 0U)

#define CPU0_MASTERID_OFF 0x500U

#define BM_CPU0_MASTERID_CPU0_MASTER_ID3_LOCK (0x01U << 31U)

#define FM_CPU0_MASTERID_CPU0_MASTER_ID3 (0x7fU << 24U)
#define FV_CPU0_MASTERID_CPU0_MASTER_ID3(v) \
    (((v) << 24U) & FM_CPU0_MASTERID_CPU0_MASTER_ID3)
#define GFV_CPU0_MASTERID_CPU0_MASTER_ID3(v) \
    (((v)&FM_CPU0_MASTERID_CPU0_MASTER_ID3) >> 24U)

#define BM_CPU0_MASTERID_CPU0_MASTER_ID2_LOCK (0x01U << 23U)

#define FM_CPU0_MASTERID_CPU0_MASTER_ID2 (0x7fU << 16U)
#define FV_CPU0_MASTERID_CPU0_MASTER_ID2(v) \
    (((v) << 16U) & FM_CPU0_MASTERID_CPU0_MASTER_ID2)
#define GFV_CPU0_MASTERID_CPU0_MASTER_ID2(v) \
    (((v)&FM_CPU0_MASTERID_CPU0_MASTER_ID2) >> 16U)

#define BM_CPU0_MASTERID_CPU0_MASTER_ID1_LOCK (0x01U << 15U)

#define FM_CPU0_MASTERID_CPU0_MASTER_ID1 (0x7fU << 8U)
#define FV_CPU0_MASTERID_CPU0_MASTER_ID1(v) \
    (((v) << 8U) & FM_CPU0_MASTERID_CPU0_MASTER_ID1)
#define GFV_CPU0_MASTERID_CPU0_MASTER_ID1(v) \
    (((v)&FM_CPU0_MASTERID_CPU0_MASTER_ID1) >> 8U)

#define BM_CPU0_MASTERID_CPU0_MASTER_ID0_LOCK (0x01U << 7U)

#define FM_CPU0_MASTERID_CPU0_MASTER_ID0 (0x7fU << 0U)
#define FV_CPU0_MASTERID_CPU0_MASTER_ID0(v) \
    (((v) << 0U) & FM_CPU0_MASTERID_CPU0_MASTER_ID0)
#define GFV_CPU0_MASTERID_CPU0_MASTER_ID0(v) \
    (((v)&FM_CPU0_MASTERID_CPU0_MASTER_ID0) >> 0U)

#define CPU1_MASTERID_OFF 0x504U

#define BM_CPU1_MASTERID_CPU1_MASTER_ID3_LOCK (0x01U << 31U)

#define FM_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK (0x7fU << 24U)
#define FV_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK(v) \
    (((v) << 24U) & FM_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK)
#define GFV_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK(v) \
    (((v)&FM_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK (0x01U << 23U)

#define FM_CPU1_MASTERID_CPU1_MASTER_ID2 (0x7fU << 16U)
#define FV_CPU1_MASTERID_CPU1_MASTER_ID2(v) \
    (((v) << 16U) & FM_CPU1_MASTERID_CPU1_MASTER_ID2)
#define GFV_CPU1_MASTERID_CPU1_MASTER_ID2(v) \
    (((v)&FM_CPU1_MASTERID_CPU1_MASTER_ID2) >> 16U)

#define BM_CPU1_MASTERID_CPU1_MASTER_ID1_LOCK (0x01U << 15U)

#define FM_CPU1_MASTERID_CPU1_MASTER_ID1 (0x7fU << 8U)
#define FV_CPU1_MASTERID_CPU1_MASTER_ID1(v) \
    (((v) << 8U) & FM_CPU1_MASTERID_CPU1_MASTER_ID1)
#define GFV_CPU1_MASTERID_CPU1_MASTER_ID1(v) \
    (((v)&FM_CPU1_MASTERID_CPU1_MASTER_ID1) >> 8U)

#define BM_CPU1_MASTERID_CPU1_MASTER_ID0_LOCK (0x01U << 7U)

#define FM_CPU1_MASTERID_CPU1_MASTER_ID0 (0x7fU << 0U)
#define FV_CPU1_MASTERID_CPU1_MASTER_ID0(v) \
    (((v) << 0U) & FM_CPU1_MASTERID_CPU1_MASTER_ID0)
#define GFV_CPU1_MASTERID_CPU1_MASTER_ID0(v) \
    (((v)&FM_CPU1_MASTERID_CPU1_MASTER_ID0) >> 0U)

#define CPU2_MASTERID_OFF 0x508U

#define BM_CPU2_MASTERID_CPU2_MASTER_ID3_LOCK (0x01U << 31U)

#define FM_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK (0x7fU << 24U)
#define FV_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK(v) \
    (((v) << 24U) & FM_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK)
#define GFV_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK(v) \
    (((v)&FM_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK (0x01U << 23U)

#define FM_CPU2_MASTERID_CPU2_MASTER_ID2 (0x7fU << 16U)
#define FV_CPU2_MASTERID_CPU2_MASTER_ID2(v) \
    (((v) << 16U) & FM_CPU2_MASTERID_CPU2_MASTER_ID2)
#define GFV_CPU2_MASTERID_CPU2_MASTER_ID2(v) \
    (((v)&FM_CPU2_MASTERID_CPU2_MASTER_ID2) >> 16U)

#define BM_CPU2_MASTERID_CPU2_MASTER_ID1_LOCK (0x01U << 15U)

#define FM_CPU2_MASTERID_CPU2_MASTER_ID1 (0x7fU << 8U)
#define FV_CPU2_MASTERID_CPU2_MASTER_ID1(v) \
    (((v) << 8U) & FM_CPU2_MASTERID_CPU2_MASTER_ID1)
#define GFV_CPU2_MASTERID_CPU2_MASTER_ID1(v) \
    (((v)&FM_CPU2_MASTERID_CPU2_MASTER_ID1) >> 8U)

#define BM_CPU2_MASTERID_CPU2_MASTER_ID0_LOCK (0x01U << 7U)

#define FM_CPU2_MASTERID_CPU2_MASTER_ID0 (0x7fU << 0U)
#define FV_CPU2_MASTERID_CPU2_MASTER_ID0(v) \
    (((v) << 0U) & FM_CPU2_MASTERID_CPU2_MASTER_ID0)
#define GFV_CPU2_MASTERID_CPU2_MASTER_ID0(v) \
    (((v)&FM_CPU2_MASTERID_CPU2_MASTER_ID0) >> 0U)

#define CPU3_MASTERID_OFF 0x50cU

#define BM_CPU3_MASTERID_CPU3_MASTER_ID3_LOCK (0x01U << 31U)

#define FM_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK (0x7fU << 24U)
#define FV_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK(v) \
    (((v) << 24U) & FM_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK)
#define GFV_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK(v) \
    (((v)&FM_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK (0x01U << 23U)

#define FM_CPU3_MASTERID_CPU3_MASTER_ID2 (0x7fU << 16U)
#define FV_CPU3_MASTERID_CPU3_MASTER_ID2(v) \
    (((v) << 16U) & FM_CPU3_MASTERID_CPU3_MASTER_ID2)
#define GFV_CPU3_MASTERID_CPU3_MASTER_ID2(v) \
    (((v)&FM_CPU3_MASTERID_CPU3_MASTER_ID2) >> 16U)

#define BM_CPU3_MASTERID_CPU3_MASTER_ID1_LOCK (0x01U << 15U)

#define FM_CPU3_MASTERID_CPU3_MASTER_ID1 (0x7fU << 8U)
#define FV_CPU3_MASTERID_CPU3_MASTER_ID1(v) \
    (((v) << 8U) & FM_CPU3_MASTERID_CPU3_MASTER_ID1)
#define GFV_CPU3_MASTERID_CPU3_MASTER_ID1(v) \
    (((v)&FM_CPU3_MASTERID_CPU3_MASTER_ID1) >> 8U)

#define BM_CPU3_MASTERID_CPU3_MASTER_ID0_LOCK (0x01U << 7U)

#define FM_CPU3_MASTERID_CPU3_MASTER_ID0 (0x7fU << 0U)
#define FV_CPU3_MASTERID_CPU3_MASTER_ID0(v) \
    (((v) << 0U) & FM_CPU3_MASTERID_CPU3_MASTER_ID0)
#define GFV_CPU3_MASTERID_CPU3_MASTER_ID0(v) \
    (((v)&FM_CPU3_MASTERID_CPU3_MASTER_ID0) >> 0U)

#define CPU4_MASTERID_OFF 0x510U

#define BM_CPU4_MASTERID_CPU4_MASTER_ID3_LOCK (0x01U << 31U)

#define FM_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK (0x7fU << 24U)
#define FV_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK(v) \
    (((v) << 24U) & FM_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK)
#define GFV_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK(v) \
    (((v)&FM_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK (0x01U << 23U)

#define FM_CPU4_MASTERID_CPU4_MASTER_ID2 (0x7fU << 16U)
#define FV_CPU4_MASTERID_CPU4_MASTER_ID2(v) \
    (((v) << 16U) & FM_CPU4_MASTERID_CPU4_MASTER_ID2)
#define GFV_CPU4_MASTERID_CPU4_MASTER_ID2(v) \
    (((v)&FM_CPU4_MASTERID_CPU4_MASTER_ID2) >> 16U)

#define BM_CPU4_MASTERID_CPU4_MASTER_ID1_LOCK (0x01U << 15U)

#define FM_CPU4_MASTERID_CPU4_MASTER_ID1 (0x7fU << 8U)
#define FV_CPU4_MASTERID_CPU4_MASTER_ID1(v) \
    (((v) << 8U) & FM_CPU4_MASTERID_CPU4_MASTER_ID1)
#define GFV_CPU4_MASTERID_CPU4_MASTER_ID1(v) \
    (((v)&FM_CPU4_MASTERID_CPU4_MASTER_ID1) >> 8U)

#define BM_CPU4_MASTERID_CPU4_MASTER_ID0_LOCK (0x01U << 7U)

#define FM_CPU4_MASTERID_CPU4_MASTER_ID0 (0x7fU << 0U)
#define FV_CPU4_MASTERID_CPU4_MASTER_ID0(v) \
    (((v) << 0U) & FM_CPU4_MASTERID_CPU4_MASTER_ID0)
#define GFV_CPU4_MASTERID_CPU4_MASTER_ID0(v) \
    (((v)&FM_CPU4_MASTERID_CPU4_MASTER_ID0) >> 0U)

#define CPU5_MASTERID_OFF 0x514U

#define BM_CPU5_MASTERID_CPU5_MASTER_ID3_LOCK (0x01U << 31U)

#define FM_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK (0x7fU << 24U)
#define FV_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK(v) \
    (((v) << 24U) & FM_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK)
#define GFV_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK(v) \
    (((v)&FM_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK (0x01U << 23U)

#define FM_CPU5_MASTERID_CPU5_MASTER_ID2 (0x7fU << 16U)
#define FV_CPU5_MASTERID_CPU5_MASTER_ID2(v) \
    (((v) << 16U) & FM_CPU5_MASTERID_CPU5_MASTER_ID2)
#define GFV_CPU5_MASTERID_CPU5_MASTER_ID2(v) \
    (((v)&FM_CPU5_MASTERID_CPU5_MASTER_ID2) >> 16U)

#define BM_CPU5_MASTERID_CPU5_MASTER_ID1_LOCK (0x01U << 15U)

#define FM_CPU5_MASTERID_CPU5_MASTER_ID1 (0x7fU << 8U)
#define FV_CPU5_MASTERID_CPU5_MASTER_ID1(v) \
    (((v) << 8U) & FM_CPU5_MASTERID_CPU5_MASTER_ID1)
#define GFV_CPU5_MASTERID_CPU5_MASTER_ID1(v) \
    (((v)&FM_CPU5_MASTERID_CPU5_MASTER_ID1) >> 8U)

#define BM_CPU5_MASTERID_CPU5_MASTER_ID0_LOCK (0x01U << 7U)

#define FM_CPU5_MASTERID_CPU5_MASTER_ID0 (0x7fU << 0U)
#define FV_CPU5_MASTERID_CPU5_MASTER_ID0(v) \
    (((v) << 0U) & FM_CPU5_MASTERID_CPU5_MASTER_ID0)
#define GFV_CPU5_MASTERID_CPU5_MASTER_ID0(v) \
    (((v)&FM_CPU5_MASTERID_CPU5_MASTER_ID0) >> 0U)

#define CPU6_MASTERID_OFF 0x518U

#define BM_CPU6_MASTERID_CPU6_MASTER_ID3_LOCK (0x01U << 31U)

#define FM_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK (0x7fU << 24U)
#define FV_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK(v) \
    (((v) << 24U) & FM_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK)
#define GFV_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK(v) \
    (((v)&FM_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK (0x01U << 23U)

#define FM_CPU6_MASTERID_CPU6_MASTER_ID2 (0x7fU << 16U)
#define FV_CPU6_MASTERID_CPU6_MASTER_ID2(v) \
    (((v) << 16U) & FM_CPU6_MASTERID_CPU6_MASTER_ID2)
#define GFV_CPU6_MASTERID_CPU6_MASTER_ID2(v) \
    (((v)&FM_CPU6_MASTERID_CPU6_MASTER_ID2) >> 16U)

#define BM_CPU6_MASTERID_CPU6_MASTER_ID1_LOCK (0x01U << 15U)

#define FM_CPU6_MASTERID_CPU6_MASTER_ID1 (0x7fU << 8U)
#define FV_CPU6_MASTERID_CPU6_MASTER_ID1(v) \
    (((v) << 8U) & FM_CPU6_MASTERID_CPU6_MASTER_ID1)
#define GFV_CPU6_MASTERID_CPU6_MASTER_ID1(v) \
    (((v)&FM_CPU6_MASTERID_CPU6_MASTER_ID1) >> 8U)

#define BM_CPU6_MASTERID_CPU6_MASTER_ID0_LOCK (0x01U << 7U)

#define FM_CPU6_MASTERID_CPU6_MASTER_ID0 (0x7fU << 0U)
#define FV_CPU6_MASTERID_CPU6_MASTER_ID0(v) \
    (((v) << 0U) & FM_CPU6_MASTERID_CPU6_MASTER_ID0)
#define GFV_CPU6_MASTERID_CPU6_MASTER_ID0(v) \
    (((v)&FM_CPU6_MASTERID_CPU6_MASTER_ID0) >> 0U)

#define CPU7_MASTERID_OFF 0x51cU

#define BM_CPU7_MASTERID_CPU7_MASTER_ID3_LOCK (0x01U << 31U)

#define FM_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK (0x7fU << 24U)
#define FV_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK(v) \
    (((v) << 24U) & FM_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK)
#define GFV_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK(v) \
    (((v)&FM_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK (0x01U << 23U)

#define FM_CPU7_MASTERID_CPU7_MASTER_ID2 (0x7fU << 16U)
#define FV_CPU7_MASTERID_CPU7_MASTER_ID2(v) \
    (((v) << 16U) & FM_CPU7_MASTERID_CPU7_MASTER_ID2)
#define GFV_CPU7_MASTERID_CPU7_MASTER_ID2(v) \
    (((v)&FM_CPU7_MASTERID_CPU7_MASTER_ID2) >> 16U)

#define BM_CPU7_MASTERID_CPU7_MASTER_ID1_LOCK (0x01U << 15U)

#define FM_CPU7_MASTERID_CPU7_MASTER_ID1 (0x7fU << 8U)
#define FV_CPU7_MASTERID_CPU7_MASTER_ID1(v) \
    (((v) << 8U) & FM_CPU7_MASTERID_CPU7_MASTER_ID1)
#define GFV_CPU7_MASTERID_CPU7_MASTER_ID1(v) \
    (((v)&FM_CPU7_MASTERID_CPU7_MASTER_ID1) >> 8U)

#define BM_CPU7_MASTERID_CPU7_MASTER_ID0_LOCK (0x01U << 7U)

#define FM_CPU7_MASTERID_CPU7_MASTER_ID0 (0x7fU << 0U)
#define FV_CPU7_MASTERID_CPU7_MASTER_ID0(v) \
    (((v) << 0U) & FM_CPU7_MASTERID_CPU7_MASTER_ID0)
#define GFV_CPU7_MASTERID_CPU7_MASTER_ID0(v) \
    (((v)&FM_CPU7_MASTERID_CPU7_MASTER_ID0) >> 0U)

#define CPUUSERID_OFF 0x600U

#define ERR_INJ_CTRL_OFF 0x604U

#define BM_ERR_INJ_CTRL_ERR_INJ_EN (0x01U << 8U)

#define FM_ERR_INJ_CTRL_MU_BUF_ERR_INJ_SEL (0x3U << 6U)
#define FV_ERR_INJ_CTRL_MU_BUF_ERR_INJ_SEL(v) \
    (((v) << 6U) & FM_ERR_INJ_CTRL_MU_BUF_ERR_INJ_SEL)
#define GFV_ERR_INJ_CTRL_MU_BUF_ERR_INJ_SEL(v) \
    (((v)&FM_ERR_INJ_CTRL_MU_BUF_ERR_INJ_SEL) >> 6U)

#define BUFFER_ERR_INJ_OFF 0x608U

#define FM_BUFFER_ERR_INJ_RDATA_MASK (0xffffffffU << 0U)
#define FV_BUFFER_ERR_INJ_RDATA_MASK(v) \
    (((v) << 0U) & FM_BUFFER_ERR_INJ_RDATA_MASK)
#define GFV_BUFFER_ERR_INJ_RDATA_MASK(v) \
    (((v)&FM_BUFFER_ERR_INJ_RDATA_MASK) >> 0U)

#define BUF_ECC_ERR_INJ_OFF 0x60cU

#define FM_BUF_ECC_ERR_INJ_RECC_MASK (0x7fU << 0U)
#define FV_BUF_ECC_ERR_INJ_RECC_MASK(v) \
    (((v) << 0U) & FM_BUF_ECC_ERR_INJ_RECC_MASK)
#define GFV_BUF_ECC_ERR_INJ_RECC_MASK(v) \
    (((v)&FM_BUF_ECC_ERR_INJ_RECC_MASK) >> 0U)

#define HWDATA_ERR_INJ_OFF 0x610U

#define FM_HWDATA_ERR_INJ_HWATA_MASK (0xffffffffU << 0U)
#define FV_HWDATA_ERR_INJ_HWATA_MASK(v) \
    (((v) << 0U) & FM_HWDATA_ERR_INJ_HWATA_MASK)
#define GFV_HWDATA_ERR_INJ_HWATA_MASK(v) \
    (((v)&FM_HWDATA_ERR_INJ_HWATA_MASK) >> 0U)

#define HWDATACODE_ERR_INJ_OFF 0x614U

#define FM_HWDATACODE_ERR_INJ_HWDATACODE_MASK (0x7fU << 0U)
#define FV_HWDATACODE_ERR_INJ_HWDATACODE_MASK(v) \
    (((v) << 0U) & FM_HWDATACODE_ERR_INJ_HWDATACODE_MASK)
#define GFV_HWDATACODE_ERR_INJ_HWDATACODE_MASK(v) \
    (((v)&FM_HWDATACODE_ERR_INJ_HWDATACODE_MASK) >> 0U)

#define CPU_RST_STATUS_OFF 0x620U

#define FM_CPU_RST_STATUS_STAT_CLR (0x1fU << 8U)
#define FV_CPU_RST_STATUS_STAT_CLR(v) \
    (((v) << 8U) & FM_CPU_RST_STATUS_STAT_CLR)
#define GFV_CPU_RST_STATUS_STAT_CLR(v) \
    (((v)&FM_CPU_RST_STATUS_STAT_CLR) >> 8U)

#define FM_CPU_RST_STATUS_CPU_RST_STATUS (0x1fU << 0U)
#define FV_CPU_RST_STATUS_CPU_RST_STATUS(v) \
    (((v) << 0U) & FM_CPU_RST_STATUS_CPU_RST_STATUS)
#define GFV_CPU_RST_STATUS_CPU_RST_STATUS(v) \
    (((v)&FM_CPU_RST_STATUS_CPU_RST_STATUS) >> 0U)

#define INTEN_OFF 0x7f0U

#define BM_INTEN_INSIG_UNCERR (0x01U << 12U)

#define BM_INTEN_AHB_HCTL2_UNCERR (0x01U << 11U)

#define INTCLR_OFF 0x7f4U

#define BM_INTCLR_INSIG_UNCERR (0x01U << 12U)

#define BM_INTCLR_AHB_HCTL2_UNCERR (0x01U << 11U)

#define INTSTAT_OFF 0x7f8U

#define BM_INTSTAT_INSIG_UNCERR (0x01U << 12U)

#define BM_INTSTAT_AHB_HCTL2_UNCERR (0x01U << 11U)

#define TX_BUFFER_OFF 0x1000U

#define RX_CPU0_BUFFER_OFF 0x2000U

#define RX_CPU1_BUFFER_OFF 0x3000U

#define RX_CPU2_BUFFER_OFF 0x4000U

#define RX_CPU3_BUFFER_OFF 0x5000U

#define RX_CPU4_BUFFER_OFF 0x6000U

#define RX_CPU5_BUFFER_OFF 0x7000U

#define RX_CPU6_BUFFER_OFF 0x8000U

#define RX_CPU7_BUFFER_OFF 0x9000U

typedef struct
{
    volatile uint32 tmh0;           /* offset: 0x0 */
    volatile uint32 tmh1;           /* offset: 0x4 */
    volatile uint32 tmh2;           /* offset: 0x8 */
    volatile uint32 tmc0;           /* offset: 0xc */
    volatile uint32 tmc1;           /* offset: 0x10 */
    volatile uint32 tmc2;           /* offset: 0x14 */
    volatile uint32 tmc3;           /* offset: 0x18 */
    volatile uint32 tms;            /* offset: 0x1c */
    volatile uint32 tpwes;          /* offset: 0x20 */
    volatile uint32 rmc;            /* offset: 0x24 */
    volatile uint32 rwc;            /* offset: 0x28 */
    volatile uint32 cpu0_msg0_rmh0; /* offset: 0x2c */
    volatile uint32 cpu0_msg0_rmh1; /* offset: 0x30 */
    volatile uint32 cpu0_msg0_rmh2; /* offset: 0x34 */
    volatile uint32 cpu0_msg1_rmh0; /* offset: 0x38 */
    volatile uint32 cpu0_msg1_rmh1; /* offset: 0x3c */
    volatile uint32 cpu0_msg1_rmh2; /* offset: 0x40 */
    volatile uint32 cpu0_msg2_rmh0; /* offset: 0x44 */
    volatile uint32 cpu0_msg2_rmh1; /* offset: 0x48 */
    volatile uint32 cpu0_msg2_rmh2; /* offset: 0x4c */
    volatile uint32 cpu0_msg3_rmh0; /* offset: 0x50 */
    volatile uint32 cpu0_msg3_rmh1; /* offset: 0x54 */
    volatile uint32 cpu0_msg3_rmh2; /* offset: 0x58 */
    volatile uint32 cpu1_msg0_rmh0; /* offset: 0x5c */
    volatile uint32 cpu1_msg0_rmh1; /* offset: 0x60 */
    volatile uint32 cpu1_msg0_rmh2; /* offset: 0x64 */
    volatile uint32 cpu1_msg1_rmh0; /* offset: 0x68 */
    volatile uint32 cpu1_msg1_rmh1; /* offset: 0x6c */
    volatile uint32 cpu1_msg1_rmh2; /* offset: 0x70 */
    volatile uint32 cpu1_msg2_rmh0; /* offset: 0x74 */
    volatile uint32 cpu1_msg2_rmh1; /* offset: 0x78 */
    volatile uint32 cpu1_msg2_rmh2; /* offset: 0x7c */
    volatile uint32 cpu1_msg3_rmh0; /* offset: 0x80 */
    volatile uint32 cpu1_msg3_rmh1; /* offset: 0x84 */
    volatile uint32 cpu1_msg3_rmh2; /* offset: 0x88 */
    volatile uint32 cpu2_msg0_rmh0; /* offset: 0x8c */
    volatile uint32 cpu2_msg0_rmh1; /* offset: 0x90 */
    volatile uint32 cpu2_msg0_rmh2; /* offset: 0x94 */
    volatile uint32 cpu2_msg1_rmh0; /* offset: 0x98 */
    volatile uint32 cpu2_msg1_rmh1; /* offset: 0x9c */
    volatile uint32 cpu2_msg1_rmh2; /* offset: 0xa0 */
    volatile uint32 cpu2_msg2_rmh0; /* offset: 0xa4 */
    volatile uint32 cpu2_msg2_rmh1; /* offset: 0xa8 */
    volatile uint32 cpu2_msg2_rmh2; /* offset: 0xac */
    volatile uint32 cpu2_msg3_rmh0; /* offset: 0xb0 */
    volatile uint32 cpu2_msg3_rmh1; /* offset: 0xb4 */
    volatile uint32 cpu2_msg3_rmh2; /* offset: 0xb8 */
    volatile uint32 cpu3_msg0_rmh0; /* offset: 0xbc */
    volatile uint32 cpu3_msg0_rmh1; /* offset: 0xc0 */
    volatile uint32 cpu3_msg0_rmh2; /* offset: 0xc4 */
    volatile uint32 cpu3_msg1_rmh0; /* offset: 0xc8 */
    volatile uint32 cpu3_msg1_rmh1; /* offset: 0xcc */
    volatile uint32 cpu3_msg1_rmh2; /* offset: 0xd0 */
    volatile uint32 cpu3_msg2_rmh0; /* offset: 0xd4 */
    volatile uint32 cpu3_msg2_rmh1; /* offset: 0xd8 */
    volatile uint32 cpu3_msg2_rmh2; /* offset: 0xdc */
    volatile uint32 cpu3_msg3_rmh0; /* offset: 0xe0 */
    volatile uint32 cpu3_msg3_rmh1; /* offset: 0xe4 */
    volatile uint32 cpu3_msg3_rmh2; /* offset: 0xe8 */
    volatile uint32 cpu4_msg0_rmh0; /* offset: 0xec */
    volatile uint32 cpu4_msg0_rmh1; /* offset: 0xf0 */
    volatile uint32 cpu4_msg0_rmh2; /* offset: 0xf4 */
    volatile uint32 cpu4_msg1_rmh0; /* offset: 0xf8 */
    volatile uint32 cpu4_msg1_rmh1; /* offset: 0xfc */
    volatile uint32 cpu4_msg1_rmh2; /* offset: 0x100 */
    volatile uint32 cpu4_msg2_rmh0; /* offset: 0x104 */
    volatile uint32 cpu4_msg2_rmh1; /* offset: 0x108 */
    volatile uint32 cpu4_msg2_rmh2; /* offset: 0x10c */
    volatile uint32 cpu4_msg3_rmh0; /* offset: 0x110 */
    volatile uint32 cpu4_msg3_rmh1; /* offset: 0x114 */
    volatile uint32 cpu4_msg3_rmh2; /* offset: 0x118 */
    volatile uint32 cpu5_msg0_rmh0; /* offset: 0x11c */
    volatile uint32 cpu5_msg0_rmh1; /* offset: 0x120 */
    volatile uint32 cpu5_msg0_rmh2; /* offset: 0x124 */
    volatile uint32 cpu5_msg1_rmh0; /* offset: 0x128 */
    volatile uint32 cpu5_msg1_rmh1; /* offset: 0x12c */
    volatile uint32 cpu5_msg1_rmh2; /* offset: 0x130 */
    volatile uint32 cpu5_msg2_rmh0; /* offset: 0x134 */
    volatile uint32 cpu5_msg2_rmh1; /* offset: 0x138 */
    volatile uint32 cpu5_msg2_rmh2; /* offset: 0x13c */
    volatile uint32 cpu5_msg3_rmh0; /* offset: 0x140 */
    volatile uint32 cpu5_msg3_rmh1; /* offset: 0x144 */
    volatile uint32 cpu5_msg3_rmh2; /* offset: 0x148 */
    volatile uint32 cpu6_msg0_rmh0; /* offset: 0x14c */
    volatile uint32 cpu6_msg0_rmh1; /* offset: 0x150 */
    volatile uint32 cpu6_msg0_rmh2; /* offset: 0x154 */
    volatile uint32 cpu6_msg1_rmh0; /* offset: 0x158 */
    volatile uint32 cpu6_msg1_rmh1; /* offset: 0x15c */
    volatile uint32 cpu6_msg1_rmh2; /* offset: 0x160 */
    volatile uint32 cpu6_msg2_rmh0; /* offset: 0x164 */
    volatile uint32 cpu6_msg2_rmh1; /* offset: 0x168 */
    volatile uint32 cpu6_msg2_rmh2; /* offset: 0x16c */
    volatile uint32 cpu6_msg3_rmh0; /* offset: 0x170 */
    volatile uint32 cpu6_msg3_rmh1; /* offset: 0x174 */
    volatile uint32 cpu6_msg3_rmh2; /* offset: 0x178 */
    volatile uint32 cpu7_msg0_rmh0; /* offset: 0x17c */
    volatile uint32 cpu7_msg0_rmh1; /* offset: 0x180 */
    volatile uint32 cpu7_msg0_rmh2; /* offset: 0x184 */
    volatile uint32 cpu7_msg1_rmh0; /* offset: 0x188 */
    volatile uint32 cpu7_msg1_rmh1; /* offset: 0x18c */
    volatile uint32 cpu7_msg1_rmh2; /* offset: 0x190 */
    volatile uint32 cpu7_msg2_rmh0; /* offset: 0x194 */
    volatile uint32 cpu7_msg2_rmh1; /* offset: 0x198 */
    volatile uint32 cpu7_msg2_rmh2; /* offset: 0x19c */
    volatile uint32 cpu7_msg3_rmh0; /* offset: 0x1a0 */
    volatile uint32 cpu7_msg3_rmh1; /* offset: 0x1a4 */
    volatile uint32 cpu7_msg3_rmh2; /* offset: 0x1a8 */
    uint8 rsvd0[84];
    volatile uint32 semag0;    /* offset: 0x200 */
    volatile uint32 semag0pc;  /* offset: 0x204 */
    volatile uint32 semag1;    /* offset: 0x208 */
    volatile uint32 semag1pc;  /* offset: 0x20c */
    volatile uint32 semag2;    /* offset: 0x210 */
    volatile uint32 semag2pc;  /* offset: 0x214 */
    volatile uint32 semag3;    /* offset: 0x218 */
    volatile uint32 semag3pc;  /* offset: 0x21c */
    volatile uint32 semag4;    /* offset: 0x220 */
    volatile uint32 semag4pc;  /* offset: 0x224 */
    volatile uint32 semag5;    /* offset: 0x228 */
    volatile uint32 semag5pc;  /* offset: 0x22c */
    volatile uint32 semag6;    /* offset: 0x230 */
    volatile uint32 semag6pc;  /* offset: 0x234 */
    volatile uint32 semag7;    /* offset: 0x238 */
    volatile uint32 semag7pc;  /* offset: 0x23c */
    volatile uint32 semag8;    /* offset: 0x240 */
    volatile uint32 semag8pc;  /* offset: 0x244 */
    volatile uint32 semag9;    /* offset: 0x248 */
    volatile uint32 semag9pc;  /* offset: 0x24c */
    volatile uint32 semag10;   /* offset: 0x250 */
    volatile uint32 semag10pc; /* offset: 0x254 */
    volatile uint32 semag11;   /* offset: 0x258 */
    volatile uint32 semag11pc; /* offset: 0x25c */
    volatile uint32 semag12;   /* offset: 0x260 */
    volatile uint32 semag12pc; /* offset: 0x264 */
    volatile uint32 semag13;   /* offset: 0x268 */
    volatile uint32 semag13pc; /* offset: 0x26c */
    volatile uint32 semag14;   /* offset: 0x270 */
    volatile uint32 semag14pc; /* offset: 0x274 */
    volatile uint32 semag15;   /* offset: 0x278 */
    volatile uint32 semag15pc; /* offset: 0x27c */
    volatile uint32 semag16;   /* offset: 0x280 */
    volatile uint32 semag16pc; /* offset: 0x284 */
    volatile uint32 semag17;   /* offset: 0x288 */
    volatile uint32 semag17pc; /* offset: 0x28c */
    volatile uint32 semag18;   /* offset: 0x290 */
    volatile uint32 semag18pc; /* offset: 0x294 */
    volatile uint32 semag19;   /* offset: 0x298 */
    volatile uint32 semag19pc; /* offset: 0x29c */
    volatile uint32 semag20;   /* offset: 0x2a0 */
    volatile uint32 semag20pc; /* offset: 0x2a4 */
    volatile uint32 semag21;   /* offset: 0x2a8 */
    volatile uint32 semag21pc; /* offset: 0x2ac */
    volatile uint32 semag22;   /* offset: 0x2b0 */
    volatile uint32 semag22pc; /* offset: 0x2b4 */
    volatile uint32 semag23;   /* offset: 0x2b8 */
    volatile uint32 semag23pc; /* offset: 0x2bc */
    volatile uint32 semag24;   /* offset: 0x2c0 */
    volatile uint32 semag24pc; /* offset: 0x2c4 */
    volatile uint32 semag25;   /* offset: 0x2c8 */
    volatile uint32 semag25pc; /* offset: 0x2cc */
    volatile uint32 semag26;   /* offset: 0x2d0 */
    volatile uint32 semag26pc; /* offset: 0x2d4 */
    volatile uint32 semag27;   /* offset: 0x2d8 */
    volatile uint32 semag27pc; /* offset: 0x2dc */
    volatile uint32 semag28;   /* offset: 0x2e0 */
    volatile uint32 semag28pc; /* offset: 0x2e4 */
    volatile uint32 semag29;   /* offset: 0x2e8 */
    volatile uint32 semag29pc; /* offset: 0x2ec */
    volatile uint32 semag30;   /* offset: 0x2f0 */
    volatile uint32 semag30pc; /* offset: 0x2f4 */
    volatile uint32 semag31;   /* offset: 0x2f8 */
    volatile uint32 semag31pc; /* offset: 0x2fc */
    uint8 rsvd1[256];
    volatile uint32 sgr;       /* offset: 0x400 */
    volatile uint32 sgi0;      /* offset: 0x404 */
    uint8 rsvd2[248];
    volatile uint32 cpu0_masterid; /* offset: 0x500 */
    volatile uint32 cpu1_masterid; /* offset: 0x504 */
    volatile uint32 cpu2_masterid; /* offset: 0x508 */
    volatile uint32 cpu3_masterid; /* offset: 0x50c */
    volatile uint32 cpu4_masterid; /* offset: 0x510 */
    volatile uint32 cpu5_masterid; /* offset: 0x514 */
    volatile uint32 cpu6_masterid; /* offset: 0x518 */
    volatile uint32 cpu7_masterid; /* offset: 0x51c */
    uint8 rsvd3[224];
    volatile uint32 cpu_userid;    /* offset: 0x600 */
    uint8 rsvd4[2556];
    volatile uint32 tx_buffer;     /* offset: 0x1000 */
    uint8 rsvd5[4092];
    volatile uint32 rx_cpu0_buffer; /* offset: 0x2000 */
    uint8 rsvd6[4092];
    volatile uint32 rx_cpu1_buffer; /* offset: 0x3000 */
    uint8 rsvd7[4092];
    volatile uint32 rx_cpu2_buffer; /* offset: 0x4000 */
    uint8 rsvd8[4092];
    volatile uint32 rx_cpu3_buffer; /* offset: 0x5000 */
    uint8 rsvd9[4092];
    volatile uint32 rx_cpu4_buffer; /* offset: 0x6000 */
    uint8 rsvd10[4092];
    volatile uint32 rx_cpu5_buffer; /* offset: 0x7000 */
    uint8 rsvd11[4092];
    volatile uint32 rx_cpu6_buffer; /* offset: 0x8000 */
    uint8 rsvd12[4092];
    volatile uint32 rx_cpu7_buffer; /* offset: 0x9000 */
} msgsema_unit_t;

#endif /* __MBOX_REG_H__ */