Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  4 14:32:34 2025
| Host         : LAPTOP-7SDAUN6R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_blink_control_sets_placed.rpt
| Design       : led_blink
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      4 |            2 |
|      5 |            1 |
|      7 |            1 |
|      8 |            3 |
|      9 |            1 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              42 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[6]        |                                  |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[2]        |                                  |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[5]        |                                  |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[4]        |                                  |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[0]        |                                  |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[7]        |                                  |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[1]        |                                  |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/shift_reg[3]        |                                  |                1 |              1 |
|  clk_IBUF_BUFG | uart_tx_inst/tx_data_i_1_n_0     |                                  |                1 |              1 |
|  clk_IBUF_BUFG | uart_rx_inst/bit_index           |                                  |                1 |              4 |
|  clk_IBUF_BUFG | uart_tx_inst/bit_index           |                                  |                1 |              4 |
|  clk_IBUF_BUFG | uart_tx_inst/counter             | uart_tx_inst/counter[9]_i_1_n_0  |                2 |              5 |
|  clk_IBUF_BUFG | uart_rx_inst/counter             | uart_rx_inst/counter[15]_i_1_n_0 |                2 |              7 |
|  clk_IBUF_BUFG |                                  |                                  |                3 |              8 |
|  clk_IBUF_BUFG | uart_rx_inst/data_out[7]_i_1_n_0 |                                  |                3 |              8 |
|  clk_IBUF_BUFG | uart_rx_inst/E[0]                |                                  |                1 |              8 |
|  clk_IBUF_BUFG | uart_rx_inst/counter             |                                  |                2 |              9 |
|  clk_IBUF_BUFG | uart_tx_inst/counter             | uart_tx_inst/counter[15]_i_1_n_0 |                4 |             11 |
|  clk_IBUF_BUFG | counter[31]_i_2_n_0              | counter[31]_i_1_n_0              |                6 |             31 |
+----------------+----------------------------------+----------------------------------+------------------+----------------+


