--- sim-cache.txt	2022-05-01 15:40:54.008996525 -0600
+++ modificacion4.txt	2022-05-02 01:43:56.607887212 -0600
@@ -5,9 +5,9 @@
 entity, or for any commercial purpose, without the prior written permission
 of SimpleScalar, LLC (info@simplescalar.com).
 
-sim: command line: ./../simplesim-3.0/sim-cache test 
+sim: command line: ./../simplesim-3.0/sim-cache -cache:il2 ul2:512:32:2:l test 
 
-sim: simulation started @ Sun May  1 15:34:54 2022, options follow:
+sim: simulation started @ Mon May  2 01:37:59 2022, options follow:
 
 sim-cache: This simulator implements a functional cache simulator.  Cache
 statistics are generated for a user-selected cache and TLB configuration,
@@ -31,7 +31,7 @@
 -cache:dl1       dl1:256:32:1:l # l1 data cache config, i.e., {<config>|none}
 -cache:dl2       ul2:1024:64:4:l # l2 data cache config, i.e., {<config>|none}
 -cache:il1       il1:256:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
--cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
+-cache:il2       ul2:512:32:2:l # l2 instruction cache config, i.e., {<config>|dl2|none}
 -tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
 -tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
 -flush                  false # flush caches on system calls
@@ -71,8 +71,8 @@
 sim: ** simulation statistics **
 sim_num_insn             6980321619 # total number of instructions executed
 sim_num_refs             1610792915 # total number of loads and stores executed
-sim_elapsed_time                360 # total simulation time in seconds
-sim_inst_rate          19389782.2750 # simulation speed (in insts/sec)
+sim_elapsed_time                357 # total simulation time in seconds
+sim_inst_rate          19552721.6218 # simulation speed (in insts/sec)
 il1.accesses             6980321619 # total number of accesses
 il1.hits                 6980312409 # total number of hits
 il1.misses                     9210 # total number of misses
@@ -83,25 +83,35 @@
 il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
 il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
 il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
+ul2.accesses                   9210 # total number of accesses
+ul2.hits                       7685 # total number of hits
+ul2.misses                     1525 # total number of misses
+ul2.replacements                663 # total number of replacements
+ul2.writebacks                    0 # total number of writebacks
+ul2.invalidations                 0 # total number of invalidations
+ul2.miss_rate                0.1656 # miss rate (i.e., misses/ref)
+ul2.repl_rate                0.0720 # replacement rate (i.e., repls/ref)
+ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
+ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
 dl1.accesses             1610793173 # total number of accesses
-dl1.hits                 1543682616 # total number of hits
-dl1.misses                 67110557 # total number of misses
-dl1.replacements           67110301 # total number of replacements
+dl1.hits                 1543682615 # total number of hits
+dl1.misses                 67110558 # total number of misses
+dl1.replacements           67110302 # total number of replacements
 dl1.writebacks             67110131 # total number of writebacks
 dl1.invalidations                 0 # total number of invalidations
 dl1.miss_rate                0.0417 # miss rate (i.e., misses/ref)
 dl1.repl_rate                0.0417 # replacement rate (i.e., repls/ref)
 dl1.wb_rate                  0.0417 # writeback rate (i.e., wrbks/ref)
 dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
-ul2.accesses              134229898 # total number of accesses
-ul2.hits                  100674075 # total number of hits
-ul2.misses                 33555823 # total number of misses
-ul2.replacements           33551727 # total number of replacements
+ul2.accesses                   9210 # total number of accesses
+ul2.hits                  100665481 # total number of hits
+ul2.misses                 33555208 # total number of misses
+ul2.replacements           33551112 # total number of replacements
 ul2.writebacks             33551078 # total number of writebacks
 ul2.invalidations                 0 # total number of invalidations
-ul2.miss_rate                0.2500 # miss rate (i.e., misses/ref)
-ul2.repl_rate                0.2500 # replacement rate (i.e., repls/ref)
-ul2.wb_rate                  0.2500 # writeback rate (i.e., wrbks/ref)
+ul2.miss_rate                0.1656 # miss rate (i.e., misses/ref)
+ul2.repl_rate                0.0720 # replacement rate (i.e., repls/ref)
+ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
 ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
 itlb.accesses            6980321619 # total number of accesses
 itlb.hits                6980321600 # total number of hits
@@ -135,6 +145,6 @@
 mem.page_count               524323 # total number of pages allocated
 mem.page_mem               2097292k # total size of memory pages allocated
 mem.ptab_misses              622613 # total first level page table misses
-mem.ptab_accesses       31143348036 # total page table accesses
+mem.ptab_accesses       31143347822 # total page table accesses
 mem.ptab_miss_rate           0.0000 # first level page table miss rate
 
