static void T_1 F_1 ( void )\r\n{\r\nint V_1 ;\r\nT_2 V_2 = 0 ;\r\nF_2 ( 171 , V_3 ) ;\r\nF_2 ( 172 , V_3 ) ;\r\nF_2 ( 173 , V_3 ) ;\r\nV_1 = F_3 ( V_4 ,\r\nF_4 ( V_4 ) ) ;\r\nif ( V_1 < 0 ) {\r\nF_5 ( V_5 L_1 ) ;\r\nV_6 = V_7 ;\r\nreturn;\r\n}\r\nV_2 = F_6 ( 171 ) | ( F_6 ( 172 ) << 1 )\r\n| ( F_6 ( 173 ) << 2 ) ;\r\nF_7 ( V_4 ,\r\nF_4 ( V_4 ) ) ;\r\nswitch ( V_2 ) {\r\ncase 7 :\r\nF_5 ( V_8 L_2 ) ;\r\nV_6 = V_9 ;\r\nV_10 . V_11 = 29 ;\r\nV_10 . V_12 = 170 ;\r\nV_10 . V_13 = 7 ;\r\nbreak;\r\ncase 6 :\r\nF_5 ( V_8 L_3 ) ;\r\nV_6 = V_14 ;\r\nV_10 . V_11 = 23 ;\r\nV_10 . V_12 = 170 ;\r\nV_10 . V_13 = 7 ;\r\nbreak;\r\ncase 5 :\r\nF_5 ( V_8 L_4 ) ;\r\nV_6 = V_15 ;\r\nV_10 . V_11 = 23 ;\r\nV_10 . V_12 = 170 ;\r\nV_10 . V_13 = 7 ;\r\nbreak;\r\ncase 0 :\r\nF_5 ( V_8 L_5 ) ;\r\nV_6 = V_16 ;\r\nV_10 . V_17 = 1 ;\r\nV_10 . V_18 &= ~ V_19 ;\r\nbreak;\r\ncase 2 :\r\nF_5 ( V_8 L_6 ) ;\r\nV_6 = V_20 ;\r\nV_10 . V_18 &= ~ V_19 ;\r\nbreak;\r\ndefault:\r\nF_5 ( V_8 L_7 , V_2 ) ;\r\nV_6 = V_7 ;\r\n}\r\n}\r\nstatic int F_8 ( struct V_21 * V_22 ,\r\nunsigned V_23 , unsigned V_24 )\r\n{\r\nint V_25 ;\r\nV_26 [ 0 ] . V_27 = V_10 . V_11 ;\r\nV_26 [ 0 ] . V_28 = V_23 + 0 ;\r\nF_9 ( V_26 ) ;\r\nif ( F_10 () ) {\r\nV_25 = F_11 ( V_23 + 1 , V_29 ,\r\nL_8 ) ;\r\nif ( V_25 )\r\nF_12 ( L_9 ,\r\nV_30 ) ;\r\nV_10 . V_12 = V_23 + 2 ;\r\n} else {\r\nif ( F_11 ( V_23 + 1 , V_31 , L_10 ) )\r\nF_12 ( L_11 , V_30 ) ;\r\n}\r\nV_32 . V_33 = V_10 . V_12 ;\r\nV_34 [ 0 ] . V_35 = V_23 + V_36 ;\r\nV_34 [ 0 ] . V_37 = V_10 . V_17 ;\r\nF_13 ( V_34 , F_4 ( V_34 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_14 ( void )\r\n{\r\nF_15 ( & V_38 ,\r\nV_39 | V_40 |\r\nV_41 ,\r\nV_42 | V_43 ) ;\r\nV_38 . V_44 -> V_45 . V_46 = L_12 ;\r\nF_16 ( L_13 , & V_38 ) ;\r\nF_17 ( 3 , 100 , V_47 , F_4 ( V_47 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_18 ( void )\r\n{\r\nint V_25 = 0 ;\r\nif ( ! F_19 () )\r\nreturn 0 ;\r\nV_25 = F_20 () ;\r\nif ( V_25 < 0 && ( V_25 != - V_48 ) ) {\r\nF_12 ( L_14 , V_30 ) ;\r\nreturn V_25 ;\r\n}\r\nif ( F_10 () ) {\r\nstruct V_21 * V_49 , * V_50 ;\r\nV_49 = F_21 ( 0 ) ;\r\nV_50 = F_22 ( L_15 ) ;\r\nif ( F_23 ( V_49 ) || F_23 ( V_50 ) ) {\r\nF_12 ( L_16 ,\r\nV_30 , V_49 , V_50 ) ;\r\nreturn - V_51 ;\r\n}\r\nV_25 = F_24 ( V_49 , 800000000 ) ;\r\nV_25 |= F_24 ( V_50 , 660000000 ) ;\r\nif ( V_25 ) {\r\nF_12 ( L_17 ,\r\nV_30 , V_25 ) ;\r\nF_25 ( V_49 , 800000000 ) ;\r\nF_25 ( V_50 , 660000000 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_26 ( void )\r\n{\r\nF_27 ( V_52 , V_53 ) ;\r\nF_1 () ;\r\nif ( F_28 ( V_10 . V_11 ) )\r\nF_2 ( V_10 . V_11 , V_54 ) ;\r\nV_26 [ 0 ] . V_55 = V_10 . V_18 ;\r\nF_29 ( V_26 ) ;\r\nF_14 () ;\r\nV_56 [ 0 ] . V_23 = V_10 . V_13 ;\r\nF_30 ( V_57 ,\r\nF_4 ( V_57 ) ) ;\r\nif ( F_28 ( V_10 . V_12 ) )\r\nF_2 ( V_10 . V_12 , V_58 ) ;\r\nF_31 ( & V_59 ) ;\r\nF_32 () ;\r\nF_33 ( V_60 ,\r\nV_60 ) ;\r\nF_34 ( L_18 , 0 , L_19 ) ;\r\nF_35 ( NULL ) ;\r\nF_36 ( & V_61 ) ;\r\nF_37 ( V_62 ,\r\nF_4 ( V_62 ) , V_63 ,\r\nV_64 , NULL ) ;\r\nF_38 ( L_20 , NULL ) ;\r\nF_39 ( L_21 , V_65 ) ;\r\nF_39 ( L_22 , V_58 ) ;\r\nF_39 ( L_23 , V_58 ) ;\r\nF_40 ( V_66 , F_4 ( V_66 ) ) ;\r\n}
