digraph "0_qemu_7f61f4690dd153be98900a2a508b88989e692753" {
"1000138" [label="(MethodReturn,RET)"];
"1000101" [label="(MethodParameterIn,PVSCSIRingInfo *m)"];
"1000175" [label="(MethodParameterOut,PVSCSIRingInfo *m)"];
"1000102" [label="(MethodParameterIn,PVSCSICmdDescSetupRings *ri)"];
"1000176" [label="(MethodParameterOut,PVSCSICmdDescSetupRings *ri)"];
"1000134" [label="(Call,pvscsi_log2(req_ring_size - 1))"];
"1000135" [label="(Call,req_ring_size - 1)"];
"1000136" [label="(Identifier,req_ring_size)"];
"1000137" [label="(Literal,1)"];
"1000132" [label="(Call,txr_len_log2 = pvscsi_log2(req_ring_size - 1))"];
"1000133" [label="(Identifier,txr_len_log2)"];
"1000103" [label="(Block,)"];
"1000113" [label="(Call,ri->ringsStatePPN << VMW_PAGE_SHIFT)"];
"1000114" [label="(Call,ri->ringsStatePPN)"];
"1000115" [label="(Identifier,ri)"];
"1000116" [label="(FieldIdentifier,ringsStatePPN)"];
"1000117" [label="(Identifier,VMW_PAGE_SHIFT)"];
"1000109" [label="(Call,m->rs_pa = ri->ringsStatePPN << VMW_PAGE_SHIFT)"];
"1000110" [label="(Call,m->rs_pa)"];
"1000111" [label="(Identifier,m)"];
"1000112" [label="(FieldIdentifier,rs_pa)"];
"1000120" [label="(Call,ri->reqRingNumPages * PVSCSI_MAX_NUM_REQ_ENTRIES_PER_PAGE)"];
"1000121" [label="(Call,ri->reqRingNumPages)"];
"1000122" [label="(Identifier,ri)"];
"1000123" [label="(FieldIdentifier,reqRingNumPages)"];
"1000124" [label="(Identifier,PVSCSI_MAX_NUM_REQ_ENTRIES_PER_PAGE)"];
"1000118" [label="(Call,req_ring_size = ri->reqRingNumPages * PVSCSI_MAX_NUM_REQ_ENTRIES_PER_PAGE)"];
"1000119" [label="(Identifier,req_ring_size)"];
"1000127" [label="(Call,ri->cmpRingNumPages * PVSCSI_MAX_NUM_CMP_ENTRIES_PER_PAGE)"];
"1000128" [label="(Call,ri->cmpRingNumPages)"];
"1000129" [label="(Identifier,ri)"];
"1000130" [label="(FieldIdentifier,cmpRingNumPages)"];
"1000131" [label="(Identifier,PVSCSI_MAX_NUM_CMP_ENTRIES_PER_PAGE)"];
"1000125" [label="(Call,cmp_ring_size = ri->cmpRingNumPages * PVSCSI_MAX_NUM_CMP_ENTRIES_PER_PAGE)"];
"1000126" [label="(Identifier,cmp_ring_size)"];
"1000138" -> "1000100"  [label="AST: "];
"1000138" -> "1000132"  [label="CFG: "];
"1000113" -> "1000138"  [label="DDG: VMW_PAGE_SHIFT"];
"1000113" -> "1000138"  [label="DDG: ri->ringsStatePPN"];
"1000125" -> "1000138"  [label="DDG: cmp_ring_size"];
"1000125" -> "1000138"  [label="DDG: ri->cmpRingNumPages * PVSCSI_MAX_NUM_CMP_ENTRIES_PER_PAGE"];
"1000132" -> "1000138"  [label="DDG: pvscsi_log2(req_ring_size - 1)"];
"1000132" -> "1000138"  [label="DDG: txr_len_log2"];
"1000120" -> "1000138"  [label="DDG: ri->reqRingNumPages"];
"1000120" -> "1000138"  [label="DDG: PVSCSI_MAX_NUM_REQ_ENTRIES_PER_PAGE"];
"1000135" -> "1000138"  [label="DDG: req_ring_size"];
"1000127" -> "1000138"  [label="DDG: ri->cmpRingNumPages"];
"1000127" -> "1000138"  [label="DDG: PVSCSI_MAX_NUM_CMP_ENTRIES_PER_PAGE"];
"1000102" -> "1000138"  [label="DDG: ri"];
"1000134" -> "1000138"  [label="DDG: req_ring_size - 1"];
"1000109" -> "1000138"  [label="DDG: ri->ringsStatePPN << VMW_PAGE_SHIFT"];
"1000109" -> "1000138"  [label="DDG: m->rs_pa"];
"1000101" -> "1000138"  [label="DDG: m"];
"1000118" -> "1000138"  [label="DDG: ri->reqRingNumPages * PVSCSI_MAX_NUM_REQ_ENTRIES_PER_PAGE"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000138"  [label="DDG: m"];
"1000175" -> "1000100"  [label="AST: "];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000138"  [label="DDG: ri"];
"1000176" -> "1000100"  [label="AST: "];
"1000134" -> "1000132"  [label="AST: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000132" -> "1000134"  [label="CFG: "];
"1000134" -> "1000138"  [label="DDG: req_ring_size - 1"];
"1000134" -> "1000132"  [label="DDG: req_ring_size - 1"];
"1000135" -> "1000134"  [label="DDG: req_ring_size"];
"1000135" -> "1000134"  [label="DDG: 1"];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000137"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000137" -> "1000135"  [label="AST: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000135" -> "1000138"  [label="DDG: req_ring_size"];
"1000135" -> "1000134"  [label="DDG: req_ring_size"];
"1000135" -> "1000134"  [label="DDG: 1"];
"1000118" -> "1000135"  [label="DDG: req_ring_size"];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000133"  [label="CFG: "];
"1000137" -> "1000136"  [label="CFG: "];
"1000137" -> "1000135"  [label="AST: "];
"1000137" -> "1000136"  [label="CFG: "];
"1000135" -> "1000137"  [label="CFG: "];
"1000132" -> "1000103"  [label="AST: "];
"1000132" -> "1000134"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000134" -> "1000132"  [label="AST: "];
"1000138" -> "1000132"  [label="CFG: "];
"1000132" -> "1000138"  [label="DDG: pvscsi_log2(req_ring_size - 1)"];
"1000132" -> "1000138"  [label="DDG: txr_len_log2"];
"1000134" -> "1000132"  [label="DDG: req_ring_size - 1"];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000125"  [label="CFG: "];
"1000136" -> "1000133"  [label="CFG: "];
"1000103" -> "1000100"  [label="AST: "];
"1000104" -> "1000103"  [label="AST: "];
"1000105" -> "1000103"  [label="AST: "];
"1000106" -> "1000103"  [label="AST: "];
"1000107" -> "1000103"  [label="AST: "];
"1000108" -> "1000103"  [label="AST: "];
"1000109" -> "1000103"  [label="AST: "];
"1000118" -> "1000103"  [label="AST: "];
"1000125" -> "1000103"  [label="AST: "];
"1000132" -> "1000103"  [label="AST: "];
"1000113" -> "1000109"  [label="AST: "];
"1000113" -> "1000117"  [label="CFG: "];
"1000114" -> "1000113"  [label="AST: "];
"1000117" -> "1000113"  [label="AST: "];
"1000109" -> "1000113"  [label="CFG: "];
"1000113" -> "1000138"  [label="DDG: VMW_PAGE_SHIFT"];
"1000113" -> "1000138"  [label="DDG: ri->ringsStatePPN"];
"1000113" -> "1000109"  [label="DDG: ri->ringsStatePPN"];
"1000113" -> "1000109"  [label="DDG: VMW_PAGE_SHIFT"];
"1000114" -> "1000113"  [label="AST: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000116" -> "1000114"  [label="AST: "];
"1000117" -> "1000114"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000115" -> "1000110"  [label="CFG: "];
"1000116" -> "1000115"  [label="CFG: "];
"1000116" -> "1000114"  [label="AST: "];
"1000116" -> "1000115"  [label="CFG: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000117" -> "1000113"  [label="AST: "];
"1000117" -> "1000114"  [label="CFG: "];
"1000113" -> "1000117"  [label="CFG: "];
"1000109" -> "1000103"  [label="AST: "];
"1000109" -> "1000113"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000113" -> "1000109"  [label="AST: "];
"1000119" -> "1000109"  [label="CFG: "];
"1000109" -> "1000138"  [label="DDG: ri->ringsStatePPN << VMW_PAGE_SHIFT"];
"1000109" -> "1000138"  [label="DDG: m->rs_pa"];
"1000113" -> "1000109"  [label="DDG: ri->ringsStatePPN"];
"1000113" -> "1000109"  [label="DDG: VMW_PAGE_SHIFT"];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000112" -> "1000110"  [label="AST: "];
"1000115" -> "1000110"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000100"  [label="CFG: "];
"1000112" -> "1000111"  [label="CFG: "];
"1000112" -> "1000110"  [label="AST: "];
"1000112" -> "1000111"  [label="CFG: "];
"1000110" -> "1000112"  [label="CFG: "];
"1000120" -> "1000118"  [label="AST: "];
"1000120" -> "1000124"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000124" -> "1000120"  [label="AST: "];
"1000118" -> "1000120"  [label="CFG: "];
"1000120" -> "1000138"  [label="DDG: ri->reqRingNumPages"];
"1000120" -> "1000138"  [label="DDG: PVSCSI_MAX_NUM_REQ_ENTRIES_PER_PAGE"];
"1000120" -> "1000118"  [label="DDG: ri->reqRingNumPages"];
"1000120" -> "1000118"  [label="DDG: PVSCSI_MAX_NUM_REQ_ENTRIES_PER_PAGE"];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000124" -> "1000121"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000119"  [label="CFG: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000123" -> "1000121"  [label="AST: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000124" -> "1000120"  [label="AST: "];
"1000124" -> "1000121"  [label="CFG: "];
"1000120" -> "1000124"  [label="CFG: "];
"1000118" -> "1000103"  [label="AST: "];
"1000118" -> "1000120"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000120" -> "1000118"  [label="AST: "];
"1000126" -> "1000118"  [label="CFG: "];
"1000118" -> "1000138"  [label="DDG: ri->reqRingNumPages * PVSCSI_MAX_NUM_REQ_ENTRIES_PER_PAGE"];
"1000120" -> "1000118"  [label="DDG: ri->reqRingNumPages"];
"1000120" -> "1000118"  [label="DDG: PVSCSI_MAX_NUM_REQ_ENTRIES_PER_PAGE"];
"1000118" -> "1000135"  [label="DDG: req_ring_size"];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000109"  [label="CFG: "];
"1000122" -> "1000119"  [label="CFG: "];
"1000127" -> "1000125"  [label="AST: "];
"1000127" -> "1000131"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000131" -> "1000127"  [label="AST: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000127" -> "1000138"  [label="DDG: ri->cmpRingNumPages"];
"1000127" -> "1000138"  [label="DDG: PVSCSI_MAX_NUM_CMP_ENTRIES_PER_PAGE"];
"1000127" -> "1000125"  [label="DDG: ri->cmpRingNumPages"];
"1000127" -> "1000125"  [label="DDG: PVSCSI_MAX_NUM_CMP_ENTRIES_PER_PAGE"];
"1000128" -> "1000127"  [label="AST: "];
"1000128" -> "1000130"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000130" -> "1000128"  [label="AST: "];
"1000131" -> "1000128"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000126"  [label="CFG: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000130" -> "1000128"  [label="AST: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000128" -> "1000130"  [label="CFG: "];
"1000131" -> "1000127"  [label="AST: "];
"1000131" -> "1000128"  [label="CFG: "];
"1000127" -> "1000131"  [label="CFG: "];
"1000125" -> "1000103"  [label="AST: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000127" -> "1000125"  [label="AST: "];
"1000133" -> "1000125"  [label="CFG: "];
"1000125" -> "1000138"  [label="DDG: cmp_ring_size"];
"1000125" -> "1000138"  [label="DDG: ri->cmpRingNumPages * PVSCSI_MAX_NUM_CMP_ENTRIES_PER_PAGE"];
"1000127" -> "1000125"  [label="DDG: ri->cmpRingNumPages"];
"1000127" -> "1000125"  [label="DDG: PVSCSI_MAX_NUM_CMP_ENTRIES_PER_PAGE"];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000118"  [label="CFG: "];
"1000129" -> "1000126"  [label="CFG: "];
}
