
SPI_Driver_Dev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000086c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000a30  08000a30  00010a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000a40  08000a40  00010a48  2**0
                  CONTENTS
  4 .ARM          00000000  08000a40  08000a40  00010a48  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a40  08000a48  00010a48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a40  08000a40  00010a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a44  08000a44  00010a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000a48  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000a48  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010a48  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001b9d  00000000  00000000  00010a78  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000004a0  00000000  00000000  00012615  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000188  00000000  00000000  00012ab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000150  00000000  00000000  00012c40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000203a  00000000  00000000  00012d90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001391  00000000  00000000  00014dca  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00009163  00000000  00000000  0001615b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001f2be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005b4  00000000  00000000  0001f33c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000a18 	.word	0x08000a18

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000a18 	.word	0x08000a18

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <SPI2_GPIOInits>:
#include "stm32f446xx.h"
#include <string.h>


void SPI2_GPIOInits(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 800021a:	4b14      	ldr	r3, [pc, #80]	; (800026c <SPI2_GPIOInits+0x58>)
 800021c:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800021e:	2302      	movs	r3, #2
 8000220:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000222:	2305      	movs	r3, #5
 8000224:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000226:	2300      	movs	r3, #0
 8000228:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;		//If driving another slave, it is best to activate the internal pull ups
 800022a:	2301      	movs	r3, #1
 800022c:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800022e:	2302      	movs	r3, #2
 8000230:	72bb      	strb	r3, [r7, #10]


	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_13;
 8000232:	230d      	movs	r3, #13
 8000234:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	4618      	mov	r0, r3
 800023a:	f000 fa37 	bl	80006ac <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_15;
 800023e:	230f      	movs	r3, #15
 8000240:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4618      	mov	r0, r3
 8000246:	f000 fa31 	bl	80006ac <GPIO_Init>


	//MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_14;
 800024a:	230e      	movs	r3, #14
 800024c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	4618      	mov	r0, r3
 8000252:	f000 fa2b 	bl	80006ac <GPIO_Init>

	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_12;
 8000256:	230c      	movs	r3, #12
 8000258:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800025a:	1d3b      	adds	r3, r7, #4
 800025c:	4618      	mov	r0, r3
 800025e:	f000 fa25 	bl	80006ac <GPIO_Init>

}
 8000262:	bf00      	nop
 8000264:	3710      	adds	r7, #16
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
 800026a:	bf00      	nop
 800026c:	40020400 	.word	0x40020400

08000270 <SPI2_Inits>:



void SPI2_Inits(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b088      	sub	sp, #32
 8000274:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2handle;

	SPI2handle.pSPIx = SPI2;
 8000276:	4b0c      	ldr	r3, [pc, #48]	; (80002a8 <SPI2_Inits+0x38>)
 8000278:	603b      	str	r3, [r7, #0]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800027a:	2301      	movs	r3, #1
 800027c:	717b      	strb	r3, [r7, #5]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800027e:	2301      	movs	r3, #1
 8000280:	713b      	strb	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV2;			//Generates SCLK of 8MHz
 8000282:	2300      	movs	r3, #0
 8000284:	71bb      	strb	r3, [r7, #6]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000286:	2300      	movs	r3, #0
 8000288:	71fb      	strb	r3, [r7, #7]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800028a:	2300      	movs	r3, #0
 800028c:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 800028e:	2300      	movs	r3, #0
 8000290:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_EN;
 8000292:	2301      	movs	r3, #1
 8000294:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2handle);
 8000296:	463b      	mov	r3, r7
 8000298:	4618      	mov	r0, r3
 800029a:	f000 f864 	bl	8000366 <SPI_Init>
}
 800029e:	bf00      	nop
 80002a0:	3720      	adds	r7, #32
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	40003800 	.word	0x40003800

080002ac <main>:


int main(void)
{
 80002ac:	b590      	push	{r4, r7, lr}
 80002ae:	b085      	sub	sp, #20
 80002b0:	af00      	add	r7, sp, #0

	//Initialize the GPIO pins to behave as SPI2 pins
	SPI2_GPIOInits();
 80002b2:	f7ff ffaf 	bl	8000214 <SPI2_GPIOInits>

	//Initializes the SPI2 peripheral parameters
	SPI2_Inits();
 80002b6:	f7ff ffdb 	bl	8000270 <SPI2_Inits>
	/*
	 * If SSOE = 1, then NSS output is enabled
	 * The NSS pin is automatically managed by the hardware
	 * (i.e. SPE = 1, so NSS will be pulled to low & vice versa)
	 */
	SPI_SSOEConfig(SPI2, ENABLE);
 80002ba:	2101      	movs	r1, #1
 80002bc:	4813      	ldr	r0, [pc, #76]	; (800030c <main+0x60>)
 80002be:	f000 f908 	bl	80004d2 <SPI_SSOEConfig>


	//Enable SPI2 peripheral
	SPI_PeripheralControl(SPI2, ENABLE);
 80002c2:	2101      	movs	r1, #1
 80002c4:	4811      	ldr	r0, [pc, #68]	; (800030c <main+0x60>)
 80002c6:	f000 f8e8 	bl	800049a <SPI_PeripheralControl>

	//Send data
	char user_data[] = "Hello World!";
 80002ca:	4b11      	ldr	r3, [pc, #68]	; (8000310 <main+0x64>)
 80002cc:	463c      	mov	r4, r7
 80002ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002d0:	c407      	stmia	r4!, {r0, r1, r2}
 80002d2:	7023      	strb	r3, [r4, #0]
	SPI_SendData(SPI2, (uint8_t*) user_data, strlen(user_data));
 80002d4:	463b      	mov	r3, r7
 80002d6:	4618      	mov	r0, r3
 80002d8:	f7ff ff94 	bl	8000204 <strlen>
 80002dc:	4602      	mov	r2, r0
 80002de:	463b      	mov	r3, r7
 80002e0:	4619      	mov	r1, r3
 80002e2:	480a      	ldr	r0, [pc, #40]	; (800030c <main+0x60>)
 80002e4:	f000 f8a3 	bl	800042e <SPI_SendData>



	//Confirm that SPI is not busy
	while( SPI_GetFlagStatus(SPI2, SPI_BUSY_FLAG) );
 80002e8:	bf00      	nop
 80002ea:	2180      	movs	r1, #128	; 0x80
 80002ec:	4807      	ldr	r0, [pc, #28]	; (800030c <main+0x60>)
 80002ee:	f000 f88a 	bl	8000406 <SPI_GetFlagStatus>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d1f8      	bne.n	80002ea <main+0x3e>

	//Disable SPI2 peripheral
	SPI_PeripheralControl(SPI2, DISABLE);
 80002f8:	2100      	movs	r1, #0
 80002fa:	4804      	ldr	r0, [pc, #16]	; (800030c <main+0x60>)
 80002fc:	f000 f8cd 	bl	800049a <SPI_PeripheralControl>



	return 0;
 8000300:	2300      	movs	r3, #0
}
 8000302:	4618      	mov	r0, r3
 8000304:	3714      	adds	r7, #20
 8000306:	46bd      	mov	sp, r7
 8000308:	bd90      	pop	{r4, r7, pc}
 800030a:	bf00      	nop
 800030c:	40003800 	.word	0x40003800
 8000310:	08000a30 	.word	0x08000a30

08000314 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000314:	480d      	ldr	r0, [pc, #52]	; (800034c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000316:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000318:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800031c:	480c      	ldr	r0, [pc, #48]	; (8000350 <LoopForever+0x6>)
  ldr r1, =_edata
 800031e:	490d      	ldr	r1, [pc, #52]	; (8000354 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000320:	4a0d      	ldr	r2, [pc, #52]	; (8000358 <LoopForever+0xe>)
  movs r3, #0
 8000322:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000324:	e002      	b.n	800032c <LoopCopyDataInit>

08000326 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000326:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000328:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800032a:	3304      	adds	r3, #4

0800032c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800032c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800032e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000330:	d3f9      	bcc.n	8000326 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000332:	4a0a      	ldr	r2, [pc, #40]	; (800035c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000334:	4c0a      	ldr	r4, [pc, #40]	; (8000360 <LoopForever+0x16>)
  movs r3, #0
 8000336:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000338:	e001      	b.n	800033e <LoopFillZerobss>

0800033a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800033a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800033c:	3204      	adds	r2, #4

0800033e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800033e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000340:	d3fb      	bcc.n	800033a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000342:	f000 fb45 	bl	80009d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000346:	f7ff ffb1 	bl	80002ac <main>

0800034a <LoopForever>:

LoopForever:
    b LoopForever
 800034a:	e7fe      	b.n	800034a <LoopForever>
  ldr   r0, =_estack
 800034c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000350:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000354:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000358:	08000a48 	.word	0x08000a48
  ldr r2, =_sbss
 800035c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000360:	2000001c 	.word	0x2000001c

08000364 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000364:	e7fe      	b.n	8000364 <ADC_IRQHandler>

08000366 <SPI_Init>:



//Initialization & De-Initialization
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000366:	b480      	push	{r7}
 8000368:	b085      	sub	sp, #20
 800036a:	af00      	add	r7, sp, #0
 800036c:	6078      	str	r0, [r7, #4]
	//Configure SPI_CR1 register

	uint32_t tempreg = 0;
 800036e:	2300      	movs	r3, #0
 8000370:	60fb      	str	r3, [r7, #12]

	//Configure device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << 2;
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	791b      	ldrb	r3, [r3, #4]
 8000376:	009b      	lsls	r3, r3, #2
 8000378:	461a      	mov	r2, r3
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	4313      	orrs	r3, r2
 800037e:	60fb      	str	r3, [r7, #12]

	//Configure the bus configuration
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	795b      	ldrb	r3, [r3, #5]
 8000384:	2b01      	cmp	r3, #1
 8000386:	d104      	bne.n	8000392 <SPI_Init+0x2c>
	{
		//Bi-directional mode should be cleared
		tempreg &= ~(1 << 15);
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800038e:	60fb      	str	r3, [r7, #12]
 8000390:	e014      	b.n	80003bc <SPI_Init+0x56>
	} else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	795b      	ldrb	r3, [r3, #5]
 8000396:	2b02      	cmp	r3, #2
 8000398:	d104      	bne.n	80003a4 <SPI_Init+0x3e>
	{
		//Bi-directional mode should be set
		tempreg |= (1 << 15);
 800039a:	68fb      	ldr	r3, [r7, #12]
 800039c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80003a0:	60fb      	str	r3, [r7, #12]
 80003a2:	e00b      	b.n	80003bc <SPI_Init+0x56>
	} else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	795b      	ldrb	r3, [r3, #5]
 80003a8:	2b03      	cmp	r3, #3
 80003aa:	d107      	bne.n	80003bc <SPI_Init+0x56>
	{
		//BI-directional mode should be cleared
		tempreg &= ~(1 << 15);
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80003b2:	60fb      	str	r3, [r7, #12]

		//Set RXONLY bit
		tempreg |= (1 << 10);
 80003b4:	68fb      	ldr	r3, [r7, #12]
 80003b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80003ba:	60fb      	str	r3, [r7, #12]
	}


	//Configure the SPI serial clock speed (Baud Rate)
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	799b      	ldrb	r3, [r3, #6]
 80003c0:	00db      	lsls	r3, r3, #3
 80003c2:	461a      	mov	r2, r3
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	4313      	orrs	r3, r2
 80003c8:	60fb      	str	r3, [r7, #12]

	//Configure the DFF
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF << 11;
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	79db      	ldrb	r3, [r3, #7]
 80003ce:	02db      	lsls	r3, r3, #11
 80003d0:	461a      	mov	r2, r3
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	4313      	orrs	r3, r2
 80003d6:	60fb      	str	r3, [r7, #12]

	//Configure the CPOL
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << 1;
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	7a1b      	ldrb	r3, [r3, #8]
 80003dc:	005b      	lsls	r3, r3, #1
 80003de:	461a      	mov	r2, r3
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	4313      	orrs	r3, r2
 80003e4:	60fb      	str	r3, [r7, #12]

	//Configure the CPHA
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	7a5b      	ldrb	r3, [r3, #9]
 80003ea:	461a      	mov	r2, r3
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	4313      	orrs	r3, r2
 80003f0:	60fb      	str	r3, [r7, #12]


	pSPIHandle->pSPIx->CR1 = tempreg;
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	68fa      	ldr	r2, [r7, #12]
 80003f8:	601a      	str	r2, [r3, #0]
}
 80003fa:	bf00      	nop
 80003fc:	3714      	adds	r7, #20
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr

08000406 <SPI_GetFlagStatus>:

}


uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 8000406:	b480      	push	{r7}
 8000408:	b083      	sub	sp, #12
 800040a:	af00      	add	r7, sp, #0
 800040c:	6078      	str	r0, [r7, #4]
 800040e:	6039      	str	r1, [r7, #0]

	if(pSPIx->SR & FlagName)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	689a      	ldr	r2, [r3, #8]
 8000414:	683b      	ldr	r3, [r7, #0]
 8000416:	4013      	ands	r3, r2
 8000418:	2b00      	cmp	r3, #0
 800041a:	d001      	beq.n	8000420 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 800041c:	2301      	movs	r3, #1
 800041e:	e000      	b.n	8000422 <SPI_GetFlagStatus+0x1c>
	}

	return FLAG_RESET;
 8000420:	2300      	movs	r3, #0
}
 8000422:	4618      	mov	r0, r3
 8000424:	370c      	adds	r7, #12
 8000426:	46bd      	mov	sp, r7
 8000428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042c:	4770      	bx	lr

0800042e <SPI_SendData>:


//Data Send & Receive
//Blocking Call
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len)
{
 800042e:	b580      	push	{r7, lr}
 8000430:	b084      	sub	sp, #16
 8000432:	af00      	add	r7, sp, #0
 8000434:	60f8      	str	r0, [r7, #12]
 8000436:	60b9      	str	r1, [r7, #8]
 8000438:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 800043a:	e027      	b.n	800048c <SPI_SendData+0x5e>
	{
		//Wait until TXE is set
		while (SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 800043c:	bf00      	nop
 800043e:	2102      	movs	r1, #2
 8000440:	68f8      	ldr	r0, [r7, #12]
 8000442:	f7ff ffe0 	bl	8000406 <SPI_GetFlagStatus>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d0f8      	beq.n	800043e <SPI_SendData+0x10>

		//Check the DFF bit in CR1
		if( (pSPIx->CR1 & ( 1 << SPI_CR1_DFF) ) )
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000454:	2b00      	cmp	r3, #0
 8000456:	d00e      	beq.n	8000476 <SPI_SendData+0x48>
		{
			//16 bit DFF
			//Load the data into DR
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	881b      	ldrh	r3, [r3, #0]
 800045c:	461a      	mov	r2, r3
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	60da      	str	r2, [r3, #12]
			Len--;
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	3b01      	subs	r3, #1
 8000466:	607b      	str	r3, [r7, #4]
			Len--;
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	3b01      	subs	r3, #1
 800046c:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 800046e:	68bb      	ldr	r3, [r7, #8]
 8000470:	3301      	adds	r3, #1
 8000472:	60bb      	str	r3, [r7, #8]
 8000474:	e00a      	b.n	800048c <SPI_SendData+0x5e>
		} else
		{
			//8 bit DFF
			pSPIx->DR = *pTxBuffer;
 8000476:	68bb      	ldr	r3, [r7, #8]
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	461a      	mov	r2, r3
 800047c:	68fb      	ldr	r3, [r7, #12]
 800047e:	60da      	str	r2, [r3, #12]
			Len--;
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	3b01      	subs	r3, #1
 8000484:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000486:	68bb      	ldr	r3, [r7, #8]
 8000488:	3301      	adds	r3, #1
 800048a:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d1d4      	bne.n	800043c <SPI_SendData+0xe>

	}



}
 8000492:	bf00      	nop
 8000494:	3710      	adds	r7, #16
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}

0800049a <SPI_PeripheralControl>:
	return state;
}


void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 800049a:	b480      	push	{r7}
 800049c:	b083      	sub	sp, #12
 800049e:	af00      	add	r7, sp, #0
 80004a0:	6078      	str	r0, [r7, #4]
 80004a2:	460b      	mov	r3, r1
 80004a4:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE)
 80004a6:	78fb      	ldrb	r3, [r7, #3]
 80004a8:	2b01      	cmp	r3, #1
 80004aa:	d106      	bne.n	80004ba <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	601a      	str	r2, [r3, #0]
	} else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}

}
 80004b8:	e005      	b.n	80004c6 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	601a      	str	r2, [r3, #0]
}
 80004c6:	bf00      	nop
 80004c8:	370c      	adds	r7, #12
 80004ca:	46bd      	mov	sp, r7
 80004cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d0:	4770      	bx	lr

080004d2 <SPI_SSOEConfig>:
}



void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 80004d2:	b480      	push	{r7}
 80004d4:	b083      	sub	sp, #12
 80004d6:	af00      	add	r7, sp, #0
 80004d8:	6078      	str	r0, [r7, #4]
 80004da:	460b      	mov	r3, r1
 80004dc:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE)
 80004de:	78fb      	ldrb	r3, [r7, #3]
 80004e0:	2b01      	cmp	r3, #1
 80004e2:	d106      	bne.n	80004f2 <SPI_SSOEConfig+0x20>
		{
			pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	685b      	ldr	r3, [r3, #4]
 80004e8:	f043 0204 	orr.w	r2, r3, #4
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	605a      	str	r2, [r3, #4]
		} else
		{
			pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
		}

}
 80004f0:	e005      	b.n	80004fe <SPI_SSOEConfig+0x2c>
			pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	f023 0204 	bic.w	r2, r3, #4
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	605a      	str	r2, [r3, #4]
}
 80004fe:	bf00      	nop
 8000500:	370c      	adds	r7, #12
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
	...

0800050c <GPIO_PeriClockControl>:
 * Return:
 *
 * Note:
 ********************************************************************************/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
 8000514:	460b      	mov	r3, r1
 8000516:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000518:	78fb      	ldrb	r3, [r7, #3]
 800051a:	2b01      	cmp	r3, #1
 800051c:	d157      	bne.n	80005ce <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	4a59      	ldr	r2, [pc, #356]	; (8000688 <GPIO_PeriClockControl+0x17c>)
 8000522:	4293      	cmp	r3, r2
 8000524:	d106      	bne.n	8000534 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000526:	4b59      	ldr	r3, [pc, #356]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800052a:	4a58      	ldr	r2, [pc, #352]	; (800068c <GPIO_PeriClockControl+0x180>)
 800052c:	f043 0301 	orr.w	r3, r3, #1
 8000530:	6313      	str	r3, [r2, #48]	; 0x30
		{
			GPIOH_PCLK_DI();
		}
	}

}
 8000532:	e0a3      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOB)
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	4a56      	ldr	r2, [pc, #344]	; (8000690 <GPIO_PeriClockControl+0x184>)
 8000538:	4293      	cmp	r3, r2
 800053a:	d106      	bne.n	800054a <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 800053c:	4b53      	ldr	r3, [pc, #332]	; (800068c <GPIO_PeriClockControl+0x180>)
 800053e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000540:	4a52      	ldr	r2, [pc, #328]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000542:	f043 0302 	orr.w	r3, r3, #2
 8000546:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000548:	e098      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOC)
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	4a51      	ldr	r2, [pc, #324]	; (8000694 <GPIO_PeriClockControl+0x188>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d106      	bne.n	8000560 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000552:	4b4e      	ldr	r3, [pc, #312]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000556:	4a4d      	ldr	r2, [pc, #308]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000558:	f043 0304 	orr.w	r3, r3, #4
 800055c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800055e:	e08d      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOD)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	4a4d      	ldr	r2, [pc, #308]	; (8000698 <GPIO_PeriClockControl+0x18c>)
 8000564:	4293      	cmp	r3, r2
 8000566:	d106      	bne.n	8000576 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000568:	4b48      	ldr	r3, [pc, #288]	; (800068c <GPIO_PeriClockControl+0x180>)
 800056a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800056c:	4a47      	ldr	r2, [pc, #284]	; (800068c <GPIO_PeriClockControl+0x180>)
 800056e:	f043 0308 	orr.w	r3, r3, #8
 8000572:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000574:	e082      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOE)
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	4a48      	ldr	r2, [pc, #288]	; (800069c <GPIO_PeriClockControl+0x190>)
 800057a:	4293      	cmp	r3, r2
 800057c:	d106      	bne.n	800058c <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800057e:	4b43      	ldr	r3, [pc, #268]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000582:	4a42      	ldr	r2, [pc, #264]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000584:	f043 0310 	orr.w	r3, r3, #16
 8000588:	6313      	str	r3, [r2, #48]	; 0x30
}
 800058a:	e077      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOF)
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	4a44      	ldr	r2, [pc, #272]	; (80006a0 <GPIO_PeriClockControl+0x194>)
 8000590:	4293      	cmp	r3, r2
 8000592:	d106      	bne.n	80005a2 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000594:	4b3d      	ldr	r3, [pc, #244]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000598:	4a3c      	ldr	r2, [pc, #240]	; (800068c <GPIO_PeriClockControl+0x180>)
 800059a:	f043 0320 	orr.w	r3, r3, #32
 800059e:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005a0:	e06c      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOG)
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4a3f      	ldr	r2, [pc, #252]	; (80006a4 <GPIO_PeriClockControl+0x198>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d106      	bne.n	80005b8 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80005aa:	4b38      	ldr	r3, [pc, #224]	; (800068c <GPIO_PeriClockControl+0x180>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ae:	4a37      	ldr	r2, [pc, #220]	; (800068c <GPIO_PeriClockControl+0x180>)
 80005b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005b4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005b6:	e061      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOH)
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	4a3b      	ldr	r2, [pc, #236]	; (80006a8 <GPIO_PeriClockControl+0x19c>)
 80005bc:	4293      	cmp	r3, r2
 80005be:	d15d      	bne.n	800067c <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 80005c0:	4b32      	ldr	r3, [pc, #200]	; (800068c <GPIO_PeriClockControl+0x180>)
 80005c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c4:	4a31      	ldr	r2, [pc, #196]	; (800068c <GPIO_PeriClockControl+0x180>)
 80005c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005ca:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005cc:	e056      	b.n	800067c <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	4a2d      	ldr	r2, [pc, #180]	; (8000688 <GPIO_PeriClockControl+0x17c>)
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d106      	bne.n	80005e4 <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 80005d6:	4b2d      	ldr	r3, [pc, #180]	; (800068c <GPIO_PeriClockControl+0x180>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005da:	4a2c      	ldr	r2, [pc, #176]	; (800068c <GPIO_PeriClockControl+0x180>)
 80005dc:	f023 0301 	bic.w	r3, r3, #1
 80005e0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005e2:	e04b      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOB)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a2a      	ldr	r2, [pc, #168]	; (8000690 <GPIO_PeriClockControl+0x184>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d106      	bne.n	80005fa <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 80005ec:	4b27      	ldr	r3, [pc, #156]	; (800068c <GPIO_PeriClockControl+0x180>)
 80005ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f0:	4a26      	ldr	r2, [pc, #152]	; (800068c <GPIO_PeriClockControl+0x180>)
 80005f2:	f023 0302 	bic.w	r3, r3, #2
 80005f6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005f8:	e040      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOC)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	4a25      	ldr	r2, [pc, #148]	; (8000694 <GPIO_PeriClockControl+0x188>)
 80005fe:	4293      	cmp	r3, r2
 8000600:	d106      	bne.n	8000610 <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 8000602:	4b22      	ldr	r3, [pc, #136]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	4a21      	ldr	r2, [pc, #132]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000608:	f023 0304 	bic.w	r3, r3, #4
 800060c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800060e:	e035      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOD)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	4a21      	ldr	r2, [pc, #132]	; (8000698 <GPIO_PeriClockControl+0x18c>)
 8000614:	4293      	cmp	r3, r2
 8000616:	d106      	bne.n	8000626 <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000618:	4b1c      	ldr	r3, [pc, #112]	; (800068c <GPIO_PeriClockControl+0x180>)
 800061a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061c:	4a1b      	ldr	r2, [pc, #108]	; (800068c <GPIO_PeriClockControl+0x180>)
 800061e:	f023 0308 	bic.w	r3, r3, #8
 8000622:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000624:	e02a      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOE)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4a1c      	ldr	r2, [pc, #112]	; (800069c <GPIO_PeriClockControl+0x190>)
 800062a:	4293      	cmp	r3, r2
 800062c:	d106      	bne.n	800063c <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 800062e:	4b17      	ldr	r3, [pc, #92]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	4a16      	ldr	r2, [pc, #88]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000634:	f023 0310 	bic.w	r3, r3, #16
 8000638:	6313      	str	r3, [r2, #48]	; 0x30
}
 800063a:	e01f      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOF)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4a18      	ldr	r2, [pc, #96]	; (80006a0 <GPIO_PeriClockControl+0x194>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d106      	bne.n	8000652 <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 8000644:	4b11      	ldr	r3, [pc, #68]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000648:	4a10      	ldr	r2, [pc, #64]	; (800068c <GPIO_PeriClockControl+0x180>)
 800064a:	f023 0320 	bic.w	r3, r3, #32
 800064e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000650:	e014      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOG)
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	4a13      	ldr	r2, [pc, #76]	; (80006a4 <GPIO_PeriClockControl+0x198>)
 8000656:	4293      	cmp	r3, r2
 8000658:	d106      	bne.n	8000668 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 800065a:	4b0c      	ldr	r3, [pc, #48]	; (800068c <GPIO_PeriClockControl+0x180>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	4a0b      	ldr	r2, [pc, #44]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000660:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000664:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000666:	e009      	b.n	800067c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOH)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	4a0f      	ldr	r2, [pc, #60]	; (80006a8 <GPIO_PeriClockControl+0x19c>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d105      	bne.n	800067c <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000674:	4a05      	ldr	r2, [pc, #20]	; (800068c <GPIO_PeriClockControl+0x180>)
 8000676:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800067a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800067c:	bf00      	nop
 800067e:	370c      	adds	r7, #12
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	40020000 	.word	0x40020000
 800068c:	40023800 	.word	0x40023800
 8000690:	40020400 	.word	0x40020400
 8000694:	40020800 	.word	0x40020800
 8000698:	40020c00 	.word	0x40020c00
 800069c:	40021000 	.word	0x40021000
 80006a0:	40021400 	.word	0x40021400
 80006a4:	40021800 	.word	0x40021800
 80006a8:	40021c00 	.word	0x40021c00

080006ac <GPIO_Init>:
 * Return:
 *
 * Note:
 ********************************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b086      	sub	sp, #24
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
	uint32_t temp; //temp. register will at first hold the desired GPIO config setting, with the bits set at the desired register

	//Enable the peripheral clock, so the user doesn't have to do so explicitly
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	2101      	movs	r1, #1
 80006ba:	4618      	mov	r0, r3
 80006bc:	f7ff ff26 	bl	800050c <GPIO_PeriClockControl>


	// Mode
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	795b      	ldrb	r3, [r3, #5]
 80006c4:	2b03      	cmp	r3, #3
 80006c6:	d81f      	bhi.n	8000708 <GPIO_Init+0x5c>
	{
		//Non-interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	795b      	ldrb	r3, [r3, #5]
 80006cc:	461a      	mov	r2, r3
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	791b      	ldrb	r3, [r3, #4]
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	fa02 f303 	lsl.w	r3, r2, r3
 80006d8:	613b      	str	r3, [r7, #16]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);	//Clear register
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	681a      	ldr	r2, [r3, #0]
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	791b      	ldrb	r3, [r3, #4]
 80006e4:	4619      	mov	r1, r3
 80006e6:	2303      	movs	r3, #3
 80006e8:	408b      	lsls	r3, r1
 80006ea:	43db      	mvns	r3, r3
 80006ec:	4619      	mov	r1, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	400a      	ands	r2, r1
 80006f4:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;   //Handle variable will get the base address and access the speed register. Set register
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	6819      	ldr	r1, [r3, #0]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	693a      	ldr	r2, [r7, #16]
 8000702:	430a      	orrs	r2, r1
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	e0bf      	b.n	8000888 <GPIO_Init+0x1dc>

	} else
	{
		//Interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	795b      	ldrb	r3, [r3, #5]
 800070c:	2b04      	cmp	r3, #4
 800070e:	d117      	bne.n	8000740 <GPIO_Init+0x94>
		{
			//Configure the Rising Trigger Selection Register
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000710:	4b47      	ldr	r3, [pc, #284]	; (8000830 <GPIO_Init+0x184>)
 8000712:	68db      	ldr	r3, [r3, #12]
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	7912      	ldrb	r2, [r2, #4]
 8000718:	4611      	mov	r1, r2
 800071a:	2201      	movs	r2, #1
 800071c:	408a      	lsls	r2, r1
 800071e:	4611      	mov	r1, r2
 8000720:	4a43      	ldr	r2, [pc, #268]	; (8000830 <GPIO_Init+0x184>)
 8000722:	430b      	orrs	r3, r1
 8000724:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000726:	4b42      	ldr	r3, [pc, #264]	; (8000830 <GPIO_Init+0x184>)
 8000728:	689b      	ldr	r3, [r3, #8]
 800072a:	687a      	ldr	r2, [r7, #4]
 800072c:	7912      	ldrb	r2, [r2, #4]
 800072e:	4611      	mov	r1, r2
 8000730:	2201      	movs	r2, #1
 8000732:	408a      	lsls	r2, r1
 8000734:	43d2      	mvns	r2, r2
 8000736:	4611      	mov	r1, r2
 8000738:	4a3d      	ldr	r2, [pc, #244]	; (8000830 <GPIO_Init+0x184>)
 800073a:	400b      	ands	r3, r1
 800073c:	6093      	str	r3, [r2, #8]
 800073e:	e036      	b.n	80007ae <GPIO_Init+0x102>

		} else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	795b      	ldrb	r3, [r3, #5]
 8000744:	2b05      	cmp	r3, #5
 8000746:	d117      	bne.n	8000778 <GPIO_Init+0xcc>
		{
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000748:	4b39      	ldr	r3, [pc, #228]	; (8000830 <GPIO_Init+0x184>)
 800074a:	689b      	ldr	r3, [r3, #8]
 800074c:	687a      	ldr	r2, [r7, #4]
 800074e:	7912      	ldrb	r2, [r2, #4]
 8000750:	4611      	mov	r1, r2
 8000752:	2201      	movs	r2, #1
 8000754:	408a      	lsls	r2, r1
 8000756:	4611      	mov	r1, r2
 8000758:	4a35      	ldr	r2, [pc, #212]	; (8000830 <GPIO_Init+0x184>)
 800075a:	430b      	orrs	r3, r1
 800075c:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800075e:	4b34      	ldr	r3, [pc, #208]	; (8000830 <GPIO_Init+0x184>)
 8000760:	68db      	ldr	r3, [r3, #12]
 8000762:	687a      	ldr	r2, [r7, #4]
 8000764:	7912      	ldrb	r2, [r2, #4]
 8000766:	4611      	mov	r1, r2
 8000768:	2201      	movs	r2, #1
 800076a:	408a      	lsls	r2, r1
 800076c:	43d2      	mvns	r2, r2
 800076e:	4611      	mov	r1, r2
 8000770:	4a2f      	ldr	r2, [pc, #188]	; (8000830 <GPIO_Init+0x184>)
 8000772:	400b      	ands	r3, r1
 8000774:	60d3      	str	r3, [r2, #12]
 8000776:	e01a      	b.n	80007ae <GPIO_Init+0x102>

		} else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	795b      	ldrb	r3, [r3, #5]
 800077c:	2b06      	cmp	r3, #6
 800077e:	d116      	bne.n	80007ae <GPIO_Init+0x102>
		{
			//Configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000780:	4b2b      	ldr	r3, [pc, #172]	; (8000830 <GPIO_Init+0x184>)
 8000782:	689b      	ldr	r3, [r3, #8]
 8000784:	687a      	ldr	r2, [r7, #4]
 8000786:	7912      	ldrb	r2, [r2, #4]
 8000788:	4611      	mov	r1, r2
 800078a:	2201      	movs	r2, #1
 800078c:	408a      	lsls	r2, r1
 800078e:	4611      	mov	r1, r2
 8000790:	4a27      	ldr	r2, [pc, #156]	; (8000830 <GPIO_Init+0x184>)
 8000792:	430b      	orrs	r3, r1
 8000794:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000796:	4b26      	ldr	r3, [pc, #152]	; (8000830 <GPIO_Init+0x184>)
 8000798:	68db      	ldr	r3, [r3, #12]
 800079a:	687a      	ldr	r2, [r7, #4]
 800079c:	7912      	ldrb	r2, [r2, #4]
 800079e:	4611      	mov	r1, r2
 80007a0:	2201      	movs	r2, #1
 80007a2:	408a      	lsls	r2, r1
 80007a4:	43d2      	mvns	r2, r2
 80007a6:	4611      	mov	r1, r2
 80007a8:	4a21      	ldr	r2, [pc, #132]	; (8000830 <GPIO_Init+0x184>)
 80007aa:	430b      	orrs	r3, r1
 80007ac:	60d3      	str	r3, [r2, #12]
		}

		//Configure the GPIO port selection in SYSCFG_EXTIR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode / 4;
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	795b      	ldrb	r3, [r3, #5]
 80007b2:	089b      	lsrs	r3, r3, #2
 80007b4:	75fb      	strb	r3, [r7, #23]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode % 4;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	795b      	ldrb	r3, [r3, #5]
 80007ba:	f003 0303 	and.w	r3, r3, #3
 80007be:	75bb      	strb	r3, [r7, #22]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a1b      	ldr	r2, [pc, #108]	; (8000834 <GPIO_Init+0x188>)
 80007c6:	4293      	cmp	r3, r2
 80007c8:	d044      	beq.n	8000854 <GPIO_Init+0x1a8>
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a1a      	ldr	r2, [pc, #104]	; (8000838 <GPIO_Init+0x18c>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	d02b      	beq.n	800082c <GPIO_Init+0x180>
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a18      	ldr	r2, [pc, #96]	; (800083c <GPIO_Init+0x190>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d024      	beq.n	8000828 <GPIO_Init+0x17c>
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4a17      	ldr	r2, [pc, #92]	; (8000840 <GPIO_Init+0x194>)
 80007e4:	4293      	cmp	r3, r2
 80007e6:	d01d      	beq.n	8000824 <GPIO_Init+0x178>
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a15      	ldr	r2, [pc, #84]	; (8000844 <GPIO_Init+0x198>)
 80007ee:	4293      	cmp	r3, r2
 80007f0:	d016      	beq.n	8000820 <GPIO_Init+0x174>
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4a14      	ldr	r2, [pc, #80]	; (8000848 <GPIO_Init+0x19c>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d00f      	beq.n	800081c <GPIO_Init+0x170>
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a12      	ldr	r2, [pc, #72]	; (800084c <GPIO_Init+0x1a0>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d008      	beq.n	8000818 <GPIO_Init+0x16c>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4a11      	ldr	r2, [pc, #68]	; (8000850 <GPIO_Init+0x1a4>)
 800080c:	4293      	cmp	r3, r2
 800080e:	d101      	bne.n	8000814 <GPIO_Init+0x168>
 8000810:	2307      	movs	r3, #7
 8000812:	e020      	b.n	8000856 <GPIO_Init+0x1aa>
 8000814:	2300      	movs	r3, #0
 8000816:	e01e      	b.n	8000856 <GPIO_Init+0x1aa>
 8000818:	2306      	movs	r3, #6
 800081a:	e01c      	b.n	8000856 <GPIO_Init+0x1aa>
 800081c:	2305      	movs	r3, #5
 800081e:	e01a      	b.n	8000856 <GPIO_Init+0x1aa>
 8000820:	2304      	movs	r3, #4
 8000822:	e018      	b.n	8000856 <GPIO_Init+0x1aa>
 8000824:	2303      	movs	r3, #3
 8000826:	e016      	b.n	8000856 <GPIO_Init+0x1aa>
 8000828:	2302      	movs	r3, #2
 800082a:	e014      	b.n	8000856 <GPIO_Init+0x1aa>
 800082c:	2301      	movs	r3, #1
 800082e:	e012      	b.n	8000856 <GPIO_Init+0x1aa>
 8000830:	40013c00 	.word	0x40013c00
 8000834:	40020000 	.word	0x40020000
 8000838:	40020400 	.word	0x40020400
 800083c:	40020800 	.word	0x40020800
 8000840:	40020c00 	.word	0x40020c00
 8000844:	40021000 	.word	0x40021000
 8000848:	40021400 	.word	0x40021400
 800084c:	40021800 	.word	0x40021800
 8000850:	40021c00 	.word	0x40021c00
 8000854:	2300      	movs	r3, #0
 8000856:	757b      	strb	r3, [r7, #21]
		SYSCFG_PCLK_EN();
 8000858:	4b5a      	ldr	r3, [pc, #360]	; (80009c4 <GPIO_Init+0x318>)
 800085a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800085c:	4a59      	ldr	r2, [pc, #356]	; (80009c4 <GPIO_Init+0x318>)
 800085e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000862:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 8000864:	7d7a      	ldrb	r2, [r7, #21]
 8000866:	7dbb      	ldrb	r3, [r7, #22]
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	fa02 f103 	lsl.w	r1, r2, r3
 800086e:	4a56      	ldr	r2, [pc, #344]	; (80009c8 <GPIO_Init+0x31c>)
 8000870:	7dfb      	ldrb	r3, [r7, #23]
 8000872:	3302      	adds	r3, #2
 8000874:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//Enable the EXTI interrupt delivery via Interrupt Mask Register
		EXTI->IMR |= pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000878:	4b54      	ldr	r3, [pc, #336]	; (80009cc <GPIO_Init+0x320>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	7912      	ldrb	r2, [r2, #4]
 8000880:	4611      	mov	r1, r2
 8000882:	4a52      	ldr	r2, [pc, #328]	; (80009cc <GPIO_Init+0x320>)
 8000884:	430b      	orrs	r3, r1
 8000886:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 8000888:	2300      	movs	r3, #0
 800088a:	613b      	str	r3, [r7, #16]

	//Speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	799b      	ldrb	r3, [r3, #6]
 8000890:	461a      	mov	r2, r3
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	791b      	ldrb	r3, [r3, #4]
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	fa02 f303 	lsl.w	r3, r2, r3
 800089c:	613b      	str	r3, [r7, #16]
	pGPIOHandle->pGPIOx->OSPEEDER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	689a      	ldr	r2, [r3, #8]
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	791b      	ldrb	r3, [r3, #4]
 80008a8:	4619      	mov	r1, r3
 80008aa:	2303      	movs	r3, #3
 80008ac:	408b      	lsls	r3, r1
 80008ae:	43db      	mvns	r3, r3
 80008b0:	4619      	mov	r1, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	400a      	ands	r2, r1
 80008b8:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDER |= temp;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	6899      	ldr	r1, [r3, #8]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	693a      	ldr	r2, [r7, #16]
 80008c6:	430a      	orrs	r2, r1
 80008c8:	609a      	str	r2, [r3, #8]

	temp = 0;
 80008ca:	2300      	movs	r3, #0
 80008cc:	613b      	str	r3, [r7, #16]

	//Pull up pull down
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	79db      	ldrb	r3, [r3, #7]
 80008d2:	461a      	mov	r2, r3
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	791b      	ldrb	r3, [r3, #4]
 80008d8:	005b      	lsls	r3, r3, #1
 80008da:	fa02 f303 	lsl.w	r3, r2, r3
 80008de:	613b      	str	r3, [r7, #16]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	68da      	ldr	r2, [r3, #12]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	791b      	ldrb	r3, [r3, #4]
 80008ea:	4619      	mov	r1, r3
 80008ec:	2303      	movs	r3, #3
 80008ee:	408b      	lsls	r3, r1
 80008f0:	43db      	mvns	r3, r3
 80008f2:	4619      	mov	r1, r3
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	400a      	ands	r2, r1
 80008fa:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	68d9      	ldr	r1, [r3, #12]
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	693a      	ldr	r2, [r7, #16]
 8000908:	430a      	orrs	r2, r1
 800090a:	60da      	str	r2, [r3, #12]

	temp = 0;
 800090c:	2300      	movs	r3, #0
 800090e:	613b      	str	r3, [r7, #16]

	//Output type - multiplying by 2 is only required for 2-bit registers
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	7a1b      	ldrb	r3, [r3, #8]
 8000914:	461a      	mov	r2, r3
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	791b      	ldrb	r3, [r3, #4]
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	613b      	str	r3, [r7, #16]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	685a      	ldr	r2, [r3, #4]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	791b      	ldrb	r3, [r3, #4]
 800092a:	4619      	mov	r1, r3
 800092c:	2303      	movs	r3, #3
 800092e:	408b      	lsls	r3, r1
 8000930:	43db      	mvns	r3, r3
 8000932:	4619      	mov	r1, r3
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	400a      	ands	r2, r1
 800093a:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	6859      	ldr	r1, [r3, #4]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	430a      	orrs	r2, r1
 800094a:	605a      	str	r2, [r3, #4]

	temp = 0;
 800094c:	2300      	movs	r3, #0
 800094e:	613b      	str	r3, [r7, #16]

	//Alternate functionality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	795b      	ldrb	r3, [r3, #5]
 8000954:	2b02      	cmp	r3, #2
 8000956:	d131      	bne.n	80009bc <GPIO_Init+0x310>
	{
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;		//Get high or low alt function registers via 2-element array
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	791b      	ldrb	r3, [r3, #4]
 800095c:	08db      	lsrs	r3, r3, #3
 800095e:	73fb      	strb	r3, [r7, #15]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;		//Get the bits (4-bit registers)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	791b      	ldrb	r3, [r3, #4]
 8000964:	f003 0307 	and.w	r3, r3, #7
 8000968:	73bb      	strb	r3, [r7, #14]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	7bfa      	ldrb	r2, [r7, #15]
 8000970:	3208      	adds	r2, #8
 8000972:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000976:	7bbb      	ldrb	r3, [r7, #14]
 8000978:	009b      	lsls	r3, r3, #2
 800097a:	220f      	movs	r2, #15
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	43db      	mvns	r3, r3
 8000982:	4618      	mov	r0, r3
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	7bfa      	ldrb	r2, [r7, #15]
 800098a:	4001      	ands	r1, r0
 800098c:	3208      	adds	r2, #8
 800098e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	7bfa      	ldrb	r2, [r7, #15]
 8000998:	3208      	adds	r2, #8
 800099a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	7a5b      	ldrb	r3, [r3, #9]
 80009a2:	461a      	mov	r2, r3
 80009a4:	7bbb      	ldrb	r3, [r7, #14]
 80009a6:	009b      	lsls	r3, r3, #2
 80009a8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ac:	4618      	mov	r0, r3
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	7bfa      	ldrb	r2, [r7, #15]
 80009b4:	4301      	orrs	r1, r0
 80009b6:	3208      	adds	r2, #8
 80009b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}


}
 80009bc:	bf00      	nop
 80009be:	3718      	adds	r7, #24
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40023800 	.word	0x40023800
 80009c8:	40013800 	.word	0x40013800
 80009cc:	40013c00 	.word	0x40013c00

080009d0 <__libc_init_array>:
 80009d0:	b570      	push	{r4, r5, r6, lr}
 80009d2:	4e0d      	ldr	r6, [pc, #52]	; (8000a08 <__libc_init_array+0x38>)
 80009d4:	4c0d      	ldr	r4, [pc, #52]	; (8000a0c <__libc_init_array+0x3c>)
 80009d6:	1ba4      	subs	r4, r4, r6
 80009d8:	10a4      	asrs	r4, r4, #2
 80009da:	2500      	movs	r5, #0
 80009dc:	42a5      	cmp	r5, r4
 80009de:	d109      	bne.n	80009f4 <__libc_init_array+0x24>
 80009e0:	4e0b      	ldr	r6, [pc, #44]	; (8000a10 <__libc_init_array+0x40>)
 80009e2:	4c0c      	ldr	r4, [pc, #48]	; (8000a14 <__libc_init_array+0x44>)
 80009e4:	f000 f818 	bl	8000a18 <_init>
 80009e8:	1ba4      	subs	r4, r4, r6
 80009ea:	10a4      	asrs	r4, r4, #2
 80009ec:	2500      	movs	r5, #0
 80009ee:	42a5      	cmp	r5, r4
 80009f0:	d105      	bne.n	80009fe <__libc_init_array+0x2e>
 80009f2:	bd70      	pop	{r4, r5, r6, pc}
 80009f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80009f8:	4798      	blx	r3
 80009fa:	3501      	adds	r5, #1
 80009fc:	e7ee      	b.n	80009dc <__libc_init_array+0xc>
 80009fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000a02:	4798      	blx	r3
 8000a04:	3501      	adds	r5, #1
 8000a06:	e7f2      	b.n	80009ee <__libc_init_array+0x1e>
 8000a08:	08000a40 	.word	0x08000a40
 8000a0c:	08000a40 	.word	0x08000a40
 8000a10:	08000a40 	.word	0x08000a40
 8000a14:	08000a44 	.word	0x08000a44

08000a18 <_init>:
 8000a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a1a:	bf00      	nop
 8000a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a1e:	bc08      	pop	{r3}
 8000a20:	469e      	mov	lr, r3
 8000a22:	4770      	bx	lr

08000a24 <_fini>:
 8000a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a26:	bf00      	nop
 8000a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a2a:	bc08      	pop	{r3}
 8000a2c:	469e      	mov	lr, r3
 8000a2e:	4770      	bx	lr
