
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.93

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.23    0.75    0.95 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net1 (net)
                  0.23    0.00    0.95 v _083_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.14    0.28    0.23    1.18 ^ _083_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _000_ (net)
                  0.28    0.00    1.18 ^ counter[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.18   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  0.93   slack (MET)


Startpoint: signal_in (input port clocked by core_clock)
Endpoint: signal_prev$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v signal_in (in)
                                         signal_in (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     7    0.10    0.17    0.22    0.42 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net2 (net)
                  0.17    0.00    0.42 v signal_prev$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ signal_prev$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.23    0.75    0.95 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net1 (net)
                  0.23    0.00    0.95 v _083_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.14    0.28    0.23    1.18 ^ _083_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _000_ (net)
                  0.28    0.00    1.18 ^ pulse_detected$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.18   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)


Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.17    0.45    0.45 v counter[6]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.17    0.00    0.45 v _085_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.52 ^ _085_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _060_ (net)
                  0.08    0.00    0.52 ^ _149_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.15    0.37    0.88 v _149_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _062_ (net)
                  0.15    0.00    0.88 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.19    1.08 v _132_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _056_ (net)
                  0.07    0.00    1.08 v _134_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.25    1.33 v _134_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _011_ (net)
                  0.09    0.00    1.33 v _135_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.16    1.49 v _135_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _012_ (net)
                  0.06    0.00    1.49 v _136_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.11    0.28    1.77 v _136_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _013_ (net)
                  0.11    0.00    1.77 v _147_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.12    1.88 ^ _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _009_ (net)
                  0.31    0.00    1.88 ^ pulse_detected$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.88   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.18    9.82   library setup time
                                  9.82   data required time
-----------------------------------------------------------------------------
                                  9.82   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                  7.93   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.03    0.23    0.75    0.95 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net1 (net)
                  0.23    0.00    0.95 v _083_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.14    0.28    0.23    1.18 ^ _083_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _000_ (net)
                  0.28    0.00    1.18 ^ pulse_detected$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.18   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)


Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.17    0.45    0.45 v counter[6]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.17    0.00    0.45 v _085_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.52 ^ _085_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _060_ (net)
                  0.08    0.00    0.52 ^ _149_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.15    0.37    0.88 v _149_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _062_ (net)
                  0.15    0.00    0.88 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.19    1.08 v _132_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _056_ (net)
                  0.07    0.00    1.08 v _134_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.25    1.33 v _134_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _011_ (net)
                  0.09    0.00    1.33 v _135_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.16    1.49 v _135_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _012_ (net)
                  0.06    0.00    1.49 v _136_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.11    0.28    1.77 v _136_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _013_ (net)
                  0.11    0.00    1.77 v _147_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.12    1.88 ^ _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _009_ (net)
                  0.31    0.00    1.88 ^ pulse_detected$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.88   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.18    9.82   library setup time
                                  9.82   data required time
-----------------------------------------------------------------------------
                                  9.82   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                  7.93   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.4320638179779053

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8686

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.35424548387527466

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.37540000677108765

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9436

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.45    0.45 v counter[6]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.52 ^ _085_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.37    0.88 v _149_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.19    1.08 v _132_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.25    1.33 v _134_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.16    1.49 v _135_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.28    1.77 v _136_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.12    1.88 ^ _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    1.88 ^ pulse_detected$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           1.88   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
  -0.18    9.82   library setup time
           9.82   data required time
---------------------------------------------------------
           9.82   data required time
          -1.88   data arrival time
---------------------------------------------------------
           7.93   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[3]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[3]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.42    0.42 v counter[3]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    0.52 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.06    0.58 v _114_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    0.58 v counter[3]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.58   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter[3]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.58   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.8844

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.9325

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
420.956273

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.54e-04   6.84e-05   5.78e-09   1.02e-03  61.6%
Combinational          3.87e-04   2.49e-04   1.71e-08   6.37e-04  38.4%
Clock                  0.00e+00   0.00e+00   5.26e-08   5.26e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.34e-03   3.18e-04   7.55e-08   1.66e-03 100.0%
                          80.9%      19.1%       0.0%
