Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug  1 14:06:11 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/sha512Accel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6cpga196-2I
| Speed File   : -2I
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                             Instance                             |                                          Module                                         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                     |                                                                                   (top) |       3330 |       2774 |     556 |    0 | 3528 |      4 |      0 |          0 |
|   bd_0_i                                                         |                                                                                    bd_0 |       3330 |       2774 |     556 |    0 | 3528 |      4 |      0 |          0 |
|     hls_inst                                                     |                                                                         bd_0_hls_inst_0 |       3330 |       2774 |     556 |    0 | 3528 |      4 |      0 |          0 |
|       inst                                                       |                                                             bd_0_hls_inst_0_sha512Accel |       3330 |       2774 |     556 |    0 | 3528 |      4 |      0 |          0 |
|         (inst)                                                   |                                                             bd_0_hls_inst_0_sha512Accel |          6 |          6 |       0 |    0 |  896 |      0 |      0 |          0 |
|         grp_chunkProcessor_fu_557                                |                                              bd_0_hls_inst_0_sha512Accel_chunkProcessor |       2268 |       1904 |     364 |    0 | 2083 |      2 |      0 |          0 |
|           (grp_chunkProcessor_fu_557)                            |                                              bd_0_hls_inst_0_sha512Accel_chunkProcessor |          5 |          5 |       0 |    0 |  533 |      0 |      0 |          0 |
|           grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163     |                     bd_0_hls_inst_0_sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_11_2 |        286 |        286 |       0 |    0 |  220 |      0 |      0 |          0 |
|             (grp_chunkProcessor_Pipeline_VITIS_LOOP_11_2_fu_163) |                     bd_0_hls_inst_0_sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_11_2 |        121 |        121 |       0 |    0 |  218 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U             |                   bd_0_hls_inst_0_sha512Accel_flow_control_loop_pipe_sequential_init_40 |        167 |        167 |       0 |    0 |    2 |      0 |      0 |          0 |
|           grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168     |                     bd_0_hls_inst_0_sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2 |       1374 |       1374 |       0 |    0 | 1105 |      0 |      0 |          0 |
|             (grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168) |                     bd_0_hls_inst_0_sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2 |        812 |        812 |       0 |    0 | 1038 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U             |                   bd_0_hls_inst_0_sha512Accel_flow_control_loop_pipe_sequential_init_38 |        565 |        565 |       0 |    0 |    3 |      0 |      0 |          0 |
|             kValues_U                                            | bd_0_hls_inst_0_sha512Accel_chunkProcessor_Pipeline_VITIS_LOOP_27_2_kValues_ROM_AUTO_1R |          1 |          1 |       0 |    0 |   64 |      0 |      0 |          0 |
|           wValues_U                                              |                   bd_0_hls_inst_0_sha512Accel_chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W |        491 |        127 |     364 |    0 |  192 |      0 |      0 |          0 |
|           wvars_U                                                |                       bd_0_hls_inst_0_sha512Accel_chunkProcessor_wvars_RAM_AUTO_1R1W_35 |         70 |         70 |       0 |    0 |    0 |      2 |      0 |          0 |
|         grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399          |                        bd_0_hls_inst_0_sha512Accel_sha512Accel_Pipeline_VITIS_LOOP_15_2 |        319 |        319 |       0 |    0 |  156 |      0 |      0 |          0 |
|           (grp_sha512Accel_Pipeline_VITIS_LOOP_15_2_fu_399)      |                        bd_0_hls_inst_0_sha512Accel_sha512Accel_Pipeline_VITIS_LOOP_15_2 |        181 |        181 |       0 |    0 |  154 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U               |                   bd_0_hls_inst_0_sha512Accel_flow_control_loop_pipe_sequential_init_34 |        138 |        138 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442          |                        bd_0_hls_inst_0_sha512Accel_sha512Accel_Pipeline_VITIS_LOOP_26_3 |        286 |        286 |       0 |    0 |  155 |      0 |      0 |          0 |
|           (grp_sha512Accel_Pipeline_VITIS_LOOP_26_3_fu_442)      |                        bd_0_hls_inst_0_sha512Accel_sha512Accel_Pipeline_VITIS_LOOP_26_3 |        146 |        146 |       0 |    0 |  153 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U               |                   bd_0_hls_inst_0_sha512Accel_flow_control_loop_pipe_sequential_init_33 |        140 |        140 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_sha512Accel_Pipeline_VITIS_LOOP_38_4_fu_483          |                        bd_0_hls_inst_0_sha512Accel_sha512Accel_Pipeline_VITIS_LOOP_38_4 |        129 |        129 |       0 |    0 |   20 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U               |                   bd_0_hls_inst_0_sha512Accel_flow_control_loop_pipe_sequential_init_32 |         80 |         80 |       0 |    0 |    2 |      0 |      0 |          0 |
|         message_U                                                |                                       bd_0_hls_inst_0_sha512Accel_message_RAM_AUTO_1R1W |         64 |          0 |      64 |    0 |   64 |      0 |      0 |          0 |
|         wordsout_U                                               |                                      bd_0_hls_inst_0_sha512Accel_wordsout_RAM_AUTO_1R1W |        115 |         51 |      64 |    0 |   64 |      0 |      0 |          0 |
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


