
---------- Begin Simulation Statistics ----------
final_tick                               1043808030500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 758411                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729844                       # Number of bytes of host memory used
host_op_rate                                  1428507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   659.27                       # Real time elapsed on the host
host_tick_rate                             1583270290                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     941776800                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.043808                       # Number of seconds simulated
sim_ticks                                1043808030500                       # Number of ticks simulated
system.cpu.Branches                         114795535                       # Number of branches fetched
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     941776800                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2087616061                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2087616061                       # Number of busy cycles
system.cpu.num_cc_register_reads            602079812                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           318696581                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    112317816                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 595264                       # Number of float alu accesses
system.cpu.num_fp_insts                        595264                       # number of float instructions
system.cpu.num_fp_register_reads               311483                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              301304                       # number of times the floating registers were written
system.cpu.num_func_calls                       11487                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             941387053                       # Number of integer alu accesses
system.cpu.num_int_insts                    941387053                       # number of integer instructions
system.cpu.num_int_register_reads          2032380240                       # number of times the integer registers were read
system.cpu.num_int_register_writes          806358083                       # number of times the integer registers were written
system.cpu.num_load_insts                   184167196                       # Number of load instructions
system.cpu.num_mem_refs                     204242381                       # number of memory refs
system.cpu.num_store_insts                   20075185                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                434026      0.05%      0.05% # Class of executed instruction
system.cpu.op_class::IntAlu                 737108085     78.26%     78.30% # Class of executed instruction
system.cpu.op_class::IntMult                   129111      0.01%     78.32% # Class of executed instruction
system.cpu.op_class::IntDiv                      2456      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::FloatAdd                     481      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1750      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2190      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1428      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::MemRead                183873380     19.52%     97.84% # Class of executed instruction
system.cpu.op_class::MemWrite                19782680      2.10%     99.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead              293816      0.03%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             292505      0.03%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  941924289                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       552727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1138714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9530597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          666                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19062198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            666                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    194556642                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        194556642                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    194592993                       # number of overall hits
system.cpu.dcache.overall_hits::total       194592993                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9494371                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9494371                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9530396                       # number of overall misses
system.cpu.dcache.overall_misses::total       9530396                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 167807531500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 167807531500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 167807531500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 167807531500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    204051013                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    204051013                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    204123389                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    204123389                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046529                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046529                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046689                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046689                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17674.423245                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17674.423245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17607.613734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17607.613734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3987826                       # number of writebacks
system.cpu.dcache.writebacks::total           3987826                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      9494370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9494370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      9530364                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9530364                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 158313158500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 158313158500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 159023683500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 159023683500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.046529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.046689                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046689                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16674.424791                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16674.424791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16686.003126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16686.003126                       # average overall mshr miss latency
system.cpu.dcache.replacements                9529852                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    176450694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       176450694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      7672495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7672495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 120225248000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 120225248000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    184123189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    184123189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15669.641753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15669.641753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      7672494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7672494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 112552751000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 112552751000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.041670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14669.643404                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14669.643404                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     18105948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18105948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1821876                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1821876                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47582283500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47582283500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     19927824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19927824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.091424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.091424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26117.191016                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26117.191016                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1821876                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1821876                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  45760407500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  45760407500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.091424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.091424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25117.191016                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25117.191016                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.968529                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           204123357                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9530364                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.418212                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.968529                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417777142                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417777142                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   184195629                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    20075193                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       3248463                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1558087                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    681293429                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        681293429                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    681293429                       # number of overall hits
system.cpu.icache.overall_hits::total       681293429                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1237                       # number of overall misses
system.cpu.icache.overall_misses::total          1237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92605000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92605000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    681294666                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    681294666                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    681294666                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    681294666                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          745                       # number of writebacks
system.cpu.icache.writebacks::total               745                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.replacements                    745                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    681293429                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       681293429                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    681294666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    681294666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.888588                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           681294666                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1237                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          550763.675020                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.888588                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1362590569                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1362590569                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   681294715                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1043808030500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              8945512                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8945614                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data             8945512                       # number of overall hits
system.l2.overall_hits::total                 8945614                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             584852                       # number of demand (read+write) misses
system.l2.demand_misses::total                 585987                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1135                       # number of overall misses
system.l2.overall_misses::.cpu.data            584852                       # number of overall misses
system.l2.overall_misses::total                585987                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     88401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  50796197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50884598500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88401500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  50796197000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50884598500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          9530364                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9531601                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         9530364                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9531601                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.061367                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061478                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.061367                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061478                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86853.079070                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86835.712226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86853.079070                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86835.712226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              382176                       # number of writebacks
system.l2.writebacks::total                    382176                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        584852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            585987                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       584852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           585987                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     77051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  44947677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45024728500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     77051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  44947677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45024728500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.061367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061478                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.061367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.061478                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76853.079070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76835.712226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76853.079070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76835.712226                       # average overall mshr miss latency
system.l2.replacements                         553393                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3987826                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3987826                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3987826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3987826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              745                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          745                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           1517811                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1517811                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          304065                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              304065                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  27090005000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27090005000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1821876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1821876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.166897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.166897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89092.809103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89092.809103                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       304065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         304065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  24049355000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24049355000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.166897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.166897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79092.809103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79092.809103                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       7427701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7427701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       280787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          280787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  23706192000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23706192000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      7708488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7708488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.036426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84427.669372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84427.669372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       280787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       280787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  20898322000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20898322000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.036426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74427.669372                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74427.669372                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32700.154723                       # Cycle average of tags in use
system.l2.tags.total_refs                    19062197                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    586161                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.520412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.817540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        31.383954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32642.953229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997930                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17064                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12317                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 153083737                       # Number of tag accesses
system.l2.tags.data_accesses                153083737                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    382176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    583340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.481420400500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21987                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21987                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1810210                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             360699                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      585987                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     382176                       # Number of write requests accepted
system.mem_ctrls.readBursts                    585987                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   382176                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1512                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                585987                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               382176                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  584133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        21987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.581935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.020482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.761400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         21877     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          107      0.49%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21987                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.380679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.355740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.917643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6568     29.87%     29.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              578      2.63%     32.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14744     67.06%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               97      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21987                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   96768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                37503168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24459264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     35.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1043807708500                       # Total gap between requests
system.mem_ctrls.avgGap                    1078132.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        72640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     37333760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     24457536                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 69591.340435658785                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 35766883.286112062633                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 23431067.097926490009                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1135                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       584852                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       382176                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30689000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  20996586000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 25159429490750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27038.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35900.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  65832049.87                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        72640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     37430528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      37503168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     24459264                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     24459264                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1135                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       584852                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         585987                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       382176                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        382176                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        69591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     35859590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         35929181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        69591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        69591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     23432723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        23432723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     23432723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        69591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     35859590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        59361904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               584475                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              382149                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        32605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        32381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        28947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        31515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        34295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        35591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        39928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        39810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        38327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        40066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        39414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        37769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        39336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        40925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        38797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        34769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        22299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        21656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        19154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        20839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        22280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        23527                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        26110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        25738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        24548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        26083                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        25625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        24137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        24716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        26182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        25690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        23565                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10068368750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2922375000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        21027275000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17226.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35976.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              222321                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             132460                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            38.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           34.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       611831                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   101.111006                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    82.337023                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   106.116641                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       469732     76.77%     76.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       101272     16.55%     93.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        22190      3.63%     96.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         7858      1.28%     98.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5381      0.88%     99.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1452      0.24%     99.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          605      0.10%     99.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          553      0.09%     99.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2788      0.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       611831                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              37406400                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           24457536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               35.836475                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               23.431067                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               36.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2021833800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1074611175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1964014080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     947967660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 82396794480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 102160225620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 314792620320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  505358067135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   484.148476                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 817408322000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  34854820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 191544888500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2346725220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1247287470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2209137420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1046850120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 82396794480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 104485017360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 312834900960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  506566713030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   485.306396                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 812307347750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  34854820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 196645862750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             281922                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       382176                       # Transaction distribution
system.membus.trans_dist::CleanEvict           170551                       # Transaction distribution
system.membus.trans_dist::ReadExReq            304065                       # Transaction distribution
system.membus.trans_dist::ReadExResp           304065                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        281922                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1724701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1724701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1724701                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     61962432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     61962432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                61962432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            585987                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  585987    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              585987                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2681673000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3195758750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           7709725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4370002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          745                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5713243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1821876                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1821876                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1237                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7708488                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3219                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     28590580                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              28593799                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       126848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    865164160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              865291008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          553393                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24459264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10084994                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000066                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008132                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10084327     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    667      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10084994                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1043808030500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        13519670000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1855500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14295546000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
