{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724971702741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724971702741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 19:48:22 2024 " "Processing started: Thu Aug 29 19:48:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724971702741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971702741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semestral -c design " "Command: quartus_map --read_settings_files=on --write_settings_files=off semestral -c design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971702742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724971702819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724971702819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/button_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/button_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "../button_handler.v" "" { Text "/home/andreojr/dev/project-elevator-ed/button_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/weight_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/weight_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_tb " "Found entity 1: weight_tb" {  } { { "../weight_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/weight_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/weight.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/weight.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight " "Found entity 1: weight" {  } { { "../weight.v" "" { Text "/home/andreojr/dev/project-elevator-ed/weight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../testbench.v" "" { Text "/home/andreojr/dev/project-elevator-ed/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/sos_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/sos_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sos_handler_tb " "Found entity 1: sos_handler_tb" {  } { { "../sos_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/sos_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/sos.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/sos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sos " "Found entity 1: sos" {  } { { "../sos.v" "" { Text "/home/andreojr/dev/project-elevator-ed/sos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/movement_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/movement_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 movement_tb " "Found entity 1: movement_tb" {  } { { "../movement_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/movement_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "door DOOR movement.v(18) " "Verilog HDL Declaration information at movement.v(18): object \"door\" differs only in case from object \"DOOR\" in the same scope" {  } { { "../movement.v" "" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724971706325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/movement.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/movement.v" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "../movement.v" "" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706325 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../led_disable.v " "Can't analyze file -- file ../led_disable.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1724971706325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/goal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/goal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 goal_tb " "Found entity 1: goal_tb" {  } { { "../goal_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/goal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/goal.v" { { "Info" "ISGN_ENTITY_NAME" "1 goal " "Found entity 1: goal" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/frequency_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/frequency_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_tb " "Found entity 1: frequency_tb" {  } { { "../frequency_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706326 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequency_move.v(18) " "Verilog HDL information at frequency_move.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../frequency_move.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency_move.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1724971706326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/frequency_move.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/frequency_move.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_move " "Found entity 1: frequency_move" {  } { { "../frequency_move.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency_move.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/frequency_door.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/frequency_door.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_door " "Found entity 1: frequency_door" {  } { { "../frequency_door.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency_door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "../frequency.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/floor_types_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/floor_types_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_types_tb " "Found entity 1: floor_types_tb" {  } { { "../floor_types_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/floor_types_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/floor_types.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/floor_types.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_types " "Found entity 1: floor_types" {  } { { "../floor_types.v" "" { Text "/home/andreojr/dev/project-elevator-ed/floor_types.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/emergency_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/andreojr/dev/project-elevator-ed/emergency_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/emergency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/emergency.v" { { "Info" "ISGN_ENTITY_NAME" "1 emergency " "Found entity 1: emergency" {  } { { "../emergency.v" "" { Text "/home/andreojr/dev/project-elevator-ed/emergency.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/door_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/door_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 door_tb " "Found entity 1: door_tb" {  } { { "../door_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/door_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/door.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/door.v" { { "Info" "ISGN_ENTITY_NAME" "1 door " "Found entity 1: door" {  } { { "../door.v" "" { Text "/home/andreojr/dev/project-elevator-ed/door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/design.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/design.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../design.v" "" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/delay_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/delay_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_tb " "Found entity 1: delay_tb" {  } { { "../delay_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/delay_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706328 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "delay.v(9) " "Verilog HDL Event Control warning at delay.v(9): Event Control contains a complex event expression" {  } { { "../delay.v" "" { Text "/home/andreojr/dev/project-elevator-ed/delay.v" 9 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1724971706328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../delay.v" "" { Text "/home/andreojr/dev/project-elevator-ed/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/buttons_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/buttons_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttons_tb " "Found entity 1: buttons_tb" {  } { { "../buttons_tb.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/project-elevator-ed/buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/project-elevator-ed/buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724971706329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button1 testbench.v(34) " "Verilog HDL Implicit Net warning at testbench.v(34): created implicit net for \"button1\"" {  } { { "../testbench.v" "" { Text "/home/andreojr/dev/project-elevator-ed/testbench.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button2 testbench.v(35) " "Verilog HDL Implicit Net warning at testbench.v(35): created implicit net for \"button2\"" {  } { { "../testbench.v" "" { Text "/home/andreojr/dev/project-elevator-ed/testbench.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button3 testbench.v(36) " "Verilog HDL Implicit Net warning at testbench.v(36): created implicit net for \"button3\"" {  } { { "../testbench.v" "" { Text "/home/andreojr/dev/project-elevator-ed/testbench.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724971706347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency frequency:FREQUENCY " "Elaborating entity \"frequency\" for hierarchy \"frequency:FREQUENCY\"" {  } { { "../design.v" "FREQUENCY" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(14) " "Verilog HDL assignment warning at frequency.v(14): truncated value with size 32 to match size of target (26)" {  } { { "../frequency.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724971706349 "|TOP|frequency:FREQUENCY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler button_handler:BUTTON_HANDLER " "Elaborating entity \"button_handler\" for hierarchy \"button_handler:BUTTON_HANDLER\"" {  } { { "../design.v" "BUTTON_HANDLER" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement:MOVEMENT " "Elaborating entity \"movement\" for hierarchy \"movement:MOVEMENT\"" {  } { { "../design.v" "MOVEMENT" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_door movement:MOVEMENT\|frequency_door:FD " "Elaborating entity \"frequency_door\" for hierarchy \"movement:MOVEMENT\|frequency_door:FD\"" {  } { { "../movement.v" "FD" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_move movement:MOVEMENT\|frequency_move:FM " "Elaborating entity \"frequency_move\" for hierarchy \"movement:MOVEMENT\|frequency_move:FM\"" {  } { { "../movement.v" "FM" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency_move.v(22) " "Verilog HDL assignment warning at frequency_move.v(22): truncated value with size 32 to match size of target (26)" {  } { { "../frequency_move.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency_move.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724971706351 "|TOP|movement:MOVEMENT|frequency_move:FM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor_types movement:MOVEMENT\|floor_types:FT " "Elaborating entity \"floor_types\" for hierarchy \"movement:MOVEMENT\|floor_types:FT\"" {  } { { "../movement.v" "FT" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door movement:MOVEMENT\|door:DOOR " "Elaborating entity \"door\" for hierarchy \"movement:MOVEMENT\|door:DOOR\"" {  } { { "../movement.v" "DOOR" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goal movement:MOVEMENT\|goal:GOAL " "Elaborating entity \"goal\" for hierarchy \"movement:MOVEMENT\|goal:GOAL\"" {  } { { "../movement.v" "GOAL" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706351 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "move_handler goal.v(18) " "Verilog HDL Always Construct warning at goal.v(18): variable \"move_handler\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "floor goal.v(19) " "Verilog HDL Always Construct warning at goal.v(19): variable \"floor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gf goal.v(35) " "Verilog HDL Always Construct warning at goal.v(35): variable \"gf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gf goal.v(37) " "Verilog HDL Always Construct warning at goal.v(37): variable \"gf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gf goal.v(17) " "Verilog HDL Always Construct warning at goal.v(17): inferring latch(es) for variable \"gf\", which holds its previous value in one or more paths through the always construct" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gf\[0\] goal.v(37) " "Inferred latch for \"gf\[0\]\" at goal.v(37)" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gf\[1\] goal.v(37) " "Inferred latch for \"gf\[1\]\" at goal.v(37)" {  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons movement:MOVEMENT\|buttons:BT " "Elaborating entity \"buttons\" for hierarchy \"movement:MOVEMENT\|buttons:BT\"" {  } { { "../movement.v" "BT" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "buttons.v(23) " "Verilog HDL warning at buttons.v(23): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 23 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "led1 buttons.v(22) " "Verilog HDL warning at buttons.v(22): assignments to led1 create a combinational loop" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 22 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "buttons.v(25) " "Verilog HDL warning at buttons.v(25): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 25 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "led2 buttons.v(24) " "Verilog HDL warning at buttons.v(24): assignments to led2 create a combinational loop" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 24 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "buttons.v(27) " "Verilog HDL warning at buttons.v(27): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 27 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "led3 buttons.v(26) " "Verilog HDL warning at buttons.v(26): assignments to led3 create a combinational loop" {  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 26 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emergency emergency:EMERGENCY " "Elaborating entity \"emergency\" for hierarchy \"emergency:EMERGENCY\"" {  } { { "../design.v" "EMERGENCY" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sos emergency:EMERGENCY\|sos:SOS " "Elaborating entity \"sos\" for hierarchy \"emergency:EMERGENCY\|sos:SOS\"" {  } { { "../emergency.v" "SOS" { Text "/home/andreojr/dev/project-elevator-ed/emergency.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight emergency:EMERGENCY\|weight:WEIGHT " "Elaborating entity \"weight\" for hierarchy \"emergency:EMERGENCY\|weight:WEIGHT\"" {  } { { "../emergency.v" "WEIGHT" { Text "/home/andreojr/dev/project-elevator-ed/emergency.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 weight.v(19) " "Verilog HDL assignment warning at weight.v(19): truncated value with size 32 to match size of target (3)" {  } { { "../weight.v" "" { Text "/home/andreojr/dev/project-elevator-ed/weight.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724971706353 "|TOP|emergency:EMERGENCY|weight:WEIGHT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 weight.v(21) " "Verilog HDL assignment warning at weight.v(21): truncated value with size 32 to match size of target (3)" {  } { { "../weight.v" "" { Text "/home/andreojr/dev/project-elevator-ed/weight.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724971706353 "|TOP|emergency:EMERGENCY|weight:WEIGHT"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement:MOVEMENT\|goal:GOAL\|gf\[0\] " "Latch movement:MOVEMENT\|goal:GOAL\|gf\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement:MOVEMENT\|floor\[0\] " "Ports D and ENA on the latch are fed by the same signal movement:MOVEMENT\|floor\[0\]" {  } { { "../movement.v" "" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724971706613 ""}  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724971706613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movement:MOVEMENT\|goal:GOAL\|gf\[1\] " "Latch movement:MOVEMENT\|goal:GOAL\|gf\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA movement:MOVEMENT\|floor\[1\] " "Ports D and ENA on the latch are fed by the same signal movement:MOVEMENT\|floor\[1\]" {  } { { "../movement.v" "" { Text "/home/andreojr/dev/project-elevator-ed/movement.v" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1724971706613 ""}  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1724971706613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724971706680 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andreojr/dev/project-elevator-ed/quartus/output_files/design.map.smsg " "Generated suppressed messages file /home/andreojr/dev/project-elevator-ed/quartus/output_files/design.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724971706960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724971706960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724971706974 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724971706974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724971706974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724971706974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724971706978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 19:48:26 2024 " "Processing ended: Thu Aug 29 19:48:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724971706978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724971706978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724971706978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724971706978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724971707980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724971707980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 19:48:27 2024 " "Processing started: Thu Aug 29 19:48:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724971707980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724971707980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off semestral -c design " "Command: quartus_fit --read_settings_files=off --write_settings_files=off semestral -c design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724971707980 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724971707998 ""}
{ "Info" "0" "" "Project  = semestral" {  } {  } 0 0 "Project  = semestral" 0 0 "Fitter" 0 0 1724971707998 ""}
{ "Info" "0" "" "Revision = design" {  } {  } 0 0 "Revision = design" 0 0 "Fitter" 0 0 1724971707998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724971708032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724971708032 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "design EP4CE115F29C8L " "Selected device EP4CE115F29C8L for design \"design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724971708034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724971708076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724971708076 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724971708274 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724971708276 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8L " "Device EP4CE40F29C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724971708294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I8L " "Device EP4CE40F29I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724971708294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8L " "Device EP4CE30F29C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724971708294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I8L " "Device EP4CE30F29I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724971708294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8L " "Device EP4CE55F29C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724971708294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I8L " "Device EP4CE55F29I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724971708294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8L " "Device EP4CE75F29C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724971708294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I8L " "Device EP4CE75F29I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724971708294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I8L " "Device EP4CE115F29I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724971708294 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1724971708294 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/andreojr/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724971708295 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/andreojr/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724971708295 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/andreojr/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724971708295 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/andreojr/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724971708295 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/andreojr/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724971708295 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724971708295 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724971708296 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1724971708660 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1724971708777 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "design.sdc " "Synopsys Design Constraints File file not found: 'design.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1724971708778 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1724971708778 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led3~0\|combout " "Node \"MOVEMENT\|BT\|led3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971708779 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led3~0\|dataa " "Node \"MOVEMENT\|BT\|led3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971708779 ""}  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1724971708779 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led2~0\|combout " "Node \"MOVEMENT\|BT\|led2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971708779 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led2~0\|dataa " "Node \"MOVEMENT\|BT\|led2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971708779 ""}  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1724971708779 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led1~1\|combout " "Node \"MOVEMENT\|BT\|led1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971708779 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led1~1\|dataa " "Node \"MOVEMENT\|BT\|led1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971708779 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led1~0\|dataa " "Node \"MOVEMENT\|BT\|led1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971708779 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led1~0\|combout " "Node \"MOVEMENT\|BT\|led1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971708779 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led1~1\|datad " "Node \"MOVEMENT\|BT\|led1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971708779 ""}  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1724971708779 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MOVEMENT\|GOAL\|gf\[1\]~0  from: datab  to: combout " "Cell: MOVEMENT\|GOAL\|gf\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724971708779 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1724971708779 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1724971708780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1724971708780 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1724971708780 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724971708796 ""}  } { { "../design.v" "" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724971708796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "weight_flip~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node weight_flip~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724971708796 ""}  } { { "../design.v" "" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724971708796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency:FREQUENCY\|clk  " "Automatically promoted node frequency:FREQUENCY\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724971708796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency:FREQUENCY\|clk~0 " "Destination node frequency:FREQUENCY\|clk~0" {  } { { "../frequency.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724971708796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1724971708796 ""}  } { { "../frequency.v" "" { Text "/home/andreojr/dev/project-elevator-ed/frequency.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724971708796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "movement:MOVEMENT\|goal:GOAL\|gf\[1\]~0  " "Automatically promoted node movement:MOVEMENT\|goal:GOAL\|gf\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724971708796 ""}  } { { "../goal.v" "" { Text "/home/andreojr/dev/project-elevator-ed/goal.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724971708796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "weight_flip_reset~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node weight_flip_reset~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724971708796 ""}  } { { "../design.v" "" { Text "/home/andreojr/dev/project-elevator-ed/design.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724971708796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724971708894 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724971708894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724971708894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724971708895 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724971708895 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1724971708895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1724971708895 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724971708895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724971708895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1724971708896 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724971708896 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 4 10 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 4 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1724971708896 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1724971708896 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1724971708896 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724971708897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724971708897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724971708897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724971708897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724971708897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724971708897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724971708897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1724971708897 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1724971708897 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1724971708897 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724971708918 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1724971708919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724971709794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724971709871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724971709892 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724971711526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724971711526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724971711639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "/home/andreojr/dev/project-elevator-ed/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 12 { 0 ""} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724971713071 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724971713071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724971713614 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724971713614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724971713616 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724971713672 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724971713677 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724971713806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724971713806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724971713950 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724971714163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andreojr/dev/project-elevator-ed/quartus/output_files/design.fit.smsg " "Generated suppressed messages file /home/andreojr/dev/project-elevator-ed/quartus/output_files/design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724971714357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1600 " "Peak virtual memory: 1600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724971714487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 19:48:34 2024 " "Processing ended: Thu Aug 29 19:48:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724971714487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724971714487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724971714487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724971714487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1724971715371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724971715371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 19:48:35 2024 " "Processing started: Thu Aug 29 19:48:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724971715371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1724971715371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off semestral -c design " "Command: quartus_asm --read_settings_files=off --write_settings_files=off semestral -c design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1724971715371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1724971715481 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1724971716663 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1724971716706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724971716783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 19:48:36 2024 " "Processing ended: Thu Aug 29 19:48:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724971716783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724971716783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724971716783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1724971716783 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1724971717352 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1724971717653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724971717653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 19:48:37 2024 " "Processing started: Thu Aug 29 19:48:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724971717653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1724971717653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta semestral -c design " "Command: quartus_sta semestral -c design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1724971717653 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1724971717669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1724971717702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1724971717702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971717747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971717747 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1724971718005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "design.sdc " "Synopsys Design Constraints File file not found: 'design.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1724971718008 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971718009 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency:FREQUENCY\|clk frequency:FREQUENCY\|clk " "create_clock -period 1.000 -name frequency:FREQUENCY\|clk frequency:FREQUENCY\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724971718009 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name weight_flip weight_flip " "create_clock -period 1.000 -name weight_flip weight_flip" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724971718009 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name movement:MOVEMENT\|floor\[0\] movement:MOVEMENT\|floor\[0\] " "create_clock -period 1.000 -name movement:MOVEMENT\|floor\[0\] movement:MOVEMENT\|floor\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724971718009 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name movement:MOVEMENT\|frequency_move:FM\|move_clk movement:MOVEMENT\|frequency_move:FM\|move_clk " "create_clock -period 1.000 -name movement:MOVEMENT\|frequency_move:FM\|move_clk movement:MOVEMENT\|frequency_move:FM\|move_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724971718009 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724971718009 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724971718009 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led3~0\|combout " "Node \"MOVEMENT\|BT\|led3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971718009 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led3~0\|dataa " "Node \"MOVEMENT\|BT\|led3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971718009 ""}  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1724971718009 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led1~1\|combout " "Node \"MOVEMENT\|BT\|led1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971718010 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led1~0\|datac " "Node \"MOVEMENT\|BT\|led1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971718010 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led1~0\|combout " "Node \"MOVEMENT\|BT\|led1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971718010 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led1~1\|dataa " "Node \"MOVEMENT\|BT\|led1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971718010 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led1~1\|datac " "Node \"MOVEMENT\|BT\|led1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971718010 ""}  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1724971718010 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led2~0\|combout " "Node \"MOVEMENT\|BT\|led2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971718010 ""} { "Warning" "WSTA_SCC_NODE" "MOVEMENT\|BT\|led2~0\|dataa " "Node \"MOVEMENT\|BT\|led2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724971718010 ""}  } { { "../buttons.v" "" { Text "/home/andreojr/dev/project-elevator-ed/buttons.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1724971718010 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MOVEMENT\|GOAL\|gf\[1\]~0  from: datad  to: combout " "Cell: MOVEMENT\|GOAL\|gf\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724971718010 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1724971718010 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1724971718010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724971718011 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1724971718011 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Timing Analyzer" 0 0 1724971718014 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724971718020 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724971718020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.650 " "Worst-case setup slack is -6.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.650            -176.040 frequency:FREQUENCY\|clk  " "   -6.650            -176.040 frequency:FREQUENCY\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.352             -12.498 movement:MOVEMENT\|floor\[0\]  " "   -6.352             -12.498 movement:MOVEMENT\|floor\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.625              -8.626 movement:MOVEMENT\|frequency_move:FM\|move_clk  " "   -4.625              -8.626 movement:MOVEMENT\|frequency_move:FM\|move_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.570            -106.880 clk_50  " "   -4.570            -106.880 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.159             -12.137 weight_flip  " "   -3.159             -12.137 weight_flip " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971718021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 movement:MOVEMENT\|floor\[0\]  " "    0.299               0.000 movement:MOVEMENT\|floor\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 movement:MOVEMENT\|frequency_move:FM\|move_clk  " "    0.502               0.000 movement:MOVEMENT\|frequency_move:FM\|move_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 clk_50  " "    0.516               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 weight_flip  " "    0.522               0.000 weight_flip " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 frequency:FREQUENCY\|clk  " "    0.536               0.000 frequency:FREQUENCY\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971718022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724971718022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724971718022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.601 clk_50  " "   -3.000             -50.601 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.052 weight_flip  " "   -3.000             -10.052 weight_flip " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763             -47.601 frequency:FREQUENCY\|clk  " "   -1.763             -47.601 frequency:FREQUENCY\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763              -3.526 movement:MOVEMENT\|frequency_move:FM\|move_clk  " "   -1.763              -3.526 movement:MOVEMENT\|frequency_move:FM\|move_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 movement:MOVEMENT\|floor\[0\]  " "    0.400               0.000 movement:MOVEMENT\|floor\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971718023 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724971718043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1724971718055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1724971718212 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MOVEMENT\|GOAL\|gf\[1\]~0  from: datad  to: combout " "Cell: MOVEMENT\|GOAL\|gf\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724971718235 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1724971718235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724971718235 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724971718238 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724971718238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.263 " "Worst-case setup slack is -6.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.263            -166.171 frequency:FREQUENCY\|clk  " "   -6.263            -166.171 frequency:FREQUENCY\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.027             -11.876 movement:MOVEMENT\|floor\[0\]  " "   -6.027             -11.876 movement:MOVEMENT\|floor\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.316            -103.077 clk_50  " "   -4.316            -103.077 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.234              -7.855 movement:MOVEMENT\|frequency_move:FM\|move_clk  " "   -4.234              -7.855 movement:MOVEMENT\|frequency_move:FM\|move_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.864             -10.951 weight_flip  " "   -2.864             -10.951 weight_flip " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971718239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 movement:MOVEMENT\|floor\[0\]  " "    0.376               0.000 movement:MOVEMENT\|floor\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 movement:MOVEMENT\|frequency_move:FM\|move_clk  " "    0.450               0.000 movement:MOVEMENT\|frequency_move:FM\|move_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 clk_50  " "    0.496               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 weight_flip  " "    0.505               0.000 weight_flip " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 frequency:FREQUENCY\|clk  " "    0.514               0.000 frequency:FREQUENCY\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971718240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724971718241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724971718242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.601 clk_50  " "   -3.000             -50.601 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.052 weight_flip  " "   -3.000             -10.052 weight_flip " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763             -47.601 frequency:FREQUENCY\|clk  " "   -1.763             -47.601 frequency:FREQUENCY\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763              -3.526 movement:MOVEMENT\|frequency_move:FM\|move_clk  " "   -1.763              -3.526 movement:MOVEMENT\|frequency_move:FM\|move_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 movement:MOVEMENT\|floor\[0\]  " "    0.402               0.000 movement:MOVEMENT\|floor\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971718243 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724971718269 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MOVEMENT\|GOAL\|gf\[1\]~0  from: datad  to: combout " "Cell: MOVEMENT\|GOAL\|gf\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1724971718321 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1724971718321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724971718321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724971718322 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724971718322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.637 " "Worst-case setup slack is -3.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.637             -97.344 frequency:FREQUENCY\|clk  " "   -3.637             -97.344 frequency:FREQUENCY\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.317              -6.344 movement:MOVEMENT\|floor\[0\]  " "   -3.317              -6.344 movement:MOVEMENT\|floor\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.609              -4.879 movement:MOVEMENT\|frequency_move:FM\|move_clk  " "   -2.609              -4.879 movement:MOVEMENT\|frequency_move:FM\|move_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.222             -48.229 clk_50  " "   -2.222             -48.229 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.643              -6.290 weight_flip  " "   -1.643              -6.290 weight_flip " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971718324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.043 " "Worst-case hold slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 movement:MOVEMENT\|floor\[0\]  " "    0.043               0.000 movement:MOVEMENT\|floor\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 frequency:FREQUENCY\|clk  " "    0.252               0.000 frequency:FREQUENCY\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 movement:MOVEMENT\|frequency_move:FM\|move_clk  " "    0.261               0.000 movement:MOVEMENT\|frequency_move:FM\|move_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clk_50  " "    0.279               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 weight_flip  " "    0.279               0.000 weight_flip " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971718326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724971718328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724971718329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.601 clk_50  " "   -3.000             -50.601 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.052 weight_flip  " "   -3.000             -10.052 weight_flip " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763             -47.601 frequency:FREQUENCY\|clk  " "   -1.763             -47.601 frequency:FREQUENCY\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763              -3.526 movement:MOVEMENT\|frequency_move:FM\|move_clk  " "   -1.763              -3.526 movement:MOVEMENT\|frequency_move:FM\|move_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 movement:MOVEMENT\|floor\[0\]  " "    0.382               0.000 movement:MOVEMENT\|floor\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724971718330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724971718330 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724971718550 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724971718550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "605 " "Peak virtual memory: 605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724971718572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 19:48:38 2024 " "Processing ended: Thu Aug 29 19:48:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724971718572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724971718572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724971718572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1724971718572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1724971719554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724971719555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 19:48:39 2024 " "Processing started: Thu Aug 29 19:48:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724971719555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1724971719555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off semestral -c design " "Command: quartus_eda --read_settings_files=off --write_settings_files=off semestral -c design" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1724971719555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1724971719686 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "design.vo /home/andreojr/dev/project-elevator-ed/quartus/simulation/questa/ simulation " "Generated file design.vo in folder \"/home/andreojr/dev/project-elevator-ed/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1724971719715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724971719723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 19:48:39 2024 " "Processing ended: Thu Aug 29 19:48:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724971719723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724971719723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724971719723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1724971719723 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1724971720332 ""}
