//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	init
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 roots[48];
.const .align 8 .b8 coefficients[32];
.const .align 1 .u8 VISUALIZE_SAMPLE_COUNT;
.global .align 4 .u32 seed;
.global .align 4 .u32 WARP_SIZE_X = 8;
.global .align 4 .u32 WARP_SIZE_Y = 4;
.global .align 4 .u32 USE_ADAPTIVE_SS_FLAG_MASK = 1;
.global .align 4 .u32 USE_FOVEATION_FLAG_MASK = 4;
.global .align 4 .u32 USE_SAMPLE_REUSE_FLAG_MASK = 8;
.global .align 4 .u32 IS_ZOOMING_FLAG_MASK = 16;
.global .align 4 .u32 ZOOMING_IN_FLAG_MASK = 32;
.global .align 4 .u32 visualityAmplifyCoeff = 10;
.global .align 4 .f32 screenDistance = 0f42700000;
.global .align 16 .b8 $str[34] = {98, 0, 108, 0, 111, 0, 99, 0, 107, 0, 68, 0, 105, 0, 109, 0, 46, 0, 120, 0, 32, 0, 61, 0, 61, 0, 32, 0, 51, 0, 50, 0, 0, 0};
.global .align 16 .b8 $str1[138] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 82, 0, 101, 0, 110, 0, 100, 0, 101, 0, 114, 0, 101, 0, 114, 0, 71, 0, 101, 0, 110, 0, 101, 0, 114, 0, 105, 0, 99, 0, 46, 0, 99, 0, 117, 0, 0, 0};
.global .align 16 .b8 $str2[40] = {112, 0, 79, 0, 117, 0, 116, 0, 112, 0, 117, 0, 116, 0, 45, 0, 62, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str5[34] = {118, 0, 105, 0, 115, 0, 117, 0, 97, 0, 108, 0, 65, 0, 110, 0, 103, 0, 108, 0, 101, 0, 32, 0, 62, 0, 61, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str6[68] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 60, 0, 61, 0, 32, 0, 77, 0, 65, 0, 88, 0, 95, 0, 83, 0, 85, 0, 80, 0, 69, 0, 82, 0, 95, 0, 83, 0, 65, 0, 77, 0, 80, 0, 76, 0, 73, 0, 78, 0, 71, 0, 0, 0};

.visible .entry init(

)
{



	ret;
}

	// .globl	fractalRenderMainFloat
.visible .entry fractalRenderMainFloat(
	.param .u64 fractalRenderMainFloat_param_0,
	.param .u32 fractalRenderMainFloat_param_1,
	.param .align 4 .b8 fractalRenderMainFloat_param_2[8],
	.param .align 4 .b8 fractalRenderMainFloat_param_3[16],
	.param .u32 fractalRenderMainFloat_param_4,
	.param .f32 fractalRenderMainFloat_param_5,
	.param .u32 fractalRenderMainFloat_param_6
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<57>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<154>;
	.reg .b32 	%r<138>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<53>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderMainFloat_param_0];
	ld.param.u32 	%r37, [fractalRenderMainFloat_param_2+4];
	ld.param.u32 	%r36, [fractalRenderMainFloat_param_2];
	ld.param.f32 	%f45, [fractalRenderMainFloat_param_3+12];
	ld.param.f32 	%f44, [fractalRenderMainFloat_param_3+8];
	ld.param.f32 	%f43, [fractalRenderMainFloat_param_3+4];
	ld.param.f32 	%f42, [fractalRenderMainFloat_param_3];
	ld.param.u32 	%r38, [fractalRenderMainFloat_param_4];
	ld.param.f32 	%f46, [fractalRenderMainFloat_param_5];
	ld.param.u32 	%r39, [fractalRenderMainFloat_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p5, %r1, 32;
	@%p5 bra 	BB1_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r40, 59;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r40;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 0

BB1_2:
	mov.u32 	%r41, %tid.x;
	mov.u32 	%r42, %tid.y;
	mad.lo.s32 	%r43, %r1, %r42, %r41;
	shl.b32 	%r44, %r1, 2;
	and.b32  	%r45, %r43, 15;
	rem.u32 	%r46, %r43, %r44;
	sub.s32 	%r47, %r46, %r45;
	shr.u32 	%r48, %r47, 2;
	and.b32  	%r49, %r43, 3;
	add.s32 	%r50, %r48, %r49;
	div.u32 	%r51, %r43, %r44;
	shl.b32 	%r52, %r51, 2;
	bfe.u32 	%r53, %r43, 2, 2;
	add.s32 	%r54, %r52, %r53;
	mov.u32 	%r55, %ctaid.x;
	mad.lo.s32 	%r4, %r55, %r1, %r50;
	mov.u32 	%r56, %ctaid.y;
	mov.u32 	%r57, %ntid.y;
	mad.lo.s32 	%r5, %r56, %r57, %r54;
	setp.lt.u32	%p6, %r4, %r36;
	setp.lt.u32	%p7, %r5, %r37;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB1_50;
	bra.uni 	BB1_3;

BB1_3:
	setp.lt.f32	%p9, %f46, 0f3F800000;
	mov.f32 	%f151, 0f00000000;
	mov.f32 	%f153, %f151;
	@%p9 bra 	BB1_48;

	abs.f32 	%f49, %f46;
	mov.b32 	 %r58, %f46;
	and.b32  	%r59, %r58, -2147483648;
	or.b32  	%r60, %r59, 1056964608;
	mov.b32 	 %f50, %r60;
	add.f32 	%f51, %f50, %f46;
	cvt.rzi.f32.f32	%f52, %f51;
	setp.gt.f32	%p10, %f49, 0f4B000000;
	selp.f32	%f142, %f46, %f52, %p10;
	setp.geu.f32	%p11, %f49, 0f3F000000;
	@%p11 bra 	BB1_6;

	cvt.rzi.f32.f32	%f142, %f46;

BB1_6:
	cvt.rzi.u32.f32	%r135, %f142;
	setp.lt.u32	%p12, %r135, 65;
	@%p12 bra 	BB1_8;

	mov.u64 	%rd9, $str6;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r61, 113;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r61;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 1

BB1_8:
	setp.eq.s32	%p13, %r135, 0;
	cvt.rn.f32.u32	%f151, %r135;
	mov.u32 	%r136, 0;
	@%p13 bra 	BB1_9;

	cvt.rn.f32.u32	%f7, %r4;
	cvt.rn.f32.u32	%f8, %r5;
	ld.const.f64 	%fd7, [roots];
	cvt.rn.f32.f64	%f9, %fd7;
	ld.const.f64 	%fd8, [roots+8];
	cvt.rn.f32.f64	%f10, %fd8;
	ld.const.f64 	%fd9, [roots+16];
	cvt.rn.f32.f64	%f11, %fd9;
	ld.const.f64 	%fd10, [roots+24];
	cvt.rn.f32.f64	%f12, %fd10;
	ld.const.f64 	%fd11, [roots+32];
	cvt.rn.f32.f64	%f13, %fd11;
	ld.const.f64 	%fd12, [roots+40];
	cvt.rn.f32.f64	%f14, %fd12;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	mul.wide.u32 	%rd15, %r38, -858993459;
	shr.u64 	%rd16, %rd15, 35;
	cvt.u32.u64	%r7, %rd16;
	cvt.rn.f32.u32	%f53, %r36;
	sub.f32 	%f54, %f44, %f42;
	div.rn.f32 	%f15, %f54, %f53;
	cvt.rn.f32.u32	%f55, %r37;
	sub.f32 	%f56, %f45, %f43;
	div.rn.f32 	%f16, %f56, %f55;
	mov.u32 	%r65, 0;
	and.b32  	%r72, %r39, 1;
	mov.u32 	%r122, %r65;
	mov.u32 	%r136, %r65;

BB1_11:
	mov.u32 	%r10, %r135;
	mov.u32 	%r8, %r122;
	cvt.rn.f32.u32	%f57, %r8;
	div.rn.f32 	%f58, %f57, %f151;
	add.f32 	%f59, %f7, %f58;
	add.f32 	%f60, %f8, %f58;
	neg.f32 	%f61, %f60;
	fma.rn.f32 	%f145, %f15, %f59, %f42;
	fma.rn.f32 	%f144, %f16, %f61, %f45;
	setp.eq.s32	%p14, %r38, 0;
	mov.u32 	%r125, 10;
	mov.u32 	%r126, %r65;
	@%p14 bra 	BB1_23;

BB1_12:
	mul.f32 	%f62, %f144, %f144;
	mul.f32 	%f63, %f145, %f145;
	sub.f32 	%f64, %f63, %f62;
	mul.f32 	%f65, %f145, %f144;
	fma.rn.f32 	%f66, %f145, %f144, %f65;
	mul.f32 	%f67, %f145, %f64;
	mul.f32 	%f68, %f144, %f66;
	sub.f32 	%f69, %f67, %f68;
	mul.f32 	%f70, %f145, %f66;
	fma.rn.f32 	%f71, %f144, %f64, %f70;
	cvt.f64.f32	%fd13, %f145;
	cvt.f64.f32	%fd14, %f144;
	fma.rn.f64 	%fd15, %fd13, %fd1, %fd2;
	cvt.f64.f32	%fd16, %f64;
	cvt.f64.f32	%fd17, %f66;
	mul.f64 	%fd18, %fd17, %fd3;
	fma.rn.f64 	%fd19, %fd16, %fd3, %fd15;
	fma.rn.f64 	%fd20, %fd14, %fd1, %fd18;
	cvt.f64.f32	%fd21, %f69;
	cvt.f64.f32	%fd22, %f71;
	fma.rn.f64 	%fd23, %fd21, %fd5, %fd19;
	fma.rn.f64 	%fd24, %fd22, %fd5, %fd20;
	cvt.rn.f32.f64	%f72, %fd23;
	cvt.rn.f32.f64	%f73, %fd24;
	fma.rn.f64 	%fd25, %fd13, %fd4, %fd1;
	mul.f64 	%fd26, %fd17, %fd6;
	fma.rn.f64 	%fd27, %fd16, %fd6, %fd25;
	fma.rn.f64 	%fd28, %fd14, %fd4, %fd26;
	cvt.rn.f32.f64	%f74, %fd27;
	cvt.rn.f32.f64	%f75, %fd28;
	abs.f32 	%f76, %f74;
	abs.f32 	%f77, %f75;
	add.f32 	%f78, %f76, %f77;
	rcp.rn.f32 	%f79, %f78;
	mul.f32 	%f80, %f72, %f79;
	mul.f32 	%f81, %f73, %f79;
	mul.f32 	%f82, %f79, %f74;
	mul.f32 	%f83, %f79, %f75;
	mul.f32 	%f84, %f83, %f83;
	fma.rn.f32 	%f85, %f82, %f82, %f84;
	rcp.rn.f32 	%f86, %f85;
	mul.f32 	%f87, %f81, %f83;
	fma.rn.f32 	%f88, %f80, %f82, %f87;
	mul.f32 	%f89, %f86, %f88;
	mul.f32 	%f90, %f81, %f82;
	mul.f32 	%f91, %f80, %f83;
	sub.f32 	%f92, %f90, %f91;
	mul.f32 	%f93, %f86, %f92;
	sub.f32 	%f145, %f145, %f89;
	sub.f32 	%f144, %f144, %f93;
	add.s32 	%r126, %r126, 1;
	setp.ne.s32	%p15, %r126, %r125;
	@%p15 bra 	BB1_22;

	sub.f32 	%f94, %f145, %f9;
	abs.f32 	%f95, %f94;
	setp.geu.f32	%p16, %f95, 0f38D1B717;
	@%p16 bra 	BB1_15;

	sub.f32 	%f96, %f144, %f10;
	abs.f32 	%f97, %f96;
	setp.lt.f32	%p17, %f97, 0f38D1B717;
	mov.u32 	%r130, 1;
	@%p17 bra 	BB1_20;

BB1_15:
	sub.f32 	%f98, %f145, %f11;
	abs.f32 	%f99, %f98;
	setp.geu.f32	%p18, %f99, 0f38D1B717;
	@%p18 bra 	BB1_17;

	sub.f32 	%f100, %f144, %f12;
	abs.f32 	%f101, %f100;
	setp.lt.f32	%p19, %f101, 0f38D1B717;
	mov.u32 	%r130, 2;
	@%p19 bra 	BB1_20;

BB1_17:
	sub.f32 	%f102, %f145, %f13;
	abs.f32 	%f103, %f102;
	mov.pred 	%p55, 0;
	setp.geu.f32	%p21, %f103, 0f38D1B717;
	@%p21 bra 	BB1_19;

	sub.f32 	%f104, %f144, %f14;
	abs.f32 	%f105, %f104;
	setp.lt.f32	%p55, %f105, 0f38D1B717;

BB1_19:
	selp.b32	%r130, 3, 0, %p55;

BB1_20:
	setp.ne.s32	%p22, %r130, 0;
	@%p22 bra 	BB1_30;

	add.s32 	%r16, %r7, %r125;
	mov.u32 	%r126, %r125;
	mov.u32 	%r125, %r16;

BB1_22:
	setp.lt.u32	%p23, %r126, %r38;
	@%p23 bra 	BB1_12;

BB1_23:
	sub.f32 	%f106, %f145, %f9;
	abs.f32 	%f107, %f106;
	setp.geu.f32	%p24, %f107, 0f38D1B717;
	@%p24 bra 	BB1_25;

	sub.f32 	%f108, %f144, %f10;
	abs.f32 	%f109, %f108;
	setp.lt.f32	%p25, %f109, 0f38D1B717;
	mov.u32 	%r130, 1;
	@%p25 bra 	BB1_30;

BB1_25:
	sub.f32 	%f110, %f145, %f11;
	abs.f32 	%f111, %f110;
	setp.geu.f32	%p26, %f111, 0f38D1B717;
	@%p26 bra 	BB1_27;

	sub.f32 	%f112, %f144, %f12;
	abs.f32 	%f113, %f112;
	setp.lt.f32	%p27, %f113, 0f38D1B717;
	mov.u32 	%r130, 2;
	@%p27 bra 	BB1_30;

BB1_27:
	sub.f32 	%f114, %f145, %f13;
	abs.f32 	%f115, %f114;
	mov.pred 	%p56, 0;
	setp.geu.f32	%p29, %f115, 0f38D1B717;
	@%p29 bra 	BB1_29;

	sub.f32 	%f116, %f144, %f14;
	abs.f32 	%f117, %f116;
	setp.lt.f32	%p56, %f117, 0f38D1B717;

BB1_29:
	selp.b32	%r130, 3, 0, %p56;

BB1_30:
	cvt.rn.f32.u32	%f118, %r130;
	cvt.rzi.u32.f32	%r21, %f118;
	add.s32 	%r136, %r21, %r136;
	setp.gt.u32	%p30, %r8, 9;
	@%p30 bra 	BB1_32;

	add.u64 	%rd17, %SP, 0;
	cvta.to.local.u64 	%rd18, %rd17;
	mul.wide.u32 	%rd19, %r8, 4;
	add.s64 	%rd20, %rd18, %rd19;
	st.local.u32 	[%rd20], %r21;

BB1_32:
	setp.lt.u32	%p31, %r8, 10;
	setp.eq.b32	%p32, %r72, 1;
	setp.ne.s32	%p33, %r8, 0;
	and.pred  	%p34, %p31, %p33;
	and.pred  	%p35, %p34, %p32;
	shr.u32 	%r73, %r10, 1;
	setp.eq.s32	%p36, %r8, %r73;
	or.pred  	%p37, %p35, %p36;
	add.s32 	%r122, %r8, 1;
	mov.u32 	%r135, %r10;
	@!%p37 bra 	BB1_46;
	bra.uni 	BB1_33;

BB1_33:
	div.u32 	%r74, %r136, %r122;
	cvt.rn.f32.u32	%f26, %r74;
	setp.eq.s32	%p38, %r8, 0;
	mov.f32 	%f150, 0f00000000;
	@%p38 bra 	BB1_42;

	and.b32  	%r76, %r8, 3;
	setp.eq.s32	%p39, %r76, 0;
	mov.f32 	%f150, 0f00000000;
	mov.u32 	%r134, 0;
	@%p39 bra 	BB1_40;

	setp.eq.s32	%p40, %r76, 1;
	mov.f32 	%f147, 0f00000000;
	mov.u32 	%r132, 0;
	@%p40 bra 	BB1_39;

	setp.eq.s32	%p41, %r76, 2;
	mov.f32 	%f146, 0f00000000;
	mov.u32 	%r131, 0;
	@%p41 bra 	BB1_38;

	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	ld.local.u32 	%r82, [%rd22];
	cvt.rn.f32.u32	%f123, %r82;
	sub.f32 	%f124, %f123, %f26;
	fma.rn.f32 	%f146, %f124, %f124, 0f00000000;
	mov.u32 	%r131, 1;

BB1_38:
	add.u64 	%rd23, %SP, 0;
	cvta.to.local.u64 	%rd24, %rd23;
	mul.wide.u32 	%rd25, %r131, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.local.u32 	%r83, [%rd26];
	cvt.rn.f32.u32	%f125, %r83;
	sub.f32 	%f126, %f125, %f26;
	fma.rn.f32 	%f147, %f126, %f126, %f146;
	add.s32 	%r132, %r131, 1;

BB1_39:
	add.u64 	%rd27, %SP, 0;
	cvta.to.local.u64 	%rd28, %rd27;
	mul.wide.u32 	%rd29, %r132, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.u32 	%r84, [%rd30];
	cvt.rn.f32.u32	%f127, %r84;
	sub.f32 	%f128, %f127, %f26;
	fma.rn.f32 	%f150, %f128, %f128, %f147;
	add.s32 	%r134, %r132, 1;

BB1_40:
	add.u64 	%rd31, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd31;
	setp.lt.u32	%p42, %r8, 4;
	@%p42 bra 	BB1_42;

BB1_41:
	mul.wide.u32 	%rd32, %r134, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r85, [%rd33];
	cvt.rn.f32.u32	%f129, %r85;
	sub.f32 	%f130, %f129, %f26;
	fma.rn.f32 	%f131, %f130, %f130, %f150;
	add.s32 	%r86, %r134, 1;
	mul.wide.u32 	%rd34, %r86, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r87, [%rd35];
	cvt.rn.f32.u32	%f132, %r87;
	sub.f32 	%f133, %f132, %f26;
	fma.rn.f32 	%f134, %f133, %f133, %f131;
	add.s32 	%r88, %r134, 2;
	mul.wide.u32 	%rd36, %r88, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r89, [%rd37];
	cvt.rn.f32.u32	%f135, %r89;
	sub.f32 	%f136, %f135, %f26;
	fma.rn.f32 	%f137, %f136, %f136, %f134;
	add.s32 	%r90, %r134, 3;
	mul.wide.u32 	%rd38, %r90, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.u32 	%r91, [%rd39];
	cvt.rn.f32.u32	%f138, %r91;
	sub.f32 	%f139, %f138, %f26;
	fma.rn.f32 	%f150, %f139, %f139, %f137;
	add.s32 	%r134, %r134, 4;
	setp.lt.u32	%p43, %r134, %r8;
	@%p43 bra 	BB1_41;

BB1_42:
	add.s32 	%r92, %r8, -1;
	cvt.rn.f32.u32	%f140, %r92;
	div.rn.f32 	%f141, %f150, %f140;
	div.rn.f32 	%f36, %f141, %f26;
	setp.ne.s32	%p44, %r8, 1;
	@%p44 bra 	BB1_44;

	// inline asm
	activemask.b32 %r93;
	// inline asm
	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	ld.local.v2.u32 	{%r95, %r96}, [%rd41];
	setp.eq.s32	%p45, %r95, %r96;
	vote.sync.all.pred 	%p46, %p45, %r93;
	mov.u32 	%r135, 2;
	@%p46 bra 	BB1_46;

BB1_44:
	// inline asm
	activemask.b32 %r100;
	// inline asm
	setp.lt.f32	%p47, %f36, 0f3C23D70A;
	vote.sync.all.pred 	%p48, %p47, %r100;
	mov.u32 	%r135, %r122;
	@%p48 bra 	BB1_46;

	// inline asm
	activemask.b32 %r102;
	// inline asm
	setp.le.f32	%p49, %f36, 0f3F800000;
	vote.sync.all.pred 	%p50, %p49, %r102;
	setp.ge.u32	%p51, %r8, %r73;
	and.pred  	%p52, %p50, %p51;
	selp.b32	%r135, %r122, %r10, %p52;

BB1_46:
	cvt.rn.f32.u32	%f151, %r135;
	setp.lt.u32	%p53, %r122, %r135;
	@%p53 bra 	BB1_11;
	bra.uni 	BB1_47;

BB1_9:
	mov.u32 	%r135, %r136;

BB1_47:
	div.u32 	%r105, %r136, %r135;
	cvt.rn.f32.u32	%f153, %r105;

BB1_48:
	mov.u32 	%r121, %tid.x;
	mov.u32 	%r120, %tid.y;
	mov.u32 	%r119, %ntid.x;
	mad.lo.s32 	%r118, %r119, %r120, %r121;
	ld.param.u32 	%r117, [fractalRenderMainFloat_param_1];
	shl.b32 	%r116, %r119, 2;
	div.u32 	%r115, %r118, %r116;
	bfe.u32 	%r114, %r118, 2, 2;
	shl.b32 	%r113, %r115, 2;
	add.s32 	%r112, %r113, %r114;
	mov.u32 	%r111, %ntid.y;
	mov.u32 	%r110, %ctaid.y;
	mad.lo.s32 	%r109, %r110, %r111, %r112;
	mul.lo.s32 	%r106, %r109, %r117;
	cvt.u64.u32	%rd42, %r106;
	cvta.to.global.u64 	%rd43, %rd2;
	add.s64 	%rd44, %rd43, %rd42;
	mul.wide.u32 	%rd45, %r4, 16;
	add.s64 	%rd46, %rd44, %rd45;
	st.global.f32 	[%rd46], %f153;
	st.global.f32 	[%rd46+4], %f151;
	mov.u32 	%r107, 0;
	st.global.u32 	[%rd46+12], %r107;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd46+8], %rs1;
	setp.gt.f32	%p54, %f151, 0f00000000;
	@%p54 bra 	BB1_50;

	mov.u64 	%rd47, $str2;
	cvta.global.u64 	%rd48, %rd47;
	mov.u64 	%rd49, $str1;
	cvta.global.u64 	%rd50, %rd49;
	mov.u32 	%r108, 202;
	mov.u64 	%rd51, 0;
	mov.u64 	%rd52, 2;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd48;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd50;
	.param .b32 param2;
	st.param.b32	[param2+0], %r108;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd51;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd52;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 2

BB1_50:
	ret;
}

	// .globl	fractalRenderMainDouble
.visible .entry fractalRenderMainDouble(
	.param .u64 fractalRenderMainDouble_param_0,
	.param .u32 fractalRenderMainDouble_param_1,
	.param .align 4 .b8 fractalRenderMainDouble_param_2[8],
	.param .align 8 .b8 fractalRenderMainDouble_param_3[32],
	.param .u32 fractalRenderMainDouble_param_4,
	.param .f32 fractalRenderMainDouble_param_5,
	.param .u32 fractalRenderMainDouble_param_6
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<57>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<147>;
	.reg .f64 	%fd<150>;
	.reg .b64 	%rd<54>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r37, [fractalRenderMainDouble_param_2+4];
	ld.param.u32 	%r36, [fractalRenderMainDouble_param_2];
	ld.param.f64 	%fd41, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd40, [fractalRenderMainDouble_param_3+16];
	ld.param.f64 	%fd39, [fractalRenderMainDouble_param_3+8];
	ld.param.f64 	%fd38, [fractalRenderMainDouble_param_3];
	ld.param.u32 	%r38, [fractalRenderMainDouble_param_4];
	ld.param.f32 	%f8, [fractalRenderMainDouble_param_5];
	ld.param.u32 	%r39, [fractalRenderMainDouble_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p5, %r1, 32;
	@%p5 bra 	BB2_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r40, 59;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r40;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 3

BB2_2:
	mov.u32 	%r41, %tid.x;
	mov.u32 	%r42, %tid.y;
	mad.lo.s32 	%r43, %r1, %r42, %r41;
	shl.b32 	%r44, %r1, 2;
	and.b32  	%r45, %r43, 15;
	rem.u32 	%r46, %r43, %r44;
	sub.s32 	%r47, %r46, %r45;
	shr.u32 	%r48, %r47, 2;
	and.b32  	%r49, %r43, 3;
	add.s32 	%r50, %r48, %r49;
	div.u32 	%r51, %r43, %r44;
	shl.b32 	%r52, %r51, 2;
	bfe.u32 	%r53, %r43, 2, 2;
	add.s32 	%r54, %r52, %r53;
	mov.u32 	%r55, %ctaid.x;
	mad.lo.s32 	%r4, %r55, %r1, %r50;
	mov.u32 	%r56, %ctaid.y;
	mov.u32 	%r57, %ntid.y;
	mad.lo.s32 	%r5, %r56, %r57, %r54;
	setp.lt.u32	%p6, %r4, %r36;
	setp.lt.u32	%p7, %r5, %r37;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB2_49;
	bra.uni 	BB2_3;

BB2_3:
	setp.lt.f32	%p9, %f8, 0f3F800000;
	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f18, %f17;
	@%p9 bra 	BB2_47;

	abs.f32 	%f11, %f8;
	mov.b32 	 %r58, %f8;
	and.b32  	%r59, %r58, -2147483648;
	or.b32  	%r60, %r59, 1056964608;
	mov.b32 	 %f12, %r60;
	add.f32 	%f13, %f12, %f8;
	cvt.rzi.f32.f32	%f14, %f13;
	setp.gt.f32	%p10, %f11, 0f4B000000;
	selp.f32	%f16, %f8, %f14, %p10;
	setp.geu.f32	%p11, %f11, 0f3F000000;
	@%p11 bra 	BB2_6;

	cvt.rzi.f32.f32	%f16, %f8;

BB2_6:
	cvt.rzi.u32.f32	%r6, %f16;
	setp.lt.u32	%p12, %r6, 65;
	@%p12 bra 	BB2_8;

	mov.u64 	%rd9, $str6;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r61, 113;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r61;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 4

BB2_8:
	setp.eq.s32	%p13, %r6, 0;
	mov.u32 	%r145, 0;
	mov.u32 	%r144, %r145;
	@%p13 bra 	BB2_46;

	cvt.rn.f64.u32	%fd3, %r4;
	cvt.rn.f64.u32	%fd4, %r5;
	ld.const.f64 	%fd5, [roots];
	ld.const.f64 	%fd6, [roots+8];
	ld.const.f64 	%fd7, [roots+16];
	ld.const.f64 	%fd8, [roots+24];
	ld.const.f64 	%fd9, [roots+32];
	ld.const.f64 	%fd10, [roots+40];
	ld.const.f64 	%fd13, [coefficients+16];
	add.f64 	%fd14, %fd13, %fd13;
	ld.const.f64 	%fd15, [coefficients+24];
	mul.f64 	%fd16, %fd15, 0d4008000000000000;
	mul.wide.u32 	%rd15, %r38, -858993459;
	shr.u64 	%rd16, %rd15, 35;
	cvt.u32.u64	%r7, %rd16;
	cvt.rn.f64.u32	%fd42, %r36;
	sub.f64 	%fd43, %fd40, %fd38;
	div.rn.f64 	%fd17, %fd43, %fd42;
	cvt.rn.f64.u32	%fd44, %r37;
	sub.f64 	%fd45, %fd41, %fd39;
	div.rn.f64 	%fd18, %fd45, %fd44;
	mov.u32 	%r131, 0;
	and.b32  	%r72, %r39, 1;
	mov.u32 	%r145, %r131;
	mov.u32 	%r144, %r6;

BB2_10:
	mov.u32 	%r10, %r144;
	mov.u32 	%r8, %r131;
	mov.u32 	%r135, 0;
	ld.param.f64 	%fd138, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd137, [fractalRenderMainDouble_param_3];
	cvt.rn.f64.u32	%fd46, %r10;
	cvt.rn.f64.u32	%fd47, %r8;
	div.rn.f64 	%fd48, %fd47, %fd46;
	add.f64 	%fd49, %fd3, %fd48;
	add.f64 	%fd50, %fd4, %fd48;
	neg.f64 	%fd51, %fd50;
	fma.rn.f64 	%fd144, %fd17, %fd49, %fd137;
	fma.rn.f64 	%fd143, %fd18, %fd51, %fd138;
	setp.eq.s32	%p14, %r38, 0;
	mov.u32 	%r134, 10;
	@%p14 bra 	BB2_22;

BB2_11:
	ld.const.f64 	%fd142, [coefficients+24];
	ld.const.f64 	%fd141, [coefficients+16];
	ld.const.f64 	%fd140, [coefficients];
	ld.const.f64 	%fd139, [coefficients+8];
	mul.f64 	%fd52, %fd143, %fd143;
	mul.f64 	%fd53, %fd144, %fd144;
	sub.f64 	%fd54, %fd53, %fd52;
	mul.f64 	%fd55, %fd144, %fd143;
	fma.rn.f64 	%fd56, %fd144, %fd143, %fd55;
	mul.f64 	%fd57, %fd144, %fd54;
	mul.f64 	%fd58, %fd143, %fd56;
	sub.f64 	%fd59, %fd57, %fd58;
	mul.f64 	%fd60, %fd144, %fd56;
	fma.rn.f64 	%fd61, %fd143, %fd54, %fd60;
	fma.rn.f64 	%fd62, %fd144, %fd139, %fd140;
	mul.f64 	%fd63, %fd56, %fd141;
	fma.rn.f64 	%fd64, %fd54, %fd141, %fd62;
	fma.rn.f64 	%fd65, %fd143, %fd139, %fd63;
	fma.rn.f64 	%fd66, %fd59, %fd142, %fd64;
	fma.rn.f64 	%fd67, %fd61, %fd142, %fd65;
	fma.rn.f64 	%fd68, %fd144, %fd14, %fd139;
	mul.f64 	%fd69, %fd56, %fd16;
	fma.rn.f64 	%fd70, %fd54, %fd16, %fd68;
	fma.rn.f64 	%fd71, %fd143, %fd14, %fd69;
	abs.f64 	%fd72, %fd70;
	abs.f64 	%fd73, %fd71;
	add.f64 	%fd74, %fd72, %fd73;
	rcp.rn.f64 	%fd75, %fd74;
	mul.f64 	%fd76, %fd66, %fd75;
	mul.f64 	%fd77, %fd67, %fd75;
	mul.f64 	%fd78, %fd70, %fd75;
	mul.f64 	%fd79, %fd71, %fd75;
	mul.f64 	%fd80, %fd79, %fd79;
	fma.rn.f64 	%fd81, %fd78, %fd78, %fd80;
	rcp.rn.f64 	%fd82, %fd81;
	mul.f64 	%fd83, %fd77, %fd79;
	fma.rn.f64 	%fd84, %fd76, %fd78, %fd83;
	mul.f64 	%fd85, %fd82, %fd84;
	mul.f64 	%fd86, %fd77, %fd78;
	mul.f64 	%fd87, %fd76, %fd79;
	sub.f64 	%fd88, %fd86, %fd87;
	mul.f64 	%fd89, %fd82, %fd88;
	sub.f64 	%fd144, %fd144, %fd85;
	sub.f64 	%fd143, %fd143, %fd89;
	add.s32 	%r135, %r135, 1;
	setp.ne.s32	%p15, %r135, %r134;
	@%p15 bra 	BB2_21;

	sub.f64 	%fd90, %fd144, %fd5;
	abs.f64 	%fd91, %fd90;
	setp.geu.f64	%p16, %fd91, 0d3F1A36E2EB1C432D;
	@%p16 bra 	BB2_14;

	sub.f64 	%fd92, %fd143, %fd6;
	abs.f64 	%fd93, %fd92;
	setp.lt.f64	%p17, %fd93, 0d3F1A36E2EB1C432D;
	mov.u32 	%r139, 1;
	@%p17 bra 	BB2_19;

BB2_14:
	sub.f64 	%fd94, %fd144, %fd7;
	abs.f64 	%fd95, %fd94;
	setp.geu.f64	%p18, %fd95, 0d3F1A36E2EB1C432D;
	@%p18 bra 	BB2_16;

	sub.f64 	%fd96, %fd143, %fd8;
	abs.f64 	%fd97, %fd96;
	setp.lt.f64	%p19, %fd97, 0d3F1A36E2EB1C432D;
	mov.u32 	%r139, 2;
	@%p19 bra 	BB2_19;

BB2_16:
	sub.f64 	%fd98, %fd144, %fd9;
	abs.f64 	%fd99, %fd98;
	mov.pred 	%p55, 0;
	setp.geu.f64	%p21, %fd99, 0d3F1A36E2EB1C432D;
	@%p21 bra 	BB2_18;

	sub.f64 	%fd100, %fd143, %fd10;
	abs.f64 	%fd101, %fd100;
	setp.lt.f64	%p55, %fd101, 0d3F1A36E2EB1C432D;

BB2_18:
	selp.b32	%r139, 3, 0, %p55;

BB2_19:
	setp.ne.s32	%p22, %r139, 0;
	@%p22 bra 	BB2_29;

	add.s32 	%r16, %r7, %r134;
	mov.u32 	%r135, %r134;
	mov.u32 	%r134, %r16;

BB2_21:
	setp.lt.u32	%p23, %r135, %r38;
	@%p23 bra 	BB2_11;

BB2_22:
	sub.f64 	%fd102, %fd144, %fd5;
	abs.f64 	%fd103, %fd102;
	setp.geu.f64	%p24, %fd103, 0d3F1A36E2EB1C432D;
	@%p24 bra 	BB2_24;

	sub.f64 	%fd104, %fd143, %fd6;
	abs.f64 	%fd105, %fd104;
	setp.lt.f64	%p25, %fd105, 0d3F1A36E2EB1C432D;
	mov.u32 	%r139, 1;
	@%p25 bra 	BB2_29;

BB2_24:
	sub.f64 	%fd106, %fd144, %fd7;
	abs.f64 	%fd107, %fd106;
	setp.geu.f64	%p26, %fd107, 0d3F1A36E2EB1C432D;
	@%p26 bra 	BB2_26;

	sub.f64 	%fd108, %fd143, %fd8;
	abs.f64 	%fd109, %fd108;
	setp.lt.f64	%p27, %fd109, 0d3F1A36E2EB1C432D;
	mov.u32 	%r139, 2;
	@%p27 bra 	BB2_29;

BB2_26:
	sub.f64 	%fd110, %fd144, %fd9;
	abs.f64 	%fd111, %fd110;
	mov.pred 	%p56, 0;
	setp.geu.f64	%p29, %fd111, 0d3F1A36E2EB1C432D;
	@%p29 bra 	BB2_28;

	sub.f64 	%fd112, %fd143, %fd10;
	abs.f64 	%fd113, %fd112;
	setp.lt.f64	%p56, %fd113, 0d3F1A36E2EB1C432D;

BB2_28:
	selp.b32	%r139, 3, 0, %p56;

BB2_29:
	cvt.rn.f32.u32	%f15, %r139;
	cvt.rzi.u32.f32	%r21, %f15;
	add.s32 	%r145, %r21, %r145;
	setp.gt.u32	%p30, %r8, 9;
	@%p30 bra 	BB2_31;

	add.u64 	%rd17, %SP, 0;
	cvta.to.local.u64 	%rd18, %rd17;
	mul.wide.u32 	%rd19, %r8, 4;
	add.s64 	%rd20, %rd18, %rd19;
	st.local.u32 	[%rd20], %r21;

BB2_31:
	setp.lt.u32	%p31, %r8, 10;
	setp.eq.b32	%p32, %r72, 1;
	setp.ne.s32	%p33, %r8, 0;
	and.pred  	%p34, %p31, %p33;
	and.pred  	%p35, %p34, %p32;
	shr.u32 	%r73, %r10, 1;
	setp.eq.s32	%p36, %r8, %r73;
	or.pred  	%p37, %p35, %p36;
	add.s32 	%r131, %r8, 1;
	mov.u32 	%r144, %r10;
	@!%p37 bra 	BB2_45;
	bra.uni 	BB2_32;

BB2_32:
	div.u32 	%r74, %r145, %r131;
	cvt.rn.f64.u32	%fd27, %r74;
	setp.eq.s32	%p38, %r8, 0;
	mov.f64 	%fd149, 0d0000000000000000;
	@%p38 bra 	BB2_41;

	and.b32  	%r76, %r8, 3;
	setp.eq.s32	%p39, %r76, 0;
	mov.f64 	%fd149, 0d0000000000000000;
	mov.u32 	%r143, 0;
	@%p39 bra 	BB2_39;

	setp.eq.s32	%p40, %r76, 1;
	mov.f64 	%fd146, 0d0000000000000000;
	mov.u32 	%r141, 0;
	@%p40 bra 	BB2_38;

	setp.eq.s32	%p41, %r76, 2;
	mov.f64 	%fd145, 0d0000000000000000;
	mov.u32 	%r140, 0;
	@%p41 bra 	BB2_37;

	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	ld.local.u32 	%r82, [%rd22];
	cvt.rn.f64.u32	%fd118, %r82;
	sub.f64 	%fd119, %fd118, %fd27;
	fma.rn.f64 	%fd145, %fd119, %fd119, 0d0000000000000000;
	mov.u32 	%r140, 1;

BB2_37:
	add.u64 	%rd23, %SP, 0;
	cvta.to.local.u64 	%rd24, %rd23;
	mul.wide.u32 	%rd25, %r140, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.local.u32 	%r83, [%rd26];
	cvt.rn.f64.u32	%fd120, %r83;
	sub.f64 	%fd121, %fd120, %fd27;
	fma.rn.f64 	%fd146, %fd121, %fd121, %fd145;
	add.s32 	%r141, %r140, 1;

BB2_38:
	add.u64 	%rd27, %SP, 0;
	cvta.to.local.u64 	%rd28, %rd27;
	mul.wide.u32 	%rd29, %r141, 4;
	add.s64 	%rd30, %rd28, %rd29;
	ld.local.u32 	%r84, [%rd30];
	cvt.rn.f64.u32	%fd122, %r84;
	sub.f64 	%fd123, %fd122, %fd27;
	fma.rn.f64 	%fd149, %fd123, %fd123, %fd146;
	add.s32 	%r143, %r141, 1;

BB2_39:
	add.u64 	%rd31, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd31;
	setp.lt.u32	%p42, %r8, 4;
	@%p42 bra 	BB2_41;

BB2_40:
	mul.wide.u32 	%rd32, %r143, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r85, [%rd33];
	cvt.rn.f64.u32	%fd124, %r85;
	sub.f64 	%fd125, %fd124, %fd27;
	fma.rn.f64 	%fd126, %fd125, %fd125, %fd149;
	add.s32 	%r86, %r143, 1;
	mul.wide.u32 	%rd34, %r86, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r87, [%rd35];
	cvt.rn.f64.u32	%fd127, %r87;
	sub.f64 	%fd128, %fd127, %fd27;
	fma.rn.f64 	%fd129, %fd128, %fd128, %fd126;
	add.s32 	%r88, %r143, 2;
	mul.wide.u32 	%rd36, %r88, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r89, [%rd37];
	cvt.rn.f64.u32	%fd130, %r89;
	sub.f64 	%fd131, %fd130, %fd27;
	fma.rn.f64 	%fd132, %fd131, %fd131, %fd129;
	add.s32 	%r90, %r143, 3;
	mul.wide.u32 	%rd38, %r90, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.u32 	%r91, [%rd39];
	cvt.rn.f64.u32	%fd133, %r91;
	sub.f64 	%fd134, %fd133, %fd27;
	fma.rn.f64 	%fd149, %fd134, %fd134, %fd132;
	add.s32 	%r143, %r143, 4;
	setp.lt.u32	%p43, %r143, %r8;
	@%p43 bra 	BB2_40;

BB2_41:
	add.s32 	%r92, %r8, -1;
	cvt.rn.f64.u32	%fd135, %r92;
	div.rn.f64 	%fd136, %fd149, %fd135;
	div.rn.f64 	%fd37, %fd136, %fd27;
	setp.ne.s32	%p44, %r8, 1;
	@%p44 bra 	BB2_43;

	// inline asm
	activemask.b32 %r93;
	// inline asm
	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	ld.local.v2.u32 	{%r95, %r96}, [%rd41];
	setp.eq.s32	%p45, %r95, %r96;
	vote.sync.all.pred 	%p46, %p45, %r93;
	mov.u32 	%r144, 2;
	@%p46 bra 	BB2_45;

BB2_43:
	// inline asm
	activemask.b32 %r100;
	// inline asm
	setp.lt.f64	%p47, %fd37, 0d3F847AE140000000;
	vote.sync.all.pred 	%p48, %p47, %r100;
	mov.u32 	%r144, %r131;
	@%p48 bra 	BB2_45;

	// inline asm
	activemask.b32 %r102;
	// inline asm
	setp.le.f64	%p49, %fd37, 0d3FF0000000000000;
	vote.sync.all.pred 	%p50, %p49, %r102;
	setp.ge.u32	%p51, %r8, %r73;
	and.pred  	%p52, %p50, %p51;
	selp.b32	%r144, %r131, %r10, %p52;

BB2_45:
	setp.lt.u32	%p53, %r131, %r144;
	@%p53 bra 	BB2_10;

BB2_46:
	cvt.rn.f32.u32	%f17, %r144;
	div.u32 	%r105, %r145, %r144;
	cvt.rn.f32.u32	%f18, %r105;

BB2_47:
	mov.u32 	%r129, %ntid.x;
	mov.u32 	%r128, %tid.x;
	mov.u32 	%r127, %tid.y;
	mad.lo.s32 	%r126, %r129, %r127, %r128;
	shl.b32 	%r125, %r129, 2;
	ld.param.u64 	%rd53, [fractalRenderMainDouble_param_0];
	ld.param.u32 	%r124, [fractalRenderMainDouble_param_1];
	div.u32 	%r123, %r126, %r125;
	bfe.u32 	%r122, %r126, 2, 2;
	shl.b32 	%r121, %r123, 2;
	add.s32 	%r120, %r121, %r122;
	mov.u32 	%r119, %ntid.y;
	mov.u32 	%r118, %ctaid.y;
	mad.lo.s32 	%r117, %r118, %r119, %r120;
	and.b32  	%r116, %r126, 15;
	rem.u32 	%r115, %r126, %r125;
	sub.s32 	%r114, %r115, %r116;
	and.b32  	%r113, %r126, 3;
	shr.u32 	%r112, %r114, 2;
	add.s32 	%r111, %r112, %r113;
	mov.u32 	%r110, %ctaid.x;
	mad.lo.s32 	%r109, %r110, %r129, %r111;
	mul.lo.s32 	%r106, %r117, %r124;
	cvt.u64.u32	%rd42, %r106;
	cvta.to.global.u64 	%rd43, %rd53;
	add.s64 	%rd44, %rd43, %rd42;
	mul.wide.u32 	%rd45, %r109, 16;
	add.s64 	%rd46, %rd44, %rd45;
	st.global.f32 	[%rd46], %f18;
	st.global.f32 	[%rd46+4], %f17;
	mov.u32 	%r107, 0;
	st.global.u32 	[%rd46+12], %r107;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd46+8], %rs1;
	setp.gt.f32	%p54, %f17, 0f00000000;
	@%p54 bra 	BB2_49;

	mov.u64 	%rd47, $str2;
	cvta.global.u64 	%rd48, %rd47;
	mov.u64 	%rd49, $str1;
	cvta.global.u64 	%rd50, %rd49;
	mov.u32 	%r108, 202;
	mov.u64 	%rd51, 0;
	mov.u64 	%rd52, 2;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd48;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd50;
	.param .b32 param2;
	st.param.b32	[param2+0], %r108;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd51;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd52;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 5

BB2_49:
	ret;
}

	// .globl	fractalRenderAdvancedFloat
.visible .entry fractalRenderAdvancedFloat(
	.param .u64 fractalRenderAdvancedFloat_param_0,
	.param .u32 fractalRenderAdvancedFloat_param_1,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_2[8],
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_3[16],
	.param .u32 fractalRenderAdvancedFloat_param_4,
	.param .f32 fractalRenderAdvancedFloat_param_5,
	.param .u32 fractalRenderAdvancedFloat_param_6,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_7[16],
	.param .u64 fractalRenderAdvancedFloat_param_8,
	.param .u32 fractalRenderAdvancedFloat_param_9,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot3[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<137>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<427>;
	.reg .b32 	%r<274>;
	.reg .f64 	%fd<57>;
	.reg .b64 	%rd<99>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd3, [fractalRenderAdvancedFloat_param_0];
	ld.param.u32 	%r67, [fractalRenderAdvancedFloat_param_2+4];
	ld.param.u32 	%r66, [fractalRenderAdvancedFloat_param_2];
	ld.param.f32 	%f108, [fractalRenderAdvancedFloat_param_3+12];
	ld.param.f32 	%f107, [fractalRenderAdvancedFloat_param_3+8];
	ld.param.f32 	%f106, [fractalRenderAdvancedFloat_param_3+4];
	ld.param.f32 	%f105, [fractalRenderAdvancedFloat_param_3];
	ld.param.u32 	%r68, [fractalRenderAdvancedFloat_param_4];
	ld.param.f32 	%f7, [fractalRenderAdvancedFloat_param_5];
	ld.param.u32 	%r69, [fractalRenderAdvancedFloat_param_6];
	ld.param.f32 	%f113, [fractalRenderAdvancedFloat_param_7+12];
	ld.param.f32 	%f112, [fractalRenderAdvancedFloat_param_7+8];
	ld.param.f32 	%f111, [fractalRenderAdvancedFloat_param_7+4];
	ld.param.f32 	%f110, [fractalRenderAdvancedFloat_param_7];
	ld.param.u64 	%rd4, [fractalRenderAdvancedFloat_param_8];
	ld.param.u32 	%r70, [fractalRenderAdvancedFloat_param_9];
	ld.param.u32 	%r72, [fractalRenderAdvancedFloat_param_10+4];
	ld.param.u32 	%r71, [fractalRenderAdvancedFloat_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p10, %r1, 32;
	@%p10 bra 	BB3_2;

	mov.u64 	%rd5, $str;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r73, 59;
	mov.u64 	%rd9, 0;
	mov.u64 	%rd10, 2;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 param2;
	st.param.b32	[param2+0], %r73;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 6

BB3_2:
	mov.u32 	%r74, %tid.x;
	mov.u32 	%r75, %tid.y;
	mad.lo.s32 	%r76, %r1, %r75, %r74;
	shl.b32 	%r77, %r1, 2;
	and.b32  	%r78, %r76, 15;
	rem.u32 	%r79, %r76, %r77;
	sub.s32 	%r80, %r79, %r78;
	shr.u32 	%r81, %r80, 2;
	and.b32  	%r82, %r76, 3;
	add.s32 	%r83, %r81, %r82;
	div.u32 	%r84, %r76, %r77;
	shl.b32 	%r85, %r84, 2;
	bfe.u32 	%r86, %r76, 2, 2;
	add.s32 	%r87, %r85, %r86;
	mov.u32 	%r88, %ctaid.x;
	mad.lo.s32 	%r4, %r88, %r1, %r83;
	mov.u32 	%r89, %ctaid.y;
	mov.u32 	%r90, %ntid.y;
	mad.lo.s32 	%r5, %r89, %r90, %r87;
	setp.lt.u32	%p11, %r4, %r66;
	setp.gt.u32	%p12, %r67, %r5;
	and.pred  	%p13, %p11, %p12;
	@!%p13 bra 	BB3_110;
	bra.uni 	BB3_3;

BB3_3:
	and.b32  	%r91, %r69, 20;
	setp.eq.s32	%p14, %r91, 20;
	setp.ge.f32	%p15, %f7, 0f3F800000;
	and.pred  	%p16, %p14, %p15;
	mov.u16 	%rs9, 0;
	@!%p16 bra 	BB3_9;
	bra.uni 	BB3_4;

BB3_4:
	and.b32  	%r92, %r4, -8;
	cvt.rn.f32.u32	%f114, %r92;
	and.b32  	%r93, %r5, -4;
	cvt.rn.f32.u32	%f115, %r93;
	cvt.rn.f32.u32	%f116, %r71;
	sub.f32 	%f117, %f116, %f114;
	cvt.rn.f32.u32	%f118, %r72;
	sub.f32 	%f119, %f118, %f115;
	mul.f32 	%f120, %f119, %f119;
	fma.rn.f32 	%f121, %f117, %f117, %f120;
	sqrt.rn.f32 	%f122, %f121;
	mul.f32 	%f123, %f122, 0f3CD94079;
	ld.global.f32 	%f124, [screenDistance];
	div.rn.f32 	%f1, %f123, %f124;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p17, %f2, 0f3F800000;
	mov.f32 	%f397, %f2;
	@%p17 bra 	BB3_6;

	rcp.rn.f32 	%f397, %f2;

BB3_6:
	mul.rn.f32 	%f125, %f397, %f397;
	mov.f32 	%f126, 0fC0B59883;
	mov.f32 	%f127, 0fBF52C7EA;
	fma.rn.f32 	%f128, %f125, %f127, %f126;
	mov.f32 	%f129, 0fC0D21907;
	fma.rn.f32 	%f130, %f128, %f125, %f129;
	mul.f32 	%f131, %f125, %f130;
	mul.f32 	%f132, %f397, %f131;
	add.f32 	%f133, %f125, 0f41355DC0;
	mov.f32 	%f134, 0f41E6BD60;
	fma.rn.f32 	%f135, %f133, %f125, %f134;
	mov.f32 	%f136, 0f419D92C8;
	fma.rn.f32 	%f137, %f135, %f125, %f136;
	rcp.rn.f32 	%f138, %f137;
	fma.rn.f32 	%f139, %f132, %f138, %f397;
	mov.f32 	%f140, 0f3FC90FDB;
	sub.f32 	%f141, %f140, %f139;
	setp.gt.f32	%p18, %f2, 0f3F800000;
	selp.f32	%f142, %f141, %f139, %p18;
	mov.b32 	 %r94, %f142;
	mov.b32 	 %r95, %f1;
	and.b32  	%r96, %r95, -2147483648;
	or.b32  	%r97, %r94, %r96;
	mov.b32 	 %f143, %r97;
	setp.gtu.f32	%p19, %f2, 0f7F800000;
	selp.f32	%f144, %f142, %f143, %p19;
	mul.f32 	%f145, %f144, 0f43340000;
	div.rn.f32 	%f5, %f145, 0f40490FDB;
	setp.ge.f32	%p20, %f5, 0f00000000;
	@%p20 bra 	BB3_8;

	mov.u64 	%rd11, $str5;
	cvta.global.u64 	%rd12, %rd11;
	mov.u64 	%rd13, $str1;
	cvta.global.u64 	%rd14, %rd13;
	mov.u32 	%r98, 245;
	mov.u64 	%rd15, 0;
	mov.u64 	%rd16, 2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd14;
	.param .b32 param2;
	st.param.b32	[param2+0], %r98;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd15;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd16;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 7

BB3_8:
	fma.rn.f32 	%f146, %f5, 0fBC964FDA, 0f3F8CEADD;
	setp.gtu.f32	%p21, %f5, 0f40B00000;
	setp.le.f32	%p22, %f5, 0f40B00000;
	selp.u16	%rs9, 1, 0, %p22;
	selp.f32	%f147, %f146, 0f3F800000, %p21;
	mul.f32 	%f7, %f147, %f7;

BB3_9:
	and.b32  	%r99, %r69, 8;
	setp.eq.s32	%p24, %r99, 0;
	mov.pred 	%p132, -1;
	mov.f32 	%f425, 0f00000000;
	@%p24 bra 	BB3_10;

	sub.s32 	%r100, %r67, %r5;
	cvt.rn.f32.u32	%f150, %r100;
	cvt.rn.f32.u32	%f151, %r66;
	cvt.rn.f32.u32	%f152, %r4;
	div.rn.f32 	%f153, %f152, %f151;
	cvt.rn.f32.u32	%f154, %r67;
	div.rn.f32 	%f155, %f150, %f154;
	sub.f32 	%f156, %f107, %f105;
	sub.f32 	%f157, %f108, %f106;
	fma.rn.f32 	%f158, %f156, %f153, %f105;
	fma.rn.f32 	%f159, %f157, %f155, %f106;
	sub.f32 	%f160, %f158, %f110;
	sub.f32 	%f161, %f159, %f111;
	sub.f32 	%f162, %f112, %f110;
	div.rn.f32 	%f163, %f160, %f162;
	sub.f32 	%f164, %f113, %f111;
	div.rn.f32 	%f165, %f161, %f164;
	mul.f32 	%f12, %f151, %f163;
	mul.f32 	%f166, %f154, %f165;
	sub.f32 	%f13, %f154, %f166;
	abs.f32 	%f167, %f12;
	mov.b32 	 %r101, %f12;
	and.b32  	%r102, %r101, -2147483648;
	or.b32  	%r103, %r102, 1056964608;
	mov.b32 	 %f168, %r103;
	add.f32 	%f169, %f12, %f168;
	cvt.rzi.f32.f32	%f170, %f169;
	setp.gt.f32	%p25, %f167, 0f4B000000;
	selp.f32	%f399, %f12, %f170, %p25;
	setp.geu.f32	%p26, %f167, 0f3F000000;
	@%p26 bra 	BB3_13;

	cvt.rzi.f32.f32	%f399, %f12;

BB3_13:
	cvt.rzi.s32.f32	%r6, %f399;
	mov.b32 	 %r104, %f13;
	and.b32  	%r105, %r104, -2147483648;
	or.b32  	%r106, %r105, 1056964608;
	mov.b32 	 %f171, %r106;
	add.f32 	%f172, %f13, %f171;
	cvt.rzi.f32.f32	%f173, %f172;
	abs.f32 	%f174, %f13;
	setp.gt.f32	%p27, %f174, 0f4B000000;
	selp.f32	%f400, %f13, %f173, %p27;
	setp.geu.f32	%p28, %f174, 0f3F000000;
	@%p28 bra 	BB3_15;

	cvt.rzi.f32.f32	%f400, %f13;

BB3_15:
	add.s32 	%r107, %r66, -2;
	setp.lt.u32	%p30, %r6, %r107;
	setp.gt.s32	%p31, %r6, 1;
	and.pred  	%p32, %p31, %p30;
	cvt.rzi.s32.f32	%r108, %f400;
	setp.gt.s32	%p33, %r108, 1;
	and.pred  	%p34, %p32, %p33;
	add.s32 	%r109, %r67, -2;
	setp.lt.u32	%p35, %r108, %r109;
	and.pred  	%p36, %p35, %p34;
	mov.f32 	%f424, %f425;
	@!%p36 bra 	BB3_17;
	bra.uni 	BB3_16;

BB3_16:
	cvt.rmi.f32.f32	%f177, %f12;
	cvt.rzi.u32.f32	%r110, %f177;
	cvt.rmi.f32.f32	%f178, %f13;
	cvt.rzi.u32.f32	%r111, %f178;
	cvt.rn.f32.u32	%f179, %r110;
	sub.f32 	%f180, %f12, %f179;
	cvt.rn.f32.u32	%f181, %r111;
	sub.f32 	%f182, %f13, %f181;
	mul.lo.s32 	%r112, %r111, %r70;
	cvt.u64.u32	%rd17, %r112;
	cvta.to.global.u64 	%rd18, %rd4;
	add.s64 	%rd19, %rd18, %rd17;
	mul.wide.u32 	%rd20, %r110, 16;
	add.s64 	%rd21, %rd19, %rd20;
	add.s32 	%r113, %r110, 1;
	mul.wide.u32 	%rd22, %r113, 16;
	add.s64 	%rd23, %rd19, %rd22;
	add.s32 	%r114, %r111, 1;
	mul.lo.s32 	%r115, %r114, %r70;
	cvt.u64.u32	%rd24, %r115;
	add.s64 	%rd25, %rd18, %rd24;
	add.s64 	%rd26, %rd25, %rd20;
	add.s64 	%rd27, %rd25, %rd22;
	mov.f32 	%f183, 0f3F800000;
	sub.f32 	%f184, %f183, %f180;
	ld.global.f32 	%f185, [%rd21];
	ld.global.f32 	%f186, [%rd23];
	mul.f32 	%f187, %f180, %f186;
	fma.rn.f32 	%f188, %f185, %f184, %f187;
	sub.f32 	%f189, %f183, %f182;
	ld.global.f32 	%f190, [%rd26];
	ld.global.f32 	%f191, [%rd27];
	mul.f32 	%f192, %f180, %f191;
	fma.rn.f32 	%f193, %f184, %f190, %f192;
	mul.f32 	%f194, %f182, %f193;
	fma.rn.f32 	%f425, %f189, %f188, %f194;
	ld.global.f32 	%f195, [%rd21+4];
	ld.global.f32 	%f196, [%rd23+4];
	mul.f32 	%f197, %f180, %f196;
	fma.rn.f32 	%f198, %f184, %f195, %f197;
	ld.global.f32 	%f199, [%rd26+4];
	ld.global.f32 	%f200, [%rd27+4];
	mul.f32 	%f201, %f180, %f200;
	fma.rn.f32 	%f202, %f184, %f199, %f201;
	mul.f32 	%f203, %f182, %f202;
	fma.rn.f32 	%f424, %f189, %f198, %f203;
	mov.pred 	%p132, 0;
	bra.uni 	BB3_17;

BB3_10:
	mov.f32 	%f424, %f425;

BB3_17:
	@%p132 bra 	BB3_65;
	bra.uni 	BB3_18;

BB3_65:
	setp.lt.f32	%p87, %f7, 0f3F800000;
	selp.f32	%f65, 0f3F800000, %f7, %p87;
	abs.f32 	%f302, %f65;
	mov.b32 	 %r166, %f65;
	and.b32  	%r167, %r166, -2147483648;
	or.b32  	%r168, %r167, 1056964608;
	mov.b32 	 %f303, %r168;
	add.f32 	%f304, %f65, %f303;
	cvt.rzi.f32.f32	%f305, %f304;
	setp.gt.f32	%p88, %f302, 0f4B000000;
	selp.f32	%f415, %f65, %f305, %p88;
	setp.geu.f32	%p89, %f302, 0f3F000000;
	@%p89 bra 	BB3_67;

	cvt.rzi.f32.f32	%f415, %f65;

BB3_67:
	cvt.rn.f32.u32	%f306, %r66;
	sub.f32 	%f307, %f107, %f105;
	div.rn.f32 	%f69, %f307, %f306;
	cvt.rn.f32.u32	%f308, %r67;
	sub.f32 	%f309, %f108, %f106;
	div.rn.f32 	%f70, %f309, %f308;
	cvt.rzi.u32.f32	%r271, %f415;
	setp.lt.u32	%p90, %r271, 65;
	@%p90 bra 	BB3_69;

	mov.u64 	%rd61, $str6;
	cvta.global.u64 	%rd62, %rd61;
	mov.u64 	%rd63, $str1;
	cvta.global.u64 	%rd64, %rd63;
	mov.u32 	%r169, 113;
	mov.u64 	%rd65, 0;
	mov.u64 	%rd66, 2;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd62;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd64;
	.param .b32 param2;
	st.param.b32	[param2+0], %r169;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd65;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd66;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 9

BB3_69:
	setp.eq.s32	%p91, %r271, 0;
	cvt.rn.f32.u32	%f424, %r271;
	mov.u32 	%r272, 0;
	@%p91 bra 	BB3_70;

	cvt.rn.f32.u32	%f72, %r4;
	cvt.rn.f32.u32	%f73, %r5;
	ld.const.f64 	%fd35, [roots];
	cvt.rn.f32.f64	%f74, %fd35;
	ld.const.f64 	%fd36, [roots+8];
	cvt.rn.f32.f64	%f75, %fd36;
	ld.const.f64 	%fd37, [roots+16];
	cvt.rn.f32.f64	%f76, %fd37;
	ld.const.f64 	%fd38, [roots+24];
	cvt.rn.f32.f64	%f77, %fd38;
	ld.const.f64 	%fd39, [roots+32];
	cvt.rn.f32.f64	%f78, %fd39;
	ld.const.f64 	%fd40, [roots+40];
	cvt.rn.f32.f64	%f79, %fd40;
	ld.const.f64 	%fd7, [coefficients+8];
	ld.const.f64 	%fd8, [coefficients];
	ld.const.f64 	%fd9, [coefficients+16];
	add.f64 	%fd10, %fd9, %fd9;
	ld.const.f64 	%fd11, [coefficients+24];
	mul.f64 	%fd12, %fd11, 0d4008000000000000;
	mul.wide.u32 	%rd67, %r68, -858993459;
	shr.u64 	%rd68, %rd67, 35;
	cvt.u32.u64	%r37, %rd68;
	mov.u32 	%r173, 0;
	mov.u32 	%r258, %r173;
	mov.u32 	%r272, %r173;

BB3_72:
	mov.u32 	%r40, %r271;
	mov.u32 	%r38, %r258;
	cvt.rn.f32.u32	%f310, %r38;
	div.rn.f32 	%f311, %f310, %f424;
	add.f32 	%f312, %f72, %f311;
	add.f32 	%f313, %f73, %f311;
	neg.f32 	%f314, %f313;
	fma.rn.f32 	%f418, %f69, %f312, %f105;
	fma.rn.f32 	%f417, %f70, %f314, %f108;
	setp.eq.s32	%p92, %r68, 0;
	mov.u32 	%r261, 10;
	mov.u32 	%r262, %r173;
	@%p92 bra 	BB3_84;

BB3_73:
	mul.f32 	%f315, %f417, %f417;
	mul.f32 	%f316, %f418, %f418;
	sub.f32 	%f317, %f316, %f315;
	mul.f32 	%f318, %f418, %f417;
	fma.rn.f32 	%f319, %f418, %f417, %f318;
	mul.f32 	%f320, %f418, %f317;
	mul.f32 	%f321, %f417, %f319;
	sub.f32 	%f322, %f320, %f321;
	mul.f32 	%f323, %f418, %f319;
	fma.rn.f32 	%f324, %f417, %f317, %f323;
	cvt.f64.f32	%fd41, %f418;
	cvt.f64.f32	%fd42, %f417;
	fma.rn.f64 	%fd43, %fd41, %fd7, %fd8;
	cvt.f64.f32	%fd44, %f317;
	cvt.f64.f32	%fd45, %f319;
	mul.f64 	%fd46, %fd45, %fd9;
	fma.rn.f64 	%fd47, %fd44, %fd9, %fd43;
	fma.rn.f64 	%fd48, %fd42, %fd7, %fd46;
	cvt.f64.f32	%fd49, %f322;
	cvt.f64.f32	%fd50, %f324;
	fma.rn.f64 	%fd51, %fd49, %fd11, %fd47;
	fma.rn.f64 	%fd52, %fd50, %fd11, %fd48;
	cvt.rn.f32.f64	%f325, %fd51;
	cvt.rn.f32.f64	%f326, %fd52;
	fma.rn.f64 	%fd53, %fd41, %fd10, %fd7;
	mul.f64 	%fd54, %fd45, %fd12;
	fma.rn.f64 	%fd55, %fd44, %fd12, %fd53;
	fma.rn.f64 	%fd56, %fd42, %fd10, %fd54;
	cvt.rn.f32.f64	%f327, %fd55;
	cvt.rn.f32.f64	%f328, %fd56;
	abs.f32 	%f329, %f327;
	abs.f32 	%f330, %f328;
	add.f32 	%f331, %f329, %f330;
	rcp.rn.f32 	%f332, %f331;
	mul.f32 	%f333, %f325, %f332;
	mul.f32 	%f334, %f326, %f332;
	mul.f32 	%f335, %f332, %f327;
	mul.f32 	%f336, %f332, %f328;
	mul.f32 	%f337, %f336, %f336;
	fma.rn.f32 	%f338, %f335, %f335, %f337;
	rcp.rn.f32 	%f339, %f338;
	mul.f32 	%f340, %f334, %f336;
	fma.rn.f32 	%f341, %f333, %f335, %f340;
	mul.f32 	%f342, %f339, %f341;
	mul.f32 	%f343, %f334, %f335;
	mul.f32 	%f344, %f333, %f336;
	sub.f32 	%f345, %f343, %f344;
	mul.f32 	%f346, %f339, %f345;
	sub.f32 	%f418, %f418, %f342;
	sub.f32 	%f417, %f417, %f346;
	add.s32 	%r262, %r262, 1;
	setp.ne.s32	%p93, %r262, %r261;
	@%p93 bra 	BB3_83;

	sub.f32 	%f347, %f418, %f74;
	abs.f32 	%f348, %f347;
	setp.geu.f32	%p94, %f348, 0f38D1B717;
	@%p94 bra 	BB3_76;

	sub.f32 	%f349, %f417, %f75;
	abs.f32 	%f350, %f349;
	setp.lt.f32	%p95, %f350, 0f38D1B717;
	mov.u32 	%r266, 1;
	@%p95 bra 	BB3_81;

BB3_76:
	sub.f32 	%f351, %f418, %f76;
	abs.f32 	%f352, %f351;
	setp.geu.f32	%p96, %f352, 0f38D1B717;
	@%p96 bra 	BB3_78;

	sub.f32 	%f353, %f417, %f77;
	abs.f32 	%f354, %f353;
	setp.lt.f32	%p97, %f354, 0f38D1B717;
	mov.u32 	%r266, 2;
	@%p97 bra 	BB3_81;

BB3_78:
	sub.f32 	%f355, %f418, %f78;
	abs.f32 	%f356, %f355;
	mov.pred 	%p135, 0;
	setp.geu.f32	%p99, %f356, 0f38D1B717;
	@%p99 bra 	BB3_80;

	sub.f32 	%f357, %f417, %f79;
	abs.f32 	%f358, %f357;
	setp.lt.f32	%p135, %f358, 0f38D1B717;

BB3_80:
	selp.b32	%r266, 3, 0, %p135;

BB3_81:
	setp.ne.s32	%p100, %r266, 0;
	@%p100 bra 	BB3_91;

	add.s32 	%r46, %r37, %r261;
	mov.u32 	%r262, %r261;
	mov.u32 	%r261, %r46;

BB3_83:
	setp.lt.u32	%p101, %r262, %r68;
	@%p101 bra 	BB3_73;

BB3_84:
	sub.f32 	%f359, %f418, %f74;
	abs.f32 	%f360, %f359;
	setp.geu.f32	%p102, %f360, 0f38D1B717;
	@%p102 bra 	BB3_86;

	sub.f32 	%f361, %f417, %f75;
	abs.f32 	%f362, %f361;
	setp.lt.f32	%p103, %f362, 0f38D1B717;
	mov.u32 	%r266, 1;
	@%p103 bra 	BB3_91;

BB3_86:
	sub.f32 	%f363, %f418, %f76;
	abs.f32 	%f364, %f363;
	setp.geu.f32	%p104, %f364, 0f38D1B717;
	@%p104 bra 	BB3_88;

	sub.f32 	%f365, %f417, %f77;
	abs.f32 	%f366, %f365;
	setp.lt.f32	%p105, %f366, 0f38D1B717;
	mov.u32 	%r266, 2;
	@%p105 bra 	BB3_91;

BB3_88:
	sub.f32 	%f367, %f418, %f78;
	abs.f32 	%f368, %f367;
	mov.pred 	%p136, 0;
	setp.geu.f32	%p107, %f368, 0f38D1B717;
	@%p107 bra 	BB3_90;

	sub.f32 	%f369, %f417, %f79;
	abs.f32 	%f370, %f369;
	setp.lt.f32	%p136, %f370, 0f38D1B717;

BB3_90:
	selp.b32	%r266, 3, 0, %p136;

BB3_91:
	cvt.rn.f32.u32	%f371, %r266;
	cvt.rzi.u32.f32	%r51, %f371;
	add.s32 	%r272, %r51, %r272;
	setp.gt.u32	%p108, %r38, 9;
	@%p108 bra 	BB3_93;

	add.u64 	%rd69, %SP, 0;
	cvta.to.local.u64 	%rd70, %rd69;
	mul.wide.u32 	%rd71, %r38, 4;
	add.s64 	%rd72, %rd70, %rd71;
	st.local.u32 	[%rd72], %r51;

BB3_93:
	setp.lt.u32	%p109, %r38, 10;
	and.b32  	%r180, %r69, 1;
	setp.eq.b32	%p110, %r180, 1;
	setp.ne.s32	%p111, %r38, 0;
	and.pred  	%p112, %p109, %p111;
	and.pred  	%p113, %p112, %p110;
	shr.u32 	%r181, %r40, 1;
	setp.eq.s32	%p114, %r38, %r181;
	or.pred  	%p115, %p113, %p114;
	add.s32 	%r258, %r38, 1;
	mov.u32 	%r271, %r40;
	@!%p115 bra 	BB3_107;
	bra.uni 	BB3_94;

BB3_94:
	div.u32 	%r182, %r272, %r258;
	cvt.rn.f32.u32	%f89, %r182;
	setp.eq.s32	%p116, %r38, 0;
	mov.f32 	%f423, 0f00000000;
	@%p116 bra 	BB3_103;

	and.b32  	%r184, %r38, 3;
	setp.eq.s32	%p117, %r184, 0;
	mov.f32 	%f423, 0f00000000;
	mov.u32 	%r270, 0;
	@%p117 bra 	BB3_101;

	setp.eq.s32	%p118, %r184, 1;
	mov.f32 	%f420, 0f00000000;
	mov.u32 	%r268, 0;
	@%p118 bra 	BB3_100;

	setp.eq.s32	%p119, %r184, 2;
	mov.f32 	%f419, 0f00000000;
	mov.u32 	%r267, 0;
	@%p119 bra 	BB3_99;

	add.u64 	%rd73, %SP, 0;
	cvta.to.local.u64 	%rd74, %rd73;
	ld.local.u32 	%r190, [%rd74];
	cvt.rn.f32.u32	%f376, %r190;
	sub.f32 	%f377, %f376, %f89;
	fma.rn.f32 	%f419, %f377, %f377, 0f00000000;
	mov.u32 	%r267, 1;

BB3_99:
	add.u64 	%rd75, %SP, 0;
	cvta.to.local.u64 	%rd76, %rd75;
	mul.wide.u32 	%rd77, %r267, 4;
	add.s64 	%rd78, %rd76, %rd77;
	ld.local.u32 	%r191, [%rd78];
	cvt.rn.f32.u32	%f378, %r191;
	sub.f32 	%f379, %f378, %f89;
	fma.rn.f32 	%f420, %f379, %f379, %f419;
	add.s32 	%r268, %r267, 1;

BB3_100:
	add.u64 	%rd79, %SP, 0;
	cvta.to.local.u64 	%rd80, %rd79;
	mul.wide.u32 	%rd81, %r268, 4;
	add.s64 	%rd82, %rd80, %rd81;
	ld.local.u32 	%r192, [%rd82];
	cvt.rn.f32.u32	%f380, %r192;
	sub.f32 	%f381, %f380, %f89;
	fma.rn.f32 	%f423, %f381, %f381, %f420;
	add.s32 	%r270, %r268, 1;

BB3_101:
	add.u64 	%rd83, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd83;
	setp.lt.u32	%p120, %r38, 4;
	@%p120 bra 	BB3_103;

BB3_102:
	mul.wide.u32 	%rd84, %r270, 4;
	add.s64 	%rd85, %rd2, %rd84;
	ld.local.u32 	%r193, [%rd85];
	cvt.rn.f32.u32	%f382, %r193;
	sub.f32 	%f383, %f382, %f89;
	fma.rn.f32 	%f384, %f383, %f383, %f423;
	add.s32 	%r194, %r270, 1;
	mul.wide.u32 	%rd86, %r194, 4;
	add.s64 	%rd87, %rd2, %rd86;
	ld.local.u32 	%r195, [%rd87];
	cvt.rn.f32.u32	%f385, %r195;
	sub.f32 	%f386, %f385, %f89;
	fma.rn.f32 	%f387, %f386, %f386, %f384;
	add.s32 	%r196, %r270, 2;
	mul.wide.u32 	%rd88, %r196, 4;
	add.s64 	%rd89, %rd2, %rd88;
	ld.local.u32 	%r197, [%rd89];
	cvt.rn.f32.u32	%f388, %r197;
	sub.f32 	%f389, %f388, %f89;
	fma.rn.f32 	%f390, %f389, %f389, %f387;
	add.s32 	%r198, %r270, 3;
	mul.wide.u32 	%rd90, %r198, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.local.u32 	%r199, [%rd91];
	cvt.rn.f32.u32	%f391, %r199;
	sub.f32 	%f392, %f391, %f89;
	fma.rn.f32 	%f423, %f392, %f392, %f390;
	add.s32 	%r270, %r270, 4;
	setp.lt.u32	%p121, %r270, %r38;
	@%p121 bra 	BB3_102;

BB3_103:
	add.s32 	%r200, %r38, -1;
	cvt.rn.f32.u32	%f393, %r200;
	div.rn.f32 	%f394, %f423, %f393;
	div.rn.f32 	%f99, %f394, %f89;
	setp.ne.s32	%p122, %r38, 1;
	@%p122 bra 	BB3_105;

	// inline asm
	activemask.b32 %r201;
	// inline asm
	add.u64 	%rd92, %SP, 0;
	cvta.to.local.u64 	%rd93, %rd92;
	ld.local.v2.u32 	{%r203, %r204}, [%rd93];
	setp.eq.s32	%p123, %r203, %r204;
	vote.sync.all.pred 	%p124, %p123, %r201;
	mov.u32 	%r271, 2;
	@%p124 bra 	BB3_107;

BB3_105:
	// inline asm
	activemask.b32 %r208;
	// inline asm
	setp.lt.f32	%p125, %f99, 0f3C23D70A;
	vote.sync.all.pred 	%p126, %p125, %r208;
	mov.u32 	%r271, %r258;
	@%p126 bra 	BB3_107;

	// inline asm
	activemask.b32 %r210;
	// inline asm
	setp.le.f32	%p127, %f99, 0f3F800000;
	vote.sync.all.pred 	%p128, %p127, %r210;
	setp.ge.u32	%p129, %r38, %r181;
	and.pred  	%p130, %p128, %p129;
	selp.b32	%r271, %r258, %r40, %p130;

BB3_107:
	cvt.rn.f32.u32	%f424, %r271;
	setp.lt.u32	%p131, %r258, %r271;
	@%p131 bra 	BB3_72;
	bra.uni 	BB3_108;

BB3_18:
	shr.u32 	%r116, %r69, 5;
	and.b32  	%r117, %r116, 1;
	setp.eq.b32	%p38, %r117, 1;
	not.pred 	%p39, %p38;
	setp.eq.s16	%p40, %rs9, 0;
	mov.u16 	%rs10, 1;
	or.pred  	%p41, %p40, %p39;
	@%p41 bra 	BB3_109;

	setp.lt.f32	%p42, %f7, 0f3F800000;
	mov.f32 	%f412, 0f00000000;
	mov.f32 	%f414, %f412;
	@%p42 bra 	BB3_64;

	abs.f32 	%f206, %f7;
	mov.b32 	 %r118, %f7;
	and.b32  	%r119, %r118, -2147483648;
	or.b32  	%r120, %r119, 1056964608;
	mov.b32 	 %f207, %r120;
	add.f32 	%f208, %f7, %f207;
	cvt.rzi.f32.f32	%f209, %f208;
	setp.gt.f32	%p43, %f206, 0f4B000000;
	selp.f32	%f403, %f7, %f209, %p43;
	setp.geu.f32	%p44, %f206, 0f3F000000;
	@%p44 bra 	BB3_22;

	cvt.rzi.f32.f32	%f403, %f7;

BB3_22:
	cvt.rn.f32.u32	%f210, %r66;
	sub.f32 	%f211, %f107, %f105;
	div.rn.f32 	%f27, %f211, %f210;
	cvt.rn.f32.u32	%f212, %r67;
	sub.f32 	%f213, %f108, %f106;
	div.rn.f32 	%f28, %f213, %f212;
	cvt.rzi.u32.f32	%r255, %f403;
	setp.lt.u32	%p45, %r255, 65;
	@%p45 bra 	BB3_24;

	mov.u64 	%rd28, $str6;
	cvta.global.u64 	%rd29, %rd28;
	mov.u64 	%rd30, $str1;
	cvta.global.u64 	%rd31, %rd30;
	mov.u32 	%r121, 113;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd33, 2;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd29;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd31;
	.param .b32 param2;
	st.param.b32	[param2+0], %r121;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd32;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd33;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 8

BB3_24:
	setp.eq.s32	%p46, %r255, 0;
	cvt.rn.f32.u32	%f412, %r255;
	mov.u32 	%r256, 0;
	@%p46 bra 	BB3_25;

	cvt.rn.f32.u32	%f30, %r4;
	cvt.rn.f32.u32	%f31, %r5;
	ld.const.f64 	%fd13, [roots];
	cvt.rn.f32.f64	%f32, %fd13;
	ld.const.f64 	%fd14, [roots+8];
	cvt.rn.f32.f64	%f33, %fd14;
	ld.const.f64 	%fd15, [roots+16];
	cvt.rn.f32.f64	%f34, %fd15;
	ld.const.f64 	%fd16, [roots+24];
	cvt.rn.f32.f64	%f35, %fd16;
	ld.const.f64 	%fd17, [roots+32];
	cvt.rn.f32.f64	%f36, %fd17;
	ld.const.f64 	%fd18, [roots+40];
	cvt.rn.f32.f64	%f37, %fd18;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	mul.wide.u32 	%rd34, %r68, -858993459;
	shr.u64 	%rd35, %rd34, 35;
	cvt.u32.u64	%r8, %rd35;
	mov.u32 	%r125, 0;
	mov.u32 	%r242, %r125;
	mov.u32 	%r256, %r125;

BB3_27:
	mov.u32 	%r11, %r255;
	mov.u32 	%r9, %r242;
	ld.param.f32 	%f396, [fractalRenderAdvancedFloat_param_3+12];
	ld.param.f32 	%f395, [fractalRenderAdvancedFloat_param_3];
	cvt.rn.f32.u32	%f214, %r9;
	div.rn.f32 	%f215, %f214, %f412;
	add.f32 	%f216, %f30, %f215;
	add.f32 	%f217, %f31, %f215;
	neg.f32 	%f218, %f217;
	fma.rn.f32 	%f406, %f27, %f216, %f395;
	fma.rn.f32 	%f405, %f28, %f218, %f396;
	setp.eq.s32	%p47, %r68, 0;
	mov.u32 	%r245, 10;
	mov.u32 	%r246, %r125;
	@%p47 bra 	BB3_39;

BB3_28:
	mul.f32 	%f219, %f405, %f405;
	mul.f32 	%f220, %f406, %f406;
	sub.f32 	%f221, %f220, %f219;
	mul.f32 	%f222, %f406, %f405;
	fma.rn.f32 	%f223, %f406, %f405, %f222;
	mul.f32 	%f224, %f406, %f221;
	mul.f32 	%f225, %f405, %f223;
	sub.f32 	%f226, %f224, %f225;
	mul.f32 	%f227, %f406, %f223;
	fma.rn.f32 	%f228, %f405, %f221, %f227;
	cvt.f64.f32	%fd19, %f406;
	cvt.f64.f32	%fd20, %f405;
	fma.rn.f64 	%fd21, %fd19, %fd1, %fd2;
	cvt.f64.f32	%fd22, %f221;
	cvt.f64.f32	%fd23, %f223;
	mul.f64 	%fd24, %fd23, %fd3;
	fma.rn.f64 	%fd25, %fd22, %fd3, %fd21;
	fma.rn.f64 	%fd26, %fd20, %fd1, %fd24;
	cvt.f64.f32	%fd27, %f226;
	cvt.f64.f32	%fd28, %f228;
	fma.rn.f64 	%fd29, %fd27, %fd5, %fd25;
	fma.rn.f64 	%fd30, %fd28, %fd5, %fd26;
	cvt.rn.f32.f64	%f229, %fd29;
	cvt.rn.f32.f64	%f230, %fd30;
	fma.rn.f64 	%fd31, %fd19, %fd4, %fd1;
	mul.f64 	%fd32, %fd23, %fd6;
	fma.rn.f64 	%fd33, %fd22, %fd6, %fd31;
	fma.rn.f64 	%fd34, %fd20, %fd4, %fd32;
	cvt.rn.f32.f64	%f231, %fd33;
	cvt.rn.f32.f64	%f232, %fd34;
	abs.f32 	%f233, %f231;
	abs.f32 	%f234, %f232;
	add.f32 	%f235, %f233, %f234;
	rcp.rn.f32 	%f236, %f235;
	mul.f32 	%f237, %f229, %f236;
	mul.f32 	%f238, %f230, %f236;
	mul.f32 	%f239, %f236, %f231;
	mul.f32 	%f240, %f236, %f232;
	mul.f32 	%f241, %f240, %f240;
	fma.rn.f32 	%f242, %f239, %f239, %f241;
	rcp.rn.f32 	%f243, %f242;
	mul.f32 	%f244, %f238, %f240;
	fma.rn.f32 	%f245, %f237, %f239, %f244;
	mul.f32 	%f246, %f243, %f245;
	mul.f32 	%f247, %f238, %f239;
	mul.f32 	%f248, %f237, %f240;
	sub.f32 	%f249, %f247, %f248;
	mul.f32 	%f250, %f243, %f249;
	sub.f32 	%f406, %f406, %f246;
	sub.f32 	%f405, %f405, %f250;
	add.s32 	%r246, %r246, 1;
	setp.ne.s32	%p48, %r246, %r245;
	@%p48 bra 	BB3_38;

	sub.f32 	%f251, %f406, %f32;
	abs.f32 	%f252, %f251;
	setp.geu.f32	%p49, %f252, 0f38D1B717;
	@%p49 bra 	BB3_31;

	sub.f32 	%f253, %f405, %f33;
	abs.f32 	%f254, %f253;
	setp.lt.f32	%p50, %f254, 0f38D1B717;
	mov.u32 	%r250, 1;
	@%p50 bra 	BB3_36;

BB3_31:
	sub.f32 	%f255, %f406, %f34;
	abs.f32 	%f256, %f255;
	setp.geu.f32	%p51, %f256, 0f38D1B717;
	@%p51 bra 	BB3_33;

	sub.f32 	%f257, %f405, %f35;
	abs.f32 	%f258, %f257;
	setp.lt.f32	%p52, %f258, 0f38D1B717;
	mov.u32 	%r250, 2;
	@%p52 bra 	BB3_36;

BB3_33:
	sub.f32 	%f259, %f406, %f36;
	abs.f32 	%f260, %f259;
	mov.pred 	%p133, 0;
	setp.geu.f32	%p54, %f260, 0f38D1B717;
	@%p54 bra 	BB3_35;

	sub.f32 	%f261, %f405, %f37;
	abs.f32 	%f262, %f261;
	setp.lt.f32	%p133, %f262, 0f38D1B717;

BB3_35:
	selp.b32	%r250, 3, 0, %p133;

BB3_36:
	setp.ne.s32	%p55, %r250, 0;
	@%p55 bra 	BB3_46;

	add.s32 	%r17, %r8, %r245;
	mov.u32 	%r246, %r245;
	mov.u32 	%r245, %r17;

BB3_38:
	setp.lt.u32	%p56, %r246, %r68;
	@%p56 bra 	BB3_28;

BB3_39:
	sub.f32 	%f263, %f406, %f32;
	abs.f32 	%f264, %f263;
	setp.geu.f32	%p57, %f264, 0f38D1B717;
	@%p57 bra 	BB3_41;

	sub.f32 	%f265, %f405, %f33;
	abs.f32 	%f266, %f265;
	setp.lt.f32	%p58, %f266, 0f38D1B717;
	mov.u32 	%r250, 1;
	@%p58 bra 	BB3_46;

BB3_41:
	sub.f32 	%f267, %f406, %f34;
	abs.f32 	%f268, %f267;
	setp.geu.f32	%p59, %f268, 0f38D1B717;
	@%p59 bra 	BB3_43;

	sub.f32 	%f269, %f405, %f35;
	abs.f32 	%f270, %f269;
	setp.lt.f32	%p60, %f270, 0f38D1B717;
	mov.u32 	%r250, 2;
	@%p60 bra 	BB3_46;

BB3_43:
	sub.f32 	%f271, %f406, %f36;
	abs.f32 	%f272, %f271;
	mov.pred 	%p134, 0;
	setp.geu.f32	%p62, %f272, 0f38D1B717;
	@%p62 bra 	BB3_45;

	sub.f32 	%f273, %f405, %f37;
	abs.f32 	%f274, %f273;
	setp.lt.f32	%p134, %f274, 0f38D1B717;

BB3_45:
	selp.b32	%r250, 3, 0, %p134;

BB3_46:
	cvt.rn.f32.u32	%f275, %r250;
	cvt.rzi.u32.f32	%r22, %f275;
	add.s32 	%r256, %r22, %r256;
	setp.gt.u32	%p63, %r9, 9;
	@%p63 bra 	BB3_48;

	add.u64 	%rd36, %SP, 0;
	cvta.to.local.u64 	%rd37, %rd36;
	mul.wide.u32 	%rd38, %r9, 4;
	add.s64 	%rd39, %rd37, %rd38;
	st.local.u32 	[%rd39], %r22;

BB3_48:
	setp.lt.u32	%p64, %r9, 10;
	and.b32  	%r132, %r69, 1;
	setp.eq.b32	%p65, %r132, 1;
	setp.ne.s32	%p66, %r9, 0;
	and.pred  	%p67, %p64, %p66;
	and.pred  	%p68, %p67, %p65;
	shr.u32 	%r133, %r11, 1;
	setp.eq.s32	%p69, %r9, %r133;
	or.pred  	%p70, %p68, %p69;
	add.s32 	%r242, %r9, 1;
	mov.u32 	%r255, %r11;
	@!%p70 bra 	BB3_62;
	bra.uni 	BB3_49;

BB3_49:
	div.u32 	%r134, %r256, %r242;
	cvt.rn.f32.u32	%f47, %r134;
	setp.eq.s32	%p71, %r9, 0;
	mov.f32 	%f411, 0f00000000;
	@%p71 bra 	BB3_58;

	and.b32  	%r136, %r9, 3;
	setp.eq.s32	%p72, %r136, 0;
	mov.f32 	%f411, 0f00000000;
	mov.u32 	%r254, 0;
	@%p72 bra 	BB3_56;

	setp.eq.s32	%p73, %r136, 1;
	mov.f32 	%f408, 0f00000000;
	mov.u32 	%r252, 0;
	@%p73 bra 	BB3_55;

	setp.eq.s32	%p74, %r136, 2;
	mov.f32 	%f407, 0f00000000;
	mov.u32 	%r251, 0;
	@%p74 bra 	BB3_54;

	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	ld.local.u32 	%r142, [%rd41];
	cvt.rn.f32.u32	%f280, %r142;
	sub.f32 	%f281, %f280, %f47;
	fma.rn.f32 	%f407, %f281, %f281, 0f00000000;
	mov.u32 	%r251, 1;

BB3_54:
	add.u64 	%rd42, %SP, 0;
	cvta.to.local.u64 	%rd43, %rd42;
	mul.wide.u32 	%rd44, %r251, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.local.u32 	%r143, [%rd45];
	cvt.rn.f32.u32	%f282, %r143;
	sub.f32 	%f283, %f282, %f47;
	fma.rn.f32 	%f408, %f283, %f283, %f407;
	add.s32 	%r252, %r251, 1;

BB3_55:
	add.u64 	%rd46, %SP, 0;
	cvta.to.local.u64 	%rd47, %rd46;
	mul.wide.u32 	%rd48, %r252, 4;
	add.s64 	%rd49, %rd47, %rd48;
	ld.local.u32 	%r144, [%rd49];
	cvt.rn.f32.u32	%f284, %r144;
	sub.f32 	%f285, %f284, %f47;
	fma.rn.f32 	%f411, %f285, %f285, %f408;
	add.s32 	%r254, %r252, 1;

BB3_56:
	add.u64 	%rd50, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd50;
	setp.lt.u32	%p75, %r9, 4;
	@%p75 bra 	BB3_58;

BB3_57:
	mul.wide.u32 	%rd51, %r254, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.local.u32 	%r145, [%rd52];
	cvt.rn.f32.u32	%f286, %r145;
	sub.f32 	%f287, %f286, %f47;
	fma.rn.f32 	%f288, %f287, %f287, %f411;
	add.s32 	%r146, %r254, 1;
	mul.wide.u32 	%rd53, %r146, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.u32 	%r147, [%rd54];
	cvt.rn.f32.u32	%f289, %r147;
	sub.f32 	%f290, %f289, %f47;
	fma.rn.f32 	%f291, %f290, %f290, %f288;
	add.s32 	%r148, %r254, 2;
	mul.wide.u32 	%rd55, %r148, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.local.u32 	%r149, [%rd56];
	cvt.rn.f32.u32	%f292, %r149;
	sub.f32 	%f293, %f292, %f47;
	fma.rn.f32 	%f294, %f293, %f293, %f291;
	add.s32 	%r150, %r254, 3;
	mul.wide.u32 	%rd57, %r150, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.local.u32 	%r151, [%rd58];
	cvt.rn.f32.u32	%f295, %r151;
	sub.f32 	%f296, %f295, %f47;
	fma.rn.f32 	%f411, %f296, %f296, %f294;
	add.s32 	%r254, %r254, 4;
	setp.lt.u32	%p76, %r254, %r9;
	@%p76 bra 	BB3_57;

BB3_58:
	add.s32 	%r152, %r9, -1;
	cvt.rn.f32.u32	%f297, %r152;
	div.rn.f32 	%f298, %f411, %f297;
	div.rn.f32 	%f57, %f298, %f47;
	setp.ne.s32	%p77, %r9, 1;
	@%p77 bra 	BB3_60;

	// inline asm
	activemask.b32 %r153;
	// inline asm
	add.u64 	%rd59, %SP, 0;
	cvta.to.local.u64 	%rd60, %rd59;
	ld.local.v2.u32 	{%r155, %r156}, [%rd60];
	setp.eq.s32	%p78, %r155, %r156;
	vote.sync.all.pred 	%p79, %p78, %r153;
	mov.u32 	%r255, 2;
	@%p79 bra 	BB3_62;

BB3_60:
	// inline asm
	activemask.b32 %r160;
	// inline asm
	setp.lt.f32	%p80, %f57, 0f3C23D70A;
	vote.sync.all.pred 	%p81, %p80, %r160;
	mov.u32 	%r255, %r242;
	@%p81 bra 	BB3_62;

	// inline asm
	activemask.b32 %r162;
	// inline asm
	setp.le.f32	%p82, %f57, 0f3F800000;
	vote.sync.all.pred 	%p83, %p82, %r162;
	setp.ge.u32	%p84, %r9, %r133;
	and.pred  	%p85, %p83, %p84;
	selp.b32	%r255, %r242, %r11, %p85;

BB3_62:
	cvt.rn.f32.u32	%f412, %r255;
	setp.lt.u32	%p86, %r242, %r255;
	@%p86 bra 	BB3_27;
	bra.uni 	BB3_63;

BB3_70:
	mov.u32 	%r271, %r272;

BB3_108:
	div.u32 	%r213, %r272, %r271;
	cvt.rn.f32.u32	%f425, %r213;
	mov.u16 	%rs10, 0;
	bra.uni 	BB3_109;

BB3_25:
	mov.u32 	%r255, %r256;

BB3_63:
	div.u32 	%r165, %r256, %r255;
	cvt.rn.f32.u32	%f414, %r165;

BB3_64:
	mov.u16 	%rs10, 1;
	mul.f32 	%f299, %f424, 0f3F400000;
	add.f32 	%f424, %f299, %f412;
	mul.f32 	%f300, %f412, %f414;
	fma.rn.f32 	%f301, %f425, %f299, %f300;
	div.rn.f32 	%f425, %f301, %f424;

BB3_109:
	mov.u32 	%r241, %ntid.x;
	mov.u32 	%r240, %tid.x;
	mov.u32 	%r239, %tid.y;
	mad.lo.s32 	%r238, %r241, %r239, %r240;
	shl.b32 	%r237, %r241, 2;
	and.b32  	%r236, %r238, 15;
	rem.u32 	%r235, %r238, %r237;
	sub.s32 	%r234, %r235, %r236;
	and.b32  	%r233, %r238, 3;
	shr.u32 	%r232, %r234, 2;
	add.s32 	%r231, %r232, %r233;
	mov.u32 	%r230, %ctaid.x;
	mad.lo.s32 	%r229, %r230, %r241, %r231;
	mov.u32 	%r228, %tid.x;
	mov.u32 	%r227, %tid.y;
	mov.u32 	%r226, %ntid.x;
	mad.lo.s32 	%r225, %r226, %r227, %r228;
	ld.param.u32 	%r224, [fractalRenderAdvancedFloat_param_1];
	shl.b32 	%r223, %r226, 2;
	div.u32 	%r222, %r225, %r223;
	bfe.u32 	%r221, %r225, 2, 2;
	shl.b32 	%r220, %r222, 2;
	add.s32 	%r219, %r220, %r221;
	mov.u32 	%r218, %ntid.y;
	mov.u32 	%r217, %ctaid.y;
	mad.lo.s32 	%r216, %r217, %r218, %r219;
	mul.lo.s32 	%r214, %r216, %r224;
	cvt.u64.u32	%rd94, %r214;
	cvta.to.global.u64 	%rd95, %rd3;
	add.s64 	%rd96, %rd95, %rd94;
	mul.wide.u32 	%rd97, %r229, 16;
	add.s64 	%rd98, %rd96, %rd97;
	st.global.f32 	[%rd98], %f425;
	st.global.f32 	[%rd98+4], %f424;
	mov.u32 	%r215, 0;
	st.global.u32 	[%rd98+12], %r215;
	st.global.u8 	[%rd98+8], %rs10;

BB3_110:
	ret;
}

	// .globl	fractalRenderAdvancedDouble
.visible .entry fractalRenderAdvancedDouble(
	.param .u64 fractalRenderAdvancedDouble_param_0,
	.param .u32 fractalRenderAdvancedDouble_param_1,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_2[8],
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_3[32],
	.param .u32 fractalRenderAdvancedDouble_param_4,
	.param .f32 fractalRenderAdvancedDouble_param_5,
	.param .u32 fractalRenderAdvancedDouble_param_6,
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_7[32],
	.param .u64 fractalRenderAdvancedDouble_param_8,
	.param .u32 fractalRenderAdvancedDouble_param_9,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot4[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<137>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<276>;
	.reg .f64 	%fd<307>;
	.reg .b64 	%rd<100>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r67, [fractalRenderAdvancedDouble_param_2+4];
	ld.param.u32 	%r66, [fractalRenderAdvancedDouble_param_2];
	ld.param.f64 	%fd78, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd77, [fractalRenderAdvancedDouble_param_3+16];
	ld.param.f64 	%fd76, [fractalRenderAdvancedDouble_param_3+8];
	ld.param.f64 	%fd75, [fractalRenderAdvancedDouble_param_3];
	ld.param.u32 	%r68, [fractalRenderAdvancedDouble_param_4];
	ld.param.f32 	%f7, [fractalRenderAdvancedDouble_param_5];
	ld.param.u32 	%r69, [fractalRenderAdvancedDouble_param_6];
	ld.param.f64 	%fd82, [fractalRenderAdvancedDouble_param_7+24];
	ld.param.f64 	%fd81, [fractalRenderAdvancedDouble_param_7+16];
	ld.param.f64 	%fd80, [fractalRenderAdvancedDouble_param_7+8];
	ld.param.f64 	%fd79, [fractalRenderAdvancedDouble_param_7];
	ld.param.u64 	%rd4, [fractalRenderAdvancedDouble_param_8];
	ld.param.u32 	%r70, [fractalRenderAdvancedDouble_param_9];
	ld.param.u32 	%r72, [fractalRenderAdvancedDouble_param_10+4];
	ld.param.u32 	%r71, [fractalRenderAdvancedDouble_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p10, %r1, 32;
	@%p10 bra 	BB4_2;

	mov.u64 	%rd5, $str;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r73, 59;
	mov.u64 	%rd9, 0;
	mov.u64 	%rd10, 2;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 param2;
	st.param.b32	[param2+0], %r73;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 10

BB4_2:
	mov.u32 	%r74, %tid.x;
	mov.u32 	%r75, %tid.y;
	mad.lo.s32 	%r76, %r1, %r75, %r74;
	shl.b32 	%r77, %r1, 2;
	and.b32  	%r78, %r76, 15;
	rem.u32 	%r79, %r76, %r77;
	sub.s32 	%r80, %r79, %r78;
	shr.u32 	%r81, %r80, 2;
	and.b32  	%r82, %r76, 3;
	add.s32 	%r83, %r81, %r82;
	div.u32 	%r84, %r76, %r77;
	shl.b32 	%r85, %r84, 2;
	bfe.u32 	%r86, %r76, 2, 2;
	add.s32 	%r87, %r85, %r86;
	mov.u32 	%r88, %ctaid.x;
	mad.lo.s32 	%r4, %r88, %r1, %r83;
	mov.u32 	%r89, %ctaid.y;
	mov.u32 	%r90, %ntid.y;
	mad.lo.s32 	%r5, %r89, %r90, %r87;
	setp.lt.u32	%p11, %r4, %r66;
	setp.gt.u32	%p12, %r67, %r5;
	and.pred  	%p13, %p11, %p12;
	@!%p13 bra 	BB4_108;
	bra.uni 	BB4_3;

BB4_3:
	and.b32  	%r91, %r69, 20;
	setp.eq.s32	%p14, %r91, 20;
	setp.ge.f32	%p15, %f7, 0f3F800000;
	and.pred  	%p16, %p14, %p15;
	mov.u16 	%rs9, 0;
	@!%p16 bra 	BB4_9;
	bra.uni 	BB4_4;

BB4_4:
	and.b32  	%r92, %r4, -8;
	cvt.rn.f32.u32	%f38, %r92;
	and.b32  	%r93, %r5, -4;
	cvt.rn.f32.u32	%f39, %r93;
	cvt.rn.f32.u32	%f40, %r71;
	sub.f32 	%f41, %f40, %f38;
	cvt.rn.f32.u32	%f42, %r72;
	sub.f32 	%f43, %f42, %f39;
	mul.f32 	%f44, %f43, %f43;
	fma.rn.f32 	%f45, %f41, %f41, %f44;
	sqrt.rn.f32 	%f46, %f45;
	mul.f32 	%f47, %f46, 0f3CD94079;
	ld.global.f32 	%f48, [screenDistance];
	div.rn.f32 	%f1, %f47, %f48;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p17, %f2, 0f3F800000;
	mov.f32 	%f131, %f2;
	@%p17 bra 	BB4_6;

	rcp.rn.f32 	%f131, %f2;

BB4_6:
	mul.rn.f32 	%f49, %f131, %f131;
	mov.f32 	%f50, 0fC0B59883;
	mov.f32 	%f51, 0fBF52C7EA;
	fma.rn.f32 	%f52, %f49, %f51, %f50;
	mov.f32 	%f53, 0fC0D21907;
	fma.rn.f32 	%f54, %f52, %f49, %f53;
	mul.f32 	%f55, %f49, %f54;
	mul.f32 	%f56, %f131, %f55;
	add.f32 	%f57, %f49, 0f41355DC0;
	mov.f32 	%f58, 0f41E6BD60;
	fma.rn.f32 	%f59, %f57, %f49, %f58;
	mov.f32 	%f60, 0f419D92C8;
	fma.rn.f32 	%f61, %f59, %f49, %f60;
	rcp.rn.f32 	%f62, %f61;
	fma.rn.f32 	%f63, %f56, %f62, %f131;
	mov.f32 	%f64, 0f3FC90FDB;
	sub.f32 	%f65, %f64, %f63;
	setp.gt.f32	%p18, %f2, 0f3F800000;
	selp.f32	%f66, %f65, %f63, %p18;
	mov.b32 	 %r94, %f66;
	mov.b32 	 %r95, %f1;
	and.b32  	%r96, %r95, -2147483648;
	or.b32  	%r97, %r94, %r96;
	mov.b32 	 %f67, %r97;
	setp.gtu.f32	%p19, %f2, 0f7F800000;
	selp.f32	%f68, %f66, %f67, %p19;
	mul.f32 	%f69, %f68, 0f43340000;
	div.rn.f32 	%f5, %f69, 0f40490FDB;
	setp.ge.f32	%p20, %f5, 0f00000000;
	@%p20 bra 	BB4_8;

	mov.u64 	%rd11, $str5;
	cvta.global.u64 	%rd12, %rd11;
	mov.u64 	%rd13, $str1;
	cvta.global.u64 	%rd14, %rd13;
	mov.u32 	%r98, 245;
	mov.u64 	%rd15, 0;
	mov.u64 	%rd16, 2;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd14;
	.param .b32 param2;
	st.param.b32	[param2+0], %r98;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd15;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd16;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 11

BB4_8:
	fma.rn.f32 	%f70, %f5, 0fBC964FDA, 0f3F8CEADD;
	setp.gtu.f32	%p21, %f5, 0f40B00000;
	setp.le.f32	%p22, %f5, 0f40B00000;
	selp.u16	%rs9, 1, 0, %p22;
	selp.f32	%f71, %f70, 0f3F800000, %p21;
	mul.f32 	%f7, %f71, %f7;

BB4_9:
	and.b32  	%r99, %r69, 8;
	setp.eq.s32	%p24, %r99, 0;
	mov.pred 	%p132, -1;
	mov.f32 	%f141, 0f00000000;
	@%p24 bra 	BB4_10;

	sub.s32 	%r100, %r67, %r5;
	cvt.rn.f64.u32	%fd83, %r100;
	cvt.rn.f64.u32	%fd84, %r66;
	cvt.rn.f64.u32	%fd85, %r4;
	div.rn.f64 	%fd86, %fd85, %fd84;
	cvt.rn.f64.u32	%fd87, %r67;
	div.rn.f64 	%fd88, %fd83, %fd87;
	sub.f64 	%fd89, %fd77, %fd75;
	sub.f64 	%fd90, %fd78, %fd76;
	fma.rn.f64 	%fd91, %fd89, %fd86, %fd75;
	fma.rn.f64 	%fd92, %fd90, %fd88, %fd76;
	sub.f64 	%fd93, %fd91, %fd79;
	sub.f64 	%fd94, %fd92, %fd80;
	sub.f64 	%fd95, %fd81, %fd79;
	div.rn.f64 	%fd96, %fd93, %fd95;
	sub.f64 	%fd97, %fd82, %fd80;
	div.rn.f64 	%fd98, %fd94, %fd97;
	cvt.rn.f32.f64	%f74, %fd96;
	cvt.rn.f32.f64	%f75, %fd98;
	cvt.rn.f32.u32	%f76, %r66;
	mul.f32 	%f8, %f76, %f74;
	cvt.rn.f32.u32	%f77, %r67;
	mul.f32 	%f78, %f77, %f75;
	sub.f32 	%f9, %f77, %f78;
	abs.f32 	%f79, %f8;
	mov.b32 	 %r101, %f8;
	and.b32  	%r102, %r101, -2147483648;
	or.b32  	%r103, %r102, 1056964608;
	mov.b32 	 %f80, %r103;
	add.f32 	%f81, %f8, %f80;
	cvt.rzi.f32.f32	%f82, %f81;
	setp.gt.f32	%p25, %f79, 0f4B000000;
	selp.f32	%f133, %f8, %f82, %p25;
	setp.geu.f32	%p26, %f79, 0f3F000000;
	@%p26 bra 	BB4_13;

	cvt.rzi.f32.f32	%f133, %f8;

BB4_13:
	cvt.rzi.s32.f32	%r6, %f133;
	mov.b32 	 %r104, %f9;
	and.b32  	%r105, %r104, -2147483648;
	or.b32  	%r106, %r105, 1056964608;
	mov.b32 	 %f83, %r106;
	add.f32 	%f84, %f9, %f83;
	cvt.rzi.f32.f32	%f85, %f84;
	abs.f32 	%f86, %f9;
	setp.gt.f32	%p27, %f86, 0f4B000000;
	selp.f32	%f134, %f9, %f85, %p27;
	setp.geu.f32	%p28, %f86, 0f3F000000;
	@%p28 bra 	BB4_15;

	cvt.rzi.f32.f32	%f134, %f9;

BB4_15:
	add.s32 	%r107, %r66, -2;
	setp.lt.u32	%p30, %r6, %r107;
	setp.gt.s32	%p31, %r6, 1;
	and.pred  	%p32, %p31, %p30;
	cvt.rzi.s32.f32	%r108, %f134;
	setp.gt.s32	%p33, %r108, 1;
	and.pred  	%p34, %p32, %p33;
	add.s32 	%r109, %r67, -2;
	setp.lt.u32	%p35, %r108, %r109;
	and.pred  	%p36, %p35, %p34;
	mov.f32 	%f136, %f141;
	@!%p36 bra 	BB4_17;
	bra.uni 	BB4_16;

BB4_16:
	cvt.rmi.f32.f32	%f89, %f8;
	cvt.rzi.u32.f32	%r110, %f89;
	cvt.rmi.f32.f32	%f90, %f9;
	cvt.rzi.u32.f32	%r111, %f90;
	cvt.rn.f32.u32	%f91, %r110;
	sub.f32 	%f92, %f8, %f91;
	cvt.rn.f32.u32	%f93, %r111;
	sub.f32 	%f94, %f9, %f93;
	mul.lo.s32 	%r112, %r111, %r70;
	cvt.u64.u32	%rd17, %r112;
	cvta.to.global.u64 	%rd18, %rd4;
	add.s64 	%rd19, %rd18, %rd17;
	mul.wide.u32 	%rd20, %r110, 16;
	add.s64 	%rd21, %rd19, %rd20;
	add.s32 	%r113, %r110, 1;
	mul.wide.u32 	%rd22, %r113, 16;
	add.s64 	%rd23, %rd19, %rd22;
	add.s32 	%r114, %r111, 1;
	mul.lo.s32 	%r115, %r114, %r70;
	cvt.u64.u32	%rd24, %r115;
	add.s64 	%rd25, %rd18, %rd24;
	add.s64 	%rd26, %rd25, %rd20;
	add.s64 	%rd27, %rd25, %rd22;
	mov.f32 	%f95, 0f3F800000;
	sub.f32 	%f96, %f95, %f92;
	ld.global.f32 	%f97, [%rd21];
	ld.global.f32 	%f98, [%rd23];
	mul.f32 	%f99, %f92, %f98;
	fma.rn.f32 	%f100, %f97, %f96, %f99;
	sub.f32 	%f101, %f95, %f94;
	ld.global.f32 	%f102, [%rd26];
	ld.global.f32 	%f103, [%rd27];
	mul.f32 	%f104, %f92, %f103;
	fma.rn.f32 	%f105, %f96, %f102, %f104;
	mul.f32 	%f106, %f94, %f105;
	fma.rn.f32 	%f141, %f101, %f100, %f106;
	ld.global.f32 	%f107, [%rd21+4];
	ld.global.f32 	%f108, [%rd23+4];
	mul.f32 	%f109, %f92, %f108;
	fma.rn.f32 	%f110, %f96, %f107, %f109;
	ld.global.f32 	%f111, [%rd26+4];
	ld.global.f32 	%f112, [%rd27+4];
	mul.f32 	%f113, %f92, %f112;
	fma.rn.f32 	%f114, %f96, %f111, %f113;
	mul.f32 	%f115, %f94, %f114;
	fma.rn.f32 	%f136, %f101, %f110, %f115;
	mov.pred 	%p132, 0;
	bra.uni 	BB4_17;

BB4_10:
	mov.f32 	%f136, %f141;

BB4_17:
	@%p132 bra 	BB4_64;
	bra.uni 	BB4_18;

BB4_64:
	setp.lt.f32	%p87, %f7, 0f3F800000;
	selp.f32	%f29, 0f3F800000, %f7, %p87;
	abs.f32 	%f126, %f29;
	mov.b32 	 %r166, %f29;
	and.b32  	%r167, %r166, -2147483648;
	or.b32  	%r168, %r167, 1056964608;
	mov.b32 	 %f127, %r168;
	add.f32 	%f128, %f29, %f127;
	cvt.rzi.f32.f32	%f129, %f128;
	setp.gt.f32	%p88, %f126, 0f4B000000;
	selp.f32	%f140, %f29, %f129, %p88;
	setp.geu.f32	%p89, %f126, 0f3F000000;
	@%p89 bra 	BB4_66;

	cvt.rzi.f32.f32	%f140, %f29;

BB4_66:
	cvt.rn.f64.u32	%fd194, %r66;
	sub.f64 	%fd195, %fd77, %fd75;
	div.rn.f64 	%fd40, %fd195, %fd194;
	cvt.rn.f64.u32	%fd196, %r67;
	sub.f64 	%fd197, %fd78, %fd76;
	div.rn.f64 	%fd41, %fd197, %fd196;
	cvt.rzi.u32.f32	%r36, %f140;
	setp.lt.u32	%p90, %r36, 65;
	@%p90 bra 	BB4_68;

	mov.u64 	%rd61, $str6;
	cvta.global.u64 	%rd62, %rd61;
	mov.u64 	%rd63, $str1;
	cvta.global.u64 	%rd64, %rd63;
	mov.u32 	%r169, 113;
	mov.u64 	%rd65, 0;
	mov.u64 	%rd66, 2;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd62;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd64;
	.param .b32 param2;
	st.param.b32	[param2+0], %r169;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd65;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd66;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 13

BB4_68:
	setp.eq.s32	%p91, %r36, 0;
	mov.u32 	%r274, 0;
	mov.u32 	%r273, %r274;
	@%p91 bra 	BB4_106;

	cvt.rn.f64.u32	%fd42, %r4;
	cvt.rn.f64.u32	%fd43, %r5;
	ld.const.f64 	%fd44, [roots];
	ld.const.f64 	%fd45, [roots+8];
	ld.const.f64 	%fd46, [roots+16];
	ld.const.f64 	%fd47, [roots+24];
	ld.const.f64 	%fd48, [roots+32];
	ld.const.f64 	%fd49, [roots+40];
	ld.const.f64 	%fd50, [coefficients+8];
	ld.const.f64 	%fd51, [coefficients];
	ld.const.f64 	%fd52, [coefficients+16];
	add.f64 	%fd53, %fd52, %fd52;
	ld.const.f64 	%fd54, [coefficients+24];
	mul.f64 	%fd55, %fd54, 0d4008000000000000;
	mul.wide.u32 	%rd67, %r68, -858993459;
	shr.u64 	%rd68, %rd67, 35;
	cvt.u32.u64	%r37, %rd68;
	mov.u32 	%r173, 0;
	mov.u32 	%r260, %r173;
	mov.u32 	%r274, %r173;
	mov.u32 	%r273, %r36;

BB4_70:
	mov.u32 	%r40, %r273;
	mov.u32 	%r38, %r260;
	ld.param.f64 	%fd292, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd291, [fractalRenderAdvancedDouble_param_3];
	cvt.rn.f64.u32	%fd198, %r40;
	cvt.rn.f64.u32	%fd199, %r38;
	div.rn.f64 	%fd200, %fd199, %fd198;
	add.f64 	%fd201, %fd42, %fd200;
	add.f64 	%fd202, %fd43, %fd200;
	neg.f64 	%fd203, %fd202;
	fma.rn.f64 	%fd301, %fd40, %fd201, %fd291;
	fma.rn.f64 	%fd300, %fd41, %fd203, %fd292;
	setp.eq.s32	%p92, %r68, 0;
	mov.u32 	%r263, 10;
	mov.u32 	%r264, %r173;
	@%p92 bra 	BB4_82;

BB4_71:
	mul.f64 	%fd204, %fd300, %fd300;
	mul.f64 	%fd205, %fd301, %fd301;
	sub.f64 	%fd206, %fd205, %fd204;
	mul.f64 	%fd207, %fd301, %fd300;
	fma.rn.f64 	%fd208, %fd301, %fd300, %fd207;
	mul.f64 	%fd209, %fd301, %fd206;
	mul.f64 	%fd210, %fd300, %fd208;
	sub.f64 	%fd211, %fd209, %fd210;
	mul.f64 	%fd212, %fd301, %fd208;
	fma.rn.f64 	%fd213, %fd300, %fd206, %fd212;
	fma.rn.f64 	%fd214, %fd301, %fd50, %fd51;
	mul.f64 	%fd215, %fd208, %fd52;
	fma.rn.f64 	%fd216, %fd206, %fd52, %fd214;
	fma.rn.f64 	%fd217, %fd300, %fd50, %fd215;
	fma.rn.f64 	%fd218, %fd211, %fd54, %fd216;
	fma.rn.f64 	%fd219, %fd213, %fd54, %fd217;
	fma.rn.f64 	%fd220, %fd301, %fd53, %fd50;
	mul.f64 	%fd221, %fd208, %fd55;
	fma.rn.f64 	%fd222, %fd206, %fd55, %fd220;
	fma.rn.f64 	%fd223, %fd300, %fd53, %fd221;
	abs.f64 	%fd224, %fd222;
	abs.f64 	%fd225, %fd223;
	add.f64 	%fd226, %fd224, %fd225;
	rcp.rn.f64 	%fd227, %fd226;
	mul.f64 	%fd228, %fd218, %fd227;
	mul.f64 	%fd229, %fd219, %fd227;
	mul.f64 	%fd230, %fd222, %fd227;
	mul.f64 	%fd231, %fd223, %fd227;
	mul.f64 	%fd232, %fd231, %fd231;
	fma.rn.f64 	%fd233, %fd230, %fd230, %fd232;
	rcp.rn.f64 	%fd234, %fd233;
	mul.f64 	%fd235, %fd229, %fd231;
	fma.rn.f64 	%fd236, %fd228, %fd230, %fd235;
	mul.f64 	%fd237, %fd234, %fd236;
	mul.f64 	%fd238, %fd229, %fd230;
	mul.f64 	%fd239, %fd228, %fd231;
	sub.f64 	%fd240, %fd238, %fd239;
	mul.f64 	%fd241, %fd234, %fd240;
	sub.f64 	%fd301, %fd301, %fd237;
	sub.f64 	%fd300, %fd300, %fd241;
	add.s32 	%r264, %r264, 1;
	setp.ne.s32	%p93, %r264, %r263;
	@%p93 bra 	BB4_81;

	sub.f64 	%fd242, %fd301, %fd44;
	abs.f64 	%fd243, %fd242;
	setp.geu.f64	%p94, %fd243, 0d3F1A36E2EB1C432D;
	@%p94 bra 	BB4_74;

	sub.f64 	%fd244, %fd300, %fd45;
	abs.f64 	%fd245, %fd244;
	setp.lt.f64	%p95, %fd245, 0d3F1A36E2EB1C432D;
	mov.u32 	%r268, 1;
	@%p95 bra 	BB4_79;

BB4_74:
	sub.f64 	%fd246, %fd301, %fd46;
	abs.f64 	%fd247, %fd246;
	setp.geu.f64	%p96, %fd247, 0d3F1A36E2EB1C432D;
	@%p96 bra 	BB4_76;

	sub.f64 	%fd248, %fd300, %fd47;
	abs.f64 	%fd249, %fd248;
	setp.lt.f64	%p97, %fd249, 0d3F1A36E2EB1C432D;
	mov.u32 	%r268, 2;
	@%p97 bra 	BB4_79;

BB4_76:
	sub.f64 	%fd250, %fd301, %fd48;
	abs.f64 	%fd251, %fd250;
	mov.pred 	%p135, 0;
	setp.geu.f64	%p99, %fd251, 0d3F1A36E2EB1C432D;
	@%p99 bra 	BB4_78;

	sub.f64 	%fd252, %fd300, %fd49;
	abs.f64 	%fd253, %fd252;
	setp.lt.f64	%p135, %fd253, 0d3F1A36E2EB1C432D;

BB4_78:
	selp.b32	%r268, 3, 0, %p135;

BB4_79:
	setp.ne.s32	%p100, %r268, 0;
	@%p100 bra 	BB4_89;

	add.s32 	%r46, %r37, %r263;
	mov.u32 	%r264, %r263;
	mov.u32 	%r263, %r46;

BB4_81:
	setp.lt.u32	%p101, %r264, %r68;
	@%p101 bra 	BB4_71;

BB4_82:
	sub.f64 	%fd254, %fd301, %fd44;
	abs.f64 	%fd255, %fd254;
	setp.geu.f64	%p102, %fd255, 0d3F1A36E2EB1C432D;
	@%p102 bra 	BB4_84;

	sub.f64 	%fd256, %fd300, %fd45;
	abs.f64 	%fd257, %fd256;
	setp.lt.f64	%p103, %fd257, 0d3F1A36E2EB1C432D;
	mov.u32 	%r268, 1;
	@%p103 bra 	BB4_89;

BB4_84:
	sub.f64 	%fd258, %fd301, %fd46;
	abs.f64 	%fd259, %fd258;
	setp.geu.f64	%p104, %fd259, 0d3F1A36E2EB1C432D;
	@%p104 bra 	BB4_86;

	sub.f64 	%fd260, %fd300, %fd47;
	abs.f64 	%fd261, %fd260;
	setp.lt.f64	%p105, %fd261, 0d3F1A36E2EB1C432D;
	mov.u32 	%r268, 2;
	@%p105 bra 	BB4_89;

BB4_86:
	sub.f64 	%fd262, %fd301, %fd48;
	abs.f64 	%fd263, %fd262;
	mov.pred 	%p136, 0;
	setp.geu.f64	%p107, %fd263, 0d3F1A36E2EB1C432D;
	@%p107 bra 	BB4_88;

	sub.f64 	%fd264, %fd300, %fd49;
	abs.f64 	%fd265, %fd264;
	setp.lt.f64	%p136, %fd265, 0d3F1A36E2EB1C432D;

BB4_88:
	selp.b32	%r268, 3, 0, %p136;

BB4_89:
	cvt.rn.f32.u32	%f130, %r268;
	cvt.rzi.u32.f32	%r51, %f130;
	add.s32 	%r274, %r51, %r274;
	setp.gt.u32	%p108, %r38, 9;
	@%p108 bra 	BB4_91;

	add.u64 	%rd69, %SP, 0;
	cvta.to.local.u64 	%rd70, %rd69;
	mul.wide.u32 	%rd71, %r38, 4;
	add.s64 	%rd72, %rd70, %rd71;
	st.local.u32 	[%rd72], %r51;

BB4_91:
	ld.param.u32 	%r230, [fractalRenderAdvancedDouble_param_6];
	setp.lt.u32	%p109, %r38, 10;
	and.b32  	%r180, %r230, 1;
	setp.eq.b32	%p110, %r180, 1;
	setp.ne.s32	%p111, %r38, 0;
	and.pred  	%p112, %p109, %p111;
	and.pred  	%p113, %p112, %p110;
	shr.u32 	%r181, %r40, 1;
	setp.eq.s32	%p114, %r38, %r181;
	or.pred  	%p115, %p113, %p114;
	add.s32 	%r260, %r38, 1;
	mov.u32 	%r273, %r40;
	@!%p115 bra 	BB4_105;
	bra.uni 	BB4_92;

BB4_92:
	div.u32 	%r182, %r274, %r260;
	cvt.rn.f64.u32	%fd64, %r182;
	setp.eq.s32	%p116, %r38, 0;
	mov.f64 	%fd306, 0d0000000000000000;
	@%p116 bra 	BB4_101;

	and.b32  	%r184, %r38, 3;
	setp.eq.s32	%p117, %r184, 0;
	mov.f64 	%fd306, 0d0000000000000000;
	mov.u32 	%r272, 0;
	@%p117 bra 	BB4_99;

	setp.eq.s32	%p118, %r184, 1;
	mov.f64 	%fd303, 0d0000000000000000;
	mov.u32 	%r270, 0;
	@%p118 bra 	BB4_98;

	setp.eq.s32	%p119, %r184, 2;
	mov.f64 	%fd302, 0d0000000000000000;
	mov.u32 	%r269, 0;
	@%p119 bra 	BB4_97;

	add.u64 	%rd73, %SP, 0;
	cvta.to.local.u64 	%rd74, %rd73;
	ld.local.u32 	%r190, [%rd74];
	cvt.rn.f64.u32	%fd270, %r190;
	sub.f64 	%fd271, %fd270, %fd64;
	fma.rn.f64 	%fd302, %fd271, %fd271, 0d0000000000000000;
	mov.u32 	%r269, 1;

BB4_97:
	add.u64 	%rd75, %SP, 0;
	cvta.to.local.u64 	%rd76, %rd75;
	mul.wide.u32 	%rd77, %r269, 4;
	add.s64 	%rd78, %rd76, %rd77;
	ld.local.u32 	%r191, [%rd78];
	cvt.rn.f64.u32	%fd272, %r191;
	sub.f64 	%fd273, %fd272, %fd64;
	fma.rn.f64 	%fd303, %fd273, %fd273, %fd302;
	add.s32 	%r270, %r269, 1;

BB4_98:
	add.u64 	%rd79, %SP, 0;
	cvta.to.local.u64 	%rd80, %rd79;
	mul.wide.u32 	%rd81, %r270, 4;
	add.s64 	%rd82, %rd80, %rd81;
	ld.local.u32 	%r192, [%rd82];
	cvt.rn.f64.u32	%fd274, %r192;
	sub.f64 	%fd275, %fd274, %fd64;
	fma.rn.f64 	%fd306, %fd275, %fd275, %fd303;
	add.s32 	%r272, %r270, 1;

BB4_99:
	add.u64 	%rd83, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd83;
	setp.lt.u32	%p120, %r38, 4;
	@%p120 bra 	BB4_101;

BB4_100:
	mul.wide.u32 	%rd84, %r272, 4;
	add.s64 	%rd85, %rd2, %rd84;
	ld.local.u32 	%r193, [%rd85];
	cvt.rn.f64.u32	%fd276, %r193;
	sub.f64 	%fd277, %fd276, %fd64;
	fma.rn.f64 	%fd278, %fd277, %fd277, %fd306;
	add.s32 	%r194, %r272, 1;
	mul.wide.u32 	%rd86, %r194, 4;
	add.s64 	%rd87, %rd2, %rd86;
	ld.local.u32 	%r195, [%rd87];
	cvt.rn.f64.u32	%fd279, %r195;
	sub.f64 	%fd280, %fd279, %fd64;
	fma.rn.f64 	%fd281, %fd280, %fd280, %fd278;
	add.s32 	%r196, %r272, 2;
	mul.wide.u32 	%rd88, %r196, 4;
	add.s64 	%rd89, %rd2, %rd88;
	ld.local.u32 	%r197, [%rd89];
	cvt.rn.f64.u32	%fd282, %r197;
	sub.f64 	%fd283, %fd282, %fd64;
	fma.rn.f64 	%fd284, %fd283, %fd283, %fd281;
	add.s32 	%r198, %r272, 3;
	mul.wide.u32 	%rd90, %r198, 4;
	add.s64 	%rd91, %rd2, %rd90;
	ld.local.u32 	%r199, [%rd91];
	cvt.rn.f64.u32	%fd285, %r199;
	sub.f64 	%fd286, %fd285, %fd64;
	fma.rn.f64 	%fd306, %fd286, %fd286, %fd284;
	add.s32 	%r272, %r272, 4;
	setp.lt.u32	%p121, %r272, %r38;
	@%p121 bra 	BB4_100;

BB4_101:
	add.s32 	%r200, %r38, -1;
	cvt.rn.f64.u32	%fd287, %r200;
	div.rn.f64 	%fd288, %fd306, %fd287;
	div.rn.f64 	%fd74, %fd288, %fd64;
	setp.ne.s32	%p122, %r38, 1;
	@%p122 bra 	BB4_103;

	// inline asm
	activemask.b32 %r201;
	// inline asm
	add.u64 	%rd92, %SP, 0;
	cvta.to.local.u64 	%rd93, %rd92;
	ld.local.v2.u32 	{%r203, %r204}, [%rd93];
	setp.eq.s32	%p123, %r203, %r204;
	vote.sync.all.pred 	%p124, %p123, %r201;
	mov.u32 	%r273, 2;
	@%p124 bra 	BB4_105;

BB4_103:
	// inline asm
	activemask.b32 %r208;
	// inline asm
	setp.lt.f64	%p125, %fd74, 0d3F847AE140000000;
	vote.sync.all.pred 	%p126, %p125, %r208;
	mov.u32 	%r273, %r260;
	@%p126 bra 	BB4_105;

	// inline asm
	activemask.b32 %r210;
	// inline asm
	setp.le.f64	%p127, %fd74, 0d3FF0000000000000;
	vote.sync.all.pred 	%p128, %p127, %r210;
	setp.ge.u32	%p129, %r38, %r181;
	and.pred  	%p130, %p128, %p129;
	selp.b32	%r273, %r260, %r40, %p130;

BB4_105:
	setp.lt.u32	%p131, %r260, %r273;
	@%p131 bra 	BB4_70;

BB4_106:
	cvt.rn.f32.u32	%f136, %r273;
	div.u32 	%r213, %r274, %r273;
	cvt.rn.f32.u32	%f141, %r213;
	mov.u16 	%rs10, 0;
	bra.uni 	BB4_107;

BB4_18:
	shr.u32 	%r116, %r69, 5;
	and.b32  	%r117, %r116, 1;
	setp.eq.b32	%p38, %r117, 1;
	not.pred 	%p39, %p38;
	setp.eq.s16	%p40, %rs9, 0;
	mov.u16 	%rs10, 1;
	or.pred  	%p41, %p40, %p39;
	@%p41 bra 	BB4_107;

	setp.lt.f32	%p42, %f7, 0f3F800000;
	mov.f32 	%f138, 0f00000000;
	mov.f32 	%f139, %f138;
	@%p42 bra 	BB4_63;

	abs.f32 	%f118, %f7;
	mov.b32 	 %r118, %f7;
	and.b32  	%r119, %r118, -2147483648;
	or.b32  	%r120, %r119, 1056964608;
	mov.b32 	 %f119, %r120;
	add.f32 	%f120, %f7, %f119;
	cvt.rzi.f32.f32	%f121, %f120;
	setp.gt.f32	%p43, %f118, 0f4B000000;
	selp.f32	%f137, %f7, %f121, %p43;
	setp.geu.f32	%p44, %f118, 0f3F000000;
	@%p44 bra 	BB4_22;

	cvt.rzi.f32.f32	%f137, %f7;

BB4_22:
	cvt.rn.f64.u32	%fd99, %r66;
	sub.f64 	%fd100, %fd77, %fd75;
	div.rn.f64 	%fd5, %fd100, %fd99;
	cvt.rn.f64.u32	%fd101, %r67;
	sub.f64 	%fd102, %fd78, %fd76;
	div.rn.f64 	%fd6, %fd102, %fd101;
	cvt.rzi.u32.f32	%r7, %f137;
	setp.lt.u32	%p45, %r7, 65;
	@%p45 bra 	BB4_24;

	mov.u64 	%rd28, $str6;
	cvta.global.u64 	%rd29, %rd28;
	mov.u64 	%rd30, $str1;
	cvta.global.u64 	%rd31, %rd30;
	mov.u32 	%r121, 113;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd33, 2;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd29;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd31;
	.param .b32 param2;
	st.param.b32	[param2+0], %r121;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd32;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd33;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 12

BB4_24:
	setp.eq.s32	%p46, %r7, 0;
	mov.u32 	%r258, 0;
	mov.u32 	%r257, %r258;
	@%p46 bra 	BB4_62;

	cvt.rn.f64.u32	%fd7, %r4;
	cvt.rn.f64.u32	%fd8, %r5;
	ld.const.f64 	%fd9, [roots];
	ld.const.f64 	%fd10, [roots+8];
	ld.const.f64 	%fd11, [roots+16];
	ld.const.f64 	%fd12, [roots+24];
	ld.const.f64 	%fd13, [roots+32];
	ld.const.f64 	%fd14, [roots+40];
	ld.const.f64 	%fd15, [coefficients+8];
	ld.const.f64 	%fd16, [coefficients];
	ld.const.f64 	%fd17, [coefficients+16];
	add.f64 	%fd18, %fd17, %fd17;
	ld.const.f64 	%fd19, [coefficients+24];
	mul.f64 	%fd20, %fd19, 0d4008000000000000;
	mul.wide.u32 	%rd34, %r68, -858993459;
	shr.u64 	%rd35, %rd34, 35;
	cvt.u32.u64	%r8, %rd35;
	mov.u32 	%r125, 0;
	mov.u32 	%r244, %r125;
	mov.u32 	%r258, %r125;
	mov.u32 	%r257, %r7;

BB4_26:
	mov.u32 	%r11, %r257;
	mov.u32 	%r9, %r244;
	ld.param.f64 	%fd290, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd289, [fractalRenderAdvancedDouble_param_3];
	cvt.rn.f64.u32	%fd103, %r11;
	cvt.rn.f64.u32	%fd104, %r9;
	div.rn.f64 	%fd105, %fd104, %fd103;
	add.f64 	%fd106, %fd7, %fd105;
	add.f64 	%fd107, %fd8, %fd105;
	neg.f64 	%fd108, %fd107;
	fma.rn.f64 	%fd294, %fd5, %fd106, %fd289;
	fma.rn.f64 	%fd293, %fd6, %fd108, %fd290;
	setp.eq.s32	%p47, %r68, 0;
	mov.u32 	%r247, 10;
	mov.u32 	%r248, %r125;
	@%p47 bra 	BB4_38;

BB4_27:
	mul.f64 	%fd109, %fd293, %fd293;
	mul.f64 	%fd110, %fd294, %fd294;
	sub.f64 	%fd111, %fd110, %fd109;
	mul.f64 	%fd112, %fd294, %fd293;
	fma.rn.f64 	%fd113, %fd294, %fd293, %fd112;
	mul.f64 	%fd114, %fd294, %fd111;
	mul.f64 	%fd115, %fd293, %fd113;
	sub.f64 	%fd116, %fd114, %fd115;
	mul.f64 	%fd117, %fd294, %fd113;
	fma.rn.f64 	%fd118, %fd293, %fd111, %fd117;
	fma.rn.f64 	%fd119, %fd294, %fd15, %fd16;
	mul.f64 	%fd120, %fd113, %fd17;
	fma.rn.f64 	%fd121, %fd111, %fd17, %fd119;
	fma.rn.f64 	%fd122, %fd293, %fd15, %fd120;
	fma.rn.f64 	%fd123, %fd116, %fd19, %fd121;
	fma.rn.f64 	%fd124, %fd118, %fd19, %fd122;
	fma.rn.f64 	%fd125, %fd294, %fd18, %fd15;
	mul.f64 	%fd126, %fd113, %fd20;
	fma.rn.f64 	%fd127, %fd111, %fd20, %fd125;
	fma.rn.f64 	%fd128, %fd293, %fd18, %fd126;
	abs.f64 	%fd129, %fd127;
	abs.f64 	%fd130, %fd128;
	add.f64 	%fd131, %fd129, %fd130;
	rcp.rn.f64 	%fd132, %fd131;
	mul.f64 	%fd133, %fd123, %fd132;
	mul.f64 	%fd134, %fd124, %fd132;
	mul.f64 	%fd135, %fd127, %fd132;
	mul.f64 	%fd136, %fd128, %fd132;
	mul.f64 	%fd137, %fd136, %fd136;
	fma.rn.f64 	%fd138, %fd135, %fd135, %fd137;
	rcp.rn.f64 	%fd139, %fd138;
	mul.f64 	%fd140, %fd134, %fd136;
	fma.rn.f64 	%fd141, %fd133, %fd135, %fd140;
	mul.f64 	%fd142, %fd139, %fd141;
	mul.f64 	%fd143, %fd134, %fd135;
	mul.f64 	%fd144, %fd133, %fd136;
	sub.f64 	%fd145, %fd143, %fd144;
	mul.f64 	%fd146, %fd139, %fd145;
	sub.f64 	%fd294, %fd294, %fd142;
	sub.f64 	%fd293, %fd293, %fd146;
	add.s32 	%r248, %r248, 1;
	setp.ne.s32	%p48, %r248, %r247;
	@%p48 bra 	BB4_37;

	sub.f64 	%fd147, %fd294, %fd9;
	abs.f64 	%fd148, %fd147;
	setp.geu.f64	%p49, %fd148, 0d3F1A36E2EB1C432D;
	@%p49 bra 	BB4_30;

	sub.f64 	%fd149, %fd293, %fd10;
	abs.f64 	%fd150, %fd149;
	setp.lt.f64	%p50, %fd150, 0d3F1A36E2EB1C432D;
	mov.u32 	%r252, 1;
	@%p50 bra 	BB4_35;

BB4_30:
	sub.f64 	%fd151, %fd294, %fd11;
	abs.f64 	%fd152, %fd151;
	setp.geu.f64	%p51, %fd152, 0d3F1A36E2EB1C432D;
	@%p51 bra 	BB4_32;

	sub.f64 	%fd153, %fd293, %fd12;
	abs.f64 	%fd154, %fd153;
	setp.lt.f64	%p52, %fd154, 0d3F1A36E2EB1C432D;
	mov.u32 	%r252, 2;
	@%p52 bra 	BB4_35;

BB4_32:
	sub.f64 	%fd155, %fd294, %fd13;
	abs.f64 	%fd156, %fd155;
	mov.pred 	%p133, 0;
	setp.geu.f64	%p54, %fd156, 0d3F1A36E2EB1C432D;
	@%p54 bra 	BB4_34;

	sub.f64 	%fd157, %fd293, %fd14;
	abs.f64 	%fd158, %fd157;
	setp.lt.f64	%p133, %fd158, 0d3F1A36E2EB1C432D;

BB4_34:
	selp.b32	%r252, 3, 0, %p133;

BB4_35:
	setp.ne.s32	%p55, %r252, 0;
	@%p55 bra 	BB4_45;

	add.s32 	%r17, %r8, %r247;
	mov.u32 	%r248, %r247;
	mov.u32 	%r247, %r17;

BB4_37:
	setp.lt.u32	%p56, %r248, %r68;
	@%p56 bra 	BB4_27;

BB4_38:
	sub.f64 	%fd159, %fd294, %fd9;
	abs.f64 	%fd160, %fd159;
	setp.geu.f64	%p57, %fd160, 0d3F1A36E2EB1C432D;
	@%p57 bra 	BB4_40;

	sub.f64 	%fd161, %fd293, %fd10;
	abs.f64 	%fd162, %fd161;
	setp.lt.f64	%p58, %fd162, 0d3F1A36E2EB1C432D;
	mov.u32 	%r252, 1;
	@%p58 bra 	BB4_45;

BB4_40:
	sub.f64 	%fd163, %fd294, %fd11;
	abs.f64 	%fd164, %fd163;
	setp.geu.f64	%p59, %fd164, 0d3F1A36E2EB1C432D;
	@%p59 bra 	BB4_42;

	sub.f64 	%fd165, %fd293, %fd12;
	abs.f64 	%fd166, %fd165;
	setp.lt.f64	%p60, %fd166, 0d3F1A36E2EB1C432D;
	mov.u32 	%r252, 2;
	@%p60 bra 	BB4_45;

BB4_42:
	sub.f64 	%fd167, %fd294, %fd13;
	abs.f64 	%fd168, %fd167;
	mov.pred 	%p134, 0;
	setp.geu.f64	%p62, %fd168, 0d3F1A36E2EB1C432D;
	@%p62 bra 	BB4_44;

	sub.f64 	%fd169, %fd293, %fd14;
	abs.f64 	%fd170, %fd169;
	setp.lt.f64	%p134, %fd170, 0d3F1A36E2EB1C432D;

BB4_44:
	selp.b32	%r252, 3, 0, %p134;

BB4_45:
	cvt.rn.f32.u32	%f122, %r252;
	cvt.rzi.u32.f32	%r22, %f122;
	add.s32 	%r258, %r22, %r258;
	setp.gt.u32	%p63, %r9, 9;
	@%p63 bra 	BB4_47;

	add.u64 	%rd36, %SP, 0;
	cvta.to.local.u64 	%rd37, %rd36;
	mul.wide.u32 	%rd38, %r9, 4;
	add.s64 	%rd39, %rd37, %rd38;
	st.local.u32 	[%rd39], %r22;

BB4_47:
	ld.param.u32 	%r216, [fractalRenderAdvancedDouble_param_6];
	setp.lt.u32	%p64, %r9, 10;
	and.b32  	%r132, %r216, 1;
	setp.eq.b32	%p65, %r132, 1;
	setp.ne.s32	%p66, %r9, 0;
	and.pred  	%p67, %p64, %p66;
	and.pred  	%p68, %p67, %p65;
	shr.u32 	%r133, %r11, 1;
	setp.eq.s32	%p69, %r9, %r133;
	or.pred  	%p70, %p68, %p69;
	add.s32 	%r244, %r9, 1;
	mov.u32 	%r257, %r11;
	@!%p70 bra 	BB4_61;
	bra.uni 	BB4_48;

BB4_48:
	div.u32 	%r134, %r258, %r244;
	cvt.rn.f64.u32	%fd29, %r134;
	setp.eq.s32	%p71, %r9, 0;
	mov.f64 	%fd299, 0d0000000000000000;
	@%p71 bra 	BB4_57;

	and.b32  	%r136, %r9, 3;
	setp.eq.s32	%p72, %r136, 0;
	mov.f64 	%fd299, 0d0000000000000000;
	mov.u32 	%r256, 0;
	@%p72 bra 	BB4_55;

	setp.eq.s32	%p73, %r136, 1;
	mov.f64 	%fd296, 0d0000000000000000;
	mov.u32 	%r254, 0;
	@%p73 bra 	BB4_54;

	setp.eq.s32	%p74, %r136, 2;
	mov.f64 	%fd295, 0d0000000000000000;
	mov.u32 	%r253, 0;
	@%p74 bra 	BB4_53;

	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	ld.local.u32 	%r142, [%rd41];
	cvt.rn.f64.u32	%fd175, %r142;
	sub.f64 	%fd176, %fd175, %fd29;
	fma.rn.f64 	%fd295, %fd176, %fd176, 0d0000000000000000;
	mov.u32 	%r253, 1;

BB4_53:
	add.u64 	%rd42, %SP, 0;
	cvta.to.local.u64 	%rd43, %rd42;
	mul.wide.u32 	%rd44, %r253, 4;
	add.s64 	%rd45, %rd43, %rd44;
	ld.local.u32 	%r143, [%rd45];
	cvt.rn.f64.u32	%fd177, %r143;
	sub.f64 	%fd178, %fd177, %fd29;
	fma.rn.f64 	%fd296, %fd178, %fd178, %fd295;
	add.s32 	%r254, %r253, 1;

BB4_54:
	add.u64 	%rd46, %SP, 0;
	cvta.to.local.u64 	%rd47, %rd46;
	mul.wide.u32 	%rd48, %r254, 4;
	add.s64 	%rd49, %rd47, %rd48;
	ld.local.u32 	%r144, [%rd49];
	cvt.rn.f64.u32	%fd179, %r144;
	sub.f64 	%fd180, %fd179, %fd29;
	fma.rn.f64 	%fd299, %fd180, %fd180, %fd296;
	add.s32 	%r256, %r254, 1;

BB4_55:
	add.u64 	%rd50, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd50;
	setp.lt.u32	%p75, %r9, 4;
	@%p75 bra 	BB4_57;

BB4_56:
	mul.wide.u32 	%rd51, %r256, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.local.u32 	%r145, [%rd52];
	cvt.rn.f64.u32	%fd181, %r145;
	sub.f64 	%fd182, %fd181, %fd29;
	fma.rn.f64 	%fd183, %fd182, %fd182, %fd299;
	add.s32 	%r146, %r256, 1;
	mul.wide.u32 	%rd53, %r146, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.u32 	%r147, [%rd54];
	cvt.rn.f64.u32	%fd184, %r147;
	sub.f64 	%fd185, %fd184, %fd29;
	fma.rn.f64 	%fd186, %fd185, %fd185, %fd183;
	add.s32 	%r148, %r256, 2;
	mul.wide.u32 	%rd55, %r148, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.local.u32 	%r149, [%rd56];
	cvt.rn.f64.u32	%fd187, %r149;
	sub.f64 	%fd188, %fd187, %fd29;
	fma.rn.f64 	%fd189, %fd188, %fd188, %fd186;
	add.s32 	%r150, %r256, 3;
	mul.wide.u32 	%rd57, %r150, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.local.u32 	%r151, [%rd58];
	cvt.rn.f64.u32	%fd190, %r151;
	sub.f64 	%fd191, %fd190, %fd29;
	fma.rn.f64 	%fd299, %fd191, %fd191, %fd189;
	add.s32 	%r256, %r256, 4;
	setp.lt.u32	%p76, %r256, %r9;
	@%p76 bra 	BB4_56;

BB4_57:
	add.s32 	%r152, %r9, -1;
	cvt.rn.f64.u32	%fd192, %r152;
	div.rn.f64 	%fd193, %fd299, %fd192;
	div.rn.f64 	%fd39, %fd193, %fd29;
	setp.ne.s32	%p77, %r9, 1;
	@%p77 bra 	BB4_59;

	// inline asm
	activemask.b32 %r153;
	// inline asm
	add.u64 	%rd59, %SP, 0;
	cvta.to.local.u64 	%rd60, %rd59;
	ld.local.v2.u32 	{%r155, %r156}, [%rd60];
	setp.eq.s32	%p78, %r155, %r156;
	vote.sync.all.pred 	%p79, %p78, %r153;
	mov.u32 	%r257, 2;
	@%p79 bra 	BB4_61;

BB4_59:
	// inline asm
	activemask.b32 %r160;
	// inline asm
	setp.lt.f64	%p80, %fd39, 0d3F847AE140000000;
	vote.sync.all.pred 	%p81, %p80, %r160;
	mov.u32 	%r257, %r244;
	@%p81 bra 	BB4_61;

	// inline asm
	activemask.b32 %r162;
	// inline asm
	setp.le.f64	%p82, %fd39, 0d3FF0000000000000;
	vote.sync.all.pred 	%p83, %p82, %r162;
	setp.ge.u32	%p84, %r9, %r133;
	and.pred  	%p85, %p83, %p84;
	selp.b32	%r257, %r244, %r11, %p85;

BB4_61:
	setp.lt.u32	%p86, %r244, %r257;
	@%p86 bra 	BB4_26;

BB4_62:
	cvt.rn.f32.u32	%f138, %r257;
	div.u32 	%r165, %r258, %r257;
	cvt.rn.f32.u32	%f139, %r165;

BB4_63:
	mov.u16 	%rs10, 1;
	mul.f32 	%f123, %f136, 0f3F400000;
	add.f32 	%f136, %f123, %f138;
	mul.f32 	%f124, %f138, %f139;
	fma.rn.f32 	%f125, %f141, %f123, %f124;
	div.rn.f32 	%f141, %f125, %f136;

BB4_107:
	ld.param.u64 	%rd99, [fractalRenderAdvancedDouble_param_0];
	mov.u32 	%r243, %ntid.x;
	mov.u32 	%r242, %tid.x;
	mov.u32 	%r241, %tid.y;
	mad.lo.s32 	%r240, %r243, %r241, %r242;
	shl.b32 	%r239, %r243, 2;
	and.b32  	%r238, %r240, 15;
	rem.u32 	%r237, %r240, %r239;
	sub.s32 	%r236, %r237, %r238;
	and.b32  	%r235, %r240, 3;
	shr.u32 	%r234, %r236, 2;
	add.s32 	%r233, %r234, %r235;
	mov.u32 	%r232, %ctaid.x;
	mad.lo.s32 	%r231, %r232, %r243, %r233;
	mov.u32 	%r229, %tid.x;
	mov.u32 	%r228, %tid.y;
	mov.u32 	%r227, %ntid.x;
	mad.lo.s32 	%r226, %r227, %r228, %r229;
	ld.param.u32 	%r225, [fractalRenderAdvancedDouble_param_1];
	shl.b32 	%r224, %r227, 2;
	div.u32 	%r223, %r226, %r224;
	bfe.u32 	%r222, %r226, 2, 2;
	shl.b32 	%r221, %r223, 2;
	add.s32 	%r220, %r221, %r222;
	mov.u32 	%r219, %ntid.y;
	mov.u32 	%r218, %ctaid.y;
	mad.lo.s32 	%r217, %r218, %r219, %r220;
	mul.lo.s32 	%r214, %r217, %r225;
	cvt.u64.u32	%rd94, %r214;
	cvta.to.global.u64 	%rd95, %rd99;
	add.s64 	%rd96, %rd95, %rd94;
	mul.wide.u32 	%rd97, %r231, 16;
	add.s64 	%rd98, %rd96, %rd97;
	st.global.f32 	[%rd98], %f141;
	st.global.f32 	[%rd98+4], %f136;
	mov.u32 	%r215, 0;
	st.global.u32 	[%rd98+12], %r215;
	st.global.u8 	[%rd98+8], %rs10;

BB4_108:
	ret;
}

	// .globl	compose
.visible .entry compose(
	.param .u64 compose_param_0,
	.param .u32 compose_param_1,
	.param .u64 compose_param_2,
	.param .u32 compose_param_3,
	.param .u64 compose_param_4,
	.param .u32 compose_param_5,
	.param .u32 compose_param_6,
	.param .u64 compose_param_7,
	.param .u32 compose_param_8,
	.param .f32 compose_param_9
)
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<16>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd2, [compose_param_0];
	ld.param.u32 	%r5, [compose_param_1];
	ld.param.u64 	%rd3, [compose_param_4];
	ld.param.u32 	%r6, [compose_param_5];
	ld.param.u32 	%r7, [compose_param_6];
	ld.param.f32 	%f5, [compose_param_9];
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r9, %r8, %r10;
	mov.u32 	%r11, %ctaid.y;
	mov.u32 	%r12, %ntid.y;
	mov.u32 	%r13, %tid.y;
	mad.lo.s32 	%r2, %r11, %r12, %r13;
	setp.ge.u32	%p1, %r2, %r7;
	setp.ge.u32	%p2, %r1, %r6;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB5_12;

	cvta.to.global.u64 	%rd4, %rd2;
	mul.lo.s32 	%r14, %r2, %r5;
	cvt.u64.u32	%rd5, %r14;
	add.s64 	%rd6, %rd4, %rd5;
	mul.wide.u32 	%rd7, %r1, 16;
	add.s64 	%rd1, %rd6, %rd7;
	ld.const.u8 	%rs1, [VISUALIZE_SAMPLE_COUNT];
	setp.eq.s16	%p4, %rs1, 0;
	@%p4 bra 	BB5_3;

	ld.global.f32 	%f6, [%rd1+4];
	cvt.rzi.u32.f32	%r15, %f6;
	cvt.rzi.u32.f32	%r16, %f5;
	min.u32 	%r17, %r15, %r16;
	cvt.rn.f32.u32	%f7, %r17;
	cvt.rn.f32.u32	%f8, %r16;
	div.rn.f32 	%f9, %f7, %f8;
	mul.f32 	%f10, %f9, 0f437F0000;
	cvt.rzi.s32.f32	%r18, %f10;
	and.b32  	%r19, %r18, 255;
	prmt.b32 	%r20, %r19, %r19, 30212;
	prmt.b32 	%r21, %r19, %r20, 28756;
	or.b32  	%r22, %r21, -16777216;
	ld.global.u8 	%rs2, [%rd1+8];
	setp.eq.s16	%p5, %rs2, 0;
	selp.b32	%r32, %r22, -16777216, %p5;
	bra.uni 	BB5_11;

BB5_3:
	ld.global.f32 	%f1, [%rd1];
	abs.f32 	%f11, %f1;
	mov.b32 	 %r23, %f1;
	and.b32  	%r24, %r23, -2147483648;
	or.b32  	%r25, %r24, 1056964608;
	mov.b32 	 %f12, %r25;
	add.f32 	%f13, %f1, %f12;
	cvt.rzi.f32.f32	%f14, %f13;
	setp.gt.f32	%p6, %f11, 0f4B000000;
	selp.f32	%f15, %f1, %f14, %p6;
	setp.geu.f32	%p7, %f11, 0f3F000000;
	@%p7 bra 	BB5_5;

	cvt.rzi.f32.f32	%f15, %f1;

BB5_5:
	cvt.rzi.u32.f32	%r27, %f15;
	mov.u32 	%r32, -16776961;
	setp.eq.s32	%p8, %r27, 1;
	@%p8 bra 	BB5_11;

	setp.eq.s32	%p9, %r27, 2;
	@%p9 bra 	BB5_9;
	bra.uni 	BB5_7;

BB5_9:
	mov.u32 	%r32, -16711936;
	bra.uni 	BB5_11;

BB5_7:
	setp.ne.s32	%p10, %r27, 3;
	@%p10 bra 	BB5_10;

	mov.u32 	%r32, -65536;
	bra.uni 	BB5_11;

BB5_10:
	mov.u32 	%r32, -16777216;

BB5_11:
	shl.b32 	%r31, %r1, 2;
	sust.b.2d.b32.trap 	[%rd3, {%r31, %r2}], {%r32};

BB5_12:
	ret;
}

	// .globl	fractalRenderUnderSampled
.visible .entry fractalRenderUnderSampled(
	.param .u64 fractalRenderUnderSampled_param_0,
	.param .u32 fractalRenderUnderSampled_param_1,
	.param .u32 fractalRenderUnderSampled_param_2,
	.param .u32 fractalRenderUnderSampled_param_3,
	.param .f32 fractalRenderUnderSampled_param_4,
	.param .f32 fractalRenderUnderSampled_param_5,
	.param .f32 fractalRenderUnderSampled_param_6,
	.param .f32 fractalRenderUnderSampled_param_7,
	.param .u32 fractalRenderUnderSampled_param_8,
	.param .u32 fractalRenderUnderSampled_param_9
)
{
	.reg .pred 	%p<29>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<98>;
	.reg .b32 	%r<73>;
	.reg .f64 	%fd<47>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [fractalRenderUnderSampled_param_0];
	ld.param.u32 	%r20, [fractalRenderUnderSampled_param_1];
	ld.param.u32 	%r21, [fractalRenderUnderSampled_param_2];
	ld.param.u32 	%r22, [fractalRenderUnderSampled_param_3];
	ld.param.f32 	%f12, [fractalRenderUnderSampled_param_4];
	ld.param.f32 	%f13, [fractalRenderUnderSampled_param_5];
	ld.param.f32 	%f14, [fractalRenderUnderSampled_param_6];
	ld.param.f32 	%f15, [fractalRenderUnderSampled_param_7];
	ld.param.u32 	%r23, [fractalRenderUnderSampled_param_8];
	ld.param.u32 	%r24, [fractalRenderUnderSampled_param_9];
	mov.u32 	%r25, %ntid.x;
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r27, %tid.x;
	mad.lo.s32 	%r28, %r26, %r25, %r27;
	mul.lo.s32 	%r1, %r28, %r24;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ntid.y;
	mov.u32 	%r31, %tid.y;
	mad.lo.s32 	%r32, %r29, %r30, %r31;
	mul.lo.s32 	%r2, %r32, %r24;
	sub.s32 	%r33, %r22, %r24;
	setp.ge.u32	%p3, %r2, %r33;
	sub.s32 	%r34, %r21, %r24;
	setp.ge.u32	%p4, %r1, %r34;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB6_30;

	sub.f32 	%f16, %f14, %f12;
	cvt.rn.f32.u32	%f17, %r21;
	div.rn.f32 	%f18, %f16, %f17;
	cvt.rn.f32.u32	%f19, %r22;
	sub.f32 	%f20, %f15, %f13;
	div.rn.f32 	%f21, %f20, %f19;
	cvt.rn.f32.u32	%f22, %r1;
	fma.rn.f32 	%f95, %f22, %f18, %f12;
	cvt.rn.f32.u32	%f23, %r2;
	mul.f32 	%f24, %f23, %f21;
	sub.f32 	%f94, %f15, %f24;
	setp.eq.s32	%p6, %r23, 0;
	@%p6 bra 	BB6_14;

	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd46, [roots];
	ld.const.f64 	%fd45, [roots+8];
	ld.const.f64 	%fd44, [roots+16];
	ld.const.f64 	%fd43, [roots+24];
	ld.const.f64 	%fd42, [roots+32];
	ld.const.f64 	%fd41, [roots+40];
	mul.wide.u32 	%rd3, %r23, -858993459;
	shr.u64 	%rd4, %rd3, 35;
	cvt.u32.u64	%r3, %rd4;
	mov.u32 	%r64, 0;
	mov.u32 	%r63, 10;

BB6_3:
	mul.f32 	%f25, %f94, %f94;
	mul.f32 	%f26, %f95, %f95;
	sub.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f95, %f94;
	fma.rn.f32 	%f29, %f95, %f94, %f28;
	mul.f32 	%f30, %f95, %f27;
	mul.f32 	%f31, %f94, %f29;
	sub.f32 	%f32, %f30, %f31;
	mul.f32 	%f33, %f95, %f29;
	fma.rn.f32 	%f34, %f94, %f27, %f33;
	cvt.f64.f32	%fd25, %f95;
	cvt.f64.f32	%fd26, %f94;
	fma.rn.f64 	%fd27, %fd25, %fd1, %fd2;
	cvt.f64.f32	%fd28, %f27;
	cvt.f64.f32	%fd29, %f29;
	mul.f64 	%fd30, %fd29, %fd3;
	fma.rn.f64 	%fd31, %fd28, %fd3, %fd27;
	fma.rn.f64 	%fd32, %fd26, %fd1, %fd30;
	cvt.f64.f32	%fd33, %f32;
	cvt.f64.f32	%fd34, %f34;
	fma.rn.f64 	%fd35, %fd33, %fd5, %fd31;
	fma.rn.f64 	%fd36, %fd34, %fd5, %fd32;
	cvt.rn.f32.f64	%f35, %fd35;
	cvt.rn.f32.f64	%f36, %fd36;
	fma.rn.f64 	%fd37, %fd25, %fd4, %fd1;
	mul.f64 	%fd38, %fd29, %fd6;
	fma.rn.f64 	%fd39, %fd28, %fd6, %fd37;
	fma.rn.f64 	%fd40, %fd26, %fd4, %fd38;
	cvt.rn.f32.f64	%f37, %fd39;
	cvt.rn.f32.f64	%f38, %fd40;
	abs.f32 	%f39, %f37;
	abs.f32 	%f40, %f38;
	add.f32 	%f41, %f39, %f40;
	rcp.rn.f32 	%f42, %f41;
	mul.f32 	%f43, %f35, %f42;
	mul.f32 	%f44, %f36, %f42;
	mul.f32 	%f45, %f42, %f37;
	mul.f32 	%f46, %f42, %f38;
	mul.f32 	%f47, %f46, %f46;
	fma.rn.f32 	%f48, %f45, %f45, %f47;
	rcp.rn.f32 	%f49, %f48;
	mul.f32 	%f50, %f44, %f46;
	fma.rn.f32 	%f51, %f43, %f45, %f50;
	mul.f32 	%f52, %f49, %f51;
	mul.f32 	%f53, %f44, %f45;
	mul.f32 	%f54, %f43, %f46;
	sub.f32 	%f55, %f53, %f54;
	mul.f32 	%f56, %f49, %f55;
	sub.f32 	%f95, %f95, %f52;
	sub.f32 	%f94, %f94, %f56;
	add.s32 	%r64, %r64, 1;
	setp.ne.s32	%p7, %r64, %r63;
	@%p7 bra 	BB6_13;

	cvt.rn.f32.f64	%f57, %fd46;
	sub.f32 	%f58, %f95, %f57;
	abs.f32 	%f59, %f58;
	setp.geu.f32	%p8, %f59, 0f38D1B717;
	@%p8 bra 	BB6_6;

	cvt.rn.f32.f64	%f60, %fd45;
	sub.f32 	%f61, %f94, %f60;
	abs.f32 	%f62, %f61;
	setp.lt.f32	%p9, %f62, 0f38D1B717;
	mov.u32 	%r68, 1;
	@%p9 bra 	BB6_11;

BB6_6:
	cvt.rn.f32.f64	%f63, %fd44;
	sub.f32 	%f64, %f95, %f63;
	abs.f32 	%f65, %f64;
	setp.geu.f32	%p10, %f65, 0f38D1B717;
	@%p10 bra 	BB6_8;

	cvt.rn.f32.f64	%f66, %fd43;
	sub.f32 	%f67, %f94, %f66;
	abs.f32 	%f68, %f67;
	setp.lt.f32	%p11, %f68, 0f38D1B717;
	mov.u32 	%r68, 2;
	@%p11 bra 	BB6_11;

BB6_8:
	cvt.rn.f32.f64	%f69, %fd42;
	sub.f32 	%f70, %f95, %f69;
	abs.f32 	%f71, %f70;
	mov.pred 	%p28, 0;
	setp.geu.f32	%p13, %f71, 0f38D1B717;
	@%p13 bra 	BB6_10;

	cvt.rn.f32.f64	%f72, %fd41;
	sub.f32 	%f73, %f94, %f72;
	abs.f32 	%f74, %f73;
	setp.lt.f32	%p28, %f74, 0f38D1B717;

BB6_10:
	selp.b32	%r68, 3, 0, %p28;

BB6_11:
	setp.ne.s32	%p14, %r68, 0;
	@%p14 bra 	BB6_21;

	add.s32 	%r9, %r3, %r63;
	mov.u32 	%r64, %r63;
	mov.u32 	%r63, %r9;

BB6_13:
	setp.lt.u32	%p15, %r64, %r23;
	@%p15 bra 	BB6_3;
	bra.uni 	BB6_15;

BB6_14:
	ld.const.f64 	%fd46, [roots];
	ld.const.f64 	%fd45, [roots+8];
	ld.const.f64 	%fd44, [roots+16];
	ld.const.f64 	%fd43, [roots+24];
	ld.const.f64 	%fd42, [roots+32];
	ld.const.f64 	%fd41, [roots+40];

BB6_15:
	cvt.rn.f32.f64	%f75, %fd46;
	sub.f32 	%f76, %f95, %f75;
	abs.f32 	%f77, %f76;
	setp.geu.f32	%p16, %f77, 0f38D1B717;
	@%p16 bra 	BB6_17;

	cvt.rn.f32.f64	%f78, %fd45;
	sub.f32 	%f79, %f94, %f78;
	abs.f32 	%f80, %f79;
	setp.lt.f32	%p17, %f80, 0f38D1B717;
	mov.u32 	%r68, 1;
	@%p17 bra 	BB6_21;

BB6_17:
	cvt.rn.f32.f64	%f81, %fd44;
	sub.f32 	%f82, %f95, %f81;
	abs.f32 	%f83, %f82;
	setp.geu.f32	%p18, %f83, 0f38D1B717;
	@%p18 bra 	BB6_19;

	cvt.rn.f32.f64	%f84, %fd43;
	sub.f32 	%f85, %f94, %f84;
	abs.f32 	%f86, %f85;
	setp.lt.f32	%p19, %f86, 0f38D1B717;
	mov.u32 	%r68, 2;
	@%p19 bra 	BB6_21;

BB6_19:
	cvt.rn.f32.f64	%f87, %fd42;
	sub.f32 	%f88, %f95, %f87;
	cvt.rn.f32.f64	%f89, %fd41;
	sub.f32 	%f9, %f94, %f89;
	abs.f32 	%f90, %f88;
	mov.u32 	%r68, 0;
	setp.geu.f32	%p20, %f90, 0f38D1B717;
	@%p20 bra 	BB6_21;

	abs.f32 	%f91, %f9;
	setp.lt.f32	%p21, %f91, 0f38D1B717;
	selp.b32	%r68, 3, 0, %p21;

BB6_21:
	setp.eq.s32	%p22, %r24, 0;
	@%p22 bra 	BB6_30;

	cvt.rn.f32.u32	%f92, %r68;
	cvt.rzi.u32.f32	%r46, %f92;
	mul.lo.s32 	%r52, %r2, %r20;
	cvt.u64.u32	%rd5, %r52;
	cvta.to.global.u64 	%rd6, %rd2;
	add.s64 	%rd7, %rd6, %rd5;
	cvt.rn.f32.u32	%f93, %r24;
	rcp.rn.f32 	%f10, %f93;
	cvt.rn.f32.u32	%f11, %r46;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd1, %rd7, %rd8;
	and.b32  	%r45, %r24, 3;
	mov.u32 	%r69, 1;
	mov.u32 	%r72, 0;
	setp.eq.s32	%p23, %r45, 0;
	@%p23 bra 	BB6_28;

	setp.eq.s32	%p24, %r45, 1;
	mov.u32 	%r70, %r72;
	@%p24 bra 	BB6_27;

	setp.eq.s32	%p25, %r45, 2;
	@%p25 bra 	BB6_26;

	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r59, 0;
	st.global.u32 	[%rd1+12], %r59;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd1+8], %rs1;
	mov.u32 	%r69, 2;

BB6_26:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r60, 0;
	st.global.u32 	[%rd1+12], %r60;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd1+8], %rs2;
	mov.u32 	%r70, %r69;

BB6_27:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	st.global.u32 	[%rd1+12], %r72;
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd1+8], %rs3;
	add.s32 	%r72, %r70, 1;

BB6_28:
	setp.lt.u32	%p26, %r24, 4;
	@%p26 bra 	BB6_30;

BB6_29:
	st.global.f32 	[%rd1], %f11;
	st.global.f32 	[%rd1+4], %f10;
	mov.u32 	%r62, 0;
	st.global.u32 	[%rd1+12], %r62;
	mov.u16 	%rs4, 0;
	st.global.u8 	[%rd1+8], %rs4;
	add.s32 	%r72, %r72, 4;
	setp.lt.u32	%p27, %r72, %r24;
	@%p27 bra 	BB6_29;

BB6_30:
	ret;
}

	// .globl	debug
.visible .entry debug(

)
{



	ret;
}


