
MCU-MPU-Assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d50  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003e5c  08003e5c  00013e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ec8  08003ec8  00020118  2**0
                  CONTENTS
  4 .ARM          00000000  08003ec8  08003ec8  00020118  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ec8  08003ec8  00020118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ec8  08003ec8  00013ec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ecc  08003ecc  00013ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000118  20000000  08003ed0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  20000118  08003fe8  00020118  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  08003fe8  000202ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d592  00000000  00000000  00020141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020ea  00000000  00000000  0002d6d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c58  00000000  00000000  0002f7c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b78  00000000  00000000  00030418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000183d6  00000000  00000000  00030f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d6d9  00000000  00000000  00049366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008adcf  00000000  00000000  00056a3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e180e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003664  00000000  00000000  000e1864  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000118 	.word	0x20000118
 8000128:	00000000 	.word	0x00000000
 800012c:	08003e44 	.word	0x08003e44

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000011c 	.word	0x2000011c
 8000148:	08003e44 	.word	0x08003e44

0800014c <isButtonPressed>:
int KeyReg2[NUM_BUTTONS] = {NORMAL_STATE};
int KeyReg3[NUM_BUTTONS] = {NORMAL_STATE};
int button_flag[NUM_BUTTONS] = {0};
int buttonLongPress_flag[NUM_BUTTONS] = {0};

int isButtonPressed(int i) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (button_flag[i] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[i] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000134 	.word	0x20000134

08000180 <getKeyInput>:
		return 1;
	}
	return 0;
}

void getKeyInput() {
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTONS; i++) {
 8000186:	2300      	movs	r3, #0
 8000188:	607b      	str	r3, [r7, #4]
 800018a:	e075      	b.n	8000278 <getKeyInput+0xf8>
		KeyReg0[i] = KeyReg1[i];
 800018c:	4a3e      	ldr	r2, [pc, #248]	; (8000288 <getKeyInput+0x108>)
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000194:	493d      	ldr	r1, [pc, #244]	; (800028c <getKeyInput+0x10c>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 800019c:	4a3c      	ldr	r2, [pc, #240]	; (8000290 <getKeyInput+0x110>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001a4:	4938      	ldr	r1, [pc, #224]	; (8000288 <getKeyInput+0x108>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg2[i] = HAL_GPIO_ReadPin(BUTTON_PORT[i], BUTTON_PIN[i]);
 80001ac:	4a39      	ldr	r2, [pc, #228]	; (8000294 <getKeyInput+0x114>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4938      	ldr	r1, [pc, #224]	; (8000298 <getKeyInput+0x118>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001bc:	4619      	mov	r1, r3
 80001be:	4610      	mov	r0, r2
 80001c0:	f001 fca4 	bl	8001b0c <HAL_GPIO_ReadPin>
 80001c4:	4603      	mov	r3, r0
 80001c6:	4619      	mov	r1, r3
 80001c8:	4a31      	ldr	r2, [pc, #196]	; (8000290 <getKeyInput+0x110>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])){
 80001d0:	4a2e      	ldr	r2, [pc, #184]	; (800028c <getKeyInput+0x10c>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d8:	492b      	ldr	r1, [pc, #172]	; (8000288 <getKeyInput+0x108>)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001e0:	429a      	cmp	r2, r3
 80001e2:	d146      	bne.n	8000272 <getKeyInput+0xf2>
 80001e4:	4a28      	ldr	r2, [pc, #160]	; (8000288 <getKeyInput+0x108>)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001ec:	4928      	ldr	r1, [pc, #160]	; (8000290 <getKeyInput+0x110>)
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001f4:	429a      	cmp	r2, r3
 80001f6:	d13c      	bne.n	8000272 <getKeyInput+0xf2>
			if (KeyReg3[i] != KeyReg2[i]) {		//Normal press
 80001f8:	4a28      	ldr	r2, [pc, #160]	; (800029c <getKeyInput+0x11c>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000200:	4923      	ldr	r1, [pc, #140]	; (8000290 <getKeyInput+0x110>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000208:	429a      	cmp	r2, r3
 800020a:	d019      	beq.n	8000240 <getKeyInput+0xc0>
				  KeyReg3[i] = KeyReg2[i];
 800020c:	4a20      	ldr	r2, [pc, #128]	; (8000290 <getKeyInput+0x110>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000214:	4921      	ldr	r1, [pc, #132]	; (800029c <getKeyInput+0x11c>)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				  if (KeyReg2[i] == PRESSED_STATE) {
 800021c:	4a1c      	ldr	r2, [pc, #112]	; (8000290 <getKeyInput+0x110>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000224:	2b00      	cmp	r3, #0
 8000226:	d124      	bne.n	8000272 <getKeyInput+0xf2>
					  button_flag[i] = 1;
 8000228:	4a1d      	ldr	r2, [pc, #116]	; (80002a0 <getKeyInput+0x120>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	2101      	movs	r1, #1
 800022e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					  timeOutForLongPress[i] = 300;
 8000232:	4a1c      	ldr	r2, [pc, #112]	; (80002a4 <getKeyInput+0x124>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800023a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800023e:	e018      	b.n	8000272 <getKeyInput+0xf2>
				  }
			}
			else {	//Long press
				timeOutForLongPress[i]--;
 8000240:	4a18      	ldr	r2, [pc, #96]	; (80002a4 <getKeyInput+0x124>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000248:	1e5a      	subs	r2, r3, #1
 800024a:	4916      	ldr	r1, [pc, #88]	; (80002a4 <getKeyInput+0x124>)
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (timeOutForLongPress[i] == 0) {
 8000252:	4a14      	ldr	r2, [pc, #80]	; (80002a4 <getKeyInput+0x124>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800025a:	2b00      	cmp	r3, #0
 800025c:	d109      	bne.n	8000272 <getKeyInput+0xf2>
					KeyReg3[i] = NORMAL_STATE;
 800025e:	4a0f      	ldr	r2, [pc, #60]	; (800029c <getKeyInput+0x11c>)
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	2101      	movs	r1, #1
 8000264:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					buttonLongPress_flag[i] = 1;
 8000268:	4a0f      	ldr	r2, [pc, #60]	; (80002a8 <getKeyInput+0x128>)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	2101      	movs	r1, #1
 800026e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_BUTTONS; i++) {
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	3301      	adds	r3, #1
 8000276:	607b      	str	r3, [r7, #4]
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	2b03      	cmp	r3, #3
 800027c:	dd86      	ble.n	800018c <getKeyInput+0xc>
				}
			}
		}
	}
}
 800027e:	bf00      	nop
 8000280:	bf00      	nop
 8000282:	3708      	adds	r7, #8
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}
 8000288:	20000010 	.word	0x20000010
 800028c:	20000000 	.word	0x20000000
 8000290:	20000020 	.word	0x20000020
 8000294:	20000048 	.word	0x20000048
 8000298:	20000058 	.word	0x20000058
 800029c:	20000030 	.word	0x20000030
 80002a0:	20000134 	.word	0x20000134
 80002a4:	20000098 	.word	0x20000098
 80002a8:	20000144 	.word	0x20000144

080002ac <setTrafficLight>:
int temp_time = 1;
int volume = 0;
int buzzer_delay = 1000;
int delay_ratio = 0, volume_ratio = 0;
UART_HandleTypeDef huart2;
void setTrafficLight(int color1, int color2) {
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b082      	sub	sp, #8
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
 80002b4:	6039      	str	r1, [r7, #0]
	switch (color1) {
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	2b20      	cmp	r3, #32
 80002ba:	d02b      	beq.n	8000314 <setTrafficLight+0x68>
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	2b20      	cmp	r3, #32
 80002c0:	dc39      	bgt.n	8000336 <setTrafficLight+0x8a>
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	2b1e      	cmp	r3, #30
 80002c6:	d003      	beq.n	80002d0 <setTrafficLight+0x24>
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2b1f      	cmp	r3, #31
 80002cc:	d011      	beq.n	80002f2 <setTrafficLight+0x46>
	case GREEN:
		HAL_GPIO_WritePin(LED_PORT[0], LED_PIN[0], 1);
		HAL_GPIO_WritePin(LED_PORT[1], LED_PIN[1], 0);
		break;
	default:
		break;
 80002ce:	e032      	b.n	8000336 <setTrafficLight+0x8a>
		HAL_GPIO_WritePin(LED_PORT[0], LED_PIN[0], 0);
 80002d0:	4b3c      	ldr	r3, [pc, #240]	; (80003c4 <setTrafficLight+0x118>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	4a3c      	ldr	r2, [pc, #240]	; (80003c8 <setTrafficLight+0x11c>)
 80002d6:	8811      	ldrh	r1, [r2, #0]
 80002d8:	2200      	movs	r2, #0
 80002da:	4618      	mov	r0, r3
 80002dc:	f001 fc2d 	bl	8001b3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_PORT[1], LED_PIN[1], 1);
 80002e0:	4b38      	ldr	r3, [pc, #224]	; (80003c4 <setTrafficLight+0x118>)
 80002e2:	685b      	ldr	r3, [r3, #4]
 80002e4:	4a38      	ldr	r2, [pc, #224]	; (80003c8 <setTrafficLight+0x11c>)
 80002e6:	8851      	ldrh	r1, [r2, #2]
 80002e8:	2201      	movs	r2, #1
 80002ea:	4618      	mov	r0, r3
 80002ec:	f001 fc25 	bl	8001b3a <HAL_GPIO_WritePin>
		break;
 80002f0:	e022      	b.n	8000338 <setTrafficLight+0x8c>
		HAL_GPIO_WritePin(LED_PORT[0], LED_PIN[0], 1);
 80002f2:	4b34      	ldr	r3, [pc, #208]	; (80003c4 <setTrafficLight+0x118>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	4a34      	ldr	r2, [pc, #208]	; (80003c8 <setTrafficLight+0x11c>)
 80002f8:	8811      	ldrh	r1, [r2, #0]
 80002fa:	2201      	movs	r2, #1
 80002fc:	4618      	mov	r0, r3
 80002fe:	f001 fc1c 	bl	8001b3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_PORT[1], LED_PIN[1], 1);
 8000302:	4b30      	ldr	r3, [pc, #192]	; (80003c4 <setTrafficLight+0x118>)
 8000304:	685b      	ldr	r3, [r3, #4]
 8000306:	4a30      	ldr	r2, [pc, #192]	; (80003c8 <setTrafficLight+0x11c>)
 8000308:	8851      	ldrh	r1, [r2, #2]
 800030a:	2201      	movs	r2, #1
 800030c:	4618      	mov	r0, r3
 800030e:	f001 fc14 	bl	8001b3a <HAL_GPIO_WritePin>
		break;
 8000312:	e011      	b.n	8000338 <setTrafficLight+0x8c>
		HAL_GPIO_WritePin(LED_PORT[0], LED_PIN[0], 1);
 8000314:	4b2b      	ldr	r3, [pc, #172]	; (80003c4 <setTrafficLight+0x118>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a2b      	ldr	r2, [pc, #172]	; (80003c8 <setTrafficLight+0x11c>)
 800031a:	8811      	ldrh	r1, [r2, #0]
 800031c:	2201      	movs	r2, #1
 800031e:	4618      	mov	r0, r3
 8000320:	f001 fc0b 	bl	8001b3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_PORT[1], LED_PIN[1], 0);
 8000324:	4b27      	ldr	r3, [pc, #156]	; (80003c4 <setTrafficLight+0x118>)
 8000326:	685b      	ldr	r3, [r3, #4]
 8000328:	4a27      	ldr	r2, [pc, #156]	; (80003c8 <setTrafficLight+0x11c>)
 800032a:	8851      	ldrh	r1, [r2, #2]
 800032c:	2200      	movs	r2, #0
 800032e:	4618      	mov	r0, r3
 8000330:	f001 fc03 	bl	8001b3a <HAL_GPIO_WritePin>
		break;
 8000334:	e000      	b.n	8000338 <setTrafficLight+0x8c>
		break;
 8000336:	bf00      	nop
	}
	switch (color2) {
 8000338:	683b      	ldr	r3, [r7, #0]
 800033a:	2b20      	cmp	r3, #32
 800033c:	d02b      	beq.n	8000396 <setTrafficLight+0xea>
 800033e:	683b      	ldr	r3, [r7, #0]
 8000340:	2b20      	cmp	r3, #32
 8000342:	dc39      	bgt.n	80003b8 <setTrafficLight+0x10c>
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	2b1e      	cmp	r3, #30
 8000348:	d003      	beq.n	8000352 <setTrafficLight+0xa6>
 800034a:	683b      	ldr	r3, [r7, #0]
 800034c:	2b1f      	cmp	r3, #31
 800034e:	d011      	beq.n	8000374 <setTrafficLight+0xc8>
	case GREEN:
		HAL_GPIO_WritePin(LED_PORT[2], LED_PIN[2], 1);
		HAL_GPIO_WritePin(LED_PORT[3], LED_PIN[3], 0);
		break;
	default:
		break;
 8000350:	e032      	b.n	80003b8 <setTrafficLight+0x10c>
		HAL_GPIO_WritePin(LED_PORT[2], LED_PIN[2], 0);
 8000352:	4b1c      	ldr	r3, [pc, #112]	; (80003c4 <setTrafficLight+0x118>)
 8000354:	689b      	ldr	r3, [r3, #8]
 8000356:	4a1c      	ldr	r2, [pc, #112]	; (80003c8 <setTrafficLight+0x11c>)
 8000358:	8891      	ldrh	r1, [r2, #4]
 800035a:	2200      	movs	r2, #0
 800035c:	4618      	mov	r0, r3
 800035e:	f001 fbec 	bl	8001b3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_PORT[3], LED_PIN[3], 1);
 8000362:	4b18      	ldr	r3, [pc, #96]	; (80003c4 <setTrafficLight+0x118>)
 8000364:	68db      	ldr	r3, [r3, #12]
 8000366:	4a18      	ldr	r2, [pc, #96]	; (80003c8 <setTrafficLight+0x11c>)
 8000368:	88d1      	ldrh	r1, [r2, #6]
 800036a:	2201      	movs	r2, #1
 800036c:	4618      	mov	r0, r3
 800036e:	f001 fbe4 	bl	8001b3a <HAL_GPIO_WritePin>
		break;
 8000372:	e022      	b.n	80003ba <setTrafficLight+0x10e>
		HAL_GPIO_WritePin(LED_PORT[2], LED_PIN[2], 1);
 8000374:	4b13      	ldr	r3, [pc, #76]	; (80003c4 <setTrafficLight+0x118>)
 8000376:	689b      	ldr	r3, [r3, #8]
 8000378:	4a13      	ldr	r2, [pc, #76]	; (80003c8 <setTrafficLight+0x11c>)
 800037a:	8891      	ldrh	r1, [r2, #4]
 800037c:	2201      	movs	r2, #1
 800037e:	4618      	mov	r0, r3
 8000380:	f001 fbdb 	bl	8001b3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_PORT[3], LED_PIN[3], 1);
 8000384:	4b0f      	ldr	r3, [pc, #60]	; (80003c4 <setTrafficLight+0x118>)
 8000386:	68db      	ldr	r3, [r3, #12]
 8000388:	4a0f      	ldr	r2, [pc, #60]	; (80003c8 <setTrafficLight+0x11c>)
 800038a:	88d1      	ldrh	r1, [r2, #6]
 800038c:	2201      	movs	r2, #1
 800038e:	4618      	mov	r0, r3
 8000390:	f001 fbd3 	bl	8001b3a <HAL_GPIO_WritePin>
		break;
 8000394:	e011      	b.n	80003ba <setTrafficLight+0x10e>
		HAL_GPIO_WritePin(LED_PORT[2], LED_PIN[2], 1);
 8000396:	4b0b      	ldr	r3, [pc, #44]	; (80003c4 <setTrafficLight+0x118>)
 8000398:	689b      	ldr	r3, [r3, #8]
 800039a:	4a0b      	ldr	r2, [pc, #44]	; (80003c8 <setTrafficLight+0x11c>)
 800039c:	8891      	ldrh	r1, [r2, #4]
 800039e:	2201      	movs	r2, #1
 80003a0:	4618      	mov	r0, r3
 80003a2:	f001 fbca 	bl	8001b3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_PORT[3], LED_PIN[3], 0);
 80003a6:	4b07      	ldr	r3, [pc, #28]	; (80003c4 <setTrafficLight+0x118>)
 80003a8:	68db      	ldr	r3, [r3, #12]
 80003aa:	4a07      	ldr	r2, [pc, #28]	; (80003c8 <setTrafficLight+0x11c>)
 80003ac:	88d1      	ldrh	r1, [r2, #6]
 80003ae:	2200      	movs	r2, #0
 80003b0:	4618      	mov	r0, r3
 80003b2:	f001 fbc2 	bl	8001b3a <HAL_GPIO_WritePin>
		break;
 80003b6:	e000      	b.n	80003ba <setTrafficLight+0x10e>
		break;
 80003b8:	bf00      	nop
	}
}
 80003ba:	bf00      	nop
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	20000060 	.word	0x20000060
 80003c8:	20000078 	.word	0x20000078

080003cc <setPedesLight>:
void setPedesLight(int color) {
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	3b1e      	subs	r3, #30
 80003d8:	2b03      	cmp	r3, #3
 80003da:	d84f      	bhi.n	800047c <setPedesLight+0xb0>
 80003dc:	a201      	add	r2, pc, #4	; (adr r2, 80003e4 <setPedesLight+0x18>)
 80003de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003e2:	bf00      	nop
 80003e4:	080003f5 	.word	0x080003f5
 80003e8:	08000417 	.word	0x08000417
 80003ec:	08000439 	.word	0x08000439
 80003f0:	0800045b 	.word	0x0800045b
	switch (color) {
	case RED:
		HAL_GPIO_WritePin(LED_PORT[4], LED_PIN[4], 0);
 80003f4:	4b24      	ldr	r3, [pc, #144]	; (8000488 <setPedesLight+0xbc>)
 80003f6:	691b      	ldr	r3, [r3, #16]
 80003f8:	4a24      	ldr	r2, [pc, #144]	; (800048c <setPedesLight+0xc0>)
 80003fa:	8911      	ldrh	r1, [r2, #8]
 80003fc:	2200      	movs	r2, #0
 80003fe:	4618      	mov	r0, r3
 8000400:	f001 fb9b 	bl	8001b3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_PORT[5], LED_PIN[5], 1);
 8000404:	4b20      	ldr	r3, [pc, #128]	; (8000488 <setPedesLight+0xbc>)
 8000406:	695b      	ldr	r3, [r3, #20]
 8000408:	4a20      	ldr	r2, [pc, #128]	; (800048c <setPedesLight+0xc0>)
 800040a:	8951      	ldrh	r1, [r2, #10]
 800040c:	2201      	movs	r2, #1
 800040e:	4618      	mov	r0, r3
 8000410:	f001 fb93 	bl	8001b3a <HAL_GPIO_WritePin>
		break;
 8000414:	e033      	b.n	800047e <setPedesLight+0xb2>
	case YELLOW:
		HAL_GPIO_WritePin(LED_PORT[4], LED_PIN[4], 1);
 8000416:	4b1c      	ldr	r3, [pc, #112]	; (8000488 <setPedesLight+0xbc>)
 8000418:	691b      	ldr	r3, [r3, #16]
 800041a:	4a1c      	ldr	r2, [pc, #112]	; (800048c <setPedesLight+0xc0>)
 800041c:	8911      	ldrh	r1, [r2, #8]
 800041e:	2201      	movs	r2, #1
 8000420:	4618      	mov	r0, r3
 8000422:	f001 fb8a 	bl	8001b3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_PORT[5], LED_PIN[5], 1);
 8000426:	4b18      	ldr	r3, [pc, #96]	; (8000488 <setPedesLight+0xbc>)
 8000428:	695b      	ldr	r3, [r3, #20]
 800042a:	4a18      	ldr	r2, [pc, #96]	; (800048c <setPedesLight+0xc0>)
 800042c:	8951      	ldrh	r1, [r2, #10]
 800042e:	2201      	movs	r2, #1
 8000430:	4618      	mov	r0, r3
 8000432:	f001 fb82 	bl	8001b3a <HAL_GPIO_WritePin>
		break;
 8000436:	e022      	b.n	800047e <setPedesLight+0xb2>
	case GREEN:
		HAL_GPIO_WritePin(LED_PORT[4], LED_PIN[4], 1);
 8000438:	4b13      	ldr	r3, [pc, #76]	; (8000488 <setPedesLight+0xbc>)
 800043a:	691b      	ldr	r3, [r3, #16]
 800043c:	4a13      	ldr	r2, [pc, #76]	; (800048c <setPedesLight+0xc0>)
 800043e:	8911      	ldrh	r1, [r2, #8]
 8000440:	2201      	movs	r2, #1
 8000442:	4618      	mov	r0, r3
 8000444:	f001 fb79 	bl	8001b3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_PORT[5], LED_PIN[5], 0);
 8000448:	4b0f      	ldr	r3, [pc, #60]	; (8000488 <setPedesLight+0xbc>)
 800044a:	695b      	ldr	r3, [r3, #20]
 800044c:	4a0f      	ldr	r2, [pc, #60]	; (800048c <setPedesLight+0xc0>)
 800044e:	8951      	ldrh	r1, [r2, #10]
 8000450:	2200      	movs	r2, #0
 8000452:	4618      	mov	r0, r3
 8000454:	f001 fb71 	bl	8001b3a <HAL_GPIO_WritePin>
		break;
 8000458:	e011      	b.n	800047e <setPedesLight+0xb2>
	case OFF:
		HAL_GPIO_WritePin(LED_PORT[4], LED_PIN[4], 0);
 800045a:	4b0b      	ldr	r3, [pc, #44]	; (8000488 <setPedesLight+0xbc>)
 800045c:	691b      	ldr	r3, [r3, #16]
 800045e:	4a0b      	ldr	r2, [pc, #44]	; (800048c <setPedesLight+0xc0>)
 8000460:	8911      	ldrh	r1, [r2, #8]
 8000462:	2200      	movs	r2, #0
 8000464:	4618      	mov	r0, r3
 8000466:	f001 fb68 	bl	8001b3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_PORT[5], LED_PIN[5], 0);
 800046a:	4b07      	ldr	r3, [pc, #28]	; (8000488 <setPedesLight+0xbc>)
 800046c:	695b      	ldr	r3, [r3, #20]
 800046e:	4a07      	ldr	r2, [pc, #28]	; (800048c <setPedesLight+0xc0>)
 8000470:	8951      	ldrh	r1, [r2, #10]
 8000472:	2200      	movs	r2, #0
 8000474:	4618      	mov	r0, r3
 8000476:	f001 fb60 	bl	8001b3a <HAL_GPIO_WritePin>
		break;
 800047a:	e000      	b.n	800047e <setPedesLight+0xb2>
	default:
		break;
 800047c:	bf00      	nop
	}

}
 800047e:	bf00      	nop
 8000480:	3708      	adds	r7, #8
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	20000060 	.word	0x20000060
 800048c:	20000078 	.word	0x20000078

08000490 <setBuzzer>:

void setBuzzer(TIM_HandleTypeDef htim) {
 8000490:	b084      	sub	sp, #16
 8000492:	b580      	push	{r7, lr}
 8000494:	af00      	add	r7, sp, #0
 8000496:	f107 0c08 	add.w	ip, r7, #8
 800049a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	__HAL_TIM_SetCompare(&htim, TIM_CHANNEL_1, volume);
 800049e:	4b1b      	ldr	r3, [pc, #108]	; (800050c <setBuzzer+0x7c>)
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	68bb      	ldr	r3, [r7, #8]
 80004a4:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(buzzer_delay);
 80004a6:	4b1a      	ldr	r3, [pc, #104]	; (8000510 <setBuzzer+0x80>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	4618      	mov	r0, r3
 80004ac:	f001 f878 	bl	80015a0 <HAL_Delay>
	__HAL_TIM_SetCompare(&htim, TIM_CHANNEL_1, 0);
 80004b0:	68bb      	ldr	r3, [r7, #8]
 80004b2:	2200      	movs	r2, #0
 80004b4:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(buzzer_delay);
 80004b6:	4b16      	ldr	r3, [pc, #88]	; (8000510 <setBuzzer+0x80>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	4618      	mov	r0, r3
 80004bc:	f001 f870 	bl	80015a0 <HAL_Delay>
	volume += volume_ratio;
 80004c0:	4b12      	ldr	r3, [pc, #72]	; (800050c <setBuzzer+0x7c>)
 80004c2:	681a      	ldr	r2, [r3, #0]
 80004c4:	4b13      	ldr	r3, [pc, #76]	; (8000514 <setBuzzer+0x84>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4413      	add	r3, r2
 80004ca:	4a10      	ldr	r2, [pc, #64]	; (800050c <setBuzzer+0x7c>)
 80004cc:	6013      	str	r3, [r2, #0]
	if (volume > 1000) volume = volume_ratio;
 80004ce:	4b0f      	ldr	r3, [pc, #60]	; (800050c <setBuzzer+0x7c>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80004d6:	dd03      	ble.n	80004e0 <setBuzzer+0x50>
 80004d8:	4b0e      	ldr	r3, [pc, #56]	; (8000514 <setBuzzer+0x84>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a0b      	ldr	r2, [pc, #44]	; (800050c <setBuzzer+0x7c>)
 80004de:	6013      	str	r3, [r2, #0]
	buzzer_delay -= delay_ratio;
 80004e0:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <setBuzzer+0x80>)
 80004e2:	681a      	ldr	r2, [r3, #0]
 80004e4:	4b0c      	ldr	r3, [pc, #48]	; (8000518 <setBuzzer+0x88>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	1ad3      	subs	r3, r2, r3
 80004ea:	4a09      	ldr	r2, [pc, #36]	; (8000510 <setBuzzer+0x80>)
 80004ec:	6013      	str	r3, [r2, #0]
	if (buzzer_delay < 1) buzzer_delay = 1000;
 80004ee:	4b08      	ldr	r3, [pc, #32]	; (8000510 <setBuzzer+0x80>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	dc03      	bgt.n	80004fe <setBuzzer+0x6e>
 80004f6:	4b06      	ldr	r3, [pc, #24]	; (8000510 <setBuzzer+0x80>)
 80004f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004fc:	601a      	str	r2, [r3, #0]
}
 80004fe:	bf00      	nop
 8000500:	46bd      	mov	sp, r7
 8000502:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000506:	b004      	add	sp, #16
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	20000154 	.word	0x20000154
 8000510:	20000044 	.word	0x20000044
 8000514:	2000015c 	.word	0x2000015c
 8000518:	20000158 	.word	0x20000158

0800051c <send7SEG>:

void send7SEG(int TIME) {
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
	sprintf(str, "!7SEG:%d%d#\r\n", TIME/10, TIME%10);
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	4a10      	ldr	r2, [pc, #64]	; (8000568 <send7SEG+0x4c>)
 8000528:	fb82 1203 	smull	r1, r2, r2, r3
 800052c:	1092      	asrs	r2, r2, #2
 800052e:	17db      	asrs	r3, r3, #31
 8000530:	1ad0      	subs	r0, r2, r3
 8000532:	687a      	ldr	r2, [r7, #4]
 8000534:	4b0c      	ldr	r3, [pc, #48]	; (8000568 <send7SEG+0x4c>)
 8000536:	fb83 1302 	smull	r1, r3, r3, r2
 800053a:	1099      	asrs	r1, r3, #2
 800053c:	17d3      	asrs	r3, r2, #31
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	460b      	mov	r3, r1
 8000542:	009b      	lsls	r3, r3, #2
 8000544:	440b      	add	r3, r1
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	1ad1      	subs	r1, r2, r3
 800054a:	460b      	mov	r3, r1
 800054c:	4602      	mov	r2, r0
 800054e:	4907      	ldr	r1, [pc, #28]	; (800056c <send7SEG+0x50>)
 8000550:	4807      	ldr	r0, [pc, #28]	; (8000570 <send7SEG+0x54>)
 8000552:	f003 f83d 	bl	80035d0 <siprintf>
	HAL_UART_Transmit_IT(&huart2, (void*)str, 100);
 8000556:	2264      	movs	r2, #100	; 0x64
 8000558:	4905      	ldr	r1, [pc, #20]	; (8000570 <send7SEG+0x54>)
 800055a:	4806      	ldr	r0, [pc, #24]	; (8000574 <send7SEG+0x58>)
 800055c:	f002 fecb 	bl	80032f6 <HAL_UART_Transmit_IT>
}
 8000560:	bf00      	nop
 8000562:	3708      	adds	r7, #8
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	66666667 	.word	0x66666667
 800056c:	08003e5c 	.word	0x08003e5c
 8000570:	200001d4 	.word	0x200001d4
 8000574:	20000190 	.word	0x20000190

08000578 <fsm_automatic_run>:
void fsm_automatic_run() {
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	switch (status) {
 800057c:	4b8b      	ldr	r3, [pc, #556]	; (80007ac <fsm_automatic_run+0x234>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	3b0a      	subs	r3, #10
 8000582:	2b04      	cmp	r3, #4
 8000584:	f200 8107 	bhi.w	8000796 <fsm_automatic_run+0x21e>
 8000588:	a201      	add	r2, pc, #4	; (adr r2, 8000590 <fsm_automatic_run+0x18>)
 800058a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800058e:	bf00      	nop
 8000590:	080005a5 	.word	0x080005a5
 8000594:	080005c5 	.word	0x080005c5
 8000598:	08000635 	.word	0x08000635
 800059c:	080006af 	.word	0x080006af
 80005a0:	0800071d 	.word	0x0800071d
	case INIT:
		setTimer(0, TIME_RED);		//1st route is red
 80005a4:	4b82      	ldr	r3, [pc, #520]	; (80007b0 <fsm_automatic_run+0x238>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4619      	mov	r1, r3
 80005aa:	2000      	movs	r0, #0
 80005ac:	f000 fdb6 	bl	800111c <setTimer>
		setTimer(1, TIME_GREEN);	//2nd route is green
 80005b0:	4b80      	ldr	r3, [pc, #512]	; (80007b4 <fsm_automatic_run+0x23c>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4619      	mov	r1, r3
 80005b6:	2001      	movs	r0, #1
 80005b8:	f000 fdb0 	bl	800111c <setTimer>
		status = RG;
 80005bc:	4b7b      	ldr	r3, [pc, #492]	; (80007ac <fsm_automatic_run+0x234>)
 80005be:	220b      	movs	r2, #11
 80005c0:	601a      	str	r2, [r3, #0]
		break;
 80005c2:	e0f1      	b.n	80007a8 <fsm_automatic_run+0x230>
	case RG:
		send7SEG(TIME_RED);
 80005c4:	4b7a      	ldr	r3, [pc, #488]	; (80007b0 <fsm_automatic_run+0x238>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4618      	mov	r0, r3
 80005ca:	f7ff ffa7 	bl	800051c <send7SEG>
		setTrafficLight(RED, GREEN);
 80005ce:	2120      	movs	r1, #32
 80005d0:	201e      	movs	r0, #30
 80005d2:	f7ff fe6b 	bl	80002ac <setTrafficLight>
		if (timer_flag[1] == 1) {
 80005d6:	4b78      	ldr	r3, [pc, #480]	; (80007b8 <fsm_automatic_run+0x240>)
 80005d8:	685b      	ldr	r3, [r3, #4]
 80005da:	2b01      	cmp	r3, #1
 80005dc:	d108      	bne.n	80005f0 <fsm_automatic_run+0x78>
			setTimer(1, TIME_YELLOW);
 80005de:	4b77      	ldr	r3, [pc, #476]	; (80007bc <fsm_automatic_run+0x244>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4619      	mov	r1, r3
 80005e4:	2001      	movs	r0, #1
 80005e6:	f000 fd99 	bl	800111c <setTimer>
			status = RY;
 80005ea:	4b70      	ldr	r3, [pc, #448]	; (80007ac <fsm_automatic_run+0x234>)
 80005ec:	220c      	movs	r2, #12
 80005ee:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(1)) {
 80005f0:	2001      	movs	r0, #1
 80005f2:	f7ff fdab 	bl	800014c <isButtonPressed>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d002      	beq.n	8000602 <fsm_automatic_run+0x8a>
			status = MAN_RED;
 80005fc:	4b6b      	ldr	r3, [pc, #428]	; (80007ac <fsm_automatic_run+0x234>)
 80005fe:	220f      	movs	r2, #15
 8000600:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(2)) {
 8000602:	2002      	movs	r0, #2
 8000604:	f7ff fda2 	bl	800014c <isButtonPressed>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d007      	beq.n	800061e <fsm_automatic_run+0xa6>
			status = SET_RED;
 800060e:	4b67      	ldr	r3, [pc, #412]	; (80007ac <fsm_automatic_run+0x234>)
 8000610:	2213      	movs	r2, #19
 8000612:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 8000614:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000618:	2002      	movs	r0, #2
 800061a:	f000 fd7f 	bl	800111c <setTimer>
		}
		if (isButtonPressed(3)) {
 800061e:	2003      	movs	r0, #3
 8000620:	f7ff fd94 	bl	800014c <isButtonPressed>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	f000 80b7 	beq.w	800079a <fsm_automatic_run+0x222>
			p_status = P_INIT;
 800062c:	4b64      	ldr	r3, [pc, #400]	; (80007c0 <fsm_automatic_run+0x248>)
 800062e:	2215      	movs	r2, #21
 8000630:	601a      	str	r2, [r3, #0]
		}
		break;
 8000632:	e0b2      	b.n	800079a <fsm_automatic_run+0x222>
	case RY:
		send7SEG(TIME_RED);
 8000634:	4b5e      	ldr	r3, [pc, #376]	; (80007b0 <fsm_automatic_run+0x238>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4618      	mov	r0, r3
 800063a:	f7ff ff6f 	bl	800051c <send7SEG>
		setTrafficLight(RED, YELLOW);
 800063e:	211f      	movs	r1, #31
 8000640:	201e      	movs	r0, #30
 8000642:	f7ff fe33 	bl	80002ac <setTrafficLight>
		if (timer_flag[1] == 1) {
 8000646:	4b5c      	ldr	r3, [pc, #368]	; (80007b8 <fsm_automatic_run+0x240>)
 8000648:	685b      	ldr	r3, [r3, #4]
 800064a:	2b01      	cmp	r3, #1
 800064c:	d10e      	bne.n	800066c <fsm_automatic_run+0xf4>
			setTimer(0, TIME_GREEN);
 800064e:	4b59      	ldr	r3, [pc, #356]	; (80007b4 <fsm_automatic_run+0x23c>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4619      	mov	r1, r3
 8000654:	2000      	movs	r0, #0
 8000656:	f000 fd61 	bl	800111c <setTimer>
			setTimer(1, TIME_RED);
 800065a:	4b55      	ldr	r3, [pc, #340]	; (80007b0 <fsm_automatic_run+0x238>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4619      	mov	r1, r3
 8000660:	2001      	movs	r0, #1
 8000662:	f000 fd5b 	bl	800111c <setTimer>
			status = GR;
 8000666:	4b51      	ldr	r3, [pc, #324]	; (80007ac <fsm_automatic_run+0x234>)
 8000668:	220d      	movs	r2, #13
 800066a:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(1)) {
 800066c:	2001      	movs	r0, #1
 800066e:	f7ff fd6d 	bl	800014c <isButtonPressed>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d002      	beq.n	800067e <fsm_automatic_run+0x106>
			status = MAN_RED;
 8000678:	4b4c      	ldr	r3, [pc, #304]	; (80007ac <fsm_automatic_run+0x234>)
 800067a:	220f      	movs	r2, #15
 800067c:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(2)) {
 800067e:	2002      	movs	r0, #2
 8000680:	f7ff fd64 	bl	800014c <isButtonPressed>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d007      	beq.n	800069a <fsm_automatic_run+0x122>
			status = SET_RED;
 800068a:	4b48      	ldr	r3, [pc, #288]	; (80007ac <fsm_automatic_run+0x234>)
 800068c:	2213      	movs	r2, #19
 800068e:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 8000690:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000694:	2002      	movs	r0, #2
 8000696:	f000 fd41 	bl	800111c <setTimer>
		}
		if (isButtonPressed(3)) {
 800069a:	2003      	movs	r0, #3
 800069c:	f7ff fd56 	bl	800014c <isButtonPressed>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d07b      	beq.n	800079e <fsm_automatic_run+0x226>
			p_status = P_INIT;
 80006a6:	4b46      	ldr	r3, [pc, #280]	; (80007c0 <fsm_automatic_run+0x248>)
 80006a8:	2215      	movs	r2, #21
 80006aa:	601a      	str	r2, [r3, #0]
		}
		break;
 80006ac:	e077      	b.n	800079e <fsm_automatic_run+0x226>
	case GR:
		send7SEG(TIME_GREEN);
 80006ae:	4b41      	ldr	r3, [pc, #260]	; (80007b4 <fsm_automatic_run+0x23c>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f7ff ff32 	bl	800051c <send7SEG>
		setTrafficLight(GREEN, RED);
 80006b8:	211e      	movs	r1, #30
 80006ba:	2020      	movs	r0, #32
 80006bc:	f7ff fdf6 	bl	80002ac <setTrafficLight>
		if (timer_flag[0] == 1) {
 80006c0:	4b3d      	ldr	r3, [pc, #244]	; (80007b8 <fsm_automatic_run+0x240>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	2b01      	cmp	r3, #1
 80006c6:	d108      	bne.n	80006da <fsm_automatic_run+0x162>
			setTimer(0, TIME_YELLOW);
 80006c8:	4b3c      	ldr	r3, [pc, #240]	; (80007bc <fsm_automatic_run+0x244>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4619      	mov	r1, r3
 80006ce:	2000      	movs	r0, #0
 80006d0:	f000 fd24 	bl	800111c <setTimer>
			status = YR;
 80006d4:	4b35      	ldr	r3, [pc, #212]	; (80007ac <fsm_automatic_run+0x234>)
 80006d6:	220e      	movs	r2, #14
 80006d8:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(1)) {
 80006da:	2001      	movs	r0, #1
 80006dc:	f7ff fd36 	bl	800014c <isButtonPressed>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d002      	beq.n	80006ec <fsm_automatic_run+0x174>
			status = MAN_RED;
 80006e6:	4b31      	ldr	r3, [pc, #196]	; (80007ac <fsm_automatic_run+0x234>)
 80006e8:	220f      	movs	r2, #15
 80006ea:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(2)) {
 80006ec:	2002      	movs	r0, #2
 80006ee:	f7ff fd2d 	bl	800014c <isButtonPressed>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d007      	beq.n	8000708 <fsm_automatic_run+0x190>
			status = SET_RED;
 80006f8:	4b2c      	ldr	r3, [pc, #176]	; (80007ac <fsm_automatic_run+0x234>)
 80006fa:	2213      	movs	r2, #19
 80006fc:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 80006fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000702:	2002      	movs	r0, #2
 8000704:	f000 fd0a 	bl	800111c <setTimer>
		}
		if (isButtonPressed(3)) {
 8000708:	2003      	movs	r0, #3
 800070a:	f7ff fd1f 	bl	800014c <isButtonPressed>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d046      	beq.n	80007a2 <fsm_automatic_run+0x22a>
			p_status = P_INIT;
 8000714:	4b2a      	ldr	r3, [pc, #168]	; (80007c0 <fsm_automatic_run+0x248>)
 8000716:	2215      	movs	r2, #21
 8000718:	601a      	str	r2, [r3, #0]
		}
		break;
 800071a:	e042      	b.n	80007a2 <fsm_automatic_run+0x22a>
	case YR:
		send7SEG(TIME_YELLOW);
 800071c:	4b27      	ldr	r3, [pc, #156]	; (80007bc <fsm_automatic_run+0x244>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff fefb 	bl	800051c <send7SEG>
		setTrafficLight(YELLOW, RED);
 8000726:	211e      	movs	r1, #30
 8000728:	201f      	movs	r0, #31
 800072a:	f7ff fdbf 	bl	80002ac <setTrafficLight>
		if (timer_flag[0] == 1) {
 800072e:	4b22      	ldr	r3, [pc, #136]	; (80007b8 <fsm_automatic_run+0x240>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	2b01      	cmp	r3, #1
 8000734:	d10e      	bne.n	8000754 <fsm_automatic_run+0x1dc>
			setTimer(0, TIME_RED);
 8000736:	4b1e      	ldr	r3, [pc, #120]	; (80007b0 <fsm_automatic_run+0x238>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4619      	mov	r1, r3
 800073c:	2000      	movs	r0, #0
 800073e:	f000 fced 	bl	800111c <setTimer>
			setTimer(1, TIME_GREEN);
 8000742:	4b1c      	ldr	r3, [pc, #112]	; (80007b4 <fsm_automatic_run+0x23c>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4619      	mov	r1, r3
 8000748:	2001      	movs	r0, #1
 800074a:	f000 fce7 	bl	800111c <setTimer>
			status = RG;
 800074e:	4b17      	ldr	r3, [pc, #92]	; (80007ac <fsm_automatic_run+0x234>)
 8000750:	220b      	movs	r2, #11
 8000752:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(1)) {
 8000754:	2001      	movs	r0, #1
 8000756:	f7ff fcf9 	bl	800014c <isButtonPressed>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d002      	beq.n	8000766 <fsm_automatic_run+0x1ee>
			status = MAN_RED;
 8000760:	4b12      	ldr	r3, [pc, #72]	; (80007ac <fsm_automatic_run+0x234>)
 8000762:	220f      	movs	r2, #15
 8000764:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(2)) {
 8000766:	2002      	movs	r0, #2
 8000768:	f7ff fcf0 	bl	800014c <isButtonPressed>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d007      	beq.n	8000782 <fsm_automatic_run+0x20a>
			status = SET_RED;
 8000772:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <fsm_automatic_run+0x234>)
 8000774:	2213      	movs	r2, #19
 8000776:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 8000778:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800077c:	2002      	movs	r0, #2
 800077e:	f000 fccd 	bl	800111c <setTimer>
		}
		if (isButtonPressed(3)) {
 8000782:	2003      	movs	r0, #3
 8000784:	f7ff fce2 	bl	800014c <isButtonPressed>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d00b      	beq.n	80007a6 <fsm_automatic_run+0x22e>
			p_status = P_INIT;
 800078e:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <fsm_automatic_run+0x248>)
 8000790:	2215      	movs	r2, #21
 8000792:	601a      	str	r2, [r3, #0]
		}
		break;
 8000794:	e007      	b.n	80007a6 <fsm_automatic_run+0x22e>
	default:
		break;
 8000796:	bf00      	nop
 8000798:	e006      	b.n	80007a8 <fsm_automatic_run+0x230>
		break;
 800079a:	bf00      	nop
 800079c:	e004      	b.n	80007a8 <fsm_automatic_run+0x230>
		break;
 800079e:	bf00      	nop
 80007a0:	e002      	b.n	80007a8 <fsm_automatic_run+0x230>
		break;
 80007a2:	bf00      	nop
 80007a4:	e000      	b.n	80007a8 <fsm_automatic_run+0x230>
		break;
 80007a6:	bf00      	nop
	}
}
 80007a8:	bf00      	nop
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000084 	.word	0x20000084
 80007b0:	2000008c 	.word	0x2000008c
 80007b4:	20000094 	.word	0x20000094
 80007b8:	20000160 	.word	0x20000160
 80007bc:	20000090 	.word	0x20000090
 80007c0:	20000088 	.word	0x20000088

080007c4 <fsm_manual_run>:

void fsm_manual_run() {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
	switch (status) {
 80007c8:	4b73      	ldr	r3, [pc, #460]	; (8000998 <fsm_manual_run+0x1d4>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	3b0f      	subs	r3, #15
 80007ce:	2b03      	cmp	r3, #3
 80007d0:	f200 80d7 	bhi.w	8000982 <fsm_manual_run+0x1be>
 80007d4:	a201      	add	r2, pc, #4	; (adr r2, 80007dc <fsm_manual_run+0x18>)
 80007d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007da:	bf00      	nop
 80007dc:	080007ed 	.word	0x080007ed
 80007e0:	0800085b 	.word	0x0800085b
 80007e4:	08000925 	.word	0x08000925
 80007e8:	080008b9 	.word	0x080008b9
	case MAN_RED:
		setTrafficLight(RED, GREEN);
 80007ec:	2120      	movs	r1, #32
 80007ee:	201e      	movs	r0, #30
 80007f0:	f7ff fd5c 	bl	80002ac <setTrafficLight>
		if (isButtonPressed(0)) {
 80007f4:	2000      	movs	r0, #0
 80007f6:	f7ff fca9 	bl	800014c <isButtonPressed>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d007      	beq.n	8000810 <fsm_manual_run+0x4c>
			status = MAN_YELLOW1;
 8000800:	4b65      	ldr	r3, [pc, #404]	; (8000998 <fsm_manual_run+0x1d4>)
 8000802:	2210      	movs	r2, #16
 8000804:	601a      	str	r2, [r3, #0]
			setTimer(0, 300);
 8000806:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800080a:	2000      	movs	r0, #0
 800080c:	f000 fc86 	bl	800111c <setTimer>
		}
		if (isButtonPressed(1)) {
 8000810:	2001      	movs	r0, #1
 8000812:	f7ff fc9b 	bl	800014c <isButtonPressed>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d00e      	beq.n	800083a <fsm_manual_run+0x76>
			status = RG;
 800081c:	4b5e      	ldr	r3, [pc, #376]	; (8000998 <fsm_manual_run+0x1d4>)
 800081e:	220b      	movs	r2, #11
 8000820:	601a      	str	r2, [r3, #0]
			setTimer(0, TIME_RED);
 8000822:	4b5e      	ldr	r3, [pc, #376]	; (800099c <fsm_manual_run+0x1d8>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4619      	mov	r1, r3
 8000828:	2000      	movs	r0, #0
 800082a:	f000 fc77 	bl	800111c <setTimer>
			setTimer(1, TIME_GREEN);
 800082e:	4b5c      	ldr	r3, [pc, #368]	; (80009a0 <fsm_manual_run+0x1dc>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4619      	mov	r1, r3
 8000834:	2001      	movs	r0, #1
 8000836:	f000 fc71 	bl	800111c <setTimer>
		}
		if (isButtonPressed(2)) {
 800083a:	2002      	movs	r0, #2
 800083c:	f7ff fc86 	bl	800014c <isButtonPressed>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	f000 809f 	beq.w	8000986 <fsm_manual_run+0x1c2>
			status = SET_RED;
 8000848:	4b53      	ldr	r3, [pc, #332]	; (8000998 <fsm_manual_run+0x1d4>)
 800084a:	2213      	movs	r2, #19
 800084c:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 800084e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000852:	2002      	movs	r0, #2
 8000854:	f000 fc62 	bl	800111c <setTimer>
		}
		break;
 8000858:	e095      	b.n	8000986 <fsm_manual_run+0x1c2>
	case MAN_YELLOW1:
		setTrafficLight(RED, YELLOW);
 800085a:	211f      	movs	r1, #31
 800085c:	201e      	movs	r0, #30
 800085e:	f7ff fd25 	bl	80002ac <setTrafficLight>
		if (timer_flag[0] == 1) {	//Yellow light time was ended
 8000862:	4b50      	ldr	r3, [pc, #320]	; (80009a4 <fsm_manual_run+0x1e0>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	2b01      	cmp	r3, #1
 8000868:	d102      	bne.n	8000870 <fsm_manual_run+0xac>
			status = MAN_GREEN;
 800086a:	4b4b      	ldr	r3, [pc, #300]	; (8000998 <fsm_manual_run+0x1d4>)
 800086c:	2212      	movs	r2, #18
 800086e:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(1)) {
 8000870:	2001      	movs	r0, #1
 8000872:	f7ff fc6b 	bl	800014c <isButtonPressed>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d00e      	beq.n	800089a <fsm_manual_run+0xd6>
			status = RY;
 800087c:	4b46      	ldr	r3, [pc, #280]	; (8000998 <fsm_manual_run+0x1d4>)
 800087e:	220c      	movs	r2, #12
 8000880:	601a      	str	r2, [r3, #0]
			setTimer(0, TIME_RED);
 8000882:	4b46      	ldr	r3, [pc, #280]	; (800099c <fsm_manual_run+0x1d8>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	4619      	mov	r1, r3
 8000888:	2000      	movs	r0, #0
 800088a:	f000 fc47 	bl	800111c <setTimer>
			setTimer(1, TIME_YELLOW);
 800088e:	4b46      	ldr	r3, [pc, #280]	; (80009a8 <fsm_manual_run+0x1e4>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4619      	mov	r1, r3
 8000894:	2001      	movs	r0, #1
 8000896:	f000 fc41 	bl	800111c <setTimer>
		}
		if (isButtonPressed(2)) {
 800089a:	2002      	movs	r0, #2
 800089c:	f7ff fc56 	bl	800014c <isButtonPressed>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d071      	beq.n	800098a <fsm_manual_run+0x1c6>
			status = SET_RED;
 80008a6:	4b3c      	ldr	r3, [pc, #240]	; (8000998 <fsm_manual_run+0x1d4>)
 80008a8:	2213      	movs	r2, #19
 80008aa:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 80008ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80008b0:	2002      	movs	r0, #2
 80008b2:	f000 fc33 	bl	800111c <setTimer>
		}
		break;
 80008b6:	e068      	b.n	800098a <fsm_manual_run+0x1c6>
	case MAN_GREEN:
		setTrafficLight(GREEN, RED);
 80008b8:	211e      	movs	r1, #30
 80008ba:	2020      	movs	r0, #32
 80008bc:	f7ff fcf6 	bl	80002ac <setTrafficLight>
		if (isButtonPressed(0)) {
 80008c0:	2000      	movs	r0, #0
 80008c2:	f7ff fc43 	bl	800014c <isButtonPressed>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d007      	beq.n	80008dc <fsm_manual_run+0x118>
			status = MAN_YELLOW2;
 80008cc:	4b32      	ldr	r3, [pc, #200]	; (8000998 <fsm_manual_run+0x1d4>)
 80008ce:	2211      	movs	r2, #17
 80008d0:	601a      	str	r2, [r3, #0]
			setTimer(0, 300);
 80008d2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80008d6:	2000      	movs	r0, #0
 80008d8:	f000 fc20 	bl	800111c <setTimer>
		}
		if (isButtonPressed(1)) {
 80008dc:	2001      	movs	r0, #1
 80008de:	f7ff fc35 	bl	800014c <isButtonPressed>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d00e      	beq.n	8000906 <fsm_manual_run+0x142>
			status = GR;
 80008e8:	4b2b      	ldr	r3, [pc, #172]	; (8000998 <fsm_manual_run+0x1d4>)
 80008ea:	220d      	movs	r2, #13
 80008ec:	601a      	str	r2, [r3, #0]
			setTimer(0, TIME_GREEN);
 80008ee:	4b2c      	ldr	r3, [pc, #176]	; (80009a0 <fsm_manual_run+0x1dc>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4619      	mov	r1, r3
 80008f4:	2000      	movs	r0, #0
 80008f6:	f000 fc11 	bl	800111c <setTimer>
			setTimer(1, TIME_RED);
 80008fa:	4b28      	ldr	r3, [pc, #160]	; (800099c <fsm_manual_run+0x1d8>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4619      	mov	r1, r3
 8000900:	2001      	movs	r0, #1
 8000902:	f000 fc0b 	bl	800111c <setTimer>
		}
		if (isButtonPressed(2)) {
 8000906:	2002      	movs	r0, #2
 8000908:	f7ff fc20 	bl	800014c <isButtonPressed>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d03d      	beq.n	800098e <fsm_manual_run+0x1ca>
			status = SET_RED;
 8000912:	4b21      	ldr	r3, [pc, #132]	; (8000998 <fsm_manual_run+0x1d4>)
 8000914:	2213      	movs	r2, #19
 8000916:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 8000918:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800091c:	2002      	movs	r0, #2
 800091e:	f000 fbfd 	bl	800111c <setTimer>
		}
		break;
 8000922:	e034      	b.n	800098e <fsm_manual_run+0x1ca>
	case MAN_YELLOW2:
		setTrafficLight(YELLOW, RED);
 8000924:	211e      	movs	r1, #30
 8000926:	201f      	movs	r0, #31
 8000928:	f7ff fcc0 	bl	80002ac <setTrafficLight>
		if (timer_flag[0] == 1) {	//Yellow light time was ended
 800092c:	4b1d      	ldr	r3, [pc, #116]	; (80009a4 <fsm_manual_run+0x1e0>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d102      	bne.n	800093a <fsm_manual_run+0x176>
			status = MAN_RED;
 8000934:	4b18      	ldr	r3, [pc, #96]	; (8000998 <fsm_manual_run+0x1d4>)
 8000936:	220f      	movs	r2, #15
 8000938:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(1)) {
 800093a:	2001      	movs	r0, #1
 800093c:	f7ff fc06 	bl	800014c <isButtonPressed>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d00e      	beq.n	8000964 <fsm_manual_run+0x1a0>
			status = YR;
 8000946:	4b14      	ldr	r3, [pc, #80]	; (8000998 <fsm_manual_run+0x1d4>)
 8000948:	220e      	movs	r2, #14
 800094a:	601a      	str	r2, [r3, #0]
			setTimer(0, TIME_YELLOW);
 800094c:	4b16      	ldr	r3, [pc, #88]	; (80009a8 <fsm_manual_run+0x1e4>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4619      	mov	r1, r3
 8000952:	2000      	movs	r0, #0
 8000954:	f000 fbe2 	bl	800111c <setTimer>
			setTimer(1, TIME_RED);
 8000958:	4b10      	ldr	r3, [pc, #64]	; (800099c <fsm_manual_run+0x1d8>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4619      	mov	r1, r3
 800095e:	2001      	movs	r0, #1
 8000960:	f000 fbdc 	bl	800111c <setTimer>
		}
		if (isButtonPressed(2)) {
 8000964:	2002      	movs	r0, #2
 8000966:	f7ff fbf1 	bl	800014c <isButtonPressed>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d010      	beq.n	8000992 <fsm_manual_run+0x1ce>
			status = SET_RED;
 8000970:	4b09      	ldr	r3, [pc, #36]	; (8000998 <fsm_manual_run+0x1d4>)
 8000972:	2213      	movs	r2, #19
 8000974:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 8000976:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800097a:	2002      	movs	r0, #2
 800097c:	f000 fbce 	bl	800111c <setTimer>
		}
		break;
 8000980:	e007      	b.n	8000992 <fsm_manual_run+0x1ce>
	default:
		break;
 8000982:	bf00      	nop
 8000984:	e006      	b.n	8000994 <fsm_manual_run+0x1d0>
		break;
 8000986:	bf00      	nop
 8000988:	e004      	b.n	8000994 <fsm_manual_run+0x1d0>
		break;
 800098a:	bf00      	nop
 800098c:	e002      	b.n	8000994 <fsm_manual_run+0x1d0>
		break;
 800098e:	bf00      	nop
 8000990:	e000      	b.n	8000994 <fsm_manual_run+0x1d0>
		break;
 8000992:	bf00      	nop
	}
}
 8000994:	bf00      	nop
 8000996:	bd80      	pop	{r7, pc}
 8000998:	20000084 	.word	0x20000084
 800099c:	2000008c 	.word	0x2000008c
 80009a0:	20000094 	.word	0x20000094
 80009a4:	20000160 	.word	0x20000160
 80009a8:	20000090 	.word	0x20000090

080009ac <fsm_tuning_run>:

void fsm_tuning_run() {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
	switch (status) {
 80009b0:	4b5d      	ldr	r3, [pc, #372]	; (8000b28 <fsm_tuning_run+0x17c>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b13      	cmp	r3, #19
 80009b6:	d002      	beq.n	80009be <fsm_tuning_run+0x12>
 80009b8:	2b14      	cmp	r3, #20
 80009ba:	d055      	beq.n	8000a68 <fsm_tuning_run+0xbc>
			status = INIT;
			deleteTimer(2);
		}
		break;
	default:
		break;
 80009bc:	e0b1      	b.n	8000b22 <fsm_tuning_run+0x176>
		setTrafficLight(RED, RED);
 80009be:	211e      	movs	r1, #30
 80009c0:	201e      	movs	r0, #30
 80009c2:	f7ff fc73 	bl	80002ac <setTrafficLight>
		if (timer_flag[2] == 1) {
 80009c6:	4b59      	ldr	r3, [pc, #356]	; (8000b2c <fsm_tuning_run+0x180>)
 80009c8:	689b      	ldr	r3, [r3, #8]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d105      	bne.n	80009da <fsm_tuning_run+0x2e>
			status = INIT;
 80009ce:	4b56      	ldr	r3, [pc, #344]	; (8000b28 <fsm_tuning_run+0x17c>)
 80009d0:	220a      	movs	r2, #10
 80009d2:	601a      	str	r2, [r3, #0]
			deleteTimer(2);
 80009d4:	2002      	movs	r0, #2
 80009d6:	f000 fbb9 	bl	800114c <deleteTimer>
		if (isButtonPressed(0)) {
 80009da:	2000      	movs	r0, #0
 80009dc:	f7ff fbb6 	bl	800014c <isButtonPressed>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d010      	beq.n	8000a08 <fsm_tuning_run+0x5c>
			temp_time++;
 80009e6:	4b52      	ldr	r3, [pc, #328]	; (8000b30 <fsm_tuning_run+0x184>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	3301      	adds	r3, #1
 80009ec:	4a50      	ldr	r2, [pc, #320]	; (8000b30 <fsm_tuning_run+0x184>)
 80009ee:	6013      	str	r3, [r2, #0]
			if (temp_time > 99) temp_time = 1;
 80009f0:	4b4f      	ldr	r3, [pc, #316]	; (8000b30 <fsm_tuning_run+0x184>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	2b63      	cmp	r3, #99	; 0x63
 80009f6:	dd02      	ble.n	80009fe <fsm_tuning_run+0x52>
 80009f8:	4b4d      	ldr	r3, [pc, #308]	; (8000b30 <fsm_tuning_run+0x184>)
 80009fa:	2201      	movs	r2, #1
 80009fc:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 80009fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a02:	2002      	movs	r0, #2
 8000a04:	f000 fb8a 	bl	800111c <setTimer>
		if (isButtonPressed(1)) {
 8000a08:	2001      	movs	r0, #1
 8000a0a:	f7ff fb9f 	bl	800014c <isButtonPressed>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d010      	beq.n	8000a36 <fsm_tuning_run+0x8a>
			temp_time--;
 8000a14:	4b46      	ldr	r3, [pc, #280]	; (8000b30 <fsm_tuning_run+0x184>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	3b01      	subs	r3, #1
 8000a1a:	4a45      	ldr	r2, [pc, #276]	; (8000b30 <fsm_tuning_run+0x184>)
 8000a1c:	6013      	str	r3, [r2, #0]
			if (temp_time < 1) temp_time = 99;
 8000a1e:	4b44      	ldr	r3, [pc, #272]	; (8000b30 <fsm_tuning_run+0x184>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	dc02      	bgt.n	8000a2c <fsm_tuning_run+0x80>
 8000a26:	4b42      	ldr	r3, [pc, #264]	; (8000b30 <fsm_tuning_run+0x184>)
 8000a28:	2263      	movs	r2, #99	; 0x63
 8000a2a:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 8000a2c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a30:	2002      	movs	r0, #2
 8000a32:	f000 fb73 	bl	800111c <setTimer>
		if (isButtonPressed(2)) {
 8000a36:	2002      	movs	r0, #2
 8000a38:	f7ff fb88 	bl	800014c <isButtonPressed>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d06c      	beq.n	8000b1c <fsm_tuning_run+0x170>
			TIME_RED = temp_time*100;
 8000a42:	4b3b      	ldr	r3, [pc, #236]	; (8000b30 <fsm_tuning_run+0x184>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	2264      	movs	r2, #100	; 0x64
 8000a48:	fb02 f303 	mul.w	r3, r2, r3
 8000a4c:	4a39      	ldr	r2, [pc, #228]	; (8000b34 <fsm_tuning_run+0x188>)
 8000a4e:	6013      	str	r3, [r2, #0]
			temp_time = 1;
 8000a50:	4b37      	ldr	r3, [pc, #220]	; (8000b30 <fsm_tuning_run+0x184>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	601a      	str	r2, [r3, #0]
			status = SET_YELLOW;
 8000a56:	4b34      	ldr	r3, [pc, #208]	; (8000b28 <fsm_tuning_run+0x17c>)
 8000a58:	2214      	movs	r2, #20
 8000a5a:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 8000a5c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a60:	2002      	movs	r0, #2
 8000a62:	f000 fb5b 	bl	800111c <setTimer>
		break;
 8000a66:	e059      	b.n	8000b1c <fsm_tuning_run+0x170>
		setTrafficLight(YELLOW, YELLOW);
 8000a68:	211f      	movs	r1, #31
 8000a6a:	201f      	movs	r0, #31
 8000a6c:	f7ff fc1e 	bl	80002ac <setTrafficLight>
		if (timer_flag[2] == 1) {
 8000a70:	4b2e      	ldr	r3, [pc, #184]	; (8000b2c <fsm_tuning_run+0x180>)
 8000a72:	689b      	ldr	r3, [r3, #8]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d105      	bne.n	8000a84 <fsm_tuning_run+0xd8>
			status = RG;
 8000a78:	4b2b      	ldr	r3, [pc, #172]	; (8000b28 <fsm_tuning_run+0x17c>)
 8000a7a:	220b      	movs	r2, #11
 8000a7c:	601a      	str	r2, [r3, #0]
			deleteTimer(2);
 8000a7e:	2002      	movs	r0, #2
 8000a80:	f000 fb64 	bl	800114c <deleteTimer>
		if (isButtonPressed(0)) {
 8000a84:	2000      	movs	r0, #0
 8000a86:	f7ff fb61 	bl	800014c <isButtonPressed>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d010      	beq.n	8000ab2 <fsm_tuning_run+0x106>
			temp_time++;
 8000a90:	4b27      	ldr	r3, [pc, #156]	; (8000b30 <fsm_tuning_run+0x184>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	3301      	adds	r3, #1
 8000a96:	4a26      	ldr	r2, [pc, #152]	; (8000b30 <fsm_tuning_run+0x184>)
 8000a98:	6013      	str	r3, [r2, #0]
			if (temp_time > 99) temp_time = 1;
 8000a9a:	4b25      	ldr	r3, [pc, #148]	; (8000b30 <fsm_tuning_run+0x184>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	2b63      	cmp	r3, #99	; 0x63
 8000aa0:	dd02      	ble.n	8000aa8 <fsm_tuning_run+0xfc>
 8000aa2:	4b23      	ldr	r3, [pc, #140]	; (8000b30 <fsm_tuning_run+0x184>)
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 8000aa8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000aac:	2002      	movs	r0, #2
 8000aae:	f000 fb35 	bl	800111c <setTimer>
		if (isButtonPressed(1)) {
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	f7ff fb4a 	bl	800014c <isButtonPressed>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d010      	beq.n	8000ae0 <fsm_tuning_run+0x134>
			temp_time--;
 8000abe:	4b1c      	ldr	r3, [pc, #112]	; (8000b30 <fsm_tuning_run+0x184>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	3b01      	subs	r3, #1
 8000ac4:	4a1a      	ldr	r2, [pc, #104]	; (8000b30 <fsm_tuning_run+0x184>)
 8000ac6:	6013      	str	r3, [r2, #0]
			if (temp_time < 1) temp_time = 99;
 8000ac8:	4b19      	ldr	r3, [pc, #100]	; (8000b30 <fsm_tuning_run+0x184>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	dc02      	bgt.n	8000ad6 <fsm_tuning_run+0x12a>
 8000ad0:	4b17      	ldr	r3, [pc, #92]	; (8000b30 <fsm_tuning_run+0x184>)
 8000ad2:	2263      	movs	r2, #99	; 0x63
 8000ad4:	601a      	str	r2, [r3, #0]
			setTimer(2, 1000);
 8000ad6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ada:	2002      	movs	r0, #2
 8000adc:	f000 fb1e 	bl	800111c <setTimer>
		if (isButtonPressed(2)) {
 8000ae0:	2002      	movs	r0, #2
 8000ae2:	f7ff fb33 	bl	800014c <isButtonPressed>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d019      	beq.n	8000b20 <fsm_tuning_run+0x174>
			TIME_YELLOW = temp_time*100;
 8000aec:	4b10      	ldr	r3, [pc, #64]	; (8000b30 <fsm_tuning_run+0x184>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2264      	movs	r2, #100	; 0x64
 8000af2:	fb02 f303 	mul.w	r3, r2, r3
 8000af6:	4a10      	ldr	r2, [pc, #64]	; (8000b38 <fsm_tuning_run+0x18c>)
 8000af8:	6013      	str	r3, [r2, #0]
			TIME_GREEN = TIME_RED - TIME_YELLOW;
 8000afa:	4b0e      	ldr	r3, [pc, #56]	; (8000b34 <fsm_tuning_run+0x188>)
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	4b0e      	ldr	r3, [pc, #56]	; (8000b38 <fsm_tuning_run+0x18c>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	1ad3      	subs	r3, r2, r3
 8000b04:	4a0d      	ldr	r2, [pc, #52]	; (8000b3c <fsm_tuning_run+0x190>)
 8000b06:	6013      	str	r3, [r2, #0]
			temp_time = 1;
 8000b08:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <fsm_tuning_run+0x184>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	601a      	str	r2, [r3, #0]
			status = INIT;
 8000b0e:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <fsm_tuning_run+0x17c>)
 8000b10:	220a      	movs	r2, #10
 8000b12:	601a      	str	r2, [r3, #0]
			deleteTimer(2);
 8000b14:	2002      	movs	r0, #2
 8000b16:	f000 fb19 	bl	800114c <deleteTimer>
		break;
 8000b1a:	e001      	b.n	8000b20 <fsm_tuning_run+0x174>
		break;
 8000b1c:	bf00      	nop
 8000b1e:	e000      	b.n	8000b22 <fsm_tuning_run+0x176>
		break;
 8000b20:	bf00      	nop
	}
}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000084 	.word	0x20000084
 8000b2c:	20000160 	.word	0x20000160
 8000b30:	20000040 	.word	0x20000040
 8000b34:	2000008c 	.word	0x2000008c
 8000b38:	20000090 	.word	0x20000090
 8000b3c:	20000094 	.word	0x20000094

08000b40 <fsm_pedestrian_run>:

void fsm_pedestrian_run(TIM_HandleTypeDef htim) {
 8000b40:	b084      	sub	sp, #16
 8000b42:	b5b0      	push	{r4, r5, r7, lr}
 8000b44:	b08e      	sub	sp, #56	; 0x38
 8000b46:	af0e      	add	r7, sp, #56	; 0x38
 8000b48:	f107 0410 	add.w	r4, r7, #16
 8000b4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	switch (p_status) {
 8000b50:	4b70      	ldr	r3, [pc, #448]	; (8000d14 <fsm_pedestrian_run+0x1d4>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	3b15      	subs	r3, #21
 8000b56:	2b04      	cmp	r3, #4
 8000b58:	f200 80ce 	bhi.w	8000cf8 <fsm_pedestrian_run+0x1b8>
 8000b5c:	a201      	add	r2, pc, #4	; (adr r2, 8000b64 <fsm_pedestrian_run+0x24>)
 8000b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b62:	bf00      	nop
 8000b64:	08000b87 	.word	0x08000b87
 8000b68:	08000c17 	.word	0x08000c17
 8000b6c:	08000cf9 	.word	0x08000cf9
 8000b70:	08000c9f 	.word	0x08000c9f
 8000b74:	08000b79 	.word	0x08000b79
	case IDLE:	//Wait until pedes button pressed/road 1 light is red
		setPedesLight(OFF);
 8000b78:	2021      	movs	r0, #33	; 0x21
 8000b7a:	f7ff fc27 	bl	80003cc <setPedesLight>
		volume = 0;
 8000b7e:	4b66      	ldr	r3, [pc, #408]	; (8000d18 <fsm_pedestrian_run+0x1d8>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
		break;
 8000b84:	e0bf      	b.n	8000d06 <fsm_pedestrian_run+0x1c6>
	case P_INIT:
	//Route 1
		//Red
		if (status == RG || status == RY) {
 8000b86:	4b65      	ldr	r3, [pc, #404]	; (8000d1c <fsm_pedestrian_run+0x1dc>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	2b0b      	cmp	r3, #11
 8000b8c:	d003      	beq.n	8000b96 <fsm_pedestrian_run+0x56>
 8000b8e:	4b63      	ldr	r3, [pc, #396]	; (8000d1c <fsm_pedestrian_run+0x1dc>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2b0c      	cmp	r3, #12
 8000b94:	d126      	bne.n	8000be4 <fsm_pedestrian_run+0xa4>
			//setTimer(3, TIME_RED - timer_counter[0]);	//Pedes light color = green until traffic light is not RED
			p_status = P_GREEN;
 8000b96:	4b5f      	ldr	r3, [pc, #380]	; (8000d14 <fsm_pedestrian_run+0x1d4>)
 8000b98:	2218      	movs	r2, #24
 8000b9a:	601a      	str	r2, [r3, #0]
			delay_ratio = 1000/(timer_counter[0]/100);
 8000b9c:	4b60      	ldr	r3, [pc, #384]	; (8000d20 <fsm_pedestrian_run+0x1e0>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a60      	ldr	r2, [pc, #384]	; (8000d24 <fsm_pedestrian_run+0x1e4>)
 8000ba2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ba6:	1152      	asrs	r2, r2, #5
 8000ba8:	17db      	asrs	r3, r3, #31
 8000baa:	1ad3      	subs	r3, r2, r3
 8000bac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bb0:	fb92 f3f3 	sdiv	r3, r2, r3
 8000bb4:	4a5c      	ldr	r2, [pc, #368]	; (8000d28 <fsm_pedestrian_run+0x1e8>)
 8000bb6:	6013      	str	r3, [r2, #0]
			volume_ratio = 1000/(timer_counter[0]/100);
 8000bb8:	4b59      	ldr	r3, [pc, #356]	; (8000d20 <fsm_pedestrian_run+0x1e0>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a59      	ldr	r2, [pc, #356]	; (8000d24 <fsm_pedestrian_run+0x1e4>)
 8000bbe:	fb82 1203 	smull	r1, r2, r2, r3
 8000bc2:	1152      	asrs	r2, r2, #5
 8000bc4:	17db      	asrs	r3, r3, #31
 8000bc6:	1ad3      	subs	r3, r2, r3
 8000bc8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bcc:	fb92 f3f3 	sdiv	r3, r2, r3
 8000bd0:	4a56      	ldr	r2, [pc, #344]	; (8000d2c <fsm_pedestrian_run+0x1ec>)
 8000bd2:	6013      	str	r3, [r2, #0]
			volume = 0;
 8000bd4:	4b50      	ldr	r3, [pc, #320]	; (8000d18 <fsm_pedestrian_run+0x1d8>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	601a      	str	r2, [r3, #0]
			buzzer_delay = 1000;
 8000bda:	4b55      	ldr	r3, [pc, #340]	; (8000d30 <fsm_pedestrian_run+0x1f0>)
 8000bdc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000be0:	601a      	str	r2, [r3, #0]
			delay_ratio = 0;
			volume_ratio = 0;
			volume = 0;
			buzzer_delay = 0;
		}
		break;
 8000be2:	e08b      	b.n	8000cfc <fsm_pedestrian_run+0x1bc>
		else if (status == GR || status == YR) {
 8000be4:	4b4d      	ldr	r3, [pc, #308]	; (8000d1c <fsm_pedestrian_run+0x1dc>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2b0d      	cmp	r3, #13
 8000bea:	d004      	beq.n	8000bf6 <fsm_pedestrian_run+0xb6>
 8000bec:	4b4b      	ldr	r3, [pc, #300]	; (8000d1c <fsm_pedestrian_run+0x1dc>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2b0e      	cmp	r3, #14
 8000bf2:	f040 8083 	bne.w	8000cfc <fsm_pedestrian_run+0x1bc>
			p_status = P_RED;
 8000bf6:	4b47      	ldr	r3, [pc, #284]	; (8000d14 <fsm_pedestrian_run+0x1d4>)
 8000bf8:	2216      	movs	r2, #22
 8000bfa:	601a      	str	r2, [r3, #0]
			delay_ratio = 0;
 8000bfc:	4b4a      	ldr	r3, [pc, #296]	; (8000d28 <fsm_pedestrian_run+0x1e8>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
			volume_ratio = 0;
 8000c02:	4b4a      	ldr	r3, [pc, #296]	; (8000d2c <fsm_pedestrian_run+0x1ec>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
			volume = 0;
 8000c08:	4b43      	ldr	r3, [pc, #268]	; (8000d18 <fsm_pedestrian_run+0x1d8>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
			buzzer_delay = 0;
 8000c0e:	4b48      	ldr	r3, [pc, #288]	; (8000d30 <fsm_pedestrian_run+0x1f0>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
		break;
 8000c14:	e072      	b.n	8000cfc <fsm_pedestrian_run+0x1bc>
	case P_RED:	//Pedestrian off
		setPedesLight(RED);
 8000c16:	201e      	movs	r0, #30
 8000c18:	f7ff fbd8 	bl	80003cc <setPedesLight>
		//setBuzzer(htim);
		volume = 0;
 8000c1c:	4b3e      	ldr	r3, [pc, #248]	; (8000d18 <fsm_pedestrian_run+0x1d8>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
		if (isButtonPressed(3)) {
 8000c22:	2003      	movs	r0, #3
 8000c24:	f7ff fa92 	bl	800014c <isButtonPressed>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d002      	beq.n	8000c34 <fsm_pedestrian_run+0xf4>
			status = INIT;
 8000c2e:	4b3b      	ldr	r3, [pc, #236]	; (8000d1c <fsm_pedestrian_run+0x1dc>)
 8000c30:	220a      	movs	r2, #10
 8000c32:	601a      	str	r2, [r3, #0]
		}
		if (status == RG || status == RY) {
 8000c34:	4b39      	ldr	r3, [pc, #228]	; (8000d1c <fsm_pedestrian_run+0x1dc>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2b0b      	cmp	r3, #11
 8000c3a:	d003      	beq.n	8000c44 <fsm_pedestrian_run+0x104>
 8000c3c:	4b37      	ldr	r3, [pc, #220]	; (8000d1c <fsm_pedestrian_run+0x1dc>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2b0c      	cmp	r3, #12
 8000c42:	d15d      	bne.n	8000d00 <fsm_pedestrian_run+0x1c0>
			p_status = P_GREEN;
 8000c44:	4b33      	ldr	r3, [pc, #204]	; (8000d14 <fsm_pedestrian_run+0x1d4>)
 8000c46:	2218      	movs	r2, #24
 8000c48:	601a      	str	r2, [r3, #0]
			setTimer(3, TIME_GREEN);
 8000c4a:	4b3a      	ldr	r3, [pc, #232]	; (8000d34 <fsm_pedestrian_run+0x1f4>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4619      	mov	r1, r3
 8000c50:	2003      	movs	r0, #3
 8000c52:	f000 fa63 	bl	800111c <setTimer>
			delay_ratio = 1000/(timer_counter[0]/100);
 8000c56:	4b32      	ldr	r3, [pc, #200]	; (8000d20 <fsm_pedestrian_run+0x1e0>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a32      	ldr	r2, [pc, #200]	; (8000d24 <fsm_pedestrian_run+0x1e4>)
 8000c5c:	fb82 1203 	smull	r1, r2, r2, r3
 8000c60:	1152      	asrs	r2, r2, #5
 8000c62:	17db      	asrs	r3, r3, #31
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c6a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c6e:	4a2e      	ldr	r2, [pc, #184]	; (8000d28 <fsm_pedestrian_run+0x1e8>)
 8000c70:	6013      	str	r3, [r2, #0]
			volume_ratio = 1000/(timer_counter[0]/100);
 8000c72:	4b2b      	ldr	r3, [pc, #172]	; (8000d20 <fsm_pedestrian_run+0x1e0>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a2b      	ldr	r2, [pc, #172]	; (8000d24 <fsm_pedestrian_run+0x1e4>)
 8000c78:	fb82 1203 	smull	r1, r2, r2, r3
 8000c7c:	1152      	asrs	r2, r2, #5
 8000c7e:	17db      	asrs	r3, r3, #31
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c86:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c8a:	4a28      	ldr	r2, [pc, #160]	; (8000d2c <fsm_pedestrian_run+0x1ec>)
 8000c8c:	6013      	str	r3, [r2, #0]
			volume = 0;
 8000c8e:	4b22      	ldr	r3, [pc, #136]	; (8000d18 <fsm_pedestrian_run+0x1d8>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
			buzzer_delay = 1000;
 8000c94:	4b26      	ldr	r3, [pc, #152]	; (8000d30 <fsm_pedestrian_run+0x1f0>)
 8000c96:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c9a:	601a      	str	r2, [r3, #0]
		}
		break;
 8000c9c:	e030      	b.n	8000d00 <fsm_pedestrian_run+0x1c0>
	case P_GREEN:	//Pedestrian on
		setPedesLight(GREEN);
 8000c9e:	2020      	movs	r0, #32
 8000ca0:	f7ff fb94 	bl	80003cc <setPedesLight>
		setBuzzer(htim);
 8000ca4:	466d      	mov	r5, sp
 8000ca6:	f107 0420 	add.w	r4, r7, #32
 8000caa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cb0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cb2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cb4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cb6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000cba:	e885 0003 	stmia.w	r5, {r0, r1}
 8000cbe:	f107 0310 	add.w	r3, r7, #16
 8000cc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cc4:	f7ff fbe4 	bl	8000490 <setBuzzer>
		if (isButtonPressed(0)) {
 8000cc8:	2000      	movs	r0, #0
 8000cca:	f7ff fa3f 	bl	800014c <isButtonPressed>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d005      	beq.n	8000ce0 <fsm_pedestrian_run+0x1a0>
			status = INIT;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <fsm_pedestrian_run+0x1dc>)
 8000cd6:	220a      	movs	r2, #10
 8000cd8:	601a      	str	r2, [r3, #0]
			volume = 0;
 8000cda:	4b0f      	ldr	r3, [pc, #60]	; (8000d18 <fsm_pedestrian_run+0x1d8>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
		}
		if (status == YR || status == GR) {
 8000ce0:	4b0e      	ldr	r3, [pc, #56]	; (8000d1c <fsm_pedestrian_run+0x1dc>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	2b0e      	cmp	r3, #14
 8000ce6:	d003      	beq.n	8000cf0 <fsm_pedestrian_run+0x1b0>
 8000ce8:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <fsm_pedestrian_run+0x1dc>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2b0d      	cmp	r3, #13
 8000cee:	d109      	bne.n	8000d04 <fsm_pedestrian_run+0x1c4>
			p_status = IDLE;
 8000cf0:	4b08      	ldr	r3, [pc, #32]	; (8000d14 <fsm_pedestrian_run+0x1d4>)
 8000cf2:	2219      	movs	r2, #25
 8000cf4:	601a      	str	r2, [r3, #0]
		}
		break;
 8000cf6:	e005      	b.n	8000d04 <fsm_pedestrian_run+0x1c4>
	default:

		break;
 8000cf8:	bf00      	nop
 8000cfa:	e004      	b.n	8000d06 <fsm_pedestrian_run+0x1c6>
		break;
 8000cfc:	bf00      	nop
 8000cfe:	e002      	b.n	8000d06 <fsm_pedestrian_run+0x1c6>
		break;
 8000d00:	bf00      	nop
 8000d02:	e000      	b.n	8000d06 <fsm_pedestrian_run+0x1c6>
		break;
 8000d04:	bf00      	nop

	}
}
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000d0e:	b004      	add	sp, #16
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	20000088 	.word	0x20000088
 8000d18:	20000154 	.word	0x20000154
 8000d1c:	20000084 	.word	0x20000084
 8000d20:	20000170 	.word	0x20000170
 8000d24:	51eb851f 	.word	0x51eb851f
 8000d28:	20000158 	.word	0x20000158
 8000d2c:	2000015c 	.word	0x2000015c
 8000d30:	20000044 	.word	0x20000044
 8000d34:	20000094 	.word	0x20000094

08000d38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d3a:	b08f      	sub	sp, #60	; 0x3c
 8000d3c:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d3e:	f000 fbcd 	bl	80014dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d42:	f000 f839 	bl	8000db8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d46:	f000 f965 	bl	8001014 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d4a:	f000 f939 	bl	8000fc0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000d4e:	f000 f875 	bl	8000e3c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000d52:	f000 f8bf 	bl	8000ed4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000d56:	4814      	ldr	r0, [pc, #80]	; (8000da8 <main+0x70>)
 8000d58:	f001 fb72 	bl	8002440 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000d5c:	4813      	ldr	r0, [pc, #76]	; (8000dac <main+0x74>)
 8000d5e:	f001 fb6f 	bl	8002440 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000d62:	2100      	movs	r1, #0
 8000d64:	4811      	ldr	r0, [pc, #68]	; (8000dac <main+0x74>)
 8000d66:	f001 fc15 	bl	8002594 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart2, &temp, 1);
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	4910      	ldr	r1, [pc, #64]	; (8000db0 <main+0x78>)
 8000d6e:	4811      	ldr	r0, [pc, #68]	; (8000db4 <main+0x7c>)
 8000d70:	f002 fb05 	bl	800337e <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	fsm_automatic_run();
 8000d74:	f7ff fc00 	bl	8000578 <fsm_automatic_run>
	fsm_manual_run();
 8000d78:	f7ff fd24 	bl	80007c4 <fsm_manual_run>
	fsm_tuning_run();
 8000d7c:	f7ff fe16 	bl	80009ac <fsm_tuning_run>
	fsm_pedestrian_run(htim3);
 8000d80:	4e0a      	ldr	r6, [pc, #40]	; (8000dac <main+0x74>)
 8000d82:	466d      	mov	r5, sp
 8000d84:	f106 0410 	add.w	r4, r6, #16
 8000d88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d94:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d98:	e885 0003 	stmia.w	r5, {r0, r1}
 8000d9c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000da0:	f7ff fece 	bl	8000b40 <fsm_pedestrian_run>
	fsm_automatic_run();
 8000da4:	e7e6      	b.n	8000d74 <main+0x3c>
 8000da6:	bf00      	nop
 8000da8:	20000250 	.word	0x20000250
 8000dac:	20000208 	.word	0x20000208
 8000db0:	20000180 	.word	0x20000180
 8000db4:	20000190 	.word	0x20000190

08000db8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b090      	sub	sp, #64	; 0x40
 8000dbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dbe:	f107 0318 	add.w	r3, r7, #24
 8000dc2:	2228      	movs	r2, #40	; 0x28
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f002 fbfa 	bl	80035c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
 8000dd8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dde:	2301      	movs	r3, #1
 8000de0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000de2:	2310      	movs	r3, #16
 8000de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000de6:	2302      	movs	r3, #2
 8000de8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000dea:	2300      	movs	r3, #0
 8000dec:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000dee:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000df2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000df4:	f107 0318 	add.w	r3, r7, #24
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f000 feb7 	bl	8001b6c <HAL_RCC_OscConfig>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000e04:	f000 f985 	bl	8001112 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e08:	230f      	movs	r3, #15
 8000e0a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e10:	2300      	movs	r3, #0
 8000e12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	2102      	movs	r1, #2
 8000e22:	4618      	mov	r0, r3
 8000e24:	f001 f922 	bl	800206c <HAL_RCC_ClockConfig>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000e2e:	f000 f970 	bl	8001112 <Error_Handler>
  }
}
 8000e32:	bf00      	nop
 8000e34:	3740      	adds	r7, #64	; 0x40
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
	...

08000e3c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e42:	f107 0308 	add.w	r3, r7, #8
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	605a      	str	r2, [r3, #4]
 8000e4c:	609a      	str	r2, [r3, #8]
 8000e4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e50:	463b      	mov	r3, r7
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e58:	4b1d      	ldr	r3, [pc, #116]	; (8000ed0 <MX_TIM2_Init+0x94>)
 8000e5a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e5e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 8000e60:	4b1b      	ldr	r3, [pc, #108]	; (8000ed0 <MX_TIM2_Init+0x94>)
 8000e62:	223f      	movs	r2, #63	; 0x3f
 8000e64:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e66:	4b1a      	ldr	r3, [pc, #104]	; (8000ed0 <MX_TIM2_Init+0x94>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8000e6c:	4b18      	ldr	r3, [pc, #96]	; (8000ed0 <MX_TIM2_Init+0x94>)
 8000e6e:	f242 720f 	movw	r2, #9999	; 0x270f
 8000e72:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e74:	4b16      	ldr	r3, [pc, #88]	; (8000ed0 <MX_TIM2_Init+0x94>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e7a:	4b15      	ldr	r3, [pc, #84]	; (8000ed0 <MX_TIM2_Init+0x94>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e80:	4813      	ldr	r0, [pc, #76]	; (8000ed0 <MX_TIM2_Init+0x94>)
 8000e82:	f001 fa8d 	bl	80023a0 <HAL_TIM_Base_Init>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000e8c:	f000 f941 	bl	8001112 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e96:	f107 0308 	add.w	r3, r7, #8
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	480c      	ldr	r0, [pc, #48]	; (8000ed0 <MX_TIM2_Init+0x94>)
 8000e9e:	f001 fde1 	bl	8002a64 <HAL_TIM_ConfigClockSource>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ea8:	f000 f933 	bl	8001112 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eac:	2300      	movs	r3, #0
 8000eae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000eb4:	463b      	mov	r3, r7
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4805      	ldr	r0, [pc, #20]	; (8000ed0 <MX_TIM2_Init+0x94>)
 8000eba:	f002 f95f 	bl	800317c <HAL_TIMEx_MasterConfigSynchronization>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ec4:	f000 f925 	bl	8001112 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ec8:	bf00      	nop
 8000eca:	3718      	adds	r7, #24
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20000250 	.word	0x20000250

08000ed4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08e      	sub	sp, #56	; 0x38
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	605a      	str	r2, [r3, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
 8000ee6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ee8:	f107 0320 	add.w	r3, r7, #32
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]
 8000efc:	60da      	str	r2, [r3, #12]
 8000efe:	611a      	str	r2, [r3, #16]
 8000f00:	615a      	str	r2, [r3, #20]
 8000f02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f04:	4b2c      	ldr	r3, [pc, #176]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000f06:	4a2d      	ldr	r2, [pc, #180]	; (8000fbc <MX_TIM3_Init+0xe8>)
 8000f08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8000f0a:	4b2b      	ldr	r3, [pc, #172]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000f0c:	223f      	movs	r2, #63	; 0x3f
 8000f0e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f10:	4b29      	ldr	r3, [pc, #164]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000f16:	4b28      	ldr	r3, [pc, #160]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000f18:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f1c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f1e:	4b26      	ldr	r3, [pc, #152]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f24:	4b24      	ldr	r3, [pc, #144]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f2a:	4823      	ldr	r0, [pc, #140]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000f2c:	f001 fa38 	bl	80023a0 <HAL_TIM_Base_Init>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000f36:	f000 f8ec 	bl	8001112 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f3e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f44:	4619      	mov	r1, r3
 8000f46:	481c      	ldr	r0, [pc, #112]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000f48:	f001 fd8c 	bl	8002a64 <HAL_TIM_ConfigClockSource>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000f52:	f000 f8de 	bl	8001112 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000f56:	4818      	ldr	r0, [pc, #96]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000f58:	f001 fac4 	bl	80024e4 <HAL_TIM_PWM_Init>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000f62:	f000 f8d6 	bl	8001112 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f66:	2300      	movs	r3, #0
 8000f68:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f6e:	f107 0320 	add.w	r3, r7, #32
 8000f72:	4619      	mov	r1, r3
 8000f74:	4810      	ldr	r0, [pc, #64]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000f76:	f002 f901 	bl	800317c <HAL_TIMEx_MasterConfigSynchronization>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000f80:	f000 f8c7 	bl	8001112 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f84:	2360      	movs	r3, #96	; 0x60
 8000f86:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f90:	2300      	movs	r3, #0
 8000f92:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	2200      	movs	r2, #0
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4807      	ldr	r0, [pc, #28]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000f9c:	f001 fca4 	bl	80028e8 <HAL_TIM_PWM_ConfigChannel>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000fa6:	f000 f8b4 	bl	8001112 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000faa:	4803      	ldr	r0, [pc, #12]	; (8000fb8 <MX_TIM3_Init+0xe4>)
 8000fac:	f000 f988 	bl	80012c0 <HAL_TIM_MspPostInit>

}
 8000fb0:	bf00      	nop
 8000fb2:	3738      	adds	r7, #56	; 0x38
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000208 	.word	0x20000208
 8000fbc:	40000400 	.word	0x40000400

08000fc0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fc6:	4a12      	ldr	r2, [pc, #72]	; (8001010 <MX_USART2_UART_Init+0x50>)
 8000fc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000fca:	4b10      	ldr	r3, [pc, #64]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fcc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000fd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fd2:	4b0e      	ldr	r3, [pc, #56]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fde:	4b0b      	ldr	r3, [pc, #44]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fe4:	4b09      	ldr	r3, [pc, #36]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fe6:	220c      	movs	r2, #12
 8000fe8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fea:	4b08      	ldr	r3, [pc, #32]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ff6:	4805      	ldr	r0, [pc, #20]	; (800100c <MX_USART2_UART_Init+0x4c>)
 8000ff8:	f002 f930 	bl	800325c <HAL_UART_Init>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001002:	f000 f886 	bl	8001112 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000190 	.word	0x20000190
 8001010:	40004400 	.word	0x40004400

08001014 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101a:	f107 0308 	add.w	r3, r7, #8
 800101e:	2200      	movs	r2, #0
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	605a      	str	r2, [r3, #4]
 8001024:	609a      	str	r2, [r3, #8]
 8001026:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001028:	4b2e      	ldr	r3, [pc, #184]	; (80010e4 <MX_GPIO_Init+0xd0>)
 800102a:	699b      	ldr	r3, [r3, #24]
 800102c:	4a2d      	ldr	r2, [pc, #180]	; (80010e4 <MX_GPIO_Init+0xd0>)
 800102e:	f043 0304 	orr.w	r3, r3, #4
 8001032:	6193      	str	r3, [r2, #24]
 8001034:	4b2b      	ldr	r3, [pc, #172]	; (80010e4 <MX_GPIO_Init+0xd0>)
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	f003 0304 	and.w	r3, r3, #4
 800103c:	607b      	str	r3, [r7, #4]
 800103e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001040:	4b28      	ldr	r3, [pc, #160]	; (80010e4 <MX_GPIO_Init+0xd0>)
 8001042:	699b      	ldr	r3, [r3, #24]
 8001044:	4a27      	ldr	r2, [pc, #156]	; (80010e4 <MX_GPIO_Init+0xd0>)
 8001046:	f043 0308 	orr.w	r3, r3, #8
 800104a:	6193      	str	r3, [r2, #24]
 800104c:	4b25      	ldr	r3, [pc, #148]	; (80010e4 <MX_GPIO_Init+0xd0>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	f003 0308 	and.w	r3, r3, #8
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDP_1_Pin|LEDT1_2_Pin|LEDT2_2_Pin|LEDT2_1_Pin, GPIO_PIN_RESET);
 8001058:	2200      	movs	r2, #0
 800105a:	f44f 6187 	mov.w	r1, #1080	; 0x438
 800105e:	4822      	ldr	r0, [pc, #136]	; (80010e8 <MX_GPIO_Init+0xd4>)
 8001060:	f000 fd6b 	bl	8001b3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LEDP_2_Pin|LEDT1_1_Pin, GPIO_PIN_RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 800106a:	4820      	ldr	r0, [pc, #128]	; (80010ec <MX_GPIO_Init+0xd8>)
 800106c:	f000 fd65 	bl	8001b3a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTONP_Pin BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTONP_Pin|BUTTON1_Pin|BUTTON2_Pin;
 8001070:	2313      	movs	r3, #19
 8001072:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001074:	2300      	movs	r3, #0
 8001076:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001078:	2301      	movs	r3, #1
 800107a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107c:	f107 0308 	add.w	r3, r7, #8
 8001080:	4619      	mov	r1, r3
 8001082:	481a      	ldr	r0, [pc, #104]	; (80010ec <MX_GPIO_Init+0xd8>)
 8001084:	f000 fbbe 	bl	8001804 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin;
 8001088:	2301      	movs	r3, #1
 800108a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800108c:	2300      	movs	r3, #0
 800108e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001090:	2301      	movs	r3, #1
 8001092:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON3_GPIO_Port, &GPIO_InitStruct);
 8001094:	f107 0308 	add.w	r3, r7, #8
 8001098:	4619      	mov	r1, r3
 800109a:	4813      	ldr	r0, [pc, #76]	; (80010e8 <MX_GPIO_Init+0xd4>)
 800109c:	f000 fbb2 	bl	8001804 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDP_1_Pin LEDT1_2_Pin LEDT2_2_Pin LEDT2_1_Pin */
  GPIO_InitStruct.Pin = LEDP_1_Pin|LEDT1_2_Pin|LEDT2_2_Pin|LEDT2_1_Pin;
 80010a0:	f44f 6387 	mov.w	r3, #1080	; 0x438
 80010a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a6:	2301      	movs	r3, #1
 80010a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ae:	2302      	movs	r3, #2
 80010b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b2:	f107 0308 	add.w	r3, r7, #8
 80010b6:	4619      	mov	r1, r3
 80010b8:	480b      	ldr	r0, [pc, #44]	; (80010e8 <MX_GPIO_Init+0xd4>)
 80010ba:	f000 fba3 	bl	8001804 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDP_2_Pin LEDT1_1_Pin */
  GPIO_InitStruct.Pin = LEDP_2_Pin|LEDT1_1_Pin;
 80010be:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80010c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c4:	2301      	movs	r3, #1
 80010c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010cc:	2302      	movs	r3, #2
 80010ce:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	4619      	mov	r1, r3
 80010d6:	4805      	ldr	r0, [pc, #20]	; (80010ec <MX_GPIO_Init+0xd8>)
 80010d8:	f000 fb94 	bl	8001804 <HAL_GPIO_Init>

}
 80010dc:	bf00      	nop
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40010c00 	.word	0x40010c00
 80010ec:	40010800 	.word	0x40010800

080010f0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001100:	d103      	bne.n	800110a <HAL_TIM_PeriodElapsedCallback+0x1a>
		timerRun();
 8001102:	f000 f83b 	bl	800117c <timerRun>
		getKeyInput();
 8001106:	f7ff f83b 	bl	8000180 <getKeyInput>
	}

}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001112:	b480      	push	{r7}
 8001114:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001116:	b672      	cpsid	i
}
 8001118:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800111a:	e7fe      	b.n	800111a <Error_Handler+0x8>

0800111c <setTimer>:
 */


#include "software_timer.h"

void setTimer(int index, int duration) {
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
	timer_flag[index] = 0;
 8001126:	4a07      	ldr	r2, [pc, #28]	; (8001144 <setTimer+0x28>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2100      	movs	r1, #0
 800112c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = duration;
 8001130:	4905      	ldr	r1, [pc, #20]	; (8001148 <setTimer+0x2c>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	683a      	ldr	r2, [r7, #0]
 8001136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr
 8001144:	20000160 	.word	0x20000160
 8001148:	20000170 	.word	0x20000170

0800114c <deleteTimer>:

void deleteTimer(int index) {
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	timer_flag[index] = 0;
 8001154:	4a07      	ldr	r2, [pc, #28]	; (8001174 <deleteTimer+0x28>)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2100      	movs	r1, #0
 800115a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_counter[index] = 0;
 800115e:	4a06      	ldr	r2, [pc, #24]	; (8001178 <deleteTimer+0x2c>)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2100      	movs	r1, #0
 8001164:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001168:	bf00      	nop
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	20000160 	.word	0x20000160
 8001178:	20000170 	.word	0x20000170

0800117c <timerRun>:
void timerRun() {
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_TIMERS; i++) {
 8001182:	2300      	movs	r3, #0
 8001184:	607b      	str	r3, [r7, #4]
 8001186:	e01c      	b.n	80011c2 <timerRun+0x46>
		if (timer_counter[i] > 0) {
 8001188:	4a12      	ldr	r2, [pc, #72]	; (80011d4 <timerRun+0x58>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001190:	2b00      	cmp	r3, #0
 8001192:	dd13      	ble.n	80011bc <timerRun+0x40>
			timer_counter[i]--;
 8001194:	4a0f      	ldr	r2, [pc, #60]	; (80011d4 <timerRun+0x58>)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800119c:	1e5a      	subs	r2, r3, #1
 800119e:	490d      	ldr	r1, [pc, #52]	; (80011d4 <timerRun+0x58>)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] == 0) {
 80011a6:	4a0b      	ldr	r2, [pc, #44]	; (80011d4 <timerRun+0x58>)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d104      	bne.n	80011bc <timerRun+0x40>
				timer_flag[i] = 1;
 80011b2:	4a09      	ldr	r2, [pc, #36]	; (80011d8 <timerRun+0x5c>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2101      	movs	r1, #1
 80011b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_TIMERS; i++) {
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3301      	adds	r3, #1
 80011c0:	607b      	str	r3, [r7, #4]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b03      	cmp	r3, #3
 80011c6:	dddf      	ble.n	8001188 <timerRun+0xc>
			}
		}
	}
}
 80011c8:	bf00      	nop
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr
 80011d4:	20000170 	.word	0x20000170
 80011d8:	20000160 	.word	0x20000160

080011dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011e2:	4b15      	ldr	r3, [pc, #84]	; (8001238 <HAL_MspInit+0x5c>)
 80011e4:	699b      	ldr	r3, [r3, #24]
 80011e6:	4a14      	ldr	r2, [pc, #80]	; (8001238 <HAL_MspInit+0x5c>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	6193      	str	r3, [r2, #24]
 80011ee:	4b12      	ldr	r3, [pc, #72]	; (8001238 <HAL_MspInit+0x5c>)
 80011f0:	699b      	ldr	r3, [r3, #24]
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	60bb      	str	r3, [r7, #8]
 80011f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fa:	4b0f      	ldr	r3, [pc, #60]	; (8001238 <HAL_MspInit+0x5c>)
 80011fc:	69db      	ldr	r3, [r3, #28]
 80011fe:	4a0e      	ldr	r2, [pc, #56]	; (8001238 <HAL_MspInit+0x5c>)
 8001200:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001204:	61d3      	str	r3, [r2, #28]
 8001206:	4b0c      	ldr	r3, [pc, #48]	; (8001238 <HAL_MspInit+0x5c>)
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001212:	4b0a      	ldr	r3, [pc, #40]	; (800123c <HAL_MspInit+0x60>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	4a04      	ldr	r2, [pc, #16]	; (800123c <HAL_MspInit+0x60>)
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800122e:	bf00      	nop
 8001230:	3714      	adds	r7, #20
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr
 8001238:	40021000 	.word	0x40021000
 800123c:	40010000 	.word	0x40010000

08001240 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001250:	d114      	bne.n	800127c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001252:	4b19      	ldr	r3, [pc, #100]	; (80012b8 <HAL_TIM_Base_MspInit+0x78>)
 8001254:	69db      	ldr	r3, [r3, #28]
 8001256:	4a18      	ldr	r2, [pc, #96]	; (80012b8 <HAL_TIM_Base_MspInit+0x78>)
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	61d3      	str	r3, [r2, #28]
 800125e:	4b16      	ldr	r3, [pc, #88]	; (80012b8 <HAL_TIM_Base_MspInit+0x78>)
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800126a:	2200      	movs	r2, #0
 800126c:	2100      	movs	r1, #0
 800126e:	201c      	movs	r0, #28
 8001270:	f000 fa91 	bl	8001796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001274:	201c      	movs	r0, #28
 8001276:	f000 faaa 	bl	80017ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800127a:	e018      	b.n	80012ae <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a0e      	ldr	r2, [pc, #56]	; (80012bc <HAL_TIM_Base_MspInit+0x7c>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d113      	bne.n	80012ae <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001286:	4b0c      	ldr	r3, [pc, #48]	; (80012b8 <HAL_TIM_Base_MspInit+0x78>)
 8001288:	69db      	ldr	r3, [r3, #28]
 800128a:	4a0b      	ldr	r2, [pc, #44]	; (80012b8 <HAL_TIM_Base_MspInit+0x78>)
 800128c:	f043 0302 	orr.w	r3, r3, #2
 8001290:	61d3      	str	r3, [r2, #28]
 8001292:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <HAL_TIM_Base_MspInit+0x78>)
 8001294:	69db      	ldr	r3, [r3, #28]
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800129e:	2200      	movs	r2, #0
 80012a0:	2100      	movs	r1, #0
 80012a2:	201d      	movs	r0, #29
 80012a4:	f000 fa77 	bl	8001796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80012a8:	201d      	movs	r0, #29
 80012aa:	f000 fa90 	bl	80017ce <HAL_NVIC_EnableIRQ>
}
 80012ae:	bf00      	nop
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40021000 	.word	0x40021000
 80012bc:	40000400 	.word	0x40000400

080012c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b088      	sub	sp, #32
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c8:	f107 0310 	add.w	r3, r7, #16
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a0f      	ldr	r2, [pc, #60]	; (8001318 <HAL_TIM_MspPostInit+0x58>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d117      	bne.n	8001310 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e0:	4b0e      	ldr	r3, [pc, #56]	; (800131c <HAL_TIM_MspPostInit+0x5c>)
 80012e2:	699b      	ldr	r3, [r3, #24]
 80012e4:	4a0d      	ldr	r2, [pc, #52]	; (800131c <HAL_TIM_MspPostInit+0x5c>)
 80012e6:	f043 0304 	orr.w	r3, r3, #4
 80012ea:	6193      	str	r3, [r2, #24]
 80012ec:	4b0b      	ldr	r3, [pc, #44]	; (800131c <HAL_TIM_MspPostInit+0x5c>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	f003 0304 	and.w	r3, r3, #4
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012f8:	2340      	movs	r3, #64	; 0x40
 80012fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fc:	2302      	movs	r3, #2
 80012fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	2302      	movs	r3, #2
 8001302:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001304:	f107 0310 	add.w	r3, r7, #16
 8001308:	4619      	mov	r1, r3
 800130a:	4805      	ldr	r0, [pc, #20]	; (8001320 <HAL_TIM_MspPostInit+0x60>)
 800130c:	f000 fa7a 	bl	8001804 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001310:	bf00      	nop
 8001312:	3720      	adds	r7, #32
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40000400 	.word	0x40000400
 800131c:	40021000 	.word	0x40021000
 8001320:	40010800 	.word	0x40010800

08001324 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132c:	f107 0310 	add.w	r3, r7, #16
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a15      	ldr	r2, [pc, #84]	; (8001394 <HAL_UART_MspInit+0x70>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d123      	bne.n	800138c <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001344:	4b14      	ldr	r3, [pc, #80]	; (8001398 <HAL_UART_MspInit+0x74>)
 8001346:	69db      	ldr	r3, [r3, #28]
 8001348:	4a13      	ldr	r2, [pc, #76]	; (8001398 <HAL_UART_MspInit+0x74>)
 800134a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800134e:	61d3      	str	r3, [r2, #28]
 8001350:	4b11      	ldr	r3, [pc, #68]	; (8001398 <HAL_UART_MspInit+0x74>)
 8001352:	69db      	ldr	r3, [r3, #28]
 8001354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800135c:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <HAL_UART_MspInit+0x74>)
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	4a0d      	ldr	r2, [pc, #52]	; (8001398 <HAL_UART_MspInit+0x74>)
 8001362:	f043 0304 	orr.w	r3, r3, #4
 8001366:	6193      	str	r3, [r2, #24]
 8001368:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <HAL_UART_MspInit+0x74>)
 800136a:	699b      	ldr	r3, [r3, #24]
 800136c:	f003 0304 	and.w	r3, r3, #4
 8001370:	60bb      	str	r3, [r7, #8]
 8001372:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001374:	230c      	movs	r3, #12
 8001376:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001378:	2302      	movs	r3, #2
 800137a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137c:	2302      	movs	r3, #2
 800137e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	4619      	mov	r1, r3
 8001386:	4805      	ldr	r0, [pc, #20]	; (800139c <HAL_UART_MspInit+0x78>)
 8001388:	f000 fa3c 	bl	8001804 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800138c:	bf00      	nop
 800138e:	3720      	adds	r7, #32
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40004400 	.word	0x40004400
 8001398:	40021000 	.word	0x40021000
 800139c:	40010800 	.word	0x40010800

080013a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013a4:	e7fe      	b.n	80013a4 <NMI_Handler+0x4>

080013a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013a6:	b480      	push	{r7}
 80013a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013aa:	e7fe      	b.n	80013aa <HardFault_Handler+0x4>

080013ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b0:	e7fe      	b.n	80013b0 <MemManage_Handler+0x4>

080013b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013b2:	b480      	push	{r7}
 80013b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013b6:	e7fe      	b.n	80013b6 <BusFault_Handler+0x4>

080013b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013bc:	e7fe      	b.n	80013bc <UsageFault_Handler+0x4>

080013be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013be:	b480      	push	{r7}
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013c2:	bf00      	nop
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr

080013ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013ca:	b480      	push	{r7}
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ce:	bf00      	nop
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bc80      	pop	{r7}
 80013d4:	4770      	bx	lr

080013d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013d6:	b480      	push	{r7}
 80013d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr

080013e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013e6:	f000 f8bf 	bl	8001568 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
	...

080013f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013f4:	4802      	ldr	r0, [pc, #8]	; (8001400 <TIM2_IRQHandler+0x10>)
 80013f6:	f001 f96f 	bl	80026d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000250 	.word	0x20000250

08001404 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001408:	4802      	ldr	r0, [pc, #8]	; (8001414 <TIM3_IRQHandler+0x10>)
 800140a:	f001 f965 	bl	80026d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000208 	.word	0x20000208

08001418 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001420:	4a14      	ldr	r2, [pc, #80]	; (8001474 <_sbrk+0x5c>)
 8001422:	4b15      	ldr	r3, [pc, #84]	; (8001478 <_sbrk+0x60>)
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800142c:	4b13      	ldr	r3, [pc, #76]	; (800147c <_sbrk+0x64>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d102      	bne.n	800143a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001434:	4b11      	ldr	r3, [pc, #68]	; (800147c <_sbrk+0x64>)
 8001436:	4a12      	ldr	r2, [pc, #72]	; (8001480 <_sbrk+0x68>)
 8001438:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800143a:	4b10      	ldr	r3, [pc, #64]	; (800147c <_sbrk+0x64>)
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4413      	add	r3, r2
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	429a      	cmp	r2, r3
 8001446:	d207      	bcs.n	8001458 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001448:	f002 f890 	bl	800356c <__errno>
 800144c:	4603      	mov	r3, r0
 800144e:	220c      	movs	r2, #12
 8001450:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001452:	f04f 33ff 	mov.w	r3, #4294967295
 8001456:	e009      	b.n	800146c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001458:	4b08      	ldr	r3, [pc, #32]	; (800147c <_sbrk+0x64>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800145e:	4b07      	ldr	r3, [pc, #28]	; (800147c <_sbrk+0x64>)
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4413      	add	r3, r2
 8001466:	4a05      	ldr	r2, [pc, #20]	; (800147c <_sbrk+0x64>)
 8001468:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800146a:	68fb      	ldr	r3, [r7, #12]
}
 800146c:	4618      	mov	r0, r3
 800146e:	3718      	adds	r7, #24
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20005000 	.word	0x20005000
 8001478:	00000400 	.word	0x00000400
 800147c:	20000184 	.word	0x20000184
 8001480:	200002b0 	.word	0x200002b0

08001484 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr

08001490 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001490:	480c      	ldr	r0, [pc, #48]	; (80014c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001492:	490d      	ldr	r1, [pc, #52]	; (80014c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001494:	4a0d      	ldr	r2, [pc, #52]	; (80014cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001496:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001498:	e002      	b.n	80014a0 <LoopCopyDataInit>

0800149a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800149a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800149c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800149e:	3304      	adds	r3, #4

080014a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014a4:	d3f9      	bcc.n	800149a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014a6:	4a0a      	ldr	r2, [pc, #40]	; (80014d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014a8:	4c0a      	ldr	r4, [pc, #40]	; (80014d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014ac:	e001      	b.n	80014b2 <LoopFillZerobss>

080014ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014b0:	3204      	adds	r2, #4

080014b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014b4:	d3fb      	bcc.n	80014ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80014b6:	f7ff ffe5 	bl	8001484 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ba:	f002 f85d 	bl	8003578 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014be:	f7ff fc3b 	bl	8000d38 <main>
  bx lr
 80014c2:	4770      	bx	lr
  ldr r0, =_sdata
 80014c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014c8:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 80014cc:	08003ed0 	.word	0x08003ed0
  ldr r2, =_sbss
 80014d0:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 80014d4:	200002ac 	.word	0x200002ac

080014d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014d8:	e7fe      	b.n	80014d8 <ADC1_2_IRQHandler>
	...

080014dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014e0:	4b08      	ldr	r3, [pc, #32]	; (8001504 <HAL_Init+0x28>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a07      	ldr	r2, [pc, #28]	; (8001504 <HAL_Init+0x28>)
 80014e6:	f043 0310 	orr.w	r3, r3, #16
 80014ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ec:	2003      	movs	r0, #3
 80014ee:	f000 f947 	bl	8001780 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014f2:	2000      	movs	r0, #0
 80014f4:	f000 f808 	bl	8001508 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014f8:	f7ff fe70 	bl	80011dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40022000 	.word	0x40022000

08001508 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001510:	4b12      	ldr	r3, [pc, #72]	; (800155c <HAL_InitTick+0x54>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	4b12      	ldr	r3, [pc, #72]	; (8001560 <HAL_InitTick+0x58>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	4619      	mov	r1, r3
 800151a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800151e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001522:	fbb2 f3f3 	udiv	r3, r2, r3
 8001526:	4618      	mov	r0, r3
 8001528:	f000 f95f 	bl	80017ea <HAL_SYSTICK_Config>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e00e      	b.n	8001554 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2b0f      	cmp	r3, #15
 800153a:	d80a      	bhi.n	8001552 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800153c:	2200      	movs	r2, #0
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	f04f 30ff 	mov.w	r0, #4294967295
 8001544:	f000 f927 	bl	8001796 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001548:	4a06      	ldr	r2, [pc, #24]	; (8001564 <HAL_InitTick+0x5c>)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800154e:	2300      	movs	r3, #0
 8001550:	e000      	b.n	8001554 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
}
 8001554:	4618      	mov	r0, r3
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	200000a8 	.word	0x200000a8
 8001560:	200000b0 	.word	0x200000b0
 8001564:	200000ac 	.word	0x200000ac

08001568 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800156c:	4b05      	ldr	r3, [pc, #20]	; (8001584 <HAL_IncTick+0x1c>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	461a      	mov	r2, r3
 8001572:	4b05      	ldr	r3, [pc, #20]	; (8001588 <HAL_IncTick+0x20>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4413      	add	r3, r2
 8001578:	4a03      	ldr	r2, [pc, #12]	; (8001588 <HAL_IncTick+0x20>)
 800157a:	6013      	str	r3, [r2, #0]
}
 800157c:	bf00      	nop
 800157e:	46bd      	mov	sp, r7
 8001580:	bc80      	pop	{r7}
 8001582:	4770      	bx	lr
 8001584:	200000b0 	.word	0x200000b0
 8001588:	20000298 	.word	0x20000298

0800158c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  return uwTick;
 8001590:	4b02      	ldr	r3, [pc, #8]	; (800159c <HAL_GetTick+0x10>)
 8001592:	681b      	ldr	r3, [r3, #0]
}
 8001594:	4618      	mov	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	20000298 	.word	0x20000298

080015a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015a8:	f7ff fff0 	bl	800158c <HAL_GetTick>
 80015ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015b8:	d005      	beq.n	80015c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015ba:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <HAL_Delay+0x44>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	461a      	mov	r2, r3
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	4413      	add	r3, r2
 80015c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015c6:	bf00      	nop
 80015c8:	f7ff ffe0 	bl	800158c <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d8f7      	bhi.n	80015c8 <HAL_Delay+0x28>
  {
  }
}
 80015d8:	bf00      	nop
 80015da:	bf00      	nop
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	200000b0 	.word	0x200000b0

080015e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	f003 0307 	and.w	r3, r3, #7
 80015f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015f8:	4b0c      	ldr	r3, [pc, #48]	; (800162c <__NVIC_SetPriorityGrouping+0x44>)
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015fe:	68ba      	ldr	r2, [r7, #8]
 8001600:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001604:	4013      	ands	r3, r2
 8001606:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001610:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001618:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800161a:	4a04      	ldr	r2, [pc, #16]	; (800162c <__NVIC_SetPriorityGrouping+0x44>)
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	60d3      	str	r3, [r2, #12]
}
 8001620:	bf00      	nop
 8001622:	3714      	adds	r7, #20
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001634:	4b04      	ldr	r3, [pc, #16]	; (8001648 <__NVIC_GetPriorityGrouping+0x18>)
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	0a1b      	lsrs	r3, r3, #8
 800163a:	f003 0307 	and.w	r3, r3, #7
}
 800163e:	4618      	mov	r0, r3
 8001640:	46bd      	mov	sp, r7
 8001642:	bc80      	pop	{r7}
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165a:	2b00      	cmp	r3, #0
 800165c:	db0b      	blt.n	8001676 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	f003 021f 	and.w	r2, r3, #31
 8001664:	4906      	ldr	r1, [pc, #24]	; (8001680 <__NVIC_EnableIRQ+0x34>)
 8001666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166a:	095b      	lsrs	r3, r3, #5
 800166c:	2001      	movs	r0, #1
 800166e:	fa00 f202 	lsl.w	r2, r0, r2
 8001672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001676:	bf00      	nop
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr
 8001680:	e000e100 	.word	0xe000e100

08001684 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	6039      	str	r1, [r7, #0]
 800168e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001694:	2b00      	cmp	r3, #0
 8001696:	db0a      	blt.n	80016ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	b2da      	uxtb	r2, r3
 800169c:	490c      	ldr	r1, [pc, #48]	; (80016d0 <__NVIC_SetPriority+0x4c>)
 800169e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a2:	0112      	lsls	r2, r2, #4
 80016a4:	b2d2      	uxtb	r2, r2
 80016a6:	440b      	add	r3, r1
 80016a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016ac:	e00a      	b.n	80016c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	4908      	ldr	r1, [pc, #32]	; (80016d4 <__NVIC_SetPriority+0x50>)
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	f003 030f 	and.w	r3, r3, #15
 80016ba:	3b04      	subs	r3, #4
 80016bc:	0112      	lsls	r2, r2, #4
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	440b      	add	r3, r1
 80016c2:	761a      	strb	r2, [r3, #24]
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bc80      	pop	{r7}
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	e000e100 	.word	0xe000e100
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016d8:	b480      	push	{r7}
 80016da:	b089      	sub	sp, #36	; 0x24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f003 0307 	and.w	r3, r3, #7
 80016ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f1c3 0307 	rsb	r3, r3, #7
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	bf28      	it	cs
 80016f6:	2304      	movcs	r3, #4
 80016f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	3304      	adds	r3, #4
 80016fe:	2b06      	cmp	r3, #6
 8001700:	d902      	bls.n	8001708 <NVIC_EncodePriority+0x30>
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	3b03      	subs	r3, #3
 8001706:	e000      	b.n	800170a <NVIC_EncodePriority+0x32>
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	f04f 32ff 	mov.w	r2, #4294967295
 8001710:	69bb      	ldr	r3, [r7, #24]
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	43da      	mvns	r2, r3
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	401a      	ands	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001720:	f04f 31ff 	mov.w	r1, #4294967295
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	fa01 f303 	lsl.w	r3, r1, r3
 800172a:	43d9      	mvns	r1, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001730:	4313      	orrs	r3, r2
         );
}
 8001732:	4618      	mov	r0, r3
 8001734:	3724      	adds	r7, #36	; 0x24
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr

0800173c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3b01      	subs	r3, #1
 8001748:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800174c:	d301      	bcc.n	8001752 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800174e:	2301      	movs	r3, #1
 8001750:	e00f      	b.n	8001772 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001752:	4a0a      	ldr	r2, [pc, #40]	; (800177c <SysTick_Config+0x40>)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3b01      	subs	r3, #1
 8001758:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800175a:	210f      	movs	r1, #15
 800175c:	f04f 30ff 	mov.w	r0, #4294967295
 8001760:	f7ff ff90 	bl	8001684 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <SysTick_Config+0x40>)
 8001766:	2200      	movs	r2, #0
 8001768:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800176a:	4b04      	ldr	r3, [pc, #16]	; (800177c <SysTick_Config+0x40>)
 800176c:	2207      	movs	r2, #7
 800176e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	e000e010 	.word	0xe000e010

08001780 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f7ff ff2d 	bl	80015e8 <__NVIC_SetPriorityGrouping>
}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001796:	b580      	push	{r7, lr}
 8001798:	b086      	sub	sp, #24
 800179a:	af00      	add	r7, sp, #0
 800179c:	4603      	mov	r3, r0
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	607a      	str	r2, [r7, #4]
 80017a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017a4:	2300      	movs	r3, #0
 80017a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017a8:	f7ff ff42 	bl	8001630 <__NVIC_GetPriorityGrouping>
 80017ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	68b9      	ldr	r1, [r7, #8]
 80017b2:	6978      	ldr	r0, [r7, #20]
 80017b4:	f7ff ff90 	bl	80016d8 <NVIC_EncodePriority>
 80017b8:	4602      	mov	r2, r0
 80017ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017be:	4611      	mov	r1, r2
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff ff5f 	bl	8001684 <__NVIC_SetPriority>
}
 80017c6:	bf00      	nop
 80017c8:	3718      	adds	r7, #24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	4603      	mov	r3, r0
 80017d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ff35 	bl	800164c <__NVIC_EnableIRQ>
}
 80017e2:	bf00      	nop
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b082      	sub	sp, #8
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f7ff ffa2 	bl	800173c <SysTick_Config>
 80017f8:	4603      	mov	r3, r0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
	...

08001804 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001804:	b480      	push	{r7}
 8001806:	b08b      	sub	sp, #44	; 0x2c
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800180e:	2300      	movs	r3, #0
 8001810:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001812:	2300      	movs	r3, #0
 8001814:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001816:	e169      	b.n	8001aec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001818:	2201      	movs	r2, #1
 800181a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	69fa      	ldr	r2, [r7, #28]
 8001828:	4013      	ands	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	429a      	cmp	r2, r3
 8001832:	f040 8158 	bne.w	8001ae6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	4a9a      	ldr	r2, [pc, #616]	; (8001aa4 <HAL_GPIO_Init+0x2a0>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d05e      	beq.n	80018fe <HAL_GPIO_Init+0xfa>
 8001840:	4a98      	ldr	r2, [pc, #608]	; (8001aa4 <HAL_GPIO_Init+0x2a0>)
 8001842:	4293      	cmp	r3, r2
 8001844:	d875      	bhi.n	8001932 <HAL_GPIO_Init+0x12e>
 8001846:	4a98      	ldr	r2, [pc, #608]	; (8001aa8 <HAL_GPIO_Init+0x2a4>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d058      	beq.n	80018fe <HAL_GPIO_Init+0xfa>
 800184c:	4a96      	ldr	r2, [pc, #600]	; (8001aa8 <HAL_GPIO_Init+0x2a4>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d86f      	bhi.n	8001932 <HAL_GPIO_Init+0x12e>
 8001852:	4a96      	ldr	r2, [pc, #600]	; (8001aac <HAL_GPIO_Init+0x2a8>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d052      	beq.n	80018fe <HAL_GPIO_Init+0xfa>
 8001858:	4a94      	ldr	r2, [pc, #592]	; (8001aac <HAL_GPIO_Init+0x2a8>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d869      	bhi.n	8001932 <HAL_GPIO_Init+0x12e>
 800185e:	4a94      	ldr	r2, [pc, #592]	; (8001ab0 <HAL_GPIO_Init+0x2ac>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d04c      	beq.n	80018fe <HAL_GPIO_Init+0xfa>
 8001864:	4a92      	ldr	r2, [pc, #584]	; (8001ab0 <HAL_GPIO_Init+0x2ac>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d863      	bhi.n	8001932 <HAL_GPIO_Init+0x12e>
 800186a:	4a92      	ldr	r2, [pc, #584]	; (8001ab4 <HAL_GPIO_Init+0x2b0>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d046      	beq.n	80018fe <HAL_GPIO_Init+0xfa>
 8001870:	4a90      	ldr	r2, [pc, #576]	; (8001ab4 <HAL_GPIO_Init+0x2b0>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d85d      	bhi.n	8001932 <HAL_GPIO_Init+0x12e>
 8001876:	2b12      	cmp	r3, #18
 8001878:	d82a      	bhi.n	80018d0 <HAL_GPIO_Init+0xcc>
 800187a:	2b12      	cmp	r3, #18
 800187c:	d859      	bhi.n	8001932 <HAL_GPIO_Init+0x12e>
 800187e:	a201      	add	r2, pc, #4	; (adr r2, 8001884 <HAL_GPIO_Init+0x80>)
 8001880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001884:	080018ff 	.word	0x080018ff
 8001888:	080018d9 	.word	0x080018d9
 800188c:	080018eb 	.word	0x080018eb
 8001890:	0800192d 	.word	0x0800192d
 8001894:	08001933 	.word	0x08001933
 8001898:	08001933 	.word	0x08001933
 800189c:	08001933 	.word	0x08001933
 80018a0:	08001933 	.word	0x08001933
 80018a4:	08001933 	.word	0x08001933
 80018a8:	08001933 	.word	0x08001933
 80018ac:	08001933 	.word	0x08001933
 80018b0:	08001933 	.word	0x08001933
 80018b4:	08001933 	.word	0x08001933
 80018b8:	08001933 	.word	0x08001933
 80018bc:	08001933 	.word	0x08001933
 80018c0:	08001933 	.word	0x08001933
 80018c4:	08001933 	.word	0x08001933
 80018c8:	080018e1 	.word	0x080018e1
 80018cc:	080018f5 	.word	0x080018f5
 80018d0:	4a79      	ldr	r2, [pc, #484]	; (8001ab8 <HAL_GPIO_Init+0x2b4>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d013      	beq.n	80018fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018d6:	e02c      	b.n	8001932 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	623b      	str	r3, [r7, #32]
          break;
 80018de:	e029      	b.n	8001934 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	3304      	adds	r3, #4
 80018e6:	623b      	str	r3, [r7, #32]
          break;
 80018e8:	e024      	b.n	8001934 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	3308      	adds	r3, #8
 80018f0:	623b      	str	r3, [r7, #32]
          break;
 80018f2:	e01f      	b.n	8001934 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	330c      	adds	r3, #12
 80018fa:	623b      	str	r3, [r7, #32]
          break;
 80018fc:	e01a      	b.n	8001934 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d102      	bne.n	800190c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001906:	2304      	movs	r3, #4
 8001908:	623b      	str	r3, [r7, #32]
          break;
 800190a:	e013      	b.n	8001934 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d105      	bne.n	8001920 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001914:	2308      	movs	r3, #8
 8001916:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	69fa      	ldr	r2, [r7, #28]
 800191c:	611a      	str	r2, [r3, #16]
          break;
 800191e:	e009      	b.n	8001934 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001920:	2308      	movs	r3, #8
 8001922:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	69fa      	ldr	r2, [r7, #28]
 8001928:	615a      	str	r2, [r3, #20]
          break;
 800192a:	e003      	b.n	8001934 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800192c:	2300      	movs	r3, #0
 800192e:	623b      	str	r3, [r7, #32]
          break;
 8001930:	e000      	b.n	8001934 <HAL_GPIO_Init+0x130>
          break;
 8001932:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	2bff      	cmp	r3, #255	; 0xff
 8001938:	d801      	bhi.n	800193e <HAL_GPIO_Init+0x13a>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	e001      	b.n	8001942 <HAL_GPIO_Init+0x13e>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	3304      	adds	r3, #4
 8001942:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	2bff      	cmp	r3, #255	; 0xff
 8001948:	d802      	bhi.n	8001950 <HAL_GPIO_Init+0x14c>
 800194a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	e002      	b.n	8001956 <HAL_GPIO_Init+0x152>
 8001950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001952:	3b08      	subs	r3, #8
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	210f      	movs	r1, #15
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	fa01 f303 	lsl.w	r3, r1, r3
 8001964:	43db      	mvns	r3, r3
 8001966:	401a      	ands	r2, r3
 8001968:	6a39      	ldr	r1, [r7, #32]
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	fa01 f303 	lsl.w	r3, r1, r3
 8001970:	431a      	orrs	r2, r3
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800197e:	2b00      	cmp	r3, #0
 8001980:	f000 80b1 	beq.w	8001ae6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001984:	4b4d      	ldr	r3, [pc, #308]	; (8001abc <HAL_GPIO_Init+0x2b8>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	4a4c      	ldr	r2, [pc, #304]	; (8001abc <HAL_GPIO_Init+0x2b8>)
 800198a:	f043 0301 	orr.w	r3, r3, #1
 800198e:	6193      	str	r3, [r2, #24]
 8001990:	4b4a      	ldr	r3, [pc, #296]	; (8001abc <HAL_GPIO_Init+0x2b8>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	f003 0301 	and.w	r3, r3, #1
 8001998:	60bb      	str	r3, [r7, #8]
 800199a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800199c:	4a48      	ldr	r2, [pc, #288]	; (8001ac0 <HAL_GPIO_Init+0x2bc>)
 800199e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a0:	089b      	lsrs	r3, r3, #2
 80019a2:	3302      	adds	r3, #2
 80019a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ac:	f003 0303 	and.w	r3, r3, #3
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	220f      	movs	r2, #15
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	43db      	mvns	r3, r3
 80019ba:	68fa      	ldr	r2, [r7, #12]
 80019bc:	4013      	ands	r3, r2
 80019be:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4a40      	ldr	r2, [pc, #256]	; (8001ac4 <HAL_GPIO_Init+0x2c0>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d013      	beq.n	80019f0 <HAL_GPIO_Init+0x1ec>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	4a3f      	ldr	r2, [pc, #252]	; (8001ac8 <HAL_GPIO_Init+0x2c4>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d00d      	beq.n	80019ec <HAL_GPIO_Init+0x1e8>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4a3e      	ldr	r2, [pc, #248]	; (8001acc <HAL_GPIO_Init+0x2c8>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d007      	beq.n	80019e8 <HAL_GPIO_Init+0x1e4>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	4a3d      	ldr	r2, [pc, #244]	; (8001ad0 <HAL_GPIO_Init+0x2cc>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d101      	bne.n	80019e4 <HAL_GPIO_Init+0x1e0>
 80019e0:	2303      	movs	r3, #3
 80019e2:	e006      	b.n	80019f2 <HAL_GPIO_Init+0x1ee>
 80019e4:	2304      	movs	r3, #4
 80019e6:	e004      	b.n	80019f2 <HAL_GPIO_Init+0x1ee>
 80019e8:	2302      	movs	r3, #2
 80019ea:	e002      	b.n	80019f2 <HAL_GPIO_Init+0x1ee>
 80019ec:	2301      	movs	r3, #1
 80019ee:	e000      	b.n	80019f2 <HAL_GPIO_Init+0x1ee>
 80019f0:	2300      	movs	r3, #0
 80019f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019f4:	f002 0203 	and.w	r2, r2, #3
 80019f8:	0092      	lsls	r2, r2, #2
 80019fa:	4093      	lsls	r3, r2
 80019fc:	68fa      	ldr	r2, [r7, #12]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a02:	492f      	ldr	r1, [pc, #188]	; (8001ac0 <HAL_GPIO_Init+0x2bc>)
 8001a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a06:	089b      	lsrs	r3, r3, #2
 8001a08:	3302      	adds	r3, #2
 8001a0a:	68fa      	ldr	r2, [r7, #12]
 8001a0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d006      	beq.n	8001a2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a1c:	4b2d      	ldr	r3, [pc, #180]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	492c      	ldr	r1, [pc, #176]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a22:	69bb      	ldr	r3, [r7, #24]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	600b      	str	r3, [r1, #0]
 8001a28:	e006      	b.n	8001a38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a2a:	4b2a      	ldr	r3, [pc, #168]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	69bb      	ldr	r3, [r7, #24]
 8001a30:	43db      	mvns	r3, r3
 8001a32:	4928      	ldr	r1, [pc, #160]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a34:	4013      	ands	r3, r2
 8001a36:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d006      	beq.n	8001a52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a44:	4b23      	ldr	r3, [pc, #140]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a46:	685a      	ldr	r2, [r3, #4]
 8001a48:	4922      	ldr	r1, [pc, #136]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	604b      	str	r3, [r1, #4]
 8001a50:	e006      	b.n	8001a60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a52:	4b20      	ldr	r3, [pc, #128]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a54:	685a      	ldr	r2, [r3, #4]
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	491e      	ldr	r1, [pc, #120]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d006      	beq.n	8001a7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a6c:	4b19      	ldr	r3, [pc, #100]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	4918      	ldr	r1, [pc, #96]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	608b      	str	r3, [r1, #8]
 8001a78:	e006      	b.n	8001a88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a7a:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a7c:	689a      	ldr	r2, [r3, #8]
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	43db      	mvns	r3, r3
 8001a82:	4914      	ldr	r1, [pc, #80]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a84:	4013      	ands	r3, r2
 8001a86:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d021      	beq.n	8001ad8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a96:	68da      	ldr	r2, [r3, #12]
 8001a98:	490e      	ldr	r1, [pc, #56]	; (8001ad4 <HAL_GPIO_Init+0x2d0>)
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	60cb      	str	r3, [r1, #12]
 8001aa0:	e021      	b.n	8001ae6 <HAL_GPIO_Init+0x2e2>
 8001aa2:	bf00      	nop
 8001aa4:	10320000 	.word	0x10320000
 8001aa8:	10310000 	.word	0x10310000
 8001aac:	10220000 	.word	0x10220000
 8001ab0:	10210000 	.word	0x10210000
 8001ab4:	10120000 	.word	0x10120000
 8001ab8:	10110000 	.word	0x10110000
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	40010000 	.word	0x40010000
 8001ac4:	40010800 	.word	0x40010800
 8001ac8:	40010c00 	.word	0x40010c00
 8001acc:	40011000 	.word	0x40011000
 8001ad0:	40011400 	.word	0x40011400
 8001ad4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <HAL_GPIO_Init+0x304>)
 8001ada:	68da      	ldr	r2, [r3, #12]
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	4909      	ldr	r1, [pc, #36]	; (8001b08 <HAL_GPIO_Init+0x304>)
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae8:	3301      	adds	r3, #1
 8001aea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af2:	fa22 f303 	lsr.w	r3, r2, r3
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f47f ae8e 	bne.w	8001818 <HAL_GPIO_Init+0x14>
  }
}
 8001afc:	bf00      	nop
 8001afe:	bf00      	nop
 8001b00:	372c      	adds	r7, #44	; 0x2c
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr
 8001b08:	40010400 	.word	0x40010400

08001b0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	460b      	mov	r3, r1
 8001b16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689a      	ldr	r2, [r3, #8]
 8001b1c:	887b      	ldrh	r3, [r7, #2]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d002      	beq.n	8001b2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b24:	2301      	movs	r3, #1
 8001b26:	73fb      	strb	r3, [r7, #15]
 8001b28:	e001      	b.n	8001b2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr

08001b3a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b083      	sub	sp, #12
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
 8001b42:	460b      	mov	r3, r1
 8001b44:	807b      	strh	r3, [r7, #2]
 8001b46:	4613      	mov	r3, r2
 8001b48:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b4a:	787b      	ldrb	r3, [r7, #1]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d003      	beq.n	8001b58 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b50:	887a      	ldrh	r2, [r7, #2]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b56:	e003      	b.n	8001b60 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b58:	887b      	ldrh	r3, [r7, #2]
 8001b5a:	041a      	lsls	r2, r3, #16
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	611a      	str	r2, [r3, #16]
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr
	...

08001b6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e26c      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	f000 8087 	beq.w	8001c9a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b8c:	4b92      	ldr	r3, [pc, #584]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 030c 	and.w	r3, r3, #12
 8001b94:	2b04      	cmp	r3, #4
 8001b96:	d00c      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b98:	4b8f      	ldr	r3, [pc, #572]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f003 030c 	and.w	r3, r3, #12
 8001ba0:	2b08      	cmp	r3, #8
 8001ba2:	d112      	bne.n	8001bca <HAL_RCC_OscConfig+0x5e>
 8001ba4:	4b8c      	ldr	r3, [pc, #560]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bb0:	d10b      	bne.n	8001bca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bb2:	4b89      	ldr	r3, [pc, #548]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d06c      	beq.n	8001c98 <HAL_RCC_OscConfig+0x12c>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d168      	bne.n	8001c98 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e246      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bd2:	d106      	bne.n	8001be2 <HAL_RCC_OscConfig+0x76>
 8001bd4:	4b80      	ldr	r3, [pc, #512]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a7f      	ldr	r2, [pc, #508]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001bda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bde:	6013      	str	r3, [r2, #0]
 8001be0:	e02e      	b.n	8001c40 <HAL_RCC_OscConfig+0xd4>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d10c      	bne.n	8001c04 <HAL_RCC_OscConfig+0x98>
 8001bea:	4b7b      	ldr	r3, [pc, #492]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a7a      	ldr	r2, [pc, #488]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bf4:	6013      	str	r3, [r2, #0]
 8001bf6:	4b78      	ldr	r3, [pc, #480]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a77      	ldr	r2, [pc, #476]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c00:	6013      	str	r3, [r2, #0]
 8001c02:	e01d      	b.n	8001c40 <HAL_RCC_OscConfig+0xd4>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c0c:	d10c      	bne.n	8001c28 <HAL_RCC_OscConfig+0xbc>
 8001c0e:	4b72      	ldr	r3, [pc, #456]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a71      	ldr	r2, [pc, #452]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001c14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c18:	6013      	str	r3, [r2, #0]
 8001c1a:	4b6f      	ldr	r3, [pc, #444]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a6e      	ldr	r2, [pc, #440]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001c20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c24:	6013      	str	r3, [r2, #0]
 8001c26:	e00b      	b.n	8001c40 <HAL_RCC_OscConfig+0xd4>
 8001c28:	4b6b      	ldr	r3, [pc, #428]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a6a      	ldr	r2, [pc, #424]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001c2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c32:	6013      	str	r3, [r2, #0]
 8001c34:	4b68      	ldr	r3, [pc, #416]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a67      	ldr	r2, [pc, #412]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001c3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c3e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d013      	beq.n	8001c70 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c48:	f7ff fca0 	bl	800158c <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c50:	f7ff fc9c 	bl	800158c <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b64      	cmp	r3, #100	; 0x64
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e1fa      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c62:	4b5d      	ldr	r3, [pc, #372]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d0f0      	beq.n	8001c50 <HAL_RCC_OscConfig+0xe4>
 8001c6e:	e014      	b.n	8001c9a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c70:	f7ff fc8c 	bl	800158c <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c78:	f7ff fc88 	bl	800158c <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b64      	cmp	r3, #100	; 0x64
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e1e6      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c8a:	4b53      	ldr	r3, [pc, #332]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d1f0      	bne.n	8001c78 <HAL_RCC_OscConfig+0x10c>
 8001c96:	e000      	b.n	8001c9a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d063      	beq.n	8001d6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ca6:	4b4c      	ldr	r3, [pc, #304]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f003 030c 	and.w	r3, r3, #12
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d00b      	beq.n	8001cca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001cb2:	4b49      	ldr	r3, [pc, #292]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f003 030c 	and.w	r3, r3, #12
 8001cba:	2b08      	cmp	r3, #8
 8001cbc:	d11c      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x18c>
 8001cbe:	4b46      	ldr	r3, [pc, #280]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d116      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cca:	4b43      	ldr	r3, [pc, #268]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d005      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x176>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d001      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e1ba      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ce2:	4b3d      	ldr	r3, [pc, #244]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	4939      	ldr	r1, [pc, #228]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cf6:	e03a      	b.n	8001d6e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d020      	beq.n	8001d42 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d00:	4b36      	ldr	r3, [pc, #216]	; (8001ddc <HAL_RCC_OscConfig+0x270>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d06:	f7ff fc41 	bl	800158c <HAL_GetTick>
 8001d0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0c:	e008      	b.n	8001d20 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d0e:	f7ff fc3d 	bl	800158c <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e19b      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d20:	4b2d      	ldr	r3, [pc, #180]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0f0      	beq.n	8001d0e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d2c:	4b2a      	ldr	r3, [pc, #168]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	695b      	ldr	r3, [r3, #20]
 8001d38:	00db      	lsls	r3, r3, #3
 8001d3a:	4927      	ldr	r1, [pc, #156]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	600b      	str	r3, [r1, #0]
 8001d40:	e015      	b.n	8001d6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d42:	4b26      	ldr	r3, [pc, #152]	; (8001ddc <HAL_RCC_OscConfig+0x270>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d48:	f7ff fc20 	bl	800158c <HAL_GetTick>
 8001d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d4e:	e008      	b.n	8001d62 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d50:	f7ff fc1c 	bl	800158c <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e17a      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d62:	4b1d      	ldr	r3, [pc, #116]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d1f0      	bne.n	8001d50 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0308 	and.w	r3, r3, #8
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d03a      	beq.n	8001df0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	699b      	ldr	r3, [r3, #24]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d019      	beq.n	8001db6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d82:	4b17      	ldr	r3, [pc, #92]	; (8001de0 <HAL_RCC_OscConfig+0x274>)
 8001d84:	2201      	movs	r2, #1
 8001d86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d88:	f7ff fc00 	bl	800158c <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d90:	f7ff fbfc 	bl	800158c <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e15a      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001da2:	4b0d      	ldr	r3, [pc, #52]	; (8001dd8 <HAL_RCC_OscConfig+0x26c>)
 8001da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d0f0      	beq.n	8001d90 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001dae:	2001      	movs	r0, #1
 8001db0:	f000 fad8 	bl	8002364 <RCC_Delay>
 8001db4:	e01c      	b.n	8001df0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001db6:	4b0a      	ldr	r3, [pc, #40]	; (8001de0 <HAL_RCC_OscConfig+0x274>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dbc:	f7ff fbe6 	bl	800158c <HAL_GetTick>
 8001dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc2:	e00f      	b.n	8001de4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dc4:	f7ff fbe2 	bl	800158c <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d908      	bls.n	8001de4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e140      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
 8001dd6:	bf00      	nop
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	42420000 	.word	0x42420000
 8001de0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001de4:	4b9e      	ldr	r3, [pc, #632]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de8:	f003 0302 	and.w	r3, r3, #2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1e9      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0304 	and.w	r3, r3, #4
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	f000 80a6 	beq.w	8001f4a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e02:	4b97      	ldr	r3, [pc, #604]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001e04:	69db      	ldr	r3, [r3, #28]
 8001e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d10d      	bne.n	8001e2a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e0e:	4b94      	ldr	r3, [pc, #592]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001e10:	69db      	ldr	r3, [r3, #28]
 8001e12:	4a93      	ldr	r2, [pc, #588]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001e14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e18:	61d3      	str	r3, [r2, #28]
 8001e1a:	4b91      	ldr	r3, [pc, #580]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e22:	60bb      	str	r3, [r7, #8]
 8001e24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e26:	2301      	movs	r3, #1
 8001e28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e2a:	4b8e      	ldr	r3, [pc, #568]	; (8002064 <HAL_RCC_OscConfig+0x4f8>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d118      	bne.n	8001e68 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e36:	4b8b      	ldr	r3, [pc, #556]	; (8002064 <HAL_RCC_OscConfig+0x4f8>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a8a      	ldr	r2, [pc, #552]	; (8002064 <HAL_RCC_OscConfig+0x4f8>)
 8001e3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e42:	f7ff fba3 	bl	800158c <HAL_GetTick>
 8001e46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e48:	e008      	b.n	8001e5c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e4a:	f7ff fb9f 	bl	800158c <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b64      	cmp	r3, #100	; 0x64
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e0fd      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e5c:	4b81      	ldr	r3, [pc, #516]	; (8002064 <HAL_RCC_OscConfig+0x4f8>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d0f0      	beq.n	8001e4a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d106      	bne.n	8001e7e <HAL_RCC_OscConfig+0x312>
 8001e70:	4b7b      	ldr	r3, [pc, #492]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001e72:	6a1b      	ldr	r3, [r3, #32]
 8001e74:	4a7a      	ldr	r2, [pc, #488]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001e76:	f043 0301 	orr.w	r3, r3, #1
 8001e7a:	6213      	str	r3, [r2, #32]
 8001e7c:	e02d      	b.n	8001eda <HAL_RCC_OscConfig+0x36e>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d10c      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x334>
 8001e86:	4b76      	ldr	r3, [pc, #472]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001e88:	6a1b      	ldr	r3, [r3, #32]
 8001e8a:	4a75      	ldr	r2, [pc, #468]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001e8c:	f023 0301 	bic.w	r3, r3, #1
 8001e90:	6213      	str	r3, [r2, #32]
 8001e92:	4b73      	ldr	r3, [pc, #460]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001e94:	6a1b      	ldr	r3, [r3, #32]
 8001e96:	4a72      	ldr	r2, [pc, #456]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001e98:	f023 0304 	bic.w	r3, r3, #4
 8001e9c:	6213      	str	r3, [r2, #32]
 8001e9e:	e01c      	b.n	8001eda <HAL_RCC_OscConfig+0x36e>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	2b05      	cmp	r3, #5
 8001ea6:	d10c      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x356>
 8001ea8:	4b6d      	ldr	r3, [pc, #436]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001eaa:	6a1b      	ldr	r3, [r3, #32]
 8001eac:	4a6c      	ldr	r2, [pc, #432]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001eae:	f043 0304 	orr.w	r3, r3, #4
 8001eb2:	6213      	str	r3, [r2, #32]
 8001eb4:	4b6a      	ldr	r3, [pc, #424]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001eb6:	6a1b      	ldr	r3, [r3, #32]
 8001eb8:	4a69      	ldr	r2, [pc, #420]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001eba:	f043 0301 	orr.w	r3, r3, #1
 8001ebe:	6213      	str	r3, [r2, #32]
 8001ec0:	e00b      	b.n	8001eda <HAL_RCC_OscConfig+0x36e>
 8001ec2:	4b67      	ldr	r3, [pc, #412]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001ec4:	6a1b      	ldr	r3, [r3, #32]
 8001ec6:	4a66      	ldr	r2, [pc, #408]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001ec8:	f023 0301 	bic.w	r3, r3, #1
 8001ecc:	6213      	str	r3, [r2, #32]
 8001ece:	4b64      	ldr	r3, [pc, #400]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001ed0:	6a1b      	ldr	r3, [r3, #32]
 8001ed2:	4a63      	ldr	r2, [pc, #396]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001ed4:	f023 0304 	bic.w	r3, r3, #4
 8001ed8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d015      	beq.n	8001f0e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ee2:	f7ff fb53 	bl	800158c <HAL_GetTick>
 8001ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee8:	e00a      	b.n	8001f00 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eea:	f7ff fb4f 	bl	800158c <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e0ab      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f00:	4b57      	ldr	r3, [pc, #348]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001f02:	6a1b      	ldr	r3, [r3, #32]
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d0ee      	beq.n	8001eea <HAL_RCC_OscConfig+0x37e>
 8001f0c:	e014      	b.n	8001f38 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f0e:	f7ff fb3d 	bl	800158c <HAL_GetTick>
 8001f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f14:	e00a      	b.n	8001f2c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f16:	f7ff fb39 	bl	800158c <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e095      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f2c:	4b4c      	ldr	r3, [pc, #304]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001f2e:	6a1b      	ldr	r3, [r3, #32]
 8001f30:	f003 0302 	and.w	r3, r3, #2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1ee      	bne.n	8001f16 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f38:	7dfb      	ldrb	r3, [r7, #23]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d105      	bne.n	8001f4a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f3e:	4b48      	ldr	r3, [pc, #288]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	4a47      	ldr	r2, [pc, #284]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f48:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	f000 8081 	beq.w	8002056 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f54:	4b42      	ldr	r3, [pc, #264]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f003 030c 	and.w	r3, r3, #12
 8001f5c:	2b08      	cmp	r3, #8
 8001f5e:	d061      	beq.n	8002024 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	69db      	ldr	r3, [r3, #28]
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d146      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f68:	4b3f      	ldr	r3, [pc, #252]	; (8002068 <HAL_RCC_OscConfig+0x4fc>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6e:	f7ff fb0d 	bl	800158c <HAL_GetTick>
 8001f72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f74:	e008      	b.n	8001f88 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f76:	f7ff fb09 	bl	800158c <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e067      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f88:	4b35      	ldr	r3, [pc, #212]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d1f0      	bne.n	8001f76 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f9c:	d108      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f9e:	4b30      	ldr	r3, [pc, #192]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	492d      	ldr	r1, [pc, #180]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001fac:	4313      	orrs	r3, r2
 8001fae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fb0:	4b2b      	ldr	r3, [pc, #172]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a19      	ldr	r1, [r3, #32]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc0:	430b      	orrs	r3, r1
 8001fc2:	4927      	ldr	r1, [pc, #156]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fc8:	4b27      	ldr	r3, [pc, #156]	; (8002068 <HAL_RCC_OscConfig+0x4fc>)
 8001fca:	2201      	movs	r2, #1
 8001fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fce:	f7ff fadd 	bl	800158c <HAL_GetTick>
 8001fd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fd4:	e008      	b.n	8001fe8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fd6:	f7ff fad9 	bl	800158c <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e037      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fe8:	4b1d      	ldr	r3, [pc, #116]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d0f0      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x46a>
 8001ff4:	e02f      	b.n	8002056 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff6:	4b1c      	ldr	r3, [pc, #112]	; (8002068 <HAL_RCC_OscConfig+0x4fc>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffc:	f7ff fac6 	bl	800158c <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002004:	f7ff fac2 	bl	800158c <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e020      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002016:	4b12      	ldr	r3, [pc, #72]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1f0      	bne.n	8002004 <HAL_RCC_OscConfig+0x498>
 8002022:	e018      	b.n	8002056 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	69db      	ldr	r3, [r3, #28]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d101      	bne.n	8002030 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e013      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002030:	4b0b      	ldr	r3, [pc, #44]	; (8002060 <HAL_RCC_OscConfig+0x4f4>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	429a      	cmp	r2, r3
 8002042:	d106      	bne.n	8002052 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800204e:	429a      	cmp	r2, r3
 8002050:	d001      	beq.n	8002056 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40021000 	.word	0x40021000
 8002064:	40007000 	.word	0x40007000
 8002068:	42420060 	.word	0x42420060

0800206c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d101      	bne.n	8002080 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e0d0      	b.n	8002222 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002080:	4b6a      	ldr	r3, [pc, #424]	; (800222c <HAL_RCC_ClockConfig+0x1c0>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0307 	and.w	r3, r3, #7
 8002088:	683a      	ldr	r2, [r7, #0]
 800208a:	429a      	cmp	r2, r3
 800208c:	d910      	bls.n	80020b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800208e:	4b67      	ldr	r3, [pc, #412]	; (800222c <HAL_RCC_ClockConfig+0x1c0>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f023 0207 	bic.w	r2, r3, #7
 8002096:	4965      	ldr	r1, [pc, #404]	; (800222c <HAL_RCC_ClockConfig+0x1c0>)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	4313      	orrs	r3, r2
 800209c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800209e:	4b63      	ldr	r3, [pc, #396]	; (800222c <HAL_RCC_ClockConfig+0x1c0>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0307 	and.w	r3, r3, #7
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d001      	beq.n	80020b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e0b8      	b.n	8002222 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d020      	beq.n	80020fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0304 	and.w	r3, r3, #4
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d005      	beq.n	80020d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020c8:	4b59      	ldr	r3, [pc, #356]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	4a58      	ldr	r2, [pc, #352]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 80020ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 0308 	and.w	r3, r3, #8
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d005      	beq.n	80020ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020e0:	4b53      	ldr	r3, [pc, #332]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	4a52      	ldr	r2, [pc, #328]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 80020e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020ec:	4b50      	ldr	r3, [pc, #320]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	494d      	ldr	r1, [pc, #308]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 80020fa:	4313      	orrs	r3, r2
 80020fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	2b00      	cmp	r3, #0
 8002108:	d040      	beq.n	800218c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d107      	bne.n	8002122 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002112:	4b47      	ldr	r3, [pc, #284]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d115      	bne.n	800214a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e07f      	b.n	8002222 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b02      	cmp	r3, #2
 8002128:	d107      	bne.n	800213a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800212a:	4b41      	ldr	r3, [pc, #260]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d109      	bne.n	800214a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e073      	b.n	8002222 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800213a:	4b3d      	ldr	r3, [pc, #244]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d101      	bne.n	800214a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e06b      	b.n	8002222 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800214a:	4b39      	ldr	r3, [pc, #228]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f023 0203 	bic.w	r2, r3, #3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	4936      	ldr	r1, [pc, #216]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 8002158:	4313      	orrs	r3, r2
 800215a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800215c:	f7ff fa16 	bl	800158c <HAL_GetTick>
 8002160:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002162:	e00a      	b.n	800217a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002164:	f7ff fa12 	bl	800158c <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002172:	4293      	cmp	r3, r2
 8002174:	d901      	bls.n	800217a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002176:	2303      	movs	r3, #3
 8002178:	e053      	b.n	8002222 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800217a:	4b2d      	ldr	r3, [pc, #180]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f003 020c 	and.w	r2, r3, #12
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	429a      	cmp	r2, r3
 800218a:	d1eb      	bne.n	8002164 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800218c:	4b27      	ldr	r3, [pc, #156]	; (800222c <HAL_RCC_ClockConfig+0x1c0>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0307 	and.w	r3, r3, #7
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	429a      	cmp	r2, r3
 8002198:	d210      	bcs.n	80021bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219a:	4b24      	ldr	r3, [pc, #144]	; (800222c <HAL_RCC_ClockConfig+0x1c0>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f023 0207 	bic.w	r2, r3, #7
 80021a2:	4922      	ldr	r1, [pc, #136]	; (800222c <HAL_RCC_ClockConfig+0x1c0>)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021aa:	4b20      	ldr	r3, [pc, #128]	; (800222c <HAL_RCC_ClockConfig+0x1c0>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0307 	and.w	r3, r3, #7
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d001      	beq.n	80021bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e032      	b.n	8002222 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0304 	and.w	r3, r3, #4
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d008      	beq.n	80021da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021c8:	4b19      	ldr	r3, [pc, #100]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	4916      	ldr	r1, [pc, #88]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0308 	and.w	r3, r3, #8
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d009      	beq.n	80021fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021e6:	4b12      	ldr	r3, [pc, #72]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	490e      	ldr	r1, [pc, #56]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021fa:	f000 f821 	bl	8002240 <HAL_RCC_GetSysClockFreq>
 80021fe:	4602      	mov	r2, r0
 8002200:	4b0b      	ldr	r3, [pc, #44]	; (8002230 <HAL_RCC_ClockConfig+0x1c4>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	091b      	lsrs	r3, r3, #4
 8002206:	f003 030f 	and.w	r3, r3, #15
 800220a:	490a      	ldr	r1, [pc, #40]	; (8002234 <HAL_RCC_ClockConfig+0x1c8>)
 800220c:	5ccb      	ldrb	r3, [r1, r3]
 800220e:	fa22 f303 	lsr.w	r3, r2, r3
 8002212:	4a09      	ldr	r2, [pc, #36]	; (8002238 <HAL_RCC_ClockConfig+0x1cc>)
 8002214:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002216:	4b09      	ldr	r3, [pc, #36]	; (800223c <HAL_RCC_ClockConfig+0x1d0>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff f974 	bl	8001508 <HAL_InitTick>

  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40022000 	.word	0x40022000
 8002230:	40021000 	.word	0x40021000
 8002234:	08003e7c 	.word	0x08003e7c
 8002238:	200000a8 	.word	0x200000a8
 800223c:	200000ac 	.word	0x200000ac

08002240 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002240:	b490      	push	{r4, r7}
 8002242:	b08a      	sub	sp, #40	; 0x28
 8002244:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002246:	4b2a      	ldr	r3, [pc, #168]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002248:	1d3c      	adds	r4, r7, #4
 800224a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800224c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002250:	f240 2301 	movw	r3, #513	; 0x201
 8002254:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002256:	2300      	movs	r3, #0
 8002258:	61fb      	str	r3, [r7, #28]
 800225a:	2300      	movs	r3, #0
 800225c:	61bb      	str	r3, [r7, #24]
 800225e:	2300      	movs	r3, #0
 8002260:	627b      	str	r3, [r7, #36]	; 0x24
 8002262:	2300      	movs	r3, #0
 8002264:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002266:	2300      	movs	r3, #0
 8002268:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800226a:	4b22      	ldr	r3, [pc, #136]	; (80022f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	f003 030c 	and.w	r3, r3, #12
 8002276:	2b04      	cmp	r3, #4
 8002278:	d002      	beq.n	8002280 <HAL_RCC_GetSysClockFreq+0x40>
 800227a:	2b08      	cmp	r3, #8
 800227c:	d003      	beq.n	8002286 <HAL_RCC_GetSysClockFreq+0x46>
 800227e:	e02d      	b.n	80022dc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002280:	4b1d      	ldr	r3, [pc, #116]	; (80022f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002282:	623b      	str	r3, [r7, #32]
      break;
 8002284:	e02d      	b.n	80022e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	0c9b      	lsrs	r3, r3, #18
 800228a:	f003 030f 	and.w	r3, r3, #15
 800228e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002292:	4413      	add	r3, r2
 8002294:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002298:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d013      	beq.n	80022cc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022a4:	4b13      	ldr	r3, [pc, #76]	; (80022f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	0c5b      	lsrs	r3, r3, #17
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80022b2:	4413      	add	r3, r2
 80022b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80022b8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	4a0e      	ldr	r2, [pc, #56]	; (80022f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022be:	fb02 f203 	mul.w	r2, r2, r3
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c8:	627b      	str	r3, [r7, #36]	; 0x24
 80022ca:	e004      	b.n	80022d6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	4a0b      	ldr	r2, [pc, #44]	; (80022fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80022d0:	fb02 f303 	mul.w	r3, r2, r3
 80022d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80022d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d8:	623b      	str	r3, [r7, #32]
      break;
 80022da:	e002      	b.n	80022e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022dc:	4b06      	ldr	r3, [pc, #24]	; (80022f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022de:	623b      	str	r3, [r7, #32]
      break;
 80022e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022e2:	6a3b      	ldr	r3, [r7, #32]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3728      	adds	r7, #40	; 0x28
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bc90      	pop	{r4, r7}
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	08003e6c 	.word	0x08003e6c
 80022f4:	40021000 	.word	0x40021000
 80022f8:	007a1200 	.word	0x007a1200
 80022fc:	003d0900 	.word	0x003d0900

08002300 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002304:	4b02      	ldr	r3, [pc, #8]	; (8002310 <HAL_RCC_GetHCLKFreq+0x10>)
 8002306:	681b      	ldr	r3, [r3, #0]
}
 8002308:	4618      	mov	r0, r3
 800230a:	46bd      	mov	sp, r7
 800230c:	bc80      	pop	{r7}
 800230e:	4770      	bx	lr
 8002310:	200000a8 	.word	0x200000a8

08002314 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002318:	f7ff fff2 	bl	8002300 <HAL_RCC_GetHCLKFreq>
 800231c:	4602      	mov	r2, r0
 800231e:	4b05      	ldr	r3, [pc, #20]	; (8002334 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	0a1b      	lsrs	r3, r3, #8
 8002324:	f003 0307 	and.w	r3, r3, #7
 8002328:	4903      	ldr	r1, [pc, #12]	; (8002338 <HAL_RCC_GetPCLK1Freq+0x24>)
 800232a:	5ccb      	ldrb	r3, [r1, r3]
 800232c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002330:	4618      	mov	r0, r3
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40021000 	.word	0x40021000
 8002338:	08003e8c 	.word	0x08003e8c

0800233c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002340:	f7ff ffde 	bl	8002300 <HAL_RCC_GetHCLKFreq>
 8002344:	4602      	mov	r2, r0
 8002346:	4b05      	ldr	r3, [pc, #20]	; (800235c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	0adb      	lsrs	r3, r3, #11
 800234c:	f003 0307 	and.w	r3, r3, #7
 8002350:	4903      	ldr	r1, [pc, #12]	; (8002360 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002352:	5ccb      	ldrb	r3, [r1, r3]
 8002354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002358:	4618      	mov	r0, r3
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40021000 	.word	0x40021000
 8002360:	08003e8c 	.word	0x08003e8c

08002364 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002364:	b480      	push	{r7}
 8002366:	b085      	sub	sp, #20
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800236c:	4b0a      	ldr	r3, [pc, #40]	; (8002398 <RCC_Delay+0x34>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a0a      	ldr	r2, [pc, #40]	; (800239c <RCC_Delay+0x38>)
 8002372:	fba2 2303 	umull	r2, r3, r2, r3
 8002376:	0a5b      	lsrs	r3, r3, #9
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	fb02 f303 	mul.w	r3, r2, r3
 800237e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002380:	bf00      	nop
  }
  while (Delay --);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	1e5a      	subs	r2, r3, #1
 8002386:	60fa      	str	r2, [r7, #12]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1f9      	bne.n	8002380 <RCC_Delay+0x1c>
}
 800238c:	bf00      	nop
 800238e:	bf00      	nop
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr
 8002398:	200000a8 	.word	0x200000a8
 800239c:	10624dd3 	.word	0x10624dd3

080023a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e041      	b.n	8002436 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d106      	bne.n	80023cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7fe ff3a 	bl	8001240 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2202      	movs	r2, #2
 80023d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	3304      	adds	r3, #4
 80023dc:	4619      	mov	r1, r3
 80023de:	4610      	mov	r0, r2
 80023e0:	f000 fc28 	bl	8002c34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2201      	movs	r2, #1
 8002408:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2201      	movs	r2, #1
 8002420:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800244e:	b2db      	uxtb	r3, r3
 8002450:	2b01      	cmp	r3, #1
 8002452:	d001      	beq.n	8002458 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e03a      	b.n	80024ce <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2202      	movs	r2, #2
 800245c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68da      	ldr	r2, [r3, #12]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f042 0201 	orr.w	r2, r2, #1
 800246e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a18      	ldr	r2, [pc, #96]	; (80024d8 <HAL_TIM_Base_Start_IT+0x98>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d00e      	beq.n	8002498 <HAL_TIM_Base_Start_IT+0x58>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002482:	d009      	beq.n	8002498 <HAL_TIM_Base_Start_IT+0x58>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a14      	ldr	r2, [pc, #80]	; (80024dc <HAL_TIM_Base_Start_IT+0x9c>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d004      	beq.n	8002498 <HAL_TIM_Base_Start_IT+0x58>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a13      	ldr	r2, [pc, #76]	; (80024e0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d111      	bne.n	80024bc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f003 0307 	and.w	r3, r3, #7
 80024a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2b06      	cmp	r3, #6
 80024a8:	d010      	beq.n	80024cc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f042 0201 	orr.w	r2, r2, #1
 80024b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024ba:	e007      	b.n	80024cc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 0201 	orr.w	r2, r2, #1
 80024ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024cc:	2300      	movs	r3, #0
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3714      	adds	r7, #20
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr
 80024d8:	40012c00 	.word	0x40012c00
 80024dc:	40000400 	.word	0x40000400
 80024e0:	40000800 	.word	0x40000800

080024e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e041      	b.n	800257a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d106      	bne.n	8002510 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 f839 	bl	8002582 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2202      	movs	r2, #2
 8002514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	3304      	adds	r3, #4
 8002520:	4619      	mov	r1, r3
 8002522:	4610      	mov	r0, r2
 8002524:	f000 fb86 	bl	8002c34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}

08002582 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002582:	b480      	push	{r7}
 8002584:	b083      	sub	sp, #12
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800258a:	bf00      	nop
 800258c:	370c      	adds	r7, #12
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr

08002594 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d109      	bne.n	80025b8 <HAL_TIM_PWM_Start+0x24>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	bf14      	ite	ne
 80025b0:	2301      	movne	r3, #1
 80025b2:	2300      	moveq	r3, #0
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	e022      	b.n	80025fe <HAL_TIM_PWM_Start+0x6a>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	2b04      	cmp	r3, #4
 80025bc:	d109      	bne.n	80025d2 <HAL_TIM_PWM_Start+0x3e>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	bf14      	ite	ne
 80025ca:	2301      	movne	r3, #1
 80025cc:	2300      	moveq	r3, #0
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	e015      	b.n	80025fe <HAL_TIM_PWM_Start+0x6a>
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	2b08      	cmp	r3, #8
 80025d6:	d109      	bne.n	80025ec <HAL_TIM_PWM_Start+0x58>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	bf14      	ite	ne
 80025e4:	2301      	movne	r3, #1
 80025e6:	2300      	moveq	r3, #0
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	e008      	b.n	80025fe <HAL_TIM_PWM_Start+0x6a>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	bf14      	ite	ne
 80025f8:	2301      	movne	r3, #1
 80025fa:	2300      	moveq	r3, #0
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e05e      	b.n	80026c4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d104      	bne.n	8002616 <HAL_TIM_PWM_Start+0x82>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2202      	movs	r2, #2
 8002610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002614:	e013      	b.n	800263e <HAL_TIM_PWM_Start+0xaa>
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	2b04      	cmp	r3, #4
 800261a:	d104      	bne.n	8002626 <HAL_TIM_PWM_Start+0x92>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2202      	movs	r2, #2
 8002620:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002624:	e00b      	b.n	800263e <HAL_TIM_PWM_Start+0xaa>
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	2b08      	cmp	r3, #8
 800262a:	d104      	bne.n	8002636 <HAL_TIM_PWM_Start+0xa2>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2202      	movs	r2, #2
 8002630:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002634:	e003      	b.n	800263e <HAL_TIM_PWM_Start+0xaa>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2202      	movs	r2, #2
 800263a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2201      	movs	r2, #1
 8002644:	6839      	ldr	r1, [r7, #0]
 8002646:	4618      	mov	r0, r3
 8002648:	f000 fd74 	bl	8003134 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a1e      	ldr	r2, [pc, #120]	; (80026cc <HAL_TIM_PWM_Start+0x138>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d107      	bne.n	8002666 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002664:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a18      	ldr	r2, [pc, #96]	; (80026cc <HAL_TIM_PWM_Start+0x138>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d00e      	beq.n	800268e <HAL_TIM_PWM_Start+0xfa>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002678:	d009      	beq.n	800268e <HAL_TIM_PWM_Start+0xfa>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a14      	ldr	r2, [pc, #80]	; (80026d0 <HAL_TIM_PWM_Start+0x13c>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d004      	beq.n	800268e <HAL_TIM_PWM_Start+0xfa>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a12      	ldr	r2, [pc, #72]	; (80026d4 <HAL_TIM_PWM_Start+0x140>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d111      	bne.n	80026b2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2b06      	cmp	r3, #6
 800269e:	d010      	beq.n	80026c2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f042 0201 	orr.w	r2, r2, #1
 80026ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026b0:	e007      	b.n	80026c2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f042 0201 	orr.w	r2, r2, #1
 80026c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	40012c00 	.word	0x40012c00
 80026d0:	40000400 	.word	0x40000400
 80026d4:	40000800 	.word	0x40000800

080026d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d122      	bne.n	8002734 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	f003 0302 	and.w	r3, r3, #2
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d11b      	bne.n	8002734 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f06f 0202 	mvn.w	r2, #2
 8002704:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	f003 0303 	and.w	r3, r3, #3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d003      	beq.n	8002722 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 fa6f 	bl	8002bfe <HAL_TIM_IC_CaptureCallback>
 8002720:	e005      	b.n	800272e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 fa62 	bl	8002bec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 fa71 	bl	8002c10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	f003 0304 	and.w	r3, r3, #4
 800273e:	2b04      	cmp	r3, #4
 8002740:	d122      	bne.n	8002788 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b04      	cmp	r3, #4
 800274e:	d11b      	bne.n	8002788 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f06f 0204 	mvn.w	r2, #4
 8002758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2202      	movs	r2, #2
 800275e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800276a:	2b00      	cmp	r3, #0
 800276c:	d003      	beq.n	8002776 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f000 fa45 	bl	8002bfe <HAL_TIM_IC_CaptureCallback>
 8002774:	e005      	b.n	8002782 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 fa38 	bl	8002bec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f000 fa47 	bl	8002c10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	f003 0308 	and.w	r3, r3, #8
 8002792:	2b08      	cmp	r3, #8
 8002794:	d122      	bne.n	80027dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	2b08      	cmp	r3, #8
 80027a2:	d11b      	bne.n	80027dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f06f 0208 	mvn.w	r2, #8
 80027ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2204      	movs	r2, #4
 80027b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	69db      	ldr	r3, [r3, #28]
 80027ba:	f003 0303 	and.w	r3, r3, #3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d003      	beq.n	80027ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f000 fa1b 	bl	8002bfe <HAL_TIM_IC_CaptureCallback>
 80027c8:	e005      	b.n	80027d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f000 fa0e 	bl	8002bec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f000 fa1d 	bl	8002c10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	f003 0310 	and.w	r3, r3, #16
 80027e6:	2b10      	cmp	r3, #16
 80027e8:	d122      	bne.n	8002830 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	f003 0310 	and.w	r3, r3, #16
 80027f4:	2b10      	cmp	r3, #16
 80027f6:	d11b      	bne.n	8002830 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f06f 0210 	mvn.w	r2, #16
 8002800:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2208      	movs	r2, #8
 8002806:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002812:	2b00      	cmp	r3, #0
 8002814:	d003      	beq.n	800281e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f000 f9f1 	bl	8002bfe <HAL_TIM_IC_CaptureCallback>
 800281c:	e005      	b.n	800282a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 f9e4 	bl	8002bec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f000 f9f3 	bl	8002c10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b01      	cmp	r3, #1
 800283c:	d10e      	bne.n	800285c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	f003 0301 	and.w	r3, r3, #1
 8002848:	2b01      	cmp	r3, #1
 800284a:	d107      	bne.n	800285c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f06f 0201 	mvn.w	r2, #1
 8002854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f7fe fc4a 	bl	80010f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002866:	2b80      	cmp	r3, #128	; 0x80
 8002868:	d10e      	bne.n	8002888 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002874:	2b80      	cmp	r3, #128	; 0x80
 8002876:	d107      	bne.n	8002888 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 fce1 	bl	800324a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002892:	2b40      	cmp	r3, #64	; 0x40
 8002894:	d10e      	bne.n	80028b4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028a0:	2b40      	cmp	r3, #64	; 0x40
 80028a2:	d107      	bne.n	80028b4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80028ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 f9b7 	bl	8002c22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	f003 0320 	and.w	r3, r3, #32
 80028be:	2b20      	cmp	r3, #32
 80028c0:	d10e      	bne.n	80028e0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	f003 0320 	and.w	r3, r3, #32
 80028cc:	2b20      	cmp	r3, #32
 80028ce:	d107      	bne.n	80028e0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f06f 0220 	mvn.w	r2, #32
 80028d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 fcac 	bl	8003238 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80028e0:	bf00      	nop
 80028e2:	3708      	adds	r7, #8
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d101      	bne.n	8002902 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80028fe:	2302      	movs	r3, #2
 8002900:	e0ac      	b.n	8002a5c <HAL_TIM_PWM_ConfigChannel+0x174>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2201      	movs	r2, #1
 8002906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2b0c      	cmp	r3, #12
 800290e:	f200 809f 	bhi.w	8002a50 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002912:	a201      	add	r2, pc, #4	; (adr r2, 8002918 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002918:	0800294d 	.word	0x0800294d
 800291c:	08002a51 	.word	0x08002a51
 8002920:	08002a51 	.word	0x08002a51
 8002924:	08002a51 	.word	0x08002a51
 8002928:	0800298d 	.word	0x0800298d
 800292c:	08002a51 	.word	0x08002a51
 8002930:	08002a51 	.word	0x08002a51
 8002934:	08002a51 	.word	0x08002a51
 8002938:	080029cf 	.word	0x080029cf
 800293c:	08002a51 	.word	0x08002a51
 8002940:	08002a51 	.word	0x08002a51
 8002944:	08002a51 	.word	0x08002a51
 8002948:	08002a0f 	.word	0x08002a0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68b9      	ldr	r1, [r7, #8]
 8002952:	4618      	mov	r0, r3
 8002954:	f000 f9d0 	bl	8002cf8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	699a      	ldr	r2, [r3, #24]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f042 0208 	orr.w	r2, r2, #8
 8002966:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	699a      	ldr	r2, [r3, #24]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0204 	bic.w	r2, r2, #4
 8002976:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6999      	ldr	r1, [r3, #24]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	691a      	ldr	r2, [r3, #16]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	430a      	orrs	r2, r1
 8002988:	619a      	str	r2, [r3, #24]
      break;
 800298a:	e062      	b.n	8002a52 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68b9      	ldr	r1, [r7, #8]
 8002992:	4618      	mov	r0, r3
 8002994:	f000 fa16 	bl	8002dc4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	699a      	ldr	r2, [r3, #24]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	699a      	ldr	r2, [r3, #24]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6999      	ldr	r1, [r3, #24]
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	691b      	ldr	r3, [r3, #16]
 80029c2:	021a      	lsls	r2, r3, #8
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	430a      	orrs	r2, r1
 80029ca:	619a      	str	r2, [r3, #24]
      break;
 80029cc:	e041      	b.n	8002a52 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	68b9      	ldr	r1, [r7, #8]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f000 fa5f 	bl	8002e98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	69da      	ldr	r2, [r3, #28]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f042 0208 	orr.w	r2, r2, #8
 80029e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	69da      	ldr	r2, [r3, #28]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 0204 	bic.w	r2, r2, #4
 80029f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	69d9      	ldr	r1, [r3, #28]
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	691a      	ldr	r2, [r3, #16]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	61da      	str	r2, [r3, #28]
      break;
 8002a0c:	e021      	b.n	8002a52 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	68b9      	ldr	r1, [r7, #8]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f000 faa9 	bl	8002f6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	69da      	ldr	r2, [r3, #28]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	69da      	ldr	r2, [r3, #28]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	69d9      	ldr	r1, [r3, #28]
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	021a      	lsls	r2, r3, #8
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	61da      	str	r2, [r3, #28]
      break;
 8002a4e:	e000      	b.n	8002a52 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002a50:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3710      	adds	r7, #16
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d101      	bne.n	8002a7c <HAL_TIM_ConfigClockSource+0x18>
 8002a78:	2302      	movs	r3, #2
 8002a7a:	e0b3      	b.n	8002be4 <HAL_TIM_ConfigClockSource+0x180>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2202      	movs	r2, #2
 8002a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002a9a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002aa2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ab4:	d03e      	beq.n	8002b34 <HAL_TIM_ConfigClockSource+0xd0>
 8002ab6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002aba:	f200 8087 	bhi.w	8002bcc <HAL_TIM_ConfigClockSource+0x168>
 8002abe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ac2:	f000 8085 	beq.w	8002bd0 <HAL_TIM_ConfigClockSource+0x16c>
 8002ac6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aca:	d87f      	bhi.n	8002bcc <HAL_TIM_ConfigClockSource+0x168>
 8002acc:	2b70      	cmp	r3, #112	; 0x70
 8002ace:	d01a      	beq.n	8002b06 <HAL_TIM_ConfigClockSource+0xa2>
 8002ad0:	2b70      	cmp	r3, #112	; 0x70
 8002ad2:	d87b      	bhi.n	8002bcc <HAL_TIM_ConfigClockSource+0x168>
 8002ad4:	2b60      	cmp	r3, #96	; 0x60
 8002ad6:	d050      	beq.n	8002b7a <HAL_TIM_ConfigClockSource+0x116>
 8002ad8:	2b60      	cmp	r3, #96	; 0x60
 8002ada:	d877      	bhi.n	8002bcc <HAL_TIM_ConfigClockSource+0x168>
 8002adc:	2b50      	cmp	r3, #80	; 0x50
 8002ade:	d03c      	beq.n	8002b5a <HAL_TIM_ConfigClockSource+0xf6>
 8002ae0:	2b50      	cmp	r3, #80	; 0x50
 8002ae2:	d873      	bhi.n	8002bcc <HAL_TIM_ConfigClockSource+0x168>
 8002ae4:	2b40      	cmp	r3, #64	; 0x40
 8002ae6:	d058      	beq.n	8002b9a <HAL_TIM_ConfigClockSource+0x136>
 8002ae8:	2b40      	cmp	r3, #64	; 0x40
 8002aea:	d86f      	bhi.n	8002bcc <HAL_TIM_ConfigClockSource+0x168>
 8002aec:	2b30      	cmp	r3, #48	; 0x30
 8002aee:	d064      	beq.n	8002bba <HAL_TIM_ConfigClockSource+0x156>
 8002af0:	2b30      	cmp	r3, #48	; 0x30
 8002af2:	d86b      	bhi.n	8002bcc <HAL_TIM_ConfigClockSource+0x168>
 8002af4:	2b20      	cmp	r3, #32
 8002af6:	d060      	beq.n	8002bba <HAL_TIM_ConfigClockSource+0x156>
 8002af8:	2b20      	cmp	r3, #32
 8002afa:	d867      	bhi.n	8002bcc <HAL_TIM_ConfigClockSource+0x168>
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d05c      	beq.n	8002bba <HAL_TIM_ConfigClockSource+0x156>
 8002b00:	2b10      	cmp	r3, #16
 8002b02:	d05a      	beq.n	8002bba <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002b04:	e062      	b.n	8002bcc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6818      	ldr	r0, [r3, #0]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	6899      	ldr	r1, [r3, #8]
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	f000 faee 	bl	80030f6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002b28:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	609a      	str	r2, [r3, #8]
      break;
 8002b32:	e04e      	b.n	8002bd2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6818      	ldr	r0, [r3, #0]
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	6899      	ldr	r1, [r3, #8]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685a      	ldr	r2, [r3, #4]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	f000 fad7 	bl	80030f6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b56:	609a      	str	r2, [r3, #8]
      break;
 8002b58:	e03b      	b.n	8002bd2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6818      	ldr	r0, [r3, #0]
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	6859      	ldr	r1, [r3, #4]
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	461a      	mov	r2, r3
 8002b68:	f000 fa4e 	bl	8003008 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2150      	movs	r1, #80	; 0x50
 8002b72:	4618      	mov	r0, r3
 8002b74:	f000 faa5 	bl	80030c2 <TIM_ITRx_SetConfig>
      break;
 8002b78:	e02b      	b.n	8002bd2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6818      	ldr	r0, [r3, #0]
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	6859      	ldr	r1, [r3, #4]
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	461a      	mov	r2, r3
 8002b88:	f000 fa6c 	bl	8003064 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2160      	movs	r1, #96	; 0x60
 8002b92:	4618      	mov	r0, r3
 8002b94:	f000 fa95 	bl	80030c2 <TIM_ITRx_SetConfig>
      break;
 8002b98:	e01b      	b.n	8002bd2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6818      	ldr	r0, [r3, #0]
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	6859      	ldr	r1, [r3, #4]
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	f000 fa2e 	bl	8003008 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2140      	movs	r1, #64	; 0x40
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f000 fa85 	bl	80030c2 <TIM_ITRx_SetConfig>
      break;
 8002bb8:	e00b      	b.n	8002bd2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	4610      	mov	r0, r2
 8002bc6:	f000 fa7c 	bl	80030c2 <TIM_ITRx_SetConfig>
        break;
 8002bca:	e002      	b.n	8002bd2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002bcc:	bf00      	nop
 8002bce:	e000      	b.n	8002bd2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002bd0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3710      	adds	r7, #16
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b083      	sub	sp, #12
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c06:	bf00      	nop
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bc80      	pop	{r7}
 8002c0e:	4770      	bx	lr

08002c10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bc80      	pop	{r7}
 8002c20:	4770      	bx	lr

08002c22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c22:	b480      	push	{r7}
 8002c24:	b083      	sub	sp, #12
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bc80      	pop	{r7}
 8002c32:	4770      	bx	lr

08002c34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	4a29      	ldr	r2, [pc, #164]	; (8002cec <TIM_Base_SetConfig+0xb8>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d00b      	beq.n	8002c64 <TIM_Base_SetConfig+0x30>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c52:	d007      	beq.n	8002c64 <TIM_Base_SetConfig+0x30>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a26      	ldr	r2, [pc, #152]	; (8002cf0 <TIM_Base_SetConfig+0xbc>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d003      	beq.n	8002c64 <TIM_Base_SetConfig+0x30>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	4a25      	ldr	r2, [pc, #148]	; (8002cf4 <TIM_Base_SetConfig+0xc0>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d108      	bne.n	8002c76 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a1c      	ldr	r2, [pc, #112]	; (8002cec <TIM_Base_SetConfig+0xb8>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d00b      	beq.n	8002c96 <TIM_Base_SetConfig+0x62>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c84:	d007      	beq.n	8002c96 <TIM_Base_SetConfig+0x62>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4a19      	ldr	r2, [pc, #100]	; (8002cf0 <TIM_Base_SetConfig+0xbc>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d003      	beq.n	8002c96 <TIM_Base_SetConfig+0x62>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a18      	ldr	r2, [pc, #96]	; (8002cf4 <TIM_Base_SetConfig+0xc0>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d108      	bne.n	8002ca8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	695b      	ldr	r3, [r3, #20]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68fa      	ldr	r2, [r7, #12]
 8002cba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	689a      	ldr	r2, [r3, #8]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a07      	ldr	r2, [pc, #28]	; (8002cec <TIM_Base_SetConfig+0xb8>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d103      	bne.n	8002cdc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	691a      	ldr	r2, [r3, #16]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	615a      	str	r2, [r3, #20]
}
 8002ce2:	bf00      	nop
 8002ce4:	3714      	adds	r7, #20
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr
 8002cec:	40012c00 	.word	0x40012c00
 8002cf0:	40000400 	.word	0x40000400
 8002cf4:	40000800 	.word	0x40000800

08002cf8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b087      	sub	sp, #28
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	f023 0201 	bic.w	r2, r3, #1
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a1b      	ldr	r3, [r3, #32]
 8002d12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f023 0303 	bic.w	r3, r3, #3
 8002d2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68fa      	ldr	r2, [r7, #12]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	f023 0302 	bic.w	r3, r3, #2
 8002d40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	697a      	ldr	r2, [r7, #20]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a1c      	ldr	r2, [pc, #112]	; (8002dc0 <TIM_OC1_SetConfig+0xc8>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d10c      	bne.n	8002d6e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	f023 0308 	bic.w	r3, r3, #8
 8002d5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	697a      	ldr	r2, [r7, #20]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	f023 0304 	bic.w	r3, r3, #4
 8002d6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a13      	ldr	r2, [pc, #76]	; (8002dc0 <TIM_OC1_SetConfig+0xc8>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d111      	bne.n	8002d9a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	693a      	ldr	r2, [r7, #16]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	697a      	ldr	r2, [r7, #20]
 8002db2:	621a      	str	r2, [r3, #32]
}
 8002db4:	bf00      	nop
 8002db6:	371c      	adds	r7, #28
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	40012c00 	.word	0x40012c00

08002dc4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b087      	sub	sp, #28
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	f023 0210 	bic.w	r2, r3, #16
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	021b      	lsls	r3, r3, #8
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	f023 0320 	bic.w	r3, r3, #32
 8002e0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	011b      	lsls	r3, r3, #4
 8002e16:	697a      	ldr	r2, [r7, #20]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a1d      	ldr	r2, [pc, #116]	; (8002e94 <TIM_OC2_SetConfig+0xd0>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d10d      	bne.n	8002e40 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	011b      	lsls	r3, r3, #4
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e3e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a14      	ldr	r2, [pc, #80]	; (8002e94 <TIM_OC2_SetConfig+0xd0>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d113      	bne.n	8002e70 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	695b      	ldr	r3, [r3, #20]
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	621a      	str	r2, [r3, #32]
}
 8002e8a:	bf00      	nop
 8002e8c:	371c      	adds	r7, #28
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr
 8002e94:	40012c00 	.word	0x40012c00

08002e98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b087      	sub	sp, #28
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a1b      	ldr	r3, [r3, #32]
 8002ea6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a1b      	ldr	r3, [r3, #32]
 8002eb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	69db      	ldr	r3, [r3, #28]
 8002ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f023 0303 	bic.w	r3, r3, #3
 8002ece:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	68fa      	ldr	r2, [r7, #12]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ee0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	021b      	lsls	r3, r3, #8
 8002ee8:	697a      	ldr	r2, [r7, #20]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a1d      	ldr	r2, [pc, #116]	; (8002f68 <TIM_OC3_SetConfig+0xd0>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d10d      	bne.n	8002f12 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002efc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	021b      	lsls	r3, r3, #8
 8002f04:	697a      	ldr	r2, [r7, #20]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a14      	ldr	r2, [pc, #80]	; (8002f68 <TIM_OC3_SetConfig+0xd0>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d113      	bne.n	8002f42 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	695b      	ldr	r3, [r3, #20]
 8002f2e:	011b      	lsls	r3, r3, #4
 8002f30:	693a      	ldr	r2, [r7, #16]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68fa      	ldr	r2, [r7, #12]
 8002f4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685a      	ldr	r2, [r3, #4]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	697a      	ldr	r2, [r7, #20]
 8002f5a:	621a      	str	r2, [r3, #32]
}
 8002f5c:	bf00      	nop
 8002f5e:	371c      	adds	r7, #28
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	40012c00 	.word	0x40012c00

08002f6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b087      	sub	sp, #28
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a1b      	ldr	r3, [r3, #32]
 8002f86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fa2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	021b      	lsls	r3, r3, #8
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	4313      	orrs	r3, r2
 8002fae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002fb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	031b      	lsls	r3, r3, #12
 8002fbe:	693a      	ldr	r2, [r7, #16]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a0f      	ldr	r2, [pc, #60]	; (8003004 <TIM_OC4_SetConfig+0x98>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d109      	bne.n	8002fe0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fd2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	019b      	lsls	r3, r3, #6
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	697a      	ldr	r2, [r7, #20]
 8002fe4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	621a      	str	r2, [r3, #32]
}
 8002ffa:	bf00      	nop
 8002ffc:	371c      	adds	r7, #28
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bc80      	pop	{r7}
 8003002:	4770      	bx	lr
 8003004:	40012c00 	.word	0x40012c00

08003008 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003008:	b480      	push	{r7}
 800300a:	b087      	sub	sp, #28
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6a1b      	ldr	r3, [r3, #32]
 800301e:	f023 0201 	bic.w	r2, r3, #1
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	699b      	ldr	r3, [r3, #24]
 800302a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003032:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	011b      	lsls	r3, r3, #4
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	4313      	orrs	r3, r2
 800303c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	f023 030a 	bic.w	r3, r3, #10
 8003044:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003046:	697a      	ldr	r2, [r7, #20]
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	4313      	orrs	r3, r2
 800304c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	693a      	ldr	r2, [r7, #16]
 8003052:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	697a      	ldr	r2, [r7, #20]
 8003058:	621a      	str	r2, [r3, #32]
}
 800305a:	bf00      	nop
 800305c:	371c      	adds	r7, #28
 800305e:	46bd      	mov	sp, r7
 8003060:	bc80      	pop	{r7}
 8003062:	4770      	bx	lr

08003064 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003064:	b480      	push	{r7}
 8003066:	b087      	sub	sp, #28
 8003068:	af00      	add	r7, sp, #0
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6a1b      	ldr	r3, [r3, #32]
 8003074:	f023 0210 	bic.w	r2, r3, #16
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800308e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	031b      	lsls	r3, r3, #12
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	4313      	orrs	r3, r2
 8003098:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80030a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	011b      	lsls	r3, r3, #4
 80030a6:	693a      	ldr	r2, [r7, #16]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	693a      	ldr	r2, [r7, #16]
 80030b6:	621a      	str	r2, [r3, #32]
}
 80030b8:	bf00      	nop
 80030ba:	371c      	adds	r7, #28
 80030bc:	46bd      	mov	sp, r7
 80030be:	bc80      	pop	{r7}
 80030c0:	4770      	bx	lr

080030c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030c2:	b480      	push	{r7}
 80030c4:	b085      	sub	sp, #20
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
 80030ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	4313      	orrs	r3, r2
 80030e0:	f043 0307 	orr.w	r3, r3, #7
 80030e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	609a      	str	r2, [r3, #8]
}
 80030ec:	bf00      	nop
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr

080030f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b087      	sub	sp, #28
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	60f8      	str	r0, [r7, #12]
 80030fe:	60b9      	str	r1, [r7, #8]
 8003100:	607a      	str	r2, [r7, #4]
 8003102:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003110:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	021a      	lsls	r2, r3, #8
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	431a      	orrs	r2, r3
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	4313      	orrs	r3, r2
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	4313      	orrs	r3, r2
 8003122:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	609a      	str	r2, [r3, #8]
}
 800312a:	bf00      	nop
 800312c:	371c      	adds	r7, #28
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr

08003134 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003134:	b480      	push	{r7}
 8003136:	b087      	sub	sp, #28
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	f003 031f 	and.w	r3, r3, #31
 8003146:	2201      	movs	r2, #1
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6a1a      	ldr	r2, [r3, #32]
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	43db      	mvns	r3, r3
 8003156:	401a      	ands	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a1a      	ldr	r2, [r3, #32]
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	f003 031f 	and.w	r3, r3, #31
 8003166:	6879      	ldr	r1, [r7, #4]
 8003168:	fa01 f303 	lsl.w	r3, r1, r3
 800316c:	431a      	orrs	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	621a      	str	r2, [r3, #32]
}
 8003172:	bf00      	nop
 8003174:	371c      	adds	r7, #28
 8003176:	46bd      	mov	sp, r7
 8003178:	bc80      	pop	{r7}
 800317a:	4770      	bx	lr

0800317c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800317c:	b480      	push	{r7}
 800317e:	b085      	sub	sp, #20
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800318c:	2b01      	cmp	r3, #1
 800318e:	d101      	bne.n	8003194 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003190:	2302      	movs	r3, #2
 8003192:	e046      	b.n	8003222 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2202      	movs	r2, #2
 80031a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68fa      	ldr	r2, [r7, #12]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a16      	ldr	r2, [pc, #88]	; (800322c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d00e      	beq.n	80031f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031e0:	d009      	beq.n	80031f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a12      	ldr	r2, [pc, #72]	; (8003230 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d004      	beq.n	80031f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a10      	ldr	r2, [pc, #64]	; (8003234 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d10c      	bne.n	8003210 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	68ba      	ldr	r2, [r7, #8]
 8003204:	4313      	orrs	r3, r2
 8003206:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003220:	2300      	movs	r3, #0
}
 8003222:	4618      	mov	r0, r3
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	bc80      	pop	{r7}
 800322a:	4770      	bx	lr
 800322c:	40012c00 	.word	0x40012c00
 8003230:	40000400 	.word	0x40000400
 8003234:	40000800 	.word	0x40000800

08003238 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003240:	bf00      	nop
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	bc80      	pop	{r7}
 8003248:	4770      	bx	lr

0800324a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800324a:	b480      	push	{r7}
 800324c:	b083      	sub	sp, #12
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003252:	bf00      	nop
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	bc80      	pop	{r7}
 800325a:	4770      	bx	lr

0800325c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e03f      	b.n	80032ee <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d106      	bne.n	8003288 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7fe f84e 	bl	8001324 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2224      	movs	r2, #36	; 0x24
 800328c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68da      	ldr	r2, [r3, #12]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800329e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f000 f8d5 	bl	8003450 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	691a      	ldr	r2, [r3, #16]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	695a      	ldr	r2, [r3, #20]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68da      	ldr	r2, [r3, #12]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2220      	movs	r2, #32
 80032e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2220      	movs	r2, #32
 80032e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3708      	adds	r7, #8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032f6:	b480      	push	{r7}
 80032f8:	b085      	sub	sp, #20
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	60f8      	str	r0, [r7, #12]
 80032fe:	60b9      	str	r1, [r7, #8]
 8003300:	4613      	mov	r3, r2
 8003302:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800330a:	b2db      	uxtb	r3, r3
 800330c:	2b20      	cmp	r3, #32
 800330e:	d130      	bne.n	8003372 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d002      	beq.n	800331c <HAL_UART_Transmit_IT+0x26>
 8003316:	88fb      	ldrh	r3, [r7, #6]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e029      	b.n	8003374 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003326:	2b01      	cmp	r3, #1
 8003328:	d101      	bne.n	800332e <HAL_UART_Transmit_IT+0x38>
 800332a:	2302      	movs	r3, #2
 800332c:	e022      	b.n	8003374 <HAL_UART_Transmit_IT+0x7e>
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	88fa      	ldrh	r2, [r7, #6]
 8003340:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	88fa      	ldrh	r2, [r7, #6]
 8003346:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2221      	movs	r2, #33	; 0x21
 8003352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68da      	ldr	r2, [r3, #12]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800336c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800336e:	2300      	movs	r3, #0
 8003370:	e000      	b.n	8003374 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003372:	2302      	movs	r3, #2
  }
}
 8003374:	4618      	mov	r0, r3
 8003376:	3714      	adds	r7, #20
 8003378:	46bd      	mov	sp, r7
 800337a:	bc80      	pop	{r7}
 800337c:	4770      	bx	lr

0800337e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b084      	sub	sp, #16
 8003382:	af00      	add	r7, sp, #0
 8003384:	60f8      	str	r0, [r7, #12]
 8003386:	60b9      	str	r1, [r7, #8]
 8003388:	4613      	mov	r3, r2
 800338a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b20      	cmp	r3, #32
 8003396:	d11d      	bne.n	80033d4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d002      	beq.n	80033a4 <HAL_UART_Receive_IT+0x26>
 800339e:	88fb      	ldrh	r3, [r7, #6]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e016      	b.n	80033d6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d101      	bne.n	80033b6 <HAL_UART_Receive_IT+0x38>
 80033b2:	2302      	movs	r3, #2
 80033b4:	e00f      	b.n	80033d6 <HAL_UART_Receive_IT+0x58>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80033c4:	88fb      	ldrh	r3, [r7, #6]
 80033c6:	461a      	mov	r2, r3
 80033c8:	68b9      	ldr	r1, [r7, #8]
 80033ca:	68f8      	ldr	r0, [r7, #12]
 80033cc:	f000 f807 	bl	80033de <UART_Start_Receive_IT>
 80033d0:	4603      	mov	r3, r0
 80033d2:	e000      	b.n	80033d6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80033d4:	2302      	movs	r3, #2
  }
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033de:	b480      	push	{r7}
 80033e0:	b085      	sub	sp, #20
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	60f8      	str	r0, [r7, #12]
 80033e6:	60b9      	str	r1, [r7, #8]
 80033e8:	4613      	mov	r3, r2
 80033ea:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	68ba      	ldr	r2, [r7, #8]
 80033f0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	88fa      	ldrh	r2, [r7, #6]
 80033f6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	88fa      	ldrh	r2, [r7, #6]
 80033fc:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2222      	movs	r2, #34	; 0x22
 8003408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	68da      	ldr	r2, [r3, #12]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003422:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	695a      	ldr	r2, [r3, #20]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f042 0201 	orr.w	r2, r2, #1
 8003432:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68da      	ldr	r2, [r3, #12]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f042 0220 	orr.w	r2, r2, #32
 8003442:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3714      	adds	r7, #20
 800344a:	46bd      	mov	sp, r7
 800344c:	bc80      	pop	{r7}
 800344e:	4770      	bx	lr

08003450 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	689a      	ldr	r2, [r3, #8]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	431a      	orrs	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	4313      	orrs	r3, r2
 800347e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800348a:	f023 030c 	bic.w	r3, r3, #12
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	6812      	ldr	r2, [r2, #0]
 8003492:	68b9      	ldr	r1, [r7, #8]
 8003494:	430b      	orrs	r3, r1
 8003496:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	699a      	ldr	r2, [r3, #24]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	430a      	orrs	r2, r1
 80034ac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a2c      	ldr	r2, [pc, #176]	; (8003564 <UART_SetConfig+0x114>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d103      	bne.n	80034c0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034b8:	f7fe ff40 	bl	800233c <HAL_RCC_GetPCLK2Freq>
 80034bc:	60f8      	str	r0, [r7, #12]
 80034be:	e002      	b.n	80034c6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034c0:	f7fe ff28 	bl	8002314 <HAL_RCC_GetPCLK1Freq>
 80034c4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034c6:	68fa      	ldr	r2, [r7, #12]
 80034c8:	4613      	mov	r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	4413      	add	r3, r2
 80034ce:	009a      	lsls	r2, r3, #2
 80034d0:	441a      	add	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034dc:	4a22      	ldr	r2, [pc, #136]	; (8003568 <UART_SetConfig+0x118>)
 80034de:	fba2 2303 	umull	r2, r3, r2, r3
 80034e2:	095b      	lsrs	r3, r3, #5
 80034e4:	0119      	lsls	r1, r3, #4
 80034e6:	68fa      	ldr	r2, [r7, #12]
 80034e8:	4613      	mov	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	4413      	add	r3, r2
 80034ee:	009a      	lsls	r2, r3, #2
 80034f0:	441a      	add	r2, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80034fc:	4b1a      	ldr	r3, [pc, #104]	; (8003568 <UART_SetConfig+0x118>)
 80034fe:	fba3 0302 	umull	r0, r3, r3, r2
 8003502:	095b      	lsrs	r3, r3, #5
 8003504:	2064      	movs	r0, #100	; 0x64
 8003506:	fb00 f303 	mul.w	r3, r0, r3
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	011b      	lsls	r3, r3, #4
 800350e:	3332      	adds	r3, #50	; 0x32
 8003510:	4a15      	ldr	r2, [pc, #84]	; (8003568 <UART_SetConfig+0x118>)
 8003512:	fba2 2303 	umull	r2, r3, r2, r3
 8003516:	095b      	lsrs	r3, r3, #5
 8003518:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800351c:	4419      	add	r1, r3
 800351e:	68fa      	ldr	r2, [r7, #12]
 8003520:	4613      	mov	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4413      	add	r3, r2
 8003526:	009a      	lsls	r2, r3, #2
 8003528:	441a      	add	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	fbb2 f2f3 	udiv	r2, r2, r3
 8003534:	4b0c      	ldr	r3, [pc, #48]	; (8003568 <UART_SetConfig+0x118>)
 8003536:	fba3 0302 	umull	r0, r3, r3, r2
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	2064      	movs	r0, #100	; 0x64
 800353e:	fb00 f303 	mul.w	r3, r0, r3
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	3332      	adds	r3, #50	; 0x32
 8003548:	4a07      	ldr	r2, [pc, #28]	; (8003568 <UART_SetConfig+0x118>)
 800354a:	fba2 2303 	umull	r2, r3, r2, r3
 800354e:	095b      	lsrs	r3, r3, #5
 8003550:	f003 020f 	and.w	r2, r3, #15
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	440a      	add	r2, r1
 800355a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800355c:	bf00      	nop
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	40013800 	.word	0x40013800
 8003568:	51eb851f 	.word	0x51eb851f

0800356c <__errno>:
 800356c:	4b01      	ldr	r3, [pc, #4]	; (8003574 <__errno+0x8>)
 800356e:	6818      	ldr	r0, [r3, #0]
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	200000b4 	.word	0x200000b4

08003578 <__libc_init_array>:
 8003578:	b570      	push	{r4, r5, r6, lr}
 800357a:	2600      	movs	r6, #0
 800357c:	4d0c      	ldr	r5, [pc, #48]	; (80035b0 <__libc_init_array+0x38>)
 800357e:	4c0d      	ldr	r4, [pc, #52]	; (80035b4 <__libc_init_array+0x3c>)
 8003580:	1b64      	subs	r4, r4, r5
 8003582:	10a4      	asrs	r4, r4, #2
 8003584:	42a6      	cmp	r6, r4
 8003586:	d109      	bne.n	800359c <__libc_init_array+0x24>
 8003588:	f000 fc5c 	bl	8003e44 <_init>
 800358c:	2600      	movs	r6, #0
 800358e:	4d0a      	ldr	r5, [pc, #40]	; (80035b8 <__libc_init_array+0x40>)
 8003590:	4c0a      	ldr	r4, [pc, #40]	; (80035bc <__libc_init_array+0x44>)
 8003592:	1b64      	subs	r4, r4, r5
 8003594:	10a4      	asrs	r4, r4, #2
 8003596:	42a6      	cmp	r6, r4
 8003598:	d105      	bne.n	80035a6 <__libc_init_array+0x2e>
 800359a:	bd70      	pop	{r4, r5, r6, pc}
 800359c:	f855 3b04 	ldr.w	r3, [r5], #4
 80035a0:	4798      	blx	r3
 80035a2:	3601      	adds	r6, #1
 80035a4:	e7ee      	b.n	8003584 <__libc_init_array+0xc>
 80035a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80035aa:	4798      	blx	r3
 80035ac:	3601      	adds	r6, #1
 80035ae:	e7f2      	b.n	8003596 <__libc_init_array+0x1e>
 80035b0:	08003ec8 	.word	0x08003ec8
 80035b4:	08003ec8 	.word	0x08003ec8
 80035b8:	08003ec8 	.word	0x08003ec8
 80035bc:	08003ecc 	.word	0x08003ecc

080035c0 <memset>:
 80035c0:	4603      	mov	r3, r0
 80035c2:	4402      	add	r2, r0
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d100      	bne.n	80035ca <memset+0xa>
 80035c8:	4770      	bx	lr
 80035ca:	f803 1b01 	strb.w	r1, [r3], #1
 80035ce:	e7f9      	b.n	80035c4 <memset+0x4>

080035d0 <siprintf>:
 80035d0:	b40e      	push	{r1, r2, r3}
 80035d2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80035d6:	b500      	push	{lr}
 80035d8:	b09c      	sub	sp, #112	; 0x70
 80035da:	ab1d      	add	r3, sp, #116	; 0x74
 80035dc:	9002      	str	r0, [sp, #8]
 80035de:	9006      	str	r0, [sp, #24]
 80035e0:	9107      	str	r1, [sp, #28]
 80035e2:	9104      	str	r1, [sp, #16]
 80035e4:	4808      	ldr	r0, [pc, #32]	; (8003608 <siprintf+0x38>)
 80035e6:	4909      	ldr	r1, [pc, #36]	; (800360c <siprintf+0x3c>)
 80035e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80035ec:	9105      	str	r1, [sp, #20]
 80035ee:	6800      	ldr	r0, [r0, #0]
 80035f0:	a902      	add	r1, sp, #8
 80035f2:	9301      	str	r3, [sp, #4]
 80035f4:	f000 f868 	bl	80036c8 <_svfiprintf_r>
 80035f8:	2200      	movs	r2, #0
 80035fa:	9b02      	ldr	r3, [sp, #8]
 80035fc:	701a      	strb	r2, [r3, #0]
 80035fe:	b01c      	add	sp, #112	; 0x70
 8003600:	f85d eb04 	ldr.w	lr, [sp], #4
 8003604:	b003      	add	sp, #12
 8003606:	4770      	bx	lr
 8003608:	200000b4 	.word	0x200000b4
 800360c:	ffff0208 	.word	0xffff0208

08003610 <__ssputs_r>:
 8003610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003614:	688e      	ldr	r6, [r1, #8]
 8003616:	4682      	mov	sl, r0
 8003618:	429e      	cmp	r6, r3
 800361a:	460c      	mov	r4, r1
 800361c:	4690      	mov	r8, r2
 800361e:	461f      	mov	r7, r3
 8003620:	d838      	bhi.n	8003694 <__ssputs_r+0x84>
 8003622:	898a      	ldrh	r2, [r1, #12]
 8003624:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003628:	d032      	beq.n	8003690 <__ssputs_r+0x80>
 800362a:	6825      	ldr	r5, [r4, #0]
 800362c:	6909      	ldr	r1, [r1, #16]
 800362e:	3301      	adds	r3, #1
 8003630:	eba5 0901 	sub.w	r9, r5, r1
 8003634:	6965      	ldr	r5, [r4, #20]
 8003636:	444b      	add	r3, r9
 8003638:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800363c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003640:	106d      	asrs	r5, r5, #1
 8003642:	429d      	cmp	r5, r3
 8003644:	bf38      	it	cc
 8003646:	461d      	movcc	r5, r3
 8003648:	0553      	lsls	r3, r2, #21
 800364a:	d531      	bpl.n	80036b0 <__ssputs_r+0xa0>
 800364c:	4629      	mov	r1, r5
 800364e:	f000 fb53 	bl	8003cf8 <_malloc_r>
 8003652:	4606      	mov	r6, r0
 8003654:	b950      	cbnz	r0, 800366c <__ssputs_r+0x5c>
 8003656:	230c      	movs	r3, #12
 8003658:	f04f 30ff 	mov.w	r0, #4294967295
 800365c:	f8ca 3000 	str.w	r3, [sl]
 8003660:	89a3      	ldrh	r3, [r4, #12]
 8003662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003666:	81a3      	strh	r3, [r4, #12]
 8003668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800366c:	464a      	mov	r2, r9
 800366e:	6921      	ldr	r1, [r4, #16]
 8003670:	f000 face 	bl	8003c10 <memcpy>
 8003674:	89a3      	ldrh	r3, [r4, #12]
 8003676:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800367a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800367e:	81a3      	strh	r3, [r4, #12]
 8003680:	6126      	str	r6, [r4, #16]
 8003682:	444e      	add	r6, r9
 8003684:	6026      	str	r6, [r4, #0]
 8003686:	463e      	mov	r6, r7
 8003688:	6165      	str	r5, [r4, #20]
 800368a:	eba5 0509 	sub.w	r5, r5, r9
 800368e:	60a5      	str	r5, [r4, #8]
 8003690:	42be      	cmp	r6, r7
 8003692:	d900      	bls.n	8003696 <__ssputs_r+0x86>
 8003694:	463e      	mov	r6, r7
 8003696:	4632      	mov	r2, r6
 8003698:	4641      	mov	r1, r8
 800369a:	6820      	ldr	r0, [r4, #0]
 800369c:	f000 fac6 	bl	8003c2c <memmove>
 80036a0:	68a3      	ldr	r3, [r4, #8]
 80036a2:	6822      	ldr	r2, [r4, #0]
 80036a4:	1b9b      	subs	r3, r3, r6
 80036a6:	4432      	add	r2, r6
 80036a8:	2000      	movs	r0, #0
 80036aa:	60a3      	str	r3, [r4, #8]
 80036ac:	6022      	str	r2, [r4, #0]
 80036ae:	e7db      	b.n	8003668 <__ssputs_r+0x58>
 80036b0:	462a      	mov	r2, r5
 80036b2:	f000 fb7b 	bl	8003dac <_realloc_r>
 80036b6:	4606      	mov	r6, r0
 80036b8:	2800      	cmp	r0, #0
 80036ba:	d1e1      	bne.n	8003680 <__ssputs_r+0x70>
 80036bc:	4650      	mov	r0, sl
 80036be:	6921      	ldr	r1, [r4, #16]
 80036c0:	f000 face 	bl	8003c60 <_free_r>
 80036c4:	e7c7      	b.n	8003656 <__ssputs_r+0x46>
	...

080036c8 <_svfiprintf_r>:
 80036c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036cc:	4698      	mov	r8, r3
 80036ce:	898b      	ldrh	r3, [r1, #12]
 80036d0:	4607      	mov	r7, r0
 80036d2:	061b      	lsls	r3, r3, #24
 80036d4:	460d      	mov	r5, r1
 80036d6:	4614      	mov	r4, r2
 80036d8:	b09d      	sub	sp, #116	; 0x74
 80036da:	d50e      	bpl.n	80036fa <_svfiprintf_r+0x32>
 80036dc:	690b      	ldr	r3, [r1, #16]
 80036de:	b963      	cbnz	r3, 80036fa <_svfiprintf_r+0x32>
 80036e0:	2140      	movs	r1, #64	; 0x40
 80036e2:	f000 fb09 	bl	8003cf8 <_malloc_r>
 80036e6:	6028      	str	r0, [r5, #0]
 80036e8:	6128      	str	r0, [r5, #16]
 80036ea:	b920      	cbnz	r0, 80036f6 <_svfiprintf_r+0x2e>
 80036ec:	230c      	movs	r3, #12
 80036ee:	603b      	str	r3, [r7, #0]
 80036f0:	f04f 30ff 	mov.w	r0, #4294967295
 80036f4:	e0d1      	b.n	800389a <_svfiprintf_r+0x1d2>
 80036f6:	2340      	movs	r3, #64	; 0x40
 80036f8:	616b      	str	r3, [r5, #20]
 80036fa:	2300      	movs	r3, #0
 80036fc:	9309      	str	r3, [sp, #36]	; 0x24
 80036fe:	2320      	movs	r3, #32
 8003700:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003704:	2330      	movs	r3, #48	; 0x30
 8003706:	f04f 0901 	mov.w	r9, #1
 800370a:	f8cd 800c 	str.w	r8, [sp, #12]
 800370e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80038b4 <_svfiprintf_r+0x1ec>
 8003712:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003716:	4623      	mov	r3, r4
 8003718:	469a      	mov	sl, r3
 800371a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800371e:	b10a      	cbz	r2, 8003724 <_svfiprintf_r+0x5c>
 8003720:	2a25      	cmp	r2, #37	; 0x25
 8003722:	d1f9      	bne.n	8003718 <_svfiprintf_r+0x50>
 8003724:	ebba 0b04 	subs.w	fp, sl, r4
 8003728:	d00b      	beq.n	8003742 <_svfiprintf_r+0x7a>
 800372a:	465b      	mov	r3, fp
 800372c:	4622      	mov	r2, r4
 800372e:	4629      	mov	r1, r5
 8003730:	4638      	mov	r0, r7
 8003732:	f7ff ff6d 	bl	8003610 <__ssputs_r>
 8003736:	3001      	adds	r0, #1
 8003738:	f000 80aa 	beq.w	8003890 <_svfiprintf_r+0x1c8>
 800373c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800373e:	445a      	add	r2, fp
 8003740:	9209      	str	r2, [sp, #36]	; 0x24
 8003742:	f89a 3000 	ldrb.w	r3, [sl]
 8003746:	2b00      	cmp	r3, #0
 8003748:	f000 80a2 	beq.w	8003890 <_svfiprintf_r+0x1c8>
 800374c:	2300      	movs	r3, #0
 800374e:	f04f 32ff 	mov.w	r2, #4294967295
 8003752:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003756:	f10a 0a01 	add.w	sl, sl, #1
 800375a:	9304      	str	r3, [sp, #16]
 800375c:	9307      	str	r3, [sp, #28]
 800375e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003762:	931a      	str	r3, [sp, #104]	; 0x68
 8003764:	4654      	mov	r4, sl
 8003766:	2205      	movs	r2, #5
 8003768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800376c:	4851      	ldr	r0, [pc, #324]	; (80038b4 <_svfiprintf_r+0x1ec>)
 800376e:	f000 fa41 	bl	8003bf4 <memchr>
 8003772:	9a04      	ldr	r2, [sp, #16]
 8003774:	b9d8      	cbnz	r0, 80037ae <_svfiprintf_r+0xe6>
 8003776:	06d0      	lsls	r0, r2, #27
 8003778:	bf44      	itt	mi
 800377a:	2320      	movmi	r3, #32
 800377c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003780:	0711      	lsls	r1, r2, #28
 8003782:	bf44      	itt	mi
 8003784:	232b      	movmi	r3, #43	; 0x2b
 8003786:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800378a:	f89a 3000 	ldrb.w	r3, [sl]
 800378e:	2b2a      	cmp	r3, #42	; 0x2a
 8003790:	d015      	beq.n	80037be <_svfiprintf_r+0xf6>
 8003792:	4654      	mov	r4, sl
 8003794:	2000      	movs	r0, #0
 8003796:	f04f 0c0a 	mov.w	ip, #10
 800379a:	9a07      	ldr	r2, [sp, #28]
 800379c:	4621      	mov	r1, r4
 800379e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80037a2:	3b30      	subs	r3, #48	; 0x30
 80037a4:	2b09      	cmp	r3, #9
 80037a6:	d94e      	bls.n	8003846 <_svfiprintf_r+0x17e>
 80037a8:	b1b0      	cbz	r0, 80037d8 <_svfiprintf_r+0x110>
 80037aa:	9207      	str	r2, [sp, #28]
 80037ac:	e014      	b.n	80037d8 <_svfiprintf_r+0x110>
 80037ae:	eba0 0308 	sub.w	r3, r0, r8
 80037b2:	fa09 f303 	lsl.w	r3, r9, r3
 80037b6:	4313      	orrs	r3, r2
 80037b8:	46a2      	mov	sl, r4
 80037ba:	9304      	str	r3, [sp, #16]
 80037bc:	e7d2      	b.n	8003764 <_svfiprintf_r+0x9c>
 80037be:	9b03      	ldr	r3, [sp, #12]
 80037c0:	1d19      	adds	r1, r3, #4
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	9103      	str	r1, [sp, #12]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	bfbb      	ittet	lt
 80037ca:	425b      	neglt	r3, r3
 80037cc:	f042 0202 	orrlt.w	r2, r2, #2
 80037d0:	9307      	strge	r3, [sp, #28]
 80037d2:	9307      	strlt	r3, [sp, #28]
 80037d4:	bfb8      	it	lt
 80037d6:	9204      	strlt	r2, [sp, #16]
 80037d8:	7823      	ldrb	r3, [r4, #0]
 80037da:	2b2e      	cmp	r3, #46	; 0x2e
 80037dc:	d10c      	bne.n	80037f8 <_svfiprintf_r+0x130>
 80037de:	7863      	ldrb	r3, [r4, #1]
 80037e0:	2b2a      	cmp	r3, #42	; 0x2a
 80037e2:	d135      	bne.n	8003850 <_svfiprintf_r+0x188>
 80037e4:	9b03      	ldr	r3, [sp, #12]
 80037e6:	3402      	adds	r4, #2
 80037e8:	1d1a      	adds	r2, r3, #4
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	9203      	str	r2, [sp, #12]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	bfb8      	it	lt
 80037f2:	f04f 33ff 	movlt.w	r3, #4294967295
 80037f6:	9305      	str	r3, [sp, #20]
 80037f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80038c4 <_svfiprintf_r+0x1fc>
 80037fc:	2203      	movs	r2, #3
 80037fe:	4650      	mov	r0, sl
 8003800:	7821      	ldrb	r1, [r4, #0]
 8003802:	f000 f9f7 	bl	8003bf4 <memchr>
 8003806:	b140      	cbz	r0, 800381a <_svfiprintf_r+0x152>
 8003808:	2340      	movs	r3, #64	; 0x40
 800380a:	eba0 000a 	sub.w	r0, r0, sl
 800380e:	fa03 f000 	lsl.w	r0, r3, r0
 8003812:	9b04      	ldr	r3, [sp, #16]
 8003814:	3401      	adds	r4, #1
 8003816:	4303      	orrs	r3, r0
 8003818:	9304      	str	r3, [sp, #16]
 800381a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800381e:	2206      	movs	r2, #6
 8003820:	4825      	ldr	r0, [pc, #148]	; (80038b8 <_svfiprintf_r+0x1f0>)
 8003822:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003826:	f000 f9e5 	bl	8003bf4 <memchr>
 800382a:	2800      	cmp	r0, #0
 800382c:	d038      	beq.n	80038a0 <_svfiprintf_r+0x1d8>
 800382e:	4b23      	ldr	r3, [pc, #140]	; (80038bc <_svfiprintf_r+0x1f4>)
 8003830:	bb1b      	cbnz	r3, 800387a <_svfiprintf_r+0x1b2>
 8003832:	9b03      	ldr	r3, [sp, #12]
 8003834:	3307      	adds	r3, #7
 8003836:	f023 0307 	bic.w	r3, r3, #7
 800383a:	3308      	adds	r3, #8
 800383c:	9303      	str	r3, [sp, #12]
 800383e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003840:	4433      	add	r3, r6
 8003842:	9309      	str	r3, [sp, #36]	; 0x24
 8003844:	e767      	b.n	8003716 <_svfiprintf_r+0x4e>
 8003846:	460c      	mov	r4, r1
 8003848:	2001      	movs	r0, #1
 800384a:	fb0c 3202 	mla	r2, ip, r2, r3
 800384e:	e7a5      	b.n	800379c <_svfiprintf_r+0xd4>
 8003850:	2300      	movs	r3, #0
 8003852:	f04f 0c0a 	mov.w	ip, #10
 8003856:	4619      	mov	r1, r3
 8003858:	3401      	adds	r4, #1
 800385a:	9305      	str	r3, [sp, #20]
 800385c:	4620      	mov	r0, r4
 800385e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003862:	3a30      	subs	r2, #48	; 0x30
 8003864:	2a09      	cmp	r2, #9
 8003866:	d903      	bls.n	8003870 <_svfiprintf_r+0x1a8>
 8003868:	2b00      	cmp	r3, #0
 800386a:	d0c5      	beq.n	80037f8 <_svfiprintf_r+0x130>
 800386c:	9105      	str	r1, [sp, #20]
 800386e:	e7c3      	b.n	80037f8 <_svfiprintf_r+0x130>
 8003870:	4604      	mov	r4, r0
 8003872:	2301      	movs	r3, #1
 8003874:	fb0c 2101 	mla	r1, ip, r1, r2
 8003878:	e7f0      	b.n	800385c <_svfiprintf_r+0x194>
 800387a:	ab03      	add	r3, sp, #12
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	462a      	mov	r2, r5
 8003880:	4638      	mov	r0, r7
 8003882:	4b0f      	ldr	r3, [pc, #60]	; (80038c0 <_svfiprintf_r+0x1f8>)
 8003884:	a904      	add	r1, sp, #16
 8003886:	f3af 8000 	nop.w
 800388a:	1c42      	adds	r2, r0, #1
 800388c:	4606      	mov	r6, r0
 800388e:	d1d6      	bne.n	800383e <_svfiprintf_r+0x176>
 8003890:	89ab      	ldrh	r3, [r5, #12]
 8003892:	065b      	lsls	r3, r3, #25
 8003894:	f53f af2c 	bmi.w	80036f0 <_svfiprintf_r+0x28>
 8003898:	9809      	ldr	r0, [sp, #36]	; 0x24
 800389a:	b01d      	add	sp, #116	; 0x74
 800389c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038a0:	ab03      	add	r3, sp, #12
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	462a      	mov	r2, r5
 80038a6:	4638      	mov	r0, r7
 80038a8:	4b05      	ldr	r3, [pc, #20]	; (80038c0 <_svfiprintf_r+0x1f8>)
 80038aa:	a904      	add	r1, sp, #16
 80038ac:	f000 f87c 	bl	80039a8 <_printf_i>
 80038b0:	e7eb      	b.n	800388a <_svfiprintf_r+0x1c2>
 80038b2:	bf00      	nop
 80038b4:	08003e94 	.word	0x08003e94
 80038b8:	08003e9e 	.word	0x08003e9e
 80038bc:	00000000 	.word	0x00000000
 80038c0:	08003611 	.word	0x08003611
 80038c4:	08003e9a 	.word	0x08003e9a

080038c8 <_printf_common>:
 80038c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038cc:	4616      	mov	r6, r2
 80038ce:	4699      	mov	r9, r3
 80038d0:	688a      	ldr	r2, [r1, #8]
 80038d2:	690b      	ldr	r3, [r1, #16]
 80038d4:	4607      	mov	r7, r0
 80038d6:	4293      	cmp	r3, r2
 80038d8:	bfb8      	it	lt
 80038da:	4613      	movlt	r3, r2
 80038dc:	6033      	str	r3, [r6, #0]
 80038de:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80038e2:	460c      	mov	r4, r1
 80038e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80038e8:	b10a      	cbz	r2, 80038ee <_printf_common+0x26>
 80038ea:	3301      	adds	r3, #1
 80038ec:	6033      	str	r3, [r6, #0]
 80038ee:	6823      	ldr	r3, [r4, #0]
 80038f0:	0699      	lsls	r1, r3, #26
 80038f2:	bf42      	ittt	mi
 80038f4:	6833      	ldrmi	r3, [r6, #0]
 80038f6:	3302      	addmi	r3, #2
 80038f8:	6033      	strmi	r3, [r6, #0]
 80038fa:	6825      	ldr	r5, [r4, #0]
 80038fc:	f015 0506 	ands.w	r5, r5, #6
 8003900:	d106      	bne.n	8003910 <_printf_common+0x48>
 8003902:	f104 0a19 	add.w	sl, r4, #25
 8003906:	68e3      	ldr	r3, [r4, #12]
 8003908:	6832      	ldr	r2, [r6, #0]
 800390a:	1a9b      	subs	r3, r3, r2
 800390c:	42ab      	cmp	r3, r5
 800390e:	dc28      	bgt.n	8003962 <_printf_common+0x9a>
 8003910:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003914:	1e13      	subs	r3, r2, #0
 8003916:	6822      	ldr	r2, [r4, #0]
 8003918:	bf18      	it	ne
 800391a:	2301      	movne	r3, #1
 800391c:	0692      	lsls	r2, r2, #26
 800391e:	d42d      	bmi.n	800397c <_printf_common+0xb4>
 8003920:	4649      	mov	r1, r9
 8003922:	4638      	mov	r0, r7
 8003924:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003928:	47c0      	blx	r8
 800392a:	3001      	adds	r0, #1
 800392c:	d020      	beq.n	8003970 <_printf_common+0xa8>
 800392e:	6823      	ldr	r3, [r4, #0]
 8003930:	68e5      	ldr	r5, [r4, #12]
 8003932:	f003 0306 	and.w	r3, r3, #6
 8003936:	2b04      	cmp	r3, #4
 8003938:	bf18      	it	ne
 800393a:	2500      	movne	r5, #0
 800393c:	6832      	ldr	r2, [r6, #0]
 800393e:	f04f 0600 	mov.w	r6, #0
 8003942:	68a3      	ldr	r3, [r4, #8]
 8003944:	bf08      	it	eq
 8003946:	1aad      	subeq	r5, r5, r2
 8003948:	6922      	ldr	r2, [r4, #16]
 800394a:	bf08      	it	eq
 800394c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003950:	4293      	cmp	r3, r2
 8003952:	bfc4      	itt	gt
 8003954:	1a9b      	subgt	r3, r3, r2
 8003956:	18ed      	addgt	r5, r5, r3
 8003958:	341a      	adds	r4, #26
 800395a:	42b5      	cmp	r5, r6
 800395c:	d11a      	bne.n	8003994 <_printf_common+0xcc>
 800395e:	2000      	movs	r0, #0
 8003960:	e008      	b.n	8003974 <_printf_common+0xac>
 8003962:	2301      	movs	r3, #1
 8003964:	4652      	mov	r2, sl
 8003966:	4649      	mov	r1, r9
 8003968:	4638      	mov	r0, r7
 800396a:	47c0      	blx	r8
 800396c:	3001      	adds	r0, #1
 800396e:	d103      	bne.n	8003978 <_printf_common+0xb0>
 8003970:	f04f 30ff 	mov.w	r0, #4294967295
 8003974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003978:	3501      	adds	r5, #1
 800397a:	e7c4      	b.n	8003906 <_printf_common+0x3e>
 800397c:	2030      	movs	r0, #48	; 0x30
 800397e:	18e1      	adds	r1, r4, r3
 8003980:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003984:	1c5a      	adds	r2, r3, #1
 8003986:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800398a:	4422      	add	r2, r4
 800398c:	3302      	adds	r3, #2
 800398e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003992:	e7c5      	b.n	8003920 <_printf_common+0x58>
 8003994:	2301      	movs	r3, #1
 8003996:	4622      	mov	r2, r4
 8003998:	4649      	mov	r1, r9
 800399a:	4638      	mov	r0, r7
 800399c:	47c0      	blx	r8
 800399e:	3001      	adds	r0, #1
 80039a0:	d0e6      	beq.n	8003970 <_printf_common+0xa8>
 80039a2:	3601      	adds	r6, #1
 80039a4:	e7d9      	b.n	800395a <_printf_common+0x92>
	...

080039a8 <_printf_i>:
 80039a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039ac:	460c      	mov	r4, r1
 80039ae:	7e27      	ldrb	r7, [r4, #24]
 80039b0:	4691      	mov	r9, r2
 80039b2:	2f78      	cmp	r7, #120	; 0x78
 80039b4:	4680      	mov	r8, r0
 80039b6:	469a      	mov	sl, r3
 80039b8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80039ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80039be:	d807      	bhi.n	80039d0 <_printf_i+0x28>
 80039c0:	2f62      	cmp	r7, #98	; 0x62
 80039c2:	d80a      	bhi.n	80039da <_printf_i+0x32>
 80039c4:	2f00      	cmp	r7, #0
 80039c6:	f000 80d9 	beq.w	8003b7c <_printf_i+0x1d4>
 80039ca:	2f58      	cmp	r7, #88	; 0x58
 80039cc:	f000 80a4 	beq.w	8003b18 <_printf_i+0x170>
 80039d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80039d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80039d8:	e03a      	b.n	8003a50 <_printf_i+0xa8>
 80039da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80039de:	2b15      	cmp	r3, #21
 80039e0:	d8f6      	bhi.n	80039d0 <_printf_i+0x28>
 80039e2:	a001      	add	r0, pc, #4	; (adr r0, 80039e8 <_printf_i+0x40>)
 80039e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80039e8:	08003a41 	.word	0x08003a41
 80039ec:	08003a55 	.word	0x08003a55
 80039f0:	080039d1 	.word	0x080039d1
 80039f4:	080039d1 	.word	0x080039d1
 80039f8:	080039d1 	.word	0x080039d1
 80039fc:	080039d1 	.word	0x080039d1
 8003a00:	08003a55 	.word	0x08003a55
 8003a04:	080039d1 	.word	0x080039d1
 8003a08:	080039d1 	.word	0x080039d1
 8003a0c:	080039d1 	.word	0x080039d1
 8003a10:	080039d1 	.word	0x080039d1
 8003a14:	08003b63 	.word	0x08003b63
 8003a18:	08003a85 	.word	0x08003a85
 8003a1c:	08003b45 	.word	0x08003b45
 8003a20:	080039d1 	.word	0x080039d1
 8003a24:	080039d1 	.word	0x080039d1
 8003a28:	08003b85 	.word	0x08003b85
 8003a2c:	080039d1 	.word	0x080039d1
 8003a30:	08003a85 	.word	0x08003a85
 8003a34:	080039d1 	.word	0x080039d1
 8003a38:	080039d1 	.word	0x080039d1
 8003a3c:	08003b4d 	.word	0x08003b4d
 8003a40:	680b      	ldr	r3, [r1, #0]
 8003a42:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003a46:	1d1a      	adds	r2, r3, #4
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	600a      	str	r2, [r1, #0]
 8003a4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a50:	2301      	movs	r3, #1
 8003a52:	e0a4      	b.n	8003b9e <_printf_i+0x1f6>
 8003a54:	6825      	ldr	r5, [r4, #0]
 8003a56:	6808      	ldr	r0, [r1, #0]
 8003a58:	062e      	lsls	r6, r5, #24
 8003a5a:	f100 0304 	add.w	r3, r0, #4
 8003a5e:	d50a      	bpl.n	8003a76 <_printf_i+0xce>
 8003a60:	6805      	ldr	r5, [r0, #0]
 8003a62:	600b      	str	r3, [r1, #0]
 8003a64:	2d00      	cmp	r5, #0
 8003a66:	da03      	bge.n	8003a70 <_printf_i+0xc8>
 8003a68:	232d      	movs	r3, #45	; 0x2d
 8003a6a:	426d      	negs	r5, r5
 8003a6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a70:	230a      	movs	r3, #10
 8003a72:	485e      	ldr	r0, [pc, #376]	; (8003bec <_printf_i+0x244>)
 8003a74:	e019      	b.n	8003aaa <_printf_i+0x102>
 8003a76:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003a7a:	6805      	ldr	r5, [r0, #0]
 8003a7c:	600b      	str	r3, [r1, #0]
 8003a7e:	bf18      	it	ne
 8003a80:	b22d      	sxthne	r5, r5
 8003a82:	e7ef      	b.n	8003a64 <_printf_i+0xbc>
 8003a84:	680b      	ldr	r3, [r1, #0]
 8003a86:	6825      	ldr	r5, [r4, #0]
 8003a88:	1d18      	adds	r0, r3, #4
 8003a8a:	6008      	str	r0, [r1, #0]
 8003a8c:	0628      	lsls	r0, r5, #24
 8003a8e:	d501      	bpl.n	8003a94 <_printf_i+0xec>
 8003a90:	681d      	ldr	r5, [r3, #0]
 8003a92:	e002      	b.n	8003a9a <_printf_i+0xf2>
 8003a94:	0669      	lsls	r1, r5, #25
 8003a96:	d5fb      	bpl.n	8003a90 <_printf_i+0xe8>
 8003a98:	881d      	ldrh	r5, [r3, #0]
 8003a9a:	2f6f      	cmp	r7, #111	; 0x6f
 8003a9c:	bf0c      	ite	eq
 8003a9e:	2308      	moveq	r3, #8
 8003aa0:	230a      	movne	r3, #10
 8003aa2:	4852      	ldr	r0, [pc, #328]	; (8003bec <_printf_i+0x244>)
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003aaa:	6866      	ldr	r6, [r4, #4]
 8003aac:	2e00      	cmp	r6, #0
 8003aae:	bfa8      	it	ge
 8003ab0:	6821      	ldrge	r1, [r4, #0]
 8003ab2:	60a6      	str	r6, [r4, #8]
 8003ab4:	bfa4      	itt	ge
 8003ab6:	f021 0104 	bicge.w	r1, r1, #4
 8003aba:	6021      	strge	r1, [r4, #0]
 8003abc:	b90d      	cbnz	r5, 8003ac2 <_printf_i+0x11a>
 8003abe:	2e00      	cmp	r6, #0
 8003ac0:	d04d      	beq.n	8003b5e <_printf_i+0x1b6>
 8003ac2:	4616      	mov	r6, r2
 8003ac4:	fbb5 f1f3 	udiv	r1, r5, r3
 8003ac8:	fb03 5711 	mls	r7, r3, r1, r5
 8003acc:	5dc7      	ldrb	r7, [r0, r7]
 8003ace:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ad2:	462f      	mov	r7, r5
 8003ad4:	42bb      	cmp	r3, r7
 8003ad6:	460d      	mov	r5, r1
 8003ad8:	d9f4      	bls.n	8003ac4 <_printf_i+0x11c>
 8003ada:	2b08      	cmp	r3, #8
 8003adc:	d10b      	bne.n	8003af6 <_printf_i+0x14e>
 8003ade:	6823      	ldr	r3, [r4, #0]
 8003ae0:	07df      	lsls	r7, r3, #31
 8003ae2:	d508      	bpl.n	8003af6 <_printf_i+0x14e>
 8003ae4:	6923      	ldr	r3, [r4, #16]
 8003ae6:	6861      	ldr	r1, [r4, #4]
 8003ae8:	4299      	cmp	r1, r3
 8003aea:	bfde      	ittt	le
 8003aec:	2330      	movle	r3, #48	; 0x30
 8003aee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003af2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003af6:	1b92      	subs	r2, r2, r6
 8003af8:	6122      	str	r2, [r4, #16]
 8003afa:	464b      	mov	r3, r9
 8003afc:	4621      	mov	r1, r4
 8003afe:	4640      	mov	r0, r8
 8003b00:	f8cd a000 	str.w	sl, [sp]
 8003b04:	aa03      	add	r2, sp, #12
 8003b06:	f7ff fedf 	bl	80038c8 <_printf_common>
 8003b0a:	3001      	adds	r0, #1
 8003b0c:	d14c      	bne.n	8003ba8 <_printf_i+0x200>
 8003b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b12:	b004      	add	sp, #16
 8003b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b18:	4834      	ldr	r0, [pc, #208]	; (8003bec <_printf_i+0x244>)
 8003b1a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003b1e:	680e      	ldr	r6, [r1, #0]
 8003b20:	6823      	ldr	r3, [r4, #0]
 8003b22:	f856 5b04 	ldr.w	r5, [r6], #4
 8003b26:	061f      	lsls	r7, r3, #24
 8003b28:	600e      	str	r6, [r1, #0]
 8003b2a:	d514      	bpl.n	8003b56 <_printf_i+0x1ae>
 8003b2c:	07d9      	lsls	r1, r3, #31
 8003b2e:	bf44      	itt	mi
 8003b30:	f043 0320 	orrmi.w	r3, r3, #32
 8003b34:	6023      	strmi	r3, [r4, #0]
 8003b36:	b91d      	cbnz	r5, 8003b40 <_printf_i+0x198>
 8003b38:	6823      	ldr	r3, [r4, #0]
 8003b3a:	f023 0320 	bic.w	r3, r3, #32
 8003b3e:	6023      	str	r3, [r4, #0]
 8003b40:	2310      	movs	r3, #16
 8003b42:	e7af      	b.n	8003aa4 <_printf_i+0xfc>
 8003b44:	6823      	ldr	r3, [r4, #0]
 8003b46:	f043 0320 	orr.w	r3, r3, #32
 8003b4a:	6023      	str	r3, [r4, #0]
 8003b4c:	2378      	movs	r3, #120	; 0x78
 8003b4e:	4828      	ldr	r0, [pc, #160]	; (8003bf0 <_printf_i+0x248>)
 8003b50:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003b54:	e7e3      	b.n	8003b1e <_printf_i+0x176>
 8003b56:	065e      	lsls	r6, r3, #25
 8003b58:	bf48      	it	mi
 8003b5a:	b2ad      	uxthmi	r5, r5
 8003b5c:	e7e6      	b.n	8003b2c <_printf_i+0x184>
 8003b5e:	4616      	mov	r6, r2
 8003b60:	e7bb      	b.n	8003ada <_printf_i+0x132>
 8003b62:	680b      	ldr	r3, [r1, #0]
 8003b64:	6826      	ldr	r6, [r4, #0]
 8003b66:	1d1d      	adds	r5, r3, #4
 8003b68:	6960      	ldr	r0, [r4, #20]
 8003b6a:	600d      	str	r5, [r1, #0]
 8003b6c:	0635      	lsls	r5, r6, #24
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	d501      	bpl.n	8003b76 <_printf_i+0x1ce>
 8003b72:	6018      	str	r0, [r3, #0]
 8003b74:	e002      	b.n	8003b7c <_printf_i+0x1d4>
 8003b76:	0671      	lsls	r1, r6, #25
 8003b78:	d5fb      	bpl.n	8003b72 <_printf_i+0x1ca>
 8003b7a:	8018      	strh	r0, [r3, #0]
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	4616      	mov	r6, r2
 8003b80:	6123      	str	r3, [r4, #16]
 8003b82:	e7ba      	b.n	8003afa <_printf_i+0x152>
 8003b84:	680b      	ldr	r3, [r1, #0]
 8003b86:	1d1a      	adds	r2, r3, #4
 8003b88:	600a      	str	r2, [r1, #0]
 8003b8a:	681e      	ldr	r6, [r3, #0]
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	4630      	mov	r0, r6
 8003b90:	6862      	ldr	r2, [r4, #4]
 8003b92:	f000 f82f 	bl	8003bf4 <memchr>
 8003b96:	b108      	cbz	r0, 8003b9c <_printf_i+0x1f4>
 8003b98:	1b80      	subs	r0, r0, r6
 8003b9a:	6060      	str	r0, [r4, #4]
 8003b9c:	6863      	ldr	r3, [r4, #4]
 8003b9e:	6123      	str	r3, [r4, #16]
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ba6:	e7a8      	b.n	8003afa <_printf_i+0x152>
 8003ba8:	4632      	mov	r2, r6
 8003baa:	4649      	mov	r1, r9
 8003bac:	4640      	mov	r0, r8
 8003bae:	6923      	ldr	r3, [r4, #16]
 8003bb0:	47d0      	blx	sl
 8003bb2:	3001      	adds	r0, #1
 8003bb4:	d0ab      	beq.n	8003b0e <_printf_i+0x166>
 8003bb6:	6823      	ldr	r3, [r4, #0]
 8003bb8:	079b      	lsls	r3, r3, #30
 8003bba:	d413      	bmi.n	8003be4 <_printf_i+0x23c>
 8003bbc:	68e0      	ldr	r0, [r4, #12]
 8003bbe:	9b03      	ldr	r3, [sp, #12]
 8003bc0:	4298      	cmp	r0, r3
 8003bc2:	bfb8      	it	lt
 8003bc4:	4618      	movlt	r0, r3
 8003bc6:	e7a4      	b.n	8003b12 <_printf_i+0x16a>
 8003bc8:	2301      	movs	r3, #1
 8003bca:	4632      	mov	r2, r6
 8003bcc:	4649      	mov	r1, r9
 8003bce:	4640      	mov	r0, r8
 8003bd0:	47d0      	blx	sl
 8003bd2:	3001      	adds	r0, #1
 8003bd4:	d09b      	beq.n	8003b0e <_printf_i+0x166>
 8003bd6:	3501      	adds	r5, #1
 8003bd8:	68e3      	ldr	r3, [r4, #12]
 8003bda:	9903      	ldr	r1, [sp, #12]
 8003bdc:	1a5b      	subs	r3, r3, r1
 8003bde:	42ab      	cmp	r3, r5
 8003be0:	dcf2      	bgt.n	8003bc8 <_printf_i+0x220>
 8003be2:	e7eb      	b.n	8003bbc <_printf_i+0x214>
 8003be4:	2500      	movs	r5, #0
 8003be6:	f104 0619 	add.w	r6, r4, #25
 8003bea:	e7f5      	b.n	8003bd8 <_printf_i+0x230>
 8003bec:	08003ea5 	.word	0x08003ea5
 8003bf0:	08003eb6 	.word	0x08003eb6

08003bf4 <memchr>:
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	b510      	push	{r4, lr}
 8003bf8:	b2c9      	uxtb	r1, r1
 8003bfa:	4402      	add	r2, r0
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	4618      	mov	r0, r3
 8003c00:	d101      	bne.n	8003c06 <memchr+0x12>
 8003c02:	2000      	movs	r0, #0
 8003c04:	e003      	b.n	8003c0e <memchr+0x1a>
 8003c06:	7804      	ldrb	r4, [r0, #0]
 8003c08:	3301      	adds	r3, #1
 8003c0a:	428c      	cmp	r4, r1
 8003c0c:	d1f6      	bne.n	8003bfc <memchr+0x8>
 8003c0e:	bd10      	pop	{r4, pc}

08003c10 <memcpy>:
 8003c10:	440a      	add	r2, r1
 8003c12:	4291      	cmp	r1, r2
 8003c14:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c18:	d100      	bne.n	8003c1c <memcpy+0xc>
 8003c1a:	4770      	bx	lr
 8003c1c:	b510      	push	{r4, lr}
 8003c1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c22:	4291      	cmp	r1, r2
 8003c24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c28:	d1f9      	bne.n	8003c1e <memcpy+0xe>
 8003c2a:	bd10      	pop	{r4, pc}

08003c2c <memmove>:
 8003c2c:	4288      	cmp	r0, r1
 8003c2e:	b510      	push	{r4, lr}
 8003c30:	eb01 0402 	add.w	r4, r1, r2
 8003c34:	d902      	bls.n	8003c3c <memmove+0x10>
 8003c36:	4284      	cmp	r4, r0
 8003c38:	4623      	mov	r3, r4
 8003c3a:	d807      	bhi.n	8003c4c <memmove+0x20>
 8003c3c:	1e43      	subs	r3, r0, #1
 8003c3e:	42a1      	cmp	r1, r4
 8003c40:	d008      	beq.n	8003c54 <memmove+0x28>
 8003c42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003c46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003c4a:	e7f8      	b.n	8003c3e <memmove+0x12>
 8003c4c:	4601      	mov	r1, r0
 8003c4e:	4402      	add	r2, r0
 8003c50:	428a      	cmp	r2, r1
 8003c52:	d100      	bne.n	8003c56 <memmove+0x2a>
 8003c54:	bd10      	pop	{r4, pc}
 8003c56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003c5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003c5e:	e7f7      	b.n	8003c50 <memmove+0x24>

08003c60 <_free_r>:
 8003c60:	b538      	push	{r3, r4, r5, lr}
 8003c62:	4605      	mov	r5, r0
 8003c64:	2900      	cmp	r1, #0
 8003c66:	d043      	beq.n	8003cf0 <_free_r+0x90>
 8003c68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c6c:	1f0c      	subs	r4, r1, #4
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	bfb8      	it	lt
 8003c72:	18e4      	addlt	r4, r4, r3
 8003c74:	f000 f8d0 	bl	8003e18 <__malloc_lock>
 8003c78:	4a1e      	ldr	r2, [pc, #120]	; (8003cf4 <_free_r+0x94>)
 8003c7a:	6813      	ldr	r3, [r2, #0]
 8003c7c:	4610      	mov	r0, r2
 8003c7e:	b933      	cbnz	r3, 8003c8e <_free_r+0x2e>
 8003c80:	6063      	str	r3, [r4, #4]
 8003c82:	6014      	str	r4, [r2, #0]
 8003c84:	4628      	mov	r0, r5
 8003c86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c8a:	f000 b8cb 	b.w	8003e24 <__malloc_unlock>
 8003c8e:	42a3      	cmp	r3, r4
 8003c90:	d90a      	bls.n	8003ca8 <_free_r+0x48>
 8003c92:	6821      	ldr	r1, [r4, #0]
 8003c94:	1862      	adds	r2, r4, r1
 8003c96:	4293      	cmp	r3, r2
 8003c98:	bf01      	itttt	eq
 8003c9a:	681a      	ldreq	r2, [r3, #0]
 8003c9c:	685b      	ldreq	r3, [r3, #4]
 8003c9e:	1852      	addeq	r2, r2, r1
 8003ca0:	6022      	streq	r2, [r4, #0]
 8003ca2:	6063      	str	r3, [r4, #4]
 8003ca4:	6004      	str	r4, [r0, #0]
 8003ca6:	e7ed      	b.n	8003c84 <_free_r+0x24>
 8003ca8:	461a      	mov	r2, r3
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	b10b      	cbz	r3, 8003cb2 <_free_r+0x52>
 8003cae:	42a3      	cmp	r3, r4
 8003cb0:	d9fa      	bls.n	8003ca8 <_free_r+0x48>
 8003cb2:	6811      	ldr	r1, [r2, #0]
 8003cb4:	1850      	adds	r0, r2, r1
 8003cb6:	42a0      	cmp	r0, r4
 8003cb8:	d10b      	bne.n	8003cd2 <_free_r+0x72>
 8003cba:	6820      	ldr	r0, [r4, #0]
 8003cbc:	4401      	add	r1, r0
 8003cbe:	1850      	adds	r0, r2, r1
 8003cc0:	4283      	cmp	r3, r0
 8003cc2:	6011      	str	r1, [r2, #0]
 8003cc4:	d1de      	bne.n	8003c84 <_free_r+0x24>
 8003cc6:	6818      	ldr	r0, [r3, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	4401      	add	r1, r0
 8003ccc:	6011      	str	r1, [r2, #0]
 8003cce:	6053      	str	r3, [r2, #4]
 8003cd0:	e7d8      	b.n	8003c84 <_free_r+0x24>
 8003cd2:	d902      	bls.n	8003cda <_free_r+0x7a>
 8003cd4:	230c      	movs	r3, #12
 8003cd6:	602b      	str	r3, [r5, #0]
 8003cd8:	e7d4      	b.n	8003c84 <_free_r+0x24>
 8003cda:	6820      	ldr	r0, [r4, #0]
 8003cdc:	1821      	adds	r1, r4, r0
 8003cde:	428b      	cmp	r3, r1
 8003ce0:	bf01      	itttt	eq
 8003ce2:	6819      	ldreq	r1, [r3, #0]
 8003ce4:	685b      	ldreq	r3, [r3, #4]
 8003ce6:	1809      	addeq	r1, r1, r0
 8003ce8:	6021      	streq	r1, [r4, #0]
 8003cea:	6063      	str	r3, [r4, #4]
 8003cec:	6054      	str	r4, [r2, #4]
 8003cee:	e7c9      	b.n	8003c84 <_free_r+0x24>
 8003cf0:	bd38      	pop	{r3, r4, r5, pc}
 8003cf2:	bf00      	nop
 8003cf4:	20000188 	.word	0x20000188

08003cf8 <_malloc_r>:
 8003cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cfa:	1ccd      	adds	r5, r1, #3
 8003cfc:	f025 0503 	bic.w	r5, r5, #3
 8003d00:	3508      	adds	r5, #8
 8003d02:	2d0c      	cmp	r5, #12
 8003d04:	bf38      	it	cc
 8003d06:	250c      	movcc	r5, #12
 8003d08:	2d00      	cmp	r5, #0
 8003d0a:	4606      	mov	r6, r0
 8003d0c:	db01      	blt.n	8003d12 <_malloc_r+0x1a>
 8003d0e:	42a9      	cmp	r1, r5
 8003d10:	d903      	bls.n	8003d1a <_malloc_r+0x22>
 8003d12:	230c      	movs	r3, #12
 8003d14:	6033      	str	r3, [r6, #0]
 8003d16:	2000      	movs	r0, #0
 8003d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d1a:	f000 f87d 	bl	8003e18 <__malloc_lock>
 8003d1e:	4921      	ldr	r1, [pc, #132]	; (8003da4 <_malloc_r+0xac>)
 8003d20:	680a      	ldr	r2, [r1, #0]
 8003d22:	4614      	mov	r4, r2
 8003d24:	b99c      	cbnz	r4, 8003d4e <_malloc_r+0x56>
 8003d26:	4f20      	ldr	r7, [pc, #128]	; (8003da8 <_malloc_r+0xb0>)
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	b923      	cbnz	r3, 8003d36 <_malloc_r+0x3e>
 8003d2c:	4621      	mov	r1, r4
 8003d2e:	4630      	mov	r0, r6
 8003d30:	f000 f862 	bl	8003df8 <_sbrk_r>
 8003d34:	6038      	str	r0, [r7, #0]
 8003d36:	4629      	mov	r1, r5
 8003d38:	4630      	mov	r0, r6
 8003d3a:	f000 f85d 	bl	8003df8 <_sbrk_r>
 8003d3e:	1c43      	adds	r3, r0, #1
 8003d40:	d123      	bne.n	8003d8a <_malloc_r+0x92>
 8003d42:	230c      	movs	r3, #12
 8003d44:	4630      	mov	r0, r6
 8003d46:	6033      	str	r3, [r6, #0]
 8003d48:	f000 f86c 	bl	8003e24 <__malloc_unlock>
 8003d4c:	e7e3      	b.n	8003d16 <_malloc_r+0x1e>
 8003d4e:	6823      	ldr	r3, [r4, #0]
 8003d50:	1b5b      	subs	r3, r3, r5
 8003d52:	d417      	bmi.n	8003d84 <_malloc_r+0x8c>
 8003d54:	2b0b      	cmp	r3, #11
 8003d56:	d903      	bls.n	8003d60 <_malloc_r+0x68>
 8003d58:	6023      	str	r3, [r4, #0]
 8003d5a:	441c      	add	r4, r3
 8003d5c:	6025      	str	r5, [r4, #0]
 8003d5e:	e004      	b.n	8003d6a <_malloc_r+0x72>
 8003d60:	6863      	ldr	r3, [r4, #4]
 8003d62:	42a2      	cmp	r2, r4
 8003d64:	bf0c      	ite	eq
 8003d66:	600b      	streq	r3, [r1, #0]
 8003d68:	6053      	strne	r3, [r2, #4]
 8003d6a:	4630      	mov	r0, r6
 8003d6c:	f000 f85a 	bl	8003e24 <__malloc_unlock>
 8003d70:	f104 000b 	add.w	r0, r4, #11
 8003d74:	1d23      	adds	r3, r4, #4
 8003d76:	f020 0007 	bic.w	r0, r0, #7
 8003d7a:	1ac2      	subs	r2, r0, r3
 8003d7c:	d0cc      	beq.n	8003d18 <_malloc_r+0x20>
 8003d7e:	1a1b      	subs	r3, r3, r0
 8003d80:	50a3      	str	r3, [r4, r2]
 8003d82:	e7c9      	b.n	8003d18 <_malloc_r+0x20>
 8003d84:	4622      	mov	r2, r4
 8003d86:	6864      	ldr	r4, [r4, #4]
 8003d88:	e7cc      	b.n	8003d24 <_malloc_r+0x2c>
 8003d8a:	1cc4      	adds	r4, r0, #3
 8003d8c:	f024 0403 	bic.w	r4, r4, #3
 8003d90:	42a0      	cmp	r0, r4
 8003d92:	d0e3      	beq.n	8003d5c <_malloc_r+0x64>
 8003d94:	1a21      	subs	r1, r4, r0
 8003d96:	4630      	mov	r0, r6
 8003d98:	f000 f82e 	bl	8003df8 <_sbrk_r>
 8003d9c:	3001      	adds	r0, #1
 8003d9e:	d1dd      	bne.n	8003d5c <_malloc_r+0x64>
 8003da0:	e7cf      	b.n	8003d42 <_malloc_r+0x4a>
 8003da2:	bf00      	nop
 8003da4:	20000188 	.word	0x20000188
 8003da8:	2000018c 	.word	0x2000018c

08003dac <_realloc_r>:
 8003dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dae:	4607      	mov	r7, r0
 8003db0:	4614      	mov	r4, r2
 8003db2:	460e      	mov	r6, r1
 8003db4:	b921      	cbnz	r1, 8003dc0 <_realloc_r+0x14>
 8003db6:	4611      	mov	r1, r2
 8003db8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003dbc:	f7ff bf9c 	b.w	8003cf8 <_malloc_r>
 8003dc0:	b922      	cbnz	r2, 8003dcc <_realloc_r+0x20>
 8003dc2:	f7ff ff4d 	bl	8003c60 <_free_r>
 8003dc6:	4625      	mov	r5, r4
 8003dc8:	4628      	mov	r0, r5
 8003dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dcc:	f000 f830 	bl	8003e30 <_malloc_usable_size_r>
 8003dd0:	42a0      	cmp	r0, r4
 8003dd2:	d20f      	bcs.n	8003df4 <_realloc_r+0x48>
 8003dd4:	4621      	mov	r1, r4
 8003dd6:	4638      	mov	r0, r7
 8003dd8:	f7ff ff8e 	bl	8003cf8 <_malloc_r>
 8003ddc:	4605      	mov	r5, r0
 8003dde:	2800      	cmp	r0, #0
 8003de0:	d0f2      	beq.n	8003dc8 <_realloc_r+0x1c>
 8003de2:	4631      	mov	r1, r6
 8003de4:	4622      	mov	r2, r4
 8003de6:	f7ff ff13 	bl	8003c10 <memcpy>
 8003dea:	4631      	mov	r1, r6
 8003dec:	4638      	mov	r0, r7
 8003dee:	f7ff ff37 	bl	8003c60 <_free_r>
 8003df2:	e7e9      	b.n	8003dc8 <_realloc_r+0x1c>
 8003df4:	4635      	mov	r5, r6
 8003df6:	e7e7      	b.n	8003dc8 <_realloc_r+0x1c>

08003df8 <_sbrk_r>:
 8003df8:	b538      	push	{r3, r4, r5, lr}
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	4d05      	ldr	r5, [pc, #20]	; (8003e14 <_sbrk_r+0x1c>)
 8003dfe:	4604      	mov	r4, r0
 8003e00:	4608      	mov	r0, r1
 8003e02:	602b      	str	r3, [r5, #0]
 8003e04:	f7fd fb08 	bl	8001418 <_sbrk>
 8003e08:	1c43      	adds	r3, r0, #1
 8003e0a:	d102      	bne.n	8003e12 <_sbrk_r+0x1a>
 8003e0c:	682b      	ldr	r3, [r5, #0]
 8003e0e:	b103      	cbz	r3, 8003e12 <_sbrk_r+0x1a>
 8003e10:	6023      	str	r3, [r4, #0]
 8003e12:	bd38      	pop	{r3, r4, r5, pc}
 8003e14:	2000029c 	.word	0x2000029c

08003e18 <__malloc_lock>:
 8003e18:	4801      	ldr	r0, [pc, #4]	; (8003e20 <__malloc_lock+0x8>)
 8003e1a:	f000 b811 	b.w	8003e40 <__retarget_lock_acquire_recursive>
 8003e1e:	bf00      	nop
 8003e20:	200002a4 	.word	0x200002a4

08003e24 <__malloc_unlock>:
 8003e24:	4801      	ldr	r0, [pc, #4]	; (8003e2c <__malloc_unlock+0x8>)
 8003e26:	f000 b80c 	b.w	8003e42 <__retarget_lock_release_recursive>
 8003e2a:	bf00      	nop
 8003e2c:	200002a4 	.word	0x200002a4

08003e30 <_malloc_usable_size_r>:
 8003e30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e34:	1f18      	subs	r0, r3, #4
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	bfbc      	itt	lt
 8003e3a:	580b      	ldrlt	r3, [r1, r0]
 8003e3c:	18c0      	addlt	r0, r0, r3
 8003e3e:	4770      	bx	lr

08003e40 <__retarget_lock_acquire_recursive>:
 8003e40:	4770      	bx	lr

08003e42 <__retarget_lock_release_recursive>:
 8003e42:	4770      	bx	lr

08003e44 <_init>:
 8003e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e46:	bf00      	nop
 8003e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e4a:	bc08      	pop	{r3}
 8003e4c:	469e      	mov	lr, r3
 8003e4e:	4770      	bx	lr

08003e50 <_fini>:
 8003e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e52:	bf00      	nop
 8003e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e56:	bc08      	pop	{r3}
 8003e58:	469e      	mov	lr, r3
 8003e5a:	4770      	bx	lr
