<stg><name>cnn_Pipeline_1</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %arrayinit_curidx = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayinit_curidx"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i6 1, i6 %arrayinit_curidx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %arrayinit.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
arrayinit.body:0 %arrayinit_curidx_load = load i6 %arrayinit_curidx

]]></Node>
<StgValue><ssdm name="arrayinit_curidx_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="6">
<![CDATA[
arrayinit.body:3 %zext_ln69_2 = zext i6 %arrayinit_curidx_load

]]></Node>
<StgValue><ssdm name="zext_ln69_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayinit.body:4 %mul_ln69 = mul i13 %zext_ln69_2, i13 74

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayinit.body:5 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln69, i32 9, i32 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="10" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body:14 %urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body:16 %add_ln69 = add i6 %arrayinit_curidx_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.cur2_0.exit:0 %icmp_ln69 = icmp_eq  i6 %arrayinit_curidx_load, i6 33

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayinit.cur2_0.exit:1 %store_ln69 = store i6 %add_ln69, i6 %arrayinit_curidx

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayinit.cur2_0.exit:2 %br_ln69 = br i1 %icmp_ln69, void %arrayinit.body, void %arrayinit.body2.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="9" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body:14 %urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="8" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body:14 %urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="28" st_id="4" stage="7" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body:14 %urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="29" st_id="5" stage="6" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body:14 %urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="30" st_id="6" stage="5" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body:14 %urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="31" st_id="7" stage="4" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body:14 %urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="32" st_id="8" stage="3" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body:14 %urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="33" st_id="9" stage="2" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body:14 %urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="34" st_id="10" stage="1" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayinit.body:14 %urem_ln69 = urem i6 %arrayinit_curidx_load, i6 7

]]></Node>
<StgValue><ssdm name="urem_ln69"/></StgValue>
</operation>

<operation id="35" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3">
<![CDATA[
arrayinit.body:15 %trunc_ln69 = trunc i3 %urem_ln69

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="36" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
arrayinit.body:17 %switch_ln69 = switch i3 %trunc_ln69, void %arrayinit.cur2_0.case.6, i3 0, void %arrayinit.cur2_0.case.0, i3 1, void %arrayinit.cur2_0.case.1, i3 2, void %arrayinit.cur2_0.case.2, i3 3, void %arrayinit.cur2_0.case.3, i3 4, void %arrayinit.cur2_0.case.4, i3 5, void %arrayinit.cur2_0.case.5

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="37" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayinit.body:1 %specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="38" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayinit.body:2 %speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln69"/></StgValue>
</operation>

<operation id="39" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
arrayinit.body:6 %zext_ln69 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="40" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body:7 %pad_img0_addr = getelementptr i24 %pad_img0, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="pad_img0_addr"/></StgValue>
</operation>

<operation id="41" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body:8 %pad_img0_1_addr = getelementptr i24 %pad_img0_1, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="pad_img0_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body:9 %pad_img0_2_addr = getelementptr i24 %pad_img0_2, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="pad_img0_2_addr"/></StgValue>
</operation>

<operation id="43" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body:10 %pad_img0_3_addr = getelementptr i24 %pad_img0_3, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="pad_img0_3_addr"/></StgValue>
</operation>

<operation id="44" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body:11 %pad_img0_4_addr = getelementptr i24 %pad_img0_4, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="pad_img0_4_addr"/></StgValue>
</operation>

<operation id="45" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body:12 %pad_img0_5_addr = getelementptr i24 %pad_img0_5, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="pad_img0_5_addr"/></StgValue>
</operation>

<operation id="46" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body:13 %pad_img0_6_addr = getelementptr i24 %pad_img0_6, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="pad_img0_6_addr"/></StgValue>
</operation>

<operation id="47" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur2_0.case.5:0 %store_ln69 = store i24 0, i6 %pad_img0_5_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur2_0.case.5:1 %br_ln0 = br void %arrayinit.cur2_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur2_0.case.4:0 %store_ln69 = store i24 0, i6 %pad_img0_4_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur2_0.case.4:1 %br_ln0 = br void %arrayinit.cur2_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur2_0.case.3:0 %store_ln69 = store i24 0, i6 %pad_img0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur2_0.case.3:1 %br_ln0 = br void %arrayinit.cur2_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur2_0.case.2:0 %store_ln69 = store i24 0, i6 %pad_img0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur2_0.case.2:1 %br_ln0 = br void %arrayinit.cur2_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur2_0.case.1:0 %store_ln69 = store i24 0, i6 %pad_img0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur2_0.case.1:1 %br_ln0 = br void %arrayinit.cur2_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur2_0.case.0:0 %store_ln69 = store i24 0, i6 %pad_img0_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur2_0.case.0:1 %br_ln0 = br void %arrayinit.cur2_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="24" op_1_bw="6">
<![CDATA[
arrayinit.cur2_0.case.6:0 %store_ln69 = store i24 0, i6 %pad_img0_6_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln69" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln69" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayinit.cur2_0.case.6:1 %br_ln0 = br void %arrayinit.cur2_0.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
arrayinit.body2.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
