
CORE SHIELD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec18  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  0800ee18  0800ee18  0001ee18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef68  0800ef68  00020160  2**0
                  CONTENTS
  4 .ARM          00000008  0800ef68  0800ef68  0001ef68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef70  0800ef70  00020160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef70  0800ef70  0001ef70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ef74  0800ef74  0001ef74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000160  20000000  0800ef78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000066d0  20000160  0800f0d8  00020160  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006830  0800f0d8  00026830  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020160  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002018e  2**0
                  CONTENTS, READONLY
 13 .debug_info   00028078  00000000  00000000  000201d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000058d3  00000000  00000000  00048249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f78  00000000  00000000  0004db20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000184e  00000000  00000000  0004fa98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000776b  00000000  00000000  000512e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000281ea  00000000  00000000  00058a51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00113f91  00000000  00000000  00080c3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008980  00000000  00000000  00194bcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0019d54c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000160 	.word	0x20000160
 800021c:	00000000 	.word	0x00000000
 8000220:	0800ee00 	.word	0x0800ee00

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000164 	.word	0x20000164
 800023c:	0800ee00 	.word	0x0800ee00

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f0:	f000 fd93 	bl	800111a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f4:	f000 f8aa 	bl	800074c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f8:	f000 fa08 	bl	8000a0c <MX_GPIO_Init>
  MX_DMA_Init();
 80005fc:	f000 f9e8 	bl	80009d0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000600:	f000 f912 	bl	8000828 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000604:	f000 f97e 	bl	8000904 <MX_CAN1_Init>
  MX_UART4_Init();
 8000608:	f000 f9b2 	bl	8000970 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)LECTURES_ADC, ADC_BUF_LEN); //ADC with DMA initialization.
 800060c:	2203      	movs	r2, #3
 800060e:	4940      	ldr	r1, [pc, #256]	; (8000710 <main+0x124>)
 8000610:	4840      	ldr	r0, [pc, #256]	; (8000714 <main+0x128>)
 8000612:	f000 ff27 	bl	8001464 <HAL_ADC_Start_DMA>
  	  	  	  	  	  	  	  	  	  	  	  	  		//(&hadc1): The function uses the ADC 1
	  	  	  	  										//LECTURES_ADC: It saves all the read data in the buffer
  	  	  	  	  	  	  	  	  	  	  	  	  		//"ADC_BUF_LEN": Number of read channels by the ADC..
//Receiving filter configuration
  canfil.FilterBank = 0;								//This refers to which filter is being configured. On this case is the filter number 0
 8000616:	4b40      	ldr	r3, [pc, #256]	; (8000718 <main+0x12c>)
 8000618:	2200      	movs	r2, #0
 800061a:	615a      	str	r2, [r3, #20]
  canfil.FilterMode = CAN_FILTERMODE_IDMASK;			//FilterMode: How are we filtering the incoming messages. Only the messages that coincide with the mask and the filter are accepted
 800061c:	4b3e      	ldr	r3, [pc, #248]	; (8000718 <main+0x12c>)
 800061e:	2200      	movs	r2, #0
 8000620:	619a      	str	r2, [r3, #24]
  canfil.FilterFIFOAssignment = CAN_RX_FIFO0;			//Defines at which FIFO is this filter being configured to. In this case is the FIFO 0.
 8000622:	4b3d      	ldr	r3, [pc, #244]	; (8000718 <main+0x12c>)
 8000624:	2200      	movs	r2, #0
 8000626:	611a      	str	r2, [r3, #16]
  canfil.FilterIdHigh = 0x0000;							//MSB: Most Significant Bit. When it's in 0, accepts all the messages
 8000628:	4b3b      	ldr	r3, [pc, #236]	; (8000718 <main+0x12c>)
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
  canfil.FilterIdLow = 0x0000;							//LSB: Least Significant Bit. When it's in 0, accepts all the messages
 800062e:	4b3a      	ldr	r3, [pc, #232]	; (8000718 <main+0x12c>)
 8000630:	2200      	movs	r2, #0
 8000632:	605a      	str	r2, [r3, #4]
  canfil.FilterMaskIdHigh = 0x0000;						//Most Significant Bit of the mask. When it's in 0, accepts all the messages
 8000634:	4b38      	ldr	r3, [pc, #224]	; (8000718 <main+0x12c>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  canfil.FilterMaskIdLow = 0x0000;						//Least Significant Bit of the mask. When it's in 0, accepts all the messages
 800063a:	4b37      	ldr	r3, [pc, #220]	; (8000718 <main+0x12c>)
 800063c:	2200      	movs	r2, #0
 800063e:	60da      	str	r2, [r3, #12]
  canfil.FilterScale = CAN_FILTERSCALE_32BIT;			//Defines the Filter Scale. It will use the 32 bits of the mask and the identifier
 8000640:	4b35      	ldr	r3, [pc, #212]	; (8000718 <main+0x12c>)
 8000642:	2201      	movs	r2, #1
 8000644:	61da      	str	r2, [r3, #28]
  canfil.FilterActivation = ENABLE;						//This activates the filter as it is enable
 8000646:	4b34      	ldr	r3, [pc, #208]	; (8000718 <main+0x12c>)
 8000648:	2201      	movs	r2, #1
 800064a:	621a      	str	r2, [r3, #32]
  canfil.SlaveStartFilterBank = 14;						//Indicates the first filter slave number. In this case it is the principal filter.
 800064c:	4b32      	ldr	r3, [pc, #200]	; (8000718 <main+0x12c>)
 800064e:	220e      	movs	r2, #14
 8000650:	625a      	str	r2, [r3, #36]	; 0x24

//CAN controller configuration
  if(HAL_CAN_ConfigFilter(&hcan1,&canfil) != HAL_OK) 	//Configures the CAN controller filter
 8000652:	4931      	ldr	r1, [pc, #196]	; (8000718 <main+0x12c>)
 8000654:	4831      	ldr	r0, [pc, #196]	; (800071c <main+0x130>)
 8000656:	f001 fbf5 	bl	8001e44 <HAL_CAN_ConfigFilter>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <main+0x78>
  {
  	Error_Handler();									//If the action goes wrong, call the Error_Handler function
 8000660:	f000 fab0 	bl	8000bc4 <Error_Handler>
  }

  if (HAL_CAN_Start(&hcan1) != HAL_OK)					//Initiates the CAN controller
 8000664:	482d      	ldr	r0, [pc, #180]	; (800071c <main+0x130>)
 8000666:	f001 fcd9 	bl	800201c <HAL_CAN_Start>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <main+0x88>
  {
  	Error_Handler();									//If the action goes wrong, call the Error_Handler function
 8000670:	f000 faa8 	bl	8000bc4 <Error_Handler>
  }

  if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK) //It activates the FIFO pending messages and empty mailboxes interruptions
 8000674:	2103      	movs	r1, #3
 8000676:	4829      	ldr	r0, [pc, #164]	; (800071c <main+0x130>)
 8000678:	f001 fef6 	bl	8002468 <HAL_CAN_ActivateNotification>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <main+0x9a>
      {
      	Error_Handler();								//If the action goes wrong, call the Error_Handler function
 8000682:	f000 fa9f 	bl	8000bc4 <Error_Handler>
      }

//Transmission configuration
  TxHeader.DLC = 8; 									//Number of bites to be transmitted max- 8. DLC: Data Length Code
 8000686:	4b26      	ldr	r3, [pc, #152]	; (8000720 <main+0x134>)
 8000688:	2208      	movs	r2, #8
 800068a:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;							//IDE: Identifier Extension. ID_STD: Standard Identifier. Dominant(0) = 11 bit ID, Recessive(1) = 29 bit ID
 800068c:	4b24      	ldr	r3, [pc, #144]	; (8000720 <main+0x134>)
 800068e:	2200      	movs	r2, #0
 8000690:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;							//RTR: Remote Transmission Request, Dominant(0) = Data frame, Recessive (1) = Remote Frame. Type of trace
 8000692:	4b23      	ldr	r3, [pc, #140]	; (8000720 <main+0x134>)
 8000694:	2200      	movs	r2, #0
 8000696:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x321;								//Standard identifier ID
 8000698:	4b21      	ldr	r3, [pc, #132]	; (8000720 <main+0x134>)
 800069a:	f240 3221 	movw	r2, #801	; 0x321
 800069e:	601a      	str	r2, [r3, #0]
  TxHeader.TransmitGlobalTime = DISABLE;				//A temporal mark in the CAN message is not added
 80006a0:	4b1f      	ldr	r3, [pc, #124]	; (8000720 <main+0x134>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	751a      	strb	r2, [r3, #20]
  TxData[0] = 1;										//Sent data. The TxData is the buffer where the data is saved
 80006a6:	4b1f      	ldr	r3, [pc, #124]	; (8000724 <main+0x138>)
 80006a8:	2201      	movs	r2, #1
 80006aa:	701a      	strb	r2, [r3, #0]
  TxData[1] = 2;										//Sent data. The TxData is the buffer where the data is saved
 80006ac:	4b1d      	ldr	r3, [pc, #116]	; (8000724 <main+0x138>)
 80006ae:	2202      	movs	r2, #2
 80006b0:	705a      	strb	r2, [r3, #1]
  TxData[2] = 3;										//Sent data. The TxData is the buffer where the data is saved
 80006b2:	4b1c      	ldr	r3, [pc, #112]	; (8000724 <main+0x138>)
 80006b4:	2203      	movs	r2, #3
 80006b6:	709a      	strb	r2, [r3, #2]
  TxData[3] = 4;										//Sent data. The TxData is the buffer where the data is saved
 80006b8:	4b1a      	ldr	r3, [pc, #104]	; (8000724 <main+0x138>)
 80006ba:	2204      	movs	r2, #4
 80006bc:	70da      	strb	r2, [r3, #3]
  TxData[4] = 5;										//Sent data. The TxData is the buffer where the data is saved
 80006be:	4b19      	ldr	r3, [pc, #100]	; (8000724 <main+0x138>)
 80006c0:	2205      	movs	r2, #5
 80006c2:	711a      	strb	r2, [r3, #4]
  TxData[5] = 6;										//Sent data. The TxData is the buffer where the data is saved
 80006c4:	4b17      	ldr	r3, [pc, #92]	; (8000724 <main+0x138>)
 80006c6:	2206      	movs	r2, #6
 80006c8:	715a      	strb	r2, [r3, #5]
  TxData[6] = 7;										//Sent data. The TxData is the buffer where the data is saved
 80006ca:	4b16      	ldr	r3, [pc, #88]	; (8000724 <main+0x138>)
 80006cc:	2207      	movs	r2, #7
 80006ce:	719a      	strb	r2, [r3, #6]
  TxData[7] = 8;										//Sent data. The TxData is the buffer where the data is saved
 80006d0:	4b14      	ldr	r3, [pc, #80]	; (8000724 <main+0x138>)
 80006d2:	2208      	movs	r2, #8
 80006d4:	71da      	strb	r2, [r3, #7]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80006d6:	f00a fb7d 	bl	800add4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Maquina_Estats */
  Maquina_EstatsHandle = osThreadNew(Maquina_estats, NULL, &Maquina_Estats_attributes);
 80006da:	4a13      	ldr	r2, [pc, #76]	; (8000728 <main+0x13c>)
 80006dc:	2100      	movs	r1, #0
 80006de:	4813      	ldr	r0, [pc, #76]	; (800072c <main+0x140>)
 80006e0:	f00a fbe2 	bl	800aea8 <osThreadNew>
 80006e4:	4603      	mov	r3, r0
 80006e6:	4a12      	ldr	r2, [pc, #72]	; (8000730 <main+0x144>)
 80006e8:	6013      	str	r3, [r2, #0]

  /* creation of CAN_TX */
  CAN_TXHandle = osThreadNew(CAN_Transmit, NULL, &CAN_TX_attributes);
 80006ea:	4a12      	ldr	r2, [pc, #72]	; (8000734 <main+0x148>)
 80006ec:	2100      	movs	r1, #0
 80006ee:	4812      	ldr	r0, [pc, #72]	; (8000738 <main+0x14c>)
 80006f0:	f00a fbda 	bl	800aea8 <osThreadNew>
 80006f4:	4603      	mov	r3, r0
 80006f6:	4a11      	ldr	r2, [pc, #68]	; (800073c <main+0x150>)
 80006f8:	6013      	str	r3, [r2, #0]

  /* creation of USB_TASK */
  USB_TASKHandle = osThreadNew(usb_data, NULL, &USB_TASK_attributes);
 80006fa:	4a11      	ldr	r2, [pc, #68]	; (8000740 <main+0x154>)
 80006fc:	2100      	movs	r1, #0
 80006fe:	4811      	ldr	r0, [pc, #68]	; (8000744 <main+0x158>)
 8000700:	f00a fbd2 	bl	800aea8 <osThreadNew>
 8000704:	4603      	mov	r3, r0
 8000706:	4a10      	ldr	r2, [pc, #64]	; (8000748 <main+0x15c>)
 8000708:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800070a:	f00a fb97 	bl	800ae3c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)												//Main while
 800070e:	e7fe      	b.n	800070e <main+0x122>
 8000710:	20000350 	.word	0x20000350
 8000714:	2000017c 	.word	0x2000017c
 8000718:	20000324 	.word	0x20000324
 800071c:	20000224 	.word	0x20000224
 8000720:	200002fc 	.word	0x200002fc
 8000724:	20000314 	.word	0x20000314
 8000728:	0800eea8 	.word	0x0800eea8
 800072c:	08000b3d 	.word	0x08000b3d
 8000730:	200002d4 	.word	0x200002d4
 8000734:	0800eecc 	.word	0x0800eecc
 8000738:	08000b51 	.word	0x08000b51
 800073c:	200002d8 	.word	0x200002d8
 8000740:	0800eef0 	.word	0x0800eef0
 8000744:	08000b91 	.word	0x08000b91
 8000748:	200002dc 	.word	0x200002dc

0800074c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b094      	sub	sp, #80	; 0x50
 8000750:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000752:	f107 031c 	add.w	r3, r7, #28
 8000756:	2234      	movs	r2, #52	; 0x34
 8000758:	2100      	movs	r1, #0
 800075a:	4618      	mov	r0, r3
 800075c:	f00d ff78 	bl	800e650 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000760:	f107 0308 	add.w	r3, r7, #8
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
 800076c:	60da      	str	r2, [r3, #12]
 800076e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000770:	4b2b      	ldr	r3, [pc, #172]	; (8000820 <SystemClock_Config+0xd4>)
 8000772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000774:	4a2a      	ldr	r2, [pc, #168]	; (8000820 <SystemClock_Config+0xd4>)
 8000776:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800077a:	6413      	str	r3, [r2, #64]	; 0x40
 800077c:	4b28      	ldr	r3, [pc, #160]	; (8000820 <SystemClock_Config+0xd4>)
 800077e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000780:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000788:	4b26      	ldr	r3, [pc, #152]	; (8000824 <SystemClock_Config+0xd8>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a25      	ldr	r2, [pc, #148]	; (8000824 <SystemClock_Config+0xd8>)
 800078e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000792:	6013      	str	r3, [r2, #0]
 8000794:	4b23      	ldr	r3, [pc, #140]	; (8000824 <SystemClock_Config+0xd8>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800079c:	603b      	str	r3, [r7, #0]
 800079e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007a0:	2301      	movs	r3, #1
 80007a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007aa:	2302      	movs	r3, #2
 80007ac:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007b2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 10;
 80007b4:	230a      	movs	r3, #10
 80007b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 80007b8:	23d8      	movs	r3, #216	; 0xd8
 80007ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007bc:	2302      	movs	r3, #2
 80007be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80007c0:	2309      	movs	r3, #9
 80007c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007c4:	2302      	movs	r3, #2
 80007c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c8:	f107 031c 	add.w	r3, r7, #28
 80007cc:	4618      	mov	r0, r3
 80007ce:	f004 fa51 	bl	8004c74 <HAL_RCC_OscConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80007d8:	f000 f9f4 	bl	8000bc4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007dc:	f004 f9fa 	bl	8004bd4 <HAL_PWREx_EnableOverDrive>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007e6:	f000 f9ed 	bl	8000bc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ea:	230f      	movs	r3, #15
 80007ec:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ee:	2302      	movs	r3, #2
 80007f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007f6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000800:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000802:	f107 0308 	add.w	r3, r7, #8
 8000806:	2107      	movs	r1, #7
 8000808:	4618      	mov	r0, r3
 800080a:	f004 fce1 	bl	80051d0 <HAL_RCC_ClockConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000814:	f000 f9d6 	bl	8000bc4 <Error_Handler>
  }
}
 8000818:	bf00      	nop
 800081a:	3750      	adds	r7, #80	; 0x50
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	40023800 	.word	0x40023800
 8000824:	40007000 	.word	0x40007000

08000828 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800082e:	463b      	mov	r3, r7
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800083a:	4b2f      	ldr	r3, [pc, #188]	; (80008f8 <MX_ADC1_Init+0xd0>)
 800083c:	4a2f      	ldr	r2, [pc, #188]	; (80008fc <MX_ADC1_Init+0xd4>)
 800083e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000840:	4b2d      	ldr	r3, [pc, #180]	; (80008f8 <MX_ADC1_Init+0xd0>)
 8000842:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000846:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000848:	4b2b      	ldr	r3, [pc, #172]	; (80008f8 <MX_ADC1_Init+0xd0>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800084e:	4b2a      	ldr	r3, [pc, #168]	; (80008f8 <MX_ADC1_Init+0xd0>)
 8000850:	2201      	movs	r2, #1
 8000852:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000854:	4b28      	ldr	r3, [pc, #160]	; (80008f8 <MX_ADC1_Init+0xd0>)
 8000856:	2201      	movs	r2, #1
 8000858:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800085a:	4b27      	ldr	r3, [pc, #156]	; (80008f8 <MX_ADC1_Init+0xd0>)
 800085c:	2200      	movs	r2, #0
 800085e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000862:	4b25      	ldr	r3, [pc, #148]	; (80008f8 <MX_ADC1_Init+0xd0>)
 8000864:	2200      	movs	r2, #0
 8000866:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000868:	4b23      	ldr	r3, [pc, #140]	; (80008f8 <MX_ADC1_Init+0xd0>)
 800086a:	4a25      	ldr	r2, [pc, #148]	; (8000900 <MX_ADC1_Init+0xd8>)
 800086c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800086e:	4b22      	ldr	r3, [pc, #136]	; (80008f8 <MX_ADC1_Init+0xd0>)
 8000870:	2200      	movs	r2, #0
 8000872:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000874:	4b20      	ldr	r3, [pc, #128]	; (80008f8 <MX_ADC1_Init+0xd0>)
 8000876:	2203      	movs	r2, #3
 8000878:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800087a:	4b1f      	ldr	r3, [pc, #124]	; (80008f8 <MX_ADC1_Init+0xd0>)
 800087c:	2201      	movs	r2, #1
 800087e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000882:	4b1d      	ldr	r3, [pc, #116]	; (80008f8 <MX_ADC1_Init+0xd0>)
 8000884:	2201      	movs	r2, #1
 8000886:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000888:	481b      	ldr	r0, [pc, #108]	; (80008f8 <MX_ADC1_Init+0xd0>)
 800088a:	f000 fc97 	bl	80011bc <HAL_ADC_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000894:	f000 f996 	bl	8000bc4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000898:	2300      	movs	r3, #0
 800089a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800089c:	2301      	movs	r3, #1
 800089e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008a0:	2300      	movs	r3, #0
 80008a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008a4:	463b      	mov	r3, r7
 80008a6:	4619      	mov	r1, r3
 80008a8:	4813      	ldr	r0, [pc, #76]	; (80008f8 <MX_ADC1_Init+0xd0>)
 80008aa:	f000 fef3 	bl	8001694 <HAL_ADC_ConfigChannel>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80008b4:	f000 f986 	bl	8000bc4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80008b8:	2301      	movs	r3, #1
 80008ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80008bc:	2302      	movs	r3, #2
 80008be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008c0:	463b      	mov	r3, r7
 80008c2:	4619      	mov	r1, r3
 80008c4:	480c      	ldr	r0, [pc, #48]	; (80008f8 <MX_ADC1_Init+0xd0>)
 80008c6:	f000 fee5 	bl	8001694 <HAL_ADC_ConfigChannel>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80008d0:	f000 f978 	bl	8000bc4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 80008d4:	2312      	movs	r3, #18
 80008d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80008d8:	2303      	movs	r3, #3
 80008da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008dc:	463b      	mov	r3, r7
 80008de:	4619      	mov	r1, r3
 80008e0:	4805      	ldr	r0, [pc, #20]	; (80008f8 <MX_ADC1_Init+0xd0>)
 80008e2:	f000 fed7 	bl	8001694 <HAL_ADC_ConfigChannel>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80008ec:	f000 f96a 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	3710      	adds	r7, #16
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	2000017c 	.word	0x2000017c
 80008fc:	40012000 	.word	0x40012000
 8000900:	0f000001 	.word	0x0f000001

08000904 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000908:	4b17      	ldr	r3, [pc, #92]	; (8000968 <MX_CAN1_Init+0x64>)
 800090a:	4a18      	ldr	r2, [pc, #96]	; (800096c <MX_CAN1_Init+0x68>)
 800090c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 12;
 800090e:	4b16      	ldr	r3, [pc, #88]	; (8000968 <MX_CAN1_Init+0x64>)
 8000910:	220c      	movs	r2, #12
 8000912:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000914:	4b14      	ldr	r3, [pc, #80]	; (8000968 <MX_CAN1_Init+0x64>)
 8000916:	2200      	movs	r2, #0
 8000918:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800091a:	4b13      	ldr	r3, [pc, #76]	; (8000968 <MX_CAN1_Init+0x64>)
 800091c:	2200      	movs	r2, #0
 800091e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 8000920:	4b11      	ldr	r3, [pc, #68]	; (8000968 <MX_CAN1_Init+0x64>)
 8000922:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000926:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000928:	4b0f      	ldr	r3, [pc, #60]	; (8000968 <MX_CAN1_Init+0x64>)
 800092a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800092e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000930:	4b0d      	ldr	r3, [pc, #52]	; (8000968 <MX_CAN1_Init+0x64>)
 8000932:	2200      	movs	r2, #0
 8000934:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000936:	4b0c      	ldr	r3, [pc, #48]	; (8000968 <MX_CAN1_Init+0x64>)
 8000938:	2200      	movs	r2, #0
 800093a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800093c:	4b0a      	ldr	r3, [pc, #40]	; (8000968 <MX_CAN1_Init+0x64>)
 800093e:	2200      	movs	r2, #0
 8000940:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000942:	4b09      	ldr	r3, [pc, #36]	; (8000968 <MX_CAN1_Init+0x64>)
 8000944:	2200      	movs	r2, #0
 8000946:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000948:	4b07      	ldr	r3, [pc, #28]	; (8000968 <MX_CAN1_Init+0x64>)
 800094a:	2200      	movs	r2, #0
 800094c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800094e:	4b06      	ldr	r3, [pc, #24]	; (8000968 <MX_CAN1_Init+0x64>)
 8000950:	2200      	movs	r2, #0
 8000952:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000954:	4804      	ldr	r0, [pc, #16]	; (8000968 <MX_CAN1_Init+0x64>)
 8000956:	f001 f979 	bl	8001c4c <HAL_CAN_Init>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000960:	f000 f930 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000964:	bf00      	nop
 8000966:	bd80      	pop	{r7, pc}
 8000968:	20000224 	.word	0x20000224
 800096c:	40006400 	.word	0x40006400

08000970 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000974:	4b14      	ldr	r3, [pc, #80]	; (80009c8 <MX_UART4_Init+0x58>)
 8000976:	4a15      	ldr	r2, [pc, #84]	; (80009cc <MX_UART4_Init+0x5c>)
 8000978:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800097a:	4b13      	ldr	r3, [pc, #76]	; (80009c8 <MX_UART4_Init+0x58>)
 800097c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000980:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000982:	4b11      	ldr	r3, [pc, #68]	; (80009c8 <MX_UART4_Init+0x58>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000988:	4b0f      	ldr	r3, [pc, #60]	; (80009c8 <MX_UART4_Init+0x58>)
 800098a:	2200      	movs	r2, #0
 800098c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800098e:	4b0e      	ldr	r3, [pc, #56]	; (80009c8 <MX_UART4_Init+0x58>)
 8000990:	2200      	movs	r2, #0
 8000992:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000994:	4b0c      	ldr	r3, [pc, #48]	; (80009c8 <MX_UART4_Init+0x58>)
 8000996:	220c      	movs	r2, #12
 8000998:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800099a:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <MX_UART4_Init+0x58>)
 800099c:	2200      	movs	r2, #0
 800099e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a0:	4b09      	ldr	r3, [pc, #36]	; (80009c8 <MX_UART4_Init+0x58>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009a6:	4b08      	ldr	r3, [pc, #32]	; (80009c8 <MX_UART4_Init+0x58>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009ac:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <MX_UART4_Init+0x58>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80009b2:	4805      	ldr	r0, [pc, #20]	; (80009c8 <MX_UART4_Init+0x58>)
 80009b4:	f005 fd2c 	bl	8006410 <HAL_UART_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80009be:	f000 f901 	bl	8000bc4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	2000024c 	.word	0x2000024c
 80009cc:	40004c00 	.word	0x40004c00

080009d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80009d6:	4b0c      	ldr	r3, [pc, #48]	; (8000a08 <MX_DMA_Init+0x38>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	4a0b      	ldr	r2, [pc, #44]	; (8000a08 <MX_DMA_Init+0x38>)
 80009dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80009e0:	6313      	str	r3, [r2, #48]	; 0x30
 80009e2:	4b09      	ldr	r3, [pc, #36]	; (8000a08 <MX_DMA_Init+0x38>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80009ea:	607b      	str	r3, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2105      	movs	r1, #5
 80009f2:	2038      	movs	r0, #56	; 0x38
 80009f4:	f002 f83c 	bl	8002a70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80009f8:	2038      	movs	r0, #56	; 0x38
 80009fa:	f002 f855 	bl	8002aa8 <HAL_NVIC_EnableIRQ>

}
 80009fe:	bf00      	nop
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	40023800 	.word	0x40023800

08000a0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a12:	4b1b      	ldr	r3, [pc, #108]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	4a1a      	ldr	r2, [pc, #104]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1e:	4b18      	ldr	r3, [pc, #96]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	4b15      	ldr	r3, [pc, #84]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2e:	4a14      	ldr	r2, [pc, #80]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	6313      	str	r3, [r2, #48]	; 0x30
 8000a36:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a42:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	4a0e      	ldr	r2, [pc, #56]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a48:	f043 0308 	orr.w	r3, r3, #8
 8000a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	f003 0308 	and.w	r3, r3, #8
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5e:	4a08      	ldr	r2, [pc, #32]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a60:	f043 0302 	orr.w	r3, r3, #2
 8000a64:	6313      	str	r3, [r2, #48]	; 0x30
 8000a66:	4b06      	ldr	r3, [pc, #24]	; (8000a80 <MX_GPIO_Init+0x74>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	603b      	str	r3, [r7, #0]
 8000a70:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a72:	bf00      	nop
 8000a74:	3714      	adds	r7, #20
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	40023800 	.word	0x40023800

08000a84 <HAL_CAN_TxMailbox0CompleteCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)		//Completed CAN transmission function
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);								//It changes the LED state
 8000a8c:	2180      	movs	r1, #128	; 0x80
 8000a8e:	4803      	ldr	r0, [pc, #12]	; (8000a9c <HAL_CAN_TxMailbox0CompleteCallback+0x18>)
 8000a90:	f002 fdce 	bl	8003630 <HAL_GPIO_TogglePin>
}
 8000a94:	bf00      	nop
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	40020400 	.word	0x40020400

08000aa0 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)			//Received CAN function
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData);		//Takes the data from the CAN channel
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	; (8000adc <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000aaa:	4a0d      	ldr	r2, [pc, #52]	; (8000ae0 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8000aac:	2100      	movs	r1, #0
 8000aae:	480d      	ldr	r0, [pc, #52]	; (8000ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8000ab0:	f001 fbc8 	bl	8002244 <HAL_CAN_GetRxMessage>
																		//&hadc1: The function uses the ADC 1
																		//CAN_RX_FIFO0: Where the received data is located, a FIFO, specifically the FIFO 0
																		//&RxHeader: CAN Bus Transmit Header
																		//RxData: The CAN Bus Receive Buffer
	HAL_UART_Transmit(&huart4, RxData, strlen((char*)RxData), HAL_MAX_DELAY);
 8000ab4:	4809      	ldr	r0, [pc, #36]	; (8000adc <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000ab6:	f7ff fbc3 	bl	8000240 <strlen>
 8000aba:	4603      	mov	r3, r0
 8000abc:	b29a      	uxth	r2, r3
 8000abe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ac2:	4906      	ldr	r1, [pc, #24]	; (8000adc <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000ac4:	4808      	ldr	r0, [pc, #32]	; (8000ae8 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8000ac6:	f005 fcf1 	bl	80064ac <HAL_UART_Transmit>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);								//It changes the LED state
 8000aca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ace:	4807      	ldr	r0, [pc, #28]	; (8000aec <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8000ad0:	f002 fdae 	bl	8003630 <HAL_GPIO_TogglePin>
}
 8000ad4:	bf00      	nop
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	2000031c 	.word	0x2000031c
 8000ae0:	200002e0 	.word	0x200002e0
 8000ae4:	20000224 	.word	0x20000224
 8000ae8:	2000024c 	.word	0x2000024c
 8000aec:	40020400 	.word	0x40020400

08000af0 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)					//Function called each time the ADC finished the conversions
	  	  {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af02      	add	r7, sp, #8
 8000af6:	6078      	str	r0, [r7, #4]

	  	    sprintf(USB_TX, "%d %d %d\n", LECTURES_ADC[0], LECTURES_ADC[1],LECTURES_ADC[2]); 		//Creates an string from each read value
 8000af8:	4b0d      	ldr	r3, [pc, #52]	; (8000b30 <HAL_ADC_ConvCpltCallback+0x40>)
 8000afa:	881b      	ldrh	r3, [r3, #0]
 8000afc:	461a      	mov	r2, r3
 8000afe:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <HAL_ADC_ConvCpltCallback+0x40>)
 8000b00:	885b      	ldrh	r3, [r3, #2]
 8000b02:	4619      	mov	r1, r3
 8000b04:	4b0a      	ldr	r3, [pc, #40]	; (8000b30 <HAL_ADC_ConvCpltCallback+0x40>)
 8000b06:	889b      	ldrh	r3, [r3, #4]
 8000b08:	9300      	str	r3, [sp, #0]
 8000b0a:	460b      	mov	r3, r1
 8000b0c:	4909      	ldr	r1, [pc, #36]	; (8000b34 <HAL_ADC_ConvCpltCallback+0x44>)
 8000b0e:	480a      	ldr	r0, [pc, #40]	; (8000b38 <HAL_ADC_ConvCpltCallback+0x48>)
 8000b10:	f00d fd7e 	bl	800e610 <siprintf>
	  	    																						//USB_TX: Is the buffer where the read and operated data is stored
	  	    																						//%d\: Defines the type of variable, one for each saved variable
	  	    																						//"LECTURES_ADC[X]": Defines each variable, it is defined by the position in the buffer.
	  	    																						//Vbat channel works between 1.65V and 3.6V
	  	    CDC_Transmit_FS((uint8_t*)USB_TX, strlen(USB_TX));										//Sends the USB_TX buffer through USB
 8000b14:	4808      	ldr	r0, [pc, #32]	; (8000b38 <HAL_ADC_ConvCpltCallback+0x48>)
 8000b16:	f7ff fb93 	bl	8000240 <strlen>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	b29b      	uxth	r3, r3
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4805      	ldr	r0, [pc, #20]	; (8000b38 <HAL_ADC_ConvCpltCallback+0x48>)
 8000b22:	f00c ffe1 	bl	800dae8 <CDC_Transmit_FS>
	  	  }
 8000b26:	bf00      	nop
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000350 	.word	0x20000350
 8000b34:	0800ee3c 	.word	0x0800ee3c
 8000b38:	20000358 	.word	0x20000358

08000b3c <Maquina_estats>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Maquina_estats */
void Maquina_estats(void *argument)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000b44:	f00c ff12 	bl	800d96c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)												//Infinite loop
  {
    osDelay(1);
 8000b48:	2001      	movs	r0, #1
 8000b4a:	f00a fa53 	bl	800aff4 <osDelay>
 8000b4e:	e7fb      	b.n	8000b48 <Maquina_estats+0xc>

08000b50 <CAN_Transmit>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CAN_Transmit */
void CAN_Transmit(void *argument)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CAN_Transmit */
  /* Infinite loop */
  for(;;)															//Infinite loop
  {
	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);	//Adds a message to the sending queue of the CAN controller
 8000b58:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <CAN_Transmit+0x30>)
 8000b5a:	4a0a      	ldr	r2, [pc, #40]	; (8000b84 <CAN_Transmit+0x34>)
 8000b5c:	490a      	ldr	r1, [pc, #40]	; (8000b88 <CAN_Transmit+0x38>)
 8000b5e:	480b      	ldr	r0, [pc, #44]	; (8000b8c <CAN_Transmit+0x3c>)
 8000b60:	f001 faa0 	bl	80020a4 <HAL_CAN_AddTxMessage>
	  osDelay(500);													//Freertos delay of 500ms
 8000b64:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b68:	f00a fa44 	bl	800aff4 <osDelay>
	  TxData[7] = TxData[7] + 1;									//Adds 1 to the seventh element of the TxData buffer each time the loop is repeated
 8000b6c:	4b05      	ldr	r3, [pc, #20]	; (8000b84 <CAN_Transmit+0x34>)
 8000b6e:	79db      	ldrb	r3, [r3, #7]
 8000b70:	3301      	adds	r3, #1
 8000b72:	b2da      	uxtb	r2, r3
 8000b74:	4b03      	ldr	r3, [pc, #12]	; (8000b84 <CAN_Transmit+0x34>)
 8000b76:	71da      	strb	r2, [r3, #7]
	  osDelay(1);													//Freertos delay of 1ms
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f00a fa3b 	bl	800aff4 <osDelay>
	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);	//Adds a message to the sending queue of the CAN controller
 8000b7e:	e7eb      	b.n	8000b58 <CAN_Transmit+0x8>
 8000b80:	2000034c 	.word	0x2000034c
 8000b84:	20000314 	.word	0x20000314
 8000b88:	200002fc 	.word	0x200002fc
 8000b8c:	20000224 	.word	0x20000224

08000b90 <usb_data>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_usb_data */
void usb_data(void *argument)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN usb_data */
  /* Infinite loop */
  for(;;)												//Infinite loop
  {
    osDelay(1);
 8000b98:	2001      	movs	r0, #1
 8000b9a:	f00a fa2b 	bl	800aff4 <osDelay>
 8000b9e:	e7fb      	b.n	8000b98 <usb_data+0x8>

08000ba0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a04      	ldr	r2, [pc, #16]	; (8000bc0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d101      	bne.n	8000bb6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000bb2:	f000 fabf 	bl	8001134 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40001000 	.word	0x40001000

08000bc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc8:	b672      	cpsid	i
}
 8000bca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bcc:	e7fe      	b.n	8000bcc <Error_Handler+0x8>
	...

08000bd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000bd6:	4b11      	ldr	r3, [pc, #68]	; (8000c1c <HAL_MspInit+0x4c>)
 8000bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bda:	4a10      	ldr	r2, [pc, #64]	; (8000c1c <HAL_MspInit+0x4c>)
 8000bdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000be0:	6413      	str	r3, [r2, #64]	; 0x40
 8000be2:	4b0e      	ldr	r3, [pc, #56]	; (8000c1c <HAL_MspInit+0x4c>)
 8000be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bee:	4b0b      	ldr	r3, [pc, #44]	; (8000c1c <HAL_MspInit+0x4c>)
 8000bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	; (8000c1c <HAL_MspInit+0x4c>)
 8000bf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bfa:	4b08      	ldr	r3, [pc, #32]	; (8000c1c <HAL_MspInit+0x4c>)
 8000bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	210f      	movs	r1, #15
 8000c0a:	f06f 0001 	mvn.w	r0, #1
 8000c0e:	f001 ff2f 	bl	8002a70 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40023800 	.word	0x40023800

08000c20 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b08a      	sub	sp, #40	; 0x28
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c28:	f107 0314 	add.w	r3, r7, #20
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
 8000c30:	605a      	str	r2, [r3, #4]
 8000c32:	609a      	str	r2, [r3, #8]
 8000c34:	60da      	str	r2, [r3, #12]
 8000c36:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a31      	ldr	r2, [pc, #196]	; (8000d04 <HAL_ADC_MspInit+0xe4>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d15b      	bne.n	8000cfa <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c42:	4b31      	ldr	r3, [pc, #196]	; (8000d08 <HAL_ADC_MspInit+0xe8>)
 8000c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c46:	4a30      	ldr	r2, [pc, #192]	; (8000d08 <HAL_ADC_MspInit+0xe8>)
 8000c48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c4c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c4e:	4b2e      	ldr	r3, [pc, #184]	; (8000d08 <HAL_ADC_MspInit+0xe8>)
 8000c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c56:	613b      	str	r3, [r7, #16]
 8000c58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c5a:	4b2b      	ldr	r3, [pc, #172]	; (8000d08 <HAL_ADC_MspInit+0xe8>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	4a2a      	ldr	r2, [pc, #168]	; (8000d08 <HAL_ADC_MspInit+0xe8>)
 8000c60:	f043 0301 	orr.w	r3, r3, #1
 8000c64:	6313      	str	r3, [r2, #48]	; 0x30
 8000c66:	4b28      	ldr	r3, [pc, #160]	; (8000d08 <HAL_ADC_MspInit+0xe8>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000c72:	2303      	movs	r3, #3
 8000c74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c76:	2303      	movs	r3, #3
 8000c78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7e:	f107 0314 	add.w	r3, r7, #20
 8000c82:	4619      	mov	r1, r3
 8000c84:	4821      	ldr	r0, [pc, #132]	; (8000d0c <HAL_ADC_MspInit+0xec>)
 8000c86:	f002 fb27 	bl	80032d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000c8a:	4b21      	ldr	r3, [pc, #132]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000c8c:	4a21      	ldr	r2, [pc, #132]	; (8000d14 <HAL_ADC_MspInit+0xf4>)
 8000c8e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000c90:	4b1f      	ldr	r3, [pc, #124]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c96:	4b1e      	ldr	r3, [pc, #120]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c9c:	4b1c      	ldr	r3, [pc, #112]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ca2:	4b1b      	ldr	r3, [pc, #108]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000ca4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ca8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000caa:	4b19      	ldr	r3, [pc, #100]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000cac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000cb0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cb2:	4b17      	ldr	r3, [pc, #92]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000cb4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cb8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000cba:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000cbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cc0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000cc2:	4b13      	ldr	r3, [pc, #76]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cc8:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000cce:	4810      	ldr	r0, [pc, #64]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000cd0:	f001 fef8 	bl	8002ac4 <HAL_DMA_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8000cda:	f7ff ff73 	bl	8000bc4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4a0b      	ldr	r2, [pc, #44]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000ce2:	639a      	str	r2, [r3, #56]	; 0x38
 8000ce4:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <HAL_ADC_MspInit+0xf0>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2105      	movs	r1, #5
 8000cee:	2012      	movs	r0, #18
 8000cf0:	f001 febe 	bl	8002a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000cf4:	2012      	movs	r0, #18
 8000cf6:	f001 fed7 	bl	8002aa8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000cfa:	bf00      	nop
 8000cfc:	3728      	adds	r7, #40	; 0x28
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40012000 	.word	0x40012000
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020000 	.word	0x40020000
 8000d10:	200001c4 	.word	0x200001c4
 8000d14:	40026410 	.word	0x40026410

08000d18 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b08a      	sub	sp, #40	; 0x28
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d20:	f107 0314 	add.w	r3, r7, #20
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	605a      	str	r2, [r3, #4]
 8000d2a:	609a      	str	r2, [r3, #8]
 8000d2c:	60da      	str	r2, [r3, #12]
 8000d2e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a1f      	ldr	r2, [pc, #124]	; (8000db4 <HAL_CAN_MspInit+0x9c>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d138      	bne.n	8000dac <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000d3a:	4b1f      	ldr	r3, [pc, #124]	; (8000db8 <HAL_CAN_MspInit+0xa0>)
 8000d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d3e:	4a1e      	ldr	r2, [pc, #120]	; (8000db8 <HAL_CAN_MspInit+0xa0>)
 8000d40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d44:	6413      	str	r3, [r2, #64]	; 0x40
 8000d46:	4b1c      	ldr	r3, [pc, #112]	; (8000db8 <HAL_CAN_MspInit+0xa0>)
 8000d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d4e:	613b      	str	r3, [r7, #16]
 8000d50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d52:	4b19      	ldr	r3, [pc, #100]	; (8000db8 <HAL_CAN_MspInit+0xa0>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	4a18      	ldr	r2, [pc, #96]	; (8000db8 <HAL_CAN_MspInit+0xa0>)
 8000d58:	f043 0302 	orr.w	r3, r3, #2
 8000d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5e:	4b16      	ldr	r3, [pc, #88]	; (8000db8 <HAL_CAN_MspInit+0xa0>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	f003 0302 	and.w	r3, r3, #2
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d6a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d70:	2302      	movs	r3, #2
 8000d72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d7c:	2309      	movs	r3, #9
 8000d7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	4619      	mov	r1, r3
 8000d86:	480d      	ldr	r0, [pc, #52]	; (8000dbc <HAL_CAN_MspInit+0xa4>)
 8000d88:	f002 faa6 	bl	80032d8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	2105      	movs	r1, #5
 8000d90:	2014      	movs	r0, #20
 8000d92:	f001 fe6d 	bl	8002a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000d96:	2014      	movs	r0, #20
 8000d98:	f001 fe86 	bl	8002aa8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2105      	movs	r1, #5
 8000da0:	2015      	movs	r0, #21
 8000da2:	f001 fe65 	bl	8002a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000da6:	2015      	movs	r0, #21
 8000da8:	f001 fe7e 	bl	8002aa8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000dac:	bf00      	nop
 8000dae:	3728      	adds	r7, #40	; 0x28
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40006400 	.word	0x40006400
 8000db8:	40023800 	.word	0x40023800
 8000dbc:	40020400 	.word	0x40020400

08000dc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b0ae      	sub	sp, #184	; 0xb8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dd8:	f107 0314 	add.w	r3, r7, #20
 8000ddc:	2290      	movs	r2, #144	; 0x90
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f00d fc35 	bl	800e650 <memset>
  if(huart->Instance==UART4)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a25      	ldr	r2, [pc, #148]	; (8000e80 <HAL_UART_MspInit+0xc0>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d143      	bne.n	8000e78 <HAL_UART_MspInit+0xb8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000df0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000df4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000df6:	2300      	movs	r3, #0
 8000df8:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dfa:	f107 0314 	add.w	r3, r7, #20
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f004 fbfe 	bl	8005600 <HAL_RCCEx_PeriphCLKConfig>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000e0a:	f7ff fedb 	bl	8000bc4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000e0e:	4b1d      	ldr	r3, [pc, #116]	; (8000e84 <HAL_UART_MspInit+0xc4>)
 8000e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e12:	4a1c      	ldr	r2, [pc, #112]	; (8000e84 <HAL_UART_MspInit+0xc4>)
 8000e14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e18:	6413      	str	r3, [r2, #64]	; 0x40
 8000e1a:	4b1a      	ldr	r3, [pc, #104]	; (8000e84 <HAL_UART_MspInit+0xc4>)
 8000e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e22:	613b      	str	r3, [r7, #16]
 8000e24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e26:	4b17      	ldr	r3, [pc, #92]	; (8000e84 <HAL_UART_MspInit+0xc4>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	4a16      	ldr	r2, [pc, #88]	; (8000e84 <HAL_UART_MspInit+0xc4>)
 8000e2c:	f043 0308 	orr.w	r3, r3, #8
 8000e30:	6313      	str	r3, [r2, #48]	; 0x30
 8000e32:	4b14      	ldr	r3, [pc, #80]	; (8000e84 <HAL_UART_MspInit+0xc4>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e36:	f003 0308 	and.w	r3, r3, #8
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e44:	2302      	movs	r3, #2
 8000e46:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e50:	2303      	movs	r3, #3
 8000e52:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000e56:	2308      	movs	r3, #8
 8000e58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e5c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e60:	4619      	mov	r1, r3
 8000e62:	4809      	ldr	r0, [pc, #36]	; (8000e88 <HAL_UART_MspInit+0xc8>)
 8000e64:	f002 fa38 	bl	80032d8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2105      	movs	r1, #5
 8000e6c:	2034      	movs	r0, #52	; 0x34
 8000e6e:	f001 fdff 	bl	8002a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000e72:	2034      	movs	r0, #52	; 0x34
 8000e74:	f001 fe18 	bl	8002aa8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8000e78:	bf00      	nop
 8000e7a:	37b8      	adds	r7, #184	; 0xb8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40004c00 	.word	0x40004c00
 8000e84:	40023800 	.word	0x40023800
 8000e88:	40020c00 	.word	0x40020c00

08000e8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08e      	sub	sp, #56	; 0x38
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000e94:	2300      	movs	r3, #0
 8000e96:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000e9c:	4b33      	ldr	r3, [pc, #204]	; (8000f6c <HAL_InitTick+0xe0>)
 8000e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea0:	4a32      	ldr	r2, [pc, #200]	; (8000f6c <HAL_InitTick+0xe0>)
 8000ea2:	f043 0310 	orr.w	r3, r3, #16
 8000ea6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ea8:	4b30      	ldr	r3, [pc, #192]	; (8000f6c <HAL_InitTick+0xe0>)
 8000eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eac:	f003 0310 	and.w	r3, r3, #16
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000eb4:	f107 0210 	add.w	r2, r7, #16
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	4611      	mov	r1, r2
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f004 fb6c 	bl	800559c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ec4:	6a3b      	ldr	r3, [r7, #32]
 8000ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d103      	bne.n	8000ed6 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ece:	f004 fb3d 	bl	800554c <HAL_RCC_GetPCLK1Freq>
 8000ed2:	6378      	str	r0, [r7, #52]	; 0x34
 8000ed4:	e004      	b.n	8000ee0 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000ed6:	f004 fb39 	bl	800554c <HAL_RCC_GetPCLK1Freq>
 8000eda:	4603      	mov	r3, r0
 8000edc:	005b      	lsls	r3, r3, #1
 8000ede:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ee2:	4a23      	ldr	r2, [pc, #140]	; (8000f70 <HAL_InitTick+0xe4>)
 8000ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ee8:	0c9b      	lsrs	r3, r3, #18
 8000eea:	3b01      	subs	r3, #1
 8000eec:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000eee:	4b21      	ldr	r3, [pc, #132]	; (8000f74 <HAL_InitTick+0xe8>)
 8000ef0:	4a21      	ldr	r2, [pc, #132]	; (8000f78 <HAL_InitTick+0xec>)
 8000ef2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000ef4:	4b1f      	ldr	r3, [pc, #124]	; (8000f74 <HAL_InitTick+0xe8>)
 8000ef6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000efa:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000efc:	4a1d      	ldr	r2, [pc, #116]	; (8000f74 <HAL_InitTick+0xe8>)
 8000efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f00:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000f02:	4b1c      	ldr	r3, [pc, #112]	; (8000f74 <HAL_InitTick+0xe8>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f08:	4b1a      	ldr	r3, [pc, #104]	; (8000f74 <HAL_InitTick+0xe8>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f0e:	4b19      	ldr	r3, [pc, #100]	; (8000f74 <HAL_InitTick+0xe8>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000f14:	4817      	ldr	r0, [pc, #92]	; (8000f74 <HAL_InitTick+0xe8>)
 8000f16:	f004 ff9b 	bl	8005e50 <HAL_TIM_Base_Init>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000f20:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d11b      	bne.n	8000f60 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000f28:	4812      	ldr	r0, [pc, #72]	; (8000f74 <HAL_InitTick+0xe8>)
 8000f2a:	f004 fff3 	bl	8005f14 <HAL_TIM_Base_Start_IT>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000f34:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d111      	bne.n	8000f60 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000f3c:	2036      	movs	r0, #54	; 0x36
 8000f3e:	f001 fdb3 	bl	8002aa8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2b0f      	cmp	r3, #15
 8000f46:	d808      	bhi.n	8000f5a <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	6879      	ldr	r1, [r7, #4]
 8000f4c:	2036      	movs	r0, #54	; 0x36
 8000f4e:	f001 fd8f 	bl	8002a70 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f52:	4a0a      	ldr	r2, [pc, #40]	; (8000f7c <HAL_InitTick+0xf0>)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6013      	str	r3, [r2, #0]
 8000f58:	e002      	b.n	8000f60 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000f60:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3738      	adds	r7, #56	; 0x38
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40023800 	.word	0x40023800
 8000f70:	431bde83 	.word	0x431bde83
 8000f74:	20000364 	.word	0x20000364
 8000f78:	40001000 	.word	0x40001000
 8000f7c:	20000004 	.word	0x20000004

08000f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f84:	e7fe      	b.n	8000f84 <NMI_Handler+0x4>

08000f86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f86:	b480      	push	{r7}
 8000f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f8a:	e7fe      	b.n	8000f8a <HardFault_Handler+0x4>

08000f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f90:	e7fe      	b.n	8000f90 <MemManage_Handler+0x4>

08000f92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f92:	b480      	push	{r7}
 8000f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f96:	e7fe      	b.n	8000f96 <BusFault_Handler+0x4>

08000f98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f9c:	e7fe      	b.n	8000f9c <UsageFault_Handler+0x4>

08000f9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000fb0:	4802      	ldr	r0, [pc, #8]	; (8000fbc <ADC_IRQHandler+0x10>)
 8000fb2:	f000 f947 	bl	8001244 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	2000017c 	.word	0x2000017c

08000fc0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000fc4:	4802      	ldr	r0, [pc, #8]	; (8000fd0 <CAN1_RX0_IRQHandler+0x10>)
 8000fc6:	f001 fa75 	bl	80024b4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000224 	.word	0x20000224

08000fd4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000fd8:	4802      	ldr	r0, [pc, #8]	; (8000fe4 <CAN1_RX1_IRQHandler+0x10>)
 8000fda:	f001 fa6b 	bl	80024b4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000224 	.word	0x20000224

08000fe8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000fec:	4802      	ldr	r0, [pc, #8]	; (8000ff8 <UART4_IRQHandler+0x10>)
 8000fee:	f005 fae1 	bl	80065b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	2000024c 	.word	0x2000024c

08000ffc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001000:	4802      	ldr	r0, [pc, #8]	; (800100c <TIM6_DAC_IRQHandler+0x10>)
 8001002:	f004 ffff 	bl	8006004 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000364 	.word	0x20000364

08001010 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001014:	4802      	ldr	r0, [pc, #8]	; (8001020 <DMA2_Stream0_IRQHandler+0x10>)
 8001016:	f001 fef5 	bl	8002e04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	200001c4 	.word	0x200001c4

08001024 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001028:	4802      	ldr	r0, [pc, #8]	; (8001034 <OTG_FS_IRQHandler+0x10>)
 800102a:	f002 fc61 	bl	80038f0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	200061e0 	.word	0x200061e0

08001038 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001040:	4a14      	ldr	r2, [pc, #80]	; (8001094 <_sbrk+0x5c>)
 8001042:	4b15      	ldr	r3, [pc, #84]	; (8001098 <_sbrk+0x60>)
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800104c:	4b13      	ldr	r3, [pc, #76]	; (800109c <_sbrk+0x64>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d102      	bne.n	800105a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001054:	4b11      	ldr	r3, [pc, #68]	; (800109c <_sbrk+0x64>)
 8001056:	4a12      	ldr	r2, [pc, #72]	; (80010a0 <_sbrk+0x68>)
 8001058:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800105a:	4b10      	ldr	r3, [pc, #64]	; (800109c <_sbrk+0x64>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	429a      	cmp	r2, r3
 8001066:	d207      	bcs.n	8001078 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001068:	f00d fb0a 	bl	800e680 <__errno>
 800106c:	4603      	mov	r3, r0
 800106e:	220c      	movs	r2, #12
 8001070:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001072:	f04f 33ff 	mov.w	r3, #4294967295
 8001076:	e009      	b.n	800108c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001078:	4b08      	ldr	r3, [pc, #32]	; (800109c <_sbrk+0x64>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800107e:	4b07      	ldr	r3, [pc, #28]	; (800109c <_sbrk+0x64>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4413      	add	r3, r2
 8001086:	4a05      	ldr	r2, [pc, #20]	; (800109c <_sbrk+0x64>)
 8001088:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800108a:	68fb      	ldr	r3, [r7, #12]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3718      	adds	r7, #24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20080000 	.word	0x20080000
 8001098:	00000400 	.word	0x00000400
 800109c:	200003b0 	.word	0x200003b0
 80010a0:	20006830 	.word	0x20006830

080010a4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010a8:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <SystemInit+0x20>)
 80010aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010ae:	4a05      	ldr	r2, [pc, #20]	; (80010c4 <SystemInit+0x20>)
 80010b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <Reset_Handler>:
 80010c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001100 <LoopFillZerobss+0x12>
 80010cc:	480d      	ldr	r0, [pc, #52]	; (8001104 <LoopFillZerobss+0x16>)
 80010ce:	490e      	ldr	r1, [pc, #56]	; (8001108 <LoopFillZerobss+0x1a>)
 80010d0:	4a0e      	ldr	r2, [pc, #56]	; (800110c <LoopFillZerobss+0x1e>)
 80010d2:	2300      	movs	r3, #0
 80010d4:	e002      	b.n	80010dc <LoopCopyDataInit>

080010d6 <CopyDataInit>:
 80010d6:	58d4      	ldr	r4, [r2, r3]
 80010d8:	50c4      	str	r4, [r0, r3]
 80010da:	3304      	adds	r3, #4

080010dc <LoopCopyDataInit>:
 80010dc:	18c4      	adds	r4, r0, r3
 80010de:	428c      	cmp	r4, r1
 80010e0:	d3f9      	bcc.n	80010d6 <CopyDataInit>
 80010e2:	4a0b      	ldr	r2, [pc, #44]	; (8001110 <LoopFillZerobss+0x22>)
 80010e4:	4c0b      	ldr	r4, [pc, #44]	; (8001114 <LoopFillZerobss+0x26>)
 80010e6:	2300      	movs	r3, #0
 80010e8:	e001      	b.n	80010ee <LoopFillZerobss>

080010ea <FillZerobss>:
 80010ea:	6013      	str	r3, [r2, #0]
 80010ec:	3204      	adds	r2, #4

080010ee <LoopFillZerobss>:
 80010ee:	42a2      	cmp	r2, r4
 80010f0:	d3fb      	bcc.n	80010ea <FillZerobss>
 80010f2:	f7ff ffd7 	bl	80010a4 <SystemInit>
 80010f6:	f00d fac9 	bl	800e68c <__libc_init_array>
 80010fa:	f7ff fa77 	bl	80005ec <main>
 80010fe:	4770      	bx	lr
 8001100:	20080000 	.word	0x20080000
 8001104:	20000000 	.word	0x20000000
 8001108:	20000160 	.word	0x20000160
 800110c:	0800ef78 	.word	0x0800ef78
 8001110:	20000160 	.word	0x20000160
 8001114:	20006830 	.word	0x20006830

08001118 <CAN1_SCE_IRQHandler>:
 8001118:	e7fe      	b.n	8001118 <CAN1_SCE_IRQHandler>

0800111a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800111e:	2003      	movs	r0, #3
 8001120:	f001 fc9b 	bl	8002a5a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001124:	200f      	movs	r0, #15
 8001126:	f7ff feb1 	bl	8000e8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800112a:	f7ff fd51 	bl	8000bd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800112e:	2300      	movs	r3, #0
}
 8001130:	4618      	mov	r0, r3
 8001132:	bd80      	pop	{r7, pc}

08001134 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001138:	4b06      	ldr	r3, [pc, #24]	; (8001154 <HAL_IncTick+0x20>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	4b06      	ldr	r3, [pc, #24]	; (8001158 <HAL_IncTick+0x24>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4413      	add	r3, r2
 8001144:	4a04      	ldr	r2, [pc, #16]	; (8001158 <HAL_IncTick+0x24>)
 8001146:	6013      	str	r3, [r2, #0]
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	20000008 	.word	0x20000008
 8001158:	200003b4 	.word	0x200003b4

0800115c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  return uwTick;
 8001160:	4b03      	ldr	r3, [pc, #12]	; (8001170 <HAL_GetTick+0x14>)
 8001162:	681b      	ldr	r3, [r3, #0]
}
 8001164:	4618      	mov	r0, r3
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	200003b4 	.word	0x200003b4

08001174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800117c:	f7ff ffee 	bl	800115c <HAL_GetTick>
 8001180:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800118c:	d005      	beq.n	800119a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800118e:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <HAL_Delay+0x44>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	461a      	mov	r2, r3
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	4413      	add	r3, r2
 8001198:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800119a:	bf00      	nop
 800119c:	f7ff ffde 	bl	800115c <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d8f7      	bhi.n	800119c <HAL_Delay+0x28>
  {
  }
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000008 	.word	0x20000008

080011bc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011c4:	2300      	movs	r3, #0
 80011c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d101      	bne.n	80011d2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e031      	b.n	8001236 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d109      	bne.n	80011ee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff fd20 	bl	8000c20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2200      	movs	r2, #0
 80011e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2200      	movs	r2, #0
 80011ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f2:	f003 0310 	and.w	r3, r3, #16
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d116      	bne.n	8001228 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011fe:	4b10      	ldr	r3, [pc, #64]	; (8001240 <HAL_ADC_Init+0x84>)
 8001200:	4013      	ands	r3, r2
 8001202:	f043 0202 	orr.w	r2, r3, #2
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 fb98 	bl	8001940 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2200      	movs	r2, #0
 8001214:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121a:	f023 0303 	bic.w	r3, r3, #3
 800121e:	f043 0201 	orr.w	r2, r3, #1
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	641a      	str	r2, [r3, #64]	; 0x40
 8001226:	e001      	b.n	800122c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001234:	7bfb      	ldrb	r3, [r7, #15]
}
 8001236:	4618      	mov	r0, r3
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	ffffeefd 	.word	0xffffeefd

08001244 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 800124c:	2300      	movs	r3, #0
 800124e:	617b      	str	r3, [r7, #20]
 8001250:	2300      	movs	r3, #0
 8001252:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	f003 0320 	and.w	r3, r3, #32
 8001272:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d049      	beq.n	800130e <HAL_ADC_IRQHandler+0xca>
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d046      	beq.n	800130e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001284:	f003 0310 	and.w	r3, r3, #16
 8001288:	2b00      	cmp	r3, #0
 800128a:	d105      	bne.n	8001298 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001290:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d12b      	bne.n	80012fe <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d127      	bne.n	80012fe <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d006      	beq.n	80012ca <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d119      	bne.n	80012fe <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	685a      	ldr	r2, [r3, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f022 0220 	bic.w	r2, r2, #32
 80012d8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d105      	bne.n	80012fe <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f6:	f043 0201 	orr.w	r2, r3, #1
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff fbf6 	bl	8000af0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f06f 0212 	mvn.w	r2, #18
 800130c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	f003 0304 	and.w	r3, r3, #4
 8001314:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800131c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d057      	beq.n	80013d4 <HAL_ADC_IRQHandler+0x190>
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d054      	beq.n	80013d4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	f003 0310 	and.w	r3, r3, #16
 8001332:	2b00      	cmp	r3, #0
 8001334:	d105      	bne.n	8001342 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800134c:	2b00      	cmp	r3, #0
 800134e:	d139      	bne.n	80013c4 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001356:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800135a:	2b00      	cmp	r3, #0
 800135c:	d006      	beq.n	800136c <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001368:	2b00      	cmp	r3, #0
 800136a:	d12b      	bne.n	80013c4 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001376:	2b00      	cmp	r3, #0
 8001378:	d124      	bne.n	80013c4 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001384:	2b00      	cmp	r3, #0
 8001386:	d11d      	bne.n	80013c4 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800138c:	2b00      	cmp	r3, #0
 800138e:	d119      	bne.n	80013c4 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	685a      	ldr	r2, [r3, #4]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800139e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d105      	bne.n	80013c4 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013bc:	f043 0201 	orr.w	r2, r3, #1
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f000 fc37 	bl	8001c38 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f06f 020c 	mvn.w	r2, #12
 80013d2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013e2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d017      	beq.n	800141a <HAL_ADC_IRQHandler+0x1d6>
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d014      	beq.n	800141a <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d10d      	bne.n	800141a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001402:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f000 f92e 	bl	800166c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f06f 0201 	mvn.w	r2, #1
 8001418:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	f003 0320 	and.w	r3, r3, #32
 8001420:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001428:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d015      	beq.n	800145c <HAL_ADC_IRQHandler+0x218>
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d012      	beq.n	800145c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143a:	f043 0202 	orr.w	r2, r3, #2
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f06f 0220 	mvn.w	r2, #32
 800144a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f000 f917 	bl	8001680 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f06f 0220 	mvn.w	r2, #32
 800145a:	601a      	str	r2, [r3, #0]
  }
}
 800145c:	bf00      	nop
 800145e:	3718      	adds	r7, #24
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}

08001464 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	60f8      	str	r0, [r7, #12]
 800146c:	60b9      	str	r1, [r7, #8]
 800146e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8001470:	2300      	movs	r3, #0
 8001472:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800147a:	2b01      	cmp	r3, #1
 800147c:	d101      	bne.n	8001482 <HAL_ADC_Start_DMA+0x1e>
 800147e:	2302      	movs	r3, #2
 8001480:	e0d4      	b.n	800162c <HAL_ADC_Start_DMA+0x1c8>
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	2201      	movs	r2, #1
 8001486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	f003 0301 	and.w	r3, r3, #1
 8001494:	2b01      	cmp	r3, #1
 8001496:	d018      	beq.n	80014ca <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	689a      	ldr	r2, [r3, #8]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f042 0201 	orr.w	r2, r2, #1
 80014a6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80014a8:	4b62      	ldr	r3, [pc, #392]	; (8001634 <HAL_ADC_Start_DMA+0x1d0>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a62      	ldr	r2, [pc, #392]	; (8001638 <HAL_ADC_Start_DMA+0x1d4>)
 80014ae:	fba2 2303 	umull	r2, r3, r2, r3
 80014b2:	0c9a      	lsrs	r2, r3, #18
 80014b4:	4613      	mov	r3, r2
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	4413      	add	r3, r2
 80014ba:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80014bc:	e002      	b.n	80014c4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	3b01      	subs	r3, #1
 80014c2:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d1f9      	bne.n	80014be <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f003 0301 	and.w	r3, r3, #1
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	f040 809c 	bne.w	8001612 <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014de:	4b57      	ldr	r3, [pc, #348]	; (800163c <HAL_ADC_Start_DMA+0x1d8>)
 80014e0:	4013      	ands	r3, r2
 80014e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d007      	beq.n	8001508 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001500:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001510:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001514:	d106      	bne.n	8001524 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151a:	f023 0206 	bic.w	r2, r3, #6
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	645a      	str	r2, [r3, #68]	; 0x44
 8001522:	e002      	b.n	800152a <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2200      	movs	r2, #0
 8001528:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2200      	movs	r2, #0
 800152e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001536:	4a42      	ldr	r2, [pc, #264]	; (8001640 <HAL_ADC_Start_DMA+0x1dc>)
 8001538:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800153e:	4a41      	ldr	r2, [pc, #260]	; (8001644 <HAL_ADC_Start_DMA+0x1e0>)
 8001540:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001546:	4a40      	ldr	r2, [pc, #256]	; (8001648 <HAL_ADC_Start_DMA+0x1e4>)
 8001548:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001552:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	685a      	ldr	r2, [r3, #4]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001562:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	689a      	ldr	r2, [r3, #8]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001572:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	334c      	adds	r3, #76	; 0x4c
 800157e:	4619      	mov	r1, r3
 8001580:	68ba      	ldr	r2, [r7, #8]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	f001 fb4c 	bl	8002c20 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001588:	4b30      	ldr	r3, [pc, #192]	; (800164c <HAL_ADC_Start_DMA+0x1e8>)
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f003 031f 	and.w	r3, r3, #31
 8001590:	2b00      	cmp	r3, #0
 8001592:	d10f      	bne.n	80015b4 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d143      	bne.n	800162a <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	689a      	ldr	r2, [r3, #8]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80015b0:	609a      	str	r2, [r3, #8]
 80015b2:	e03a      	b.n	800162a <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a25      	ldr	r2, [pc, #148]	; (8001650 <HAL_ADC_Start_DMA+0x1ec>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d10e      	bne.n	80015dc <HAL_ADC_Start_DMA+0x178>
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d107      	bne.n	80015dc <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	689a      	ldr	r2, [r3, #8]
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80015da:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80015dc:	4b1b      	ldr	r3, [pc, #108]	; (800164c <HAL_ADC_Start_DMA+0x1e8>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f003 0310 	and.w	r3, r3, #16
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d120      	bne.n	800162a <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a19      	ldr	r2, [pc, #100]	; (8001654 <HAL_ADC_Start_DMA+0x1f0>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d11b      	bne.n	800162a <HAL_ADC_Start_DMA+0x1c6>
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d114      	bne.n	800162a <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	689a      	ldr	r2, [r3, #8]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	e00b      	b.n	800162a <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001616:	f043 0210 	orr.w	r2, r3, #16
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001622:	f043 0201 	orr.w	r2, r3, #1
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800162a:	2300      	movs	r3, #0
}
 800162c:	4618      	mov	r0, r3
 800162e:	3718      	adds	r7, #24
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20000000 	.word	0x20000000
 8001638:	431bde83 	.word	0x431bde83
 800163c:	fffff8fe 	.word	0xfffff8fe
 8001640:	08001b35 	.word	0x08001b35
 8001644:	08001bef 	.word	0x08001bef
 8001648:	08001c0b 	.word	0x08001c0b
 800164c:	40012300 	.word	0x40012300
 8001650:	40012000 	.word	0x40012000
 8001654:	40012200 	.word	0x40012200

08001658 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001674:	bf00      	nop
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001694:	b480      	push	{r7}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d101      	bne.n	80016b0 <HAL_ADC_ConfigChannel+0x1c>
 80016ac:	2302      	movs	r3, #2
 80016ae:	e136      	b.n	800191e <HAL_ADC_ConfigChannel+0x28a>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2201      	movs	r2, #1
 80016b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2b09      	cmp	r3, #9
 80016be:	d93a      	bls.n	8001736 <HAL_ADC_ConfigChannel+0xa2>
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80016c8:	d035      	beq.n	8001736 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	68d9      	ldr	r1, [r3, #12]
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	461a      	mov	r2, r3
 80016d8:	4613      	mov	r3, r2
 80016da:	005b      	lsls	r3, r3, #1
 80016dc:	4413      	add	r3, r2
 80016de:	3b1e      	subs	r3, #30
 80016e0:	2207      	movs	r2, #7
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	43da      	mvns	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	400a      	ands	r2, r1
 80016ee:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a8d      	ldr	r2, [pc, #564]	; (800192c <HAL_ADC_ConfigChannel+0x298>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d10a      	bne.n	8001710 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	68d9      	ldr	r1, [r3, #12]
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	061a      	lsls	r2, r3, #24
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	430a      	orrs	r2, r1
 800170c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800170e:	e035      	b.n	800177c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	68d9      	ldr	r1, [r3, #12]
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	689a      	ldr	r2, [r3, #8]
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	b29b      	uxth	r3, r3
 8001720:	4618      	mov	r0, r3
 8001722:	4603      	mov	r3, r0
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	4403      	add	r3, r0
 8001728:	3b1e      	subs	r3, #30
 800172a:	409a      	lsls	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	430a      	orrs	r2, r1
 8001732:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001734:	e022      	b.n	800177c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6919      	ldr	r1, [r3, #16]
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	b29b      	uxth	r3, r3
 8001742:	461a      	mov	r2, r3
 8001744:	4613      	mov	r3, r2
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	4413      	add	r3, r2
 800174a:	2207      	movs	r2, #7
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	43da      	mvns	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	400a      	ands	r2, r1
 8001758:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	6919      	ldr	r1, [r3, #16]
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	689a      	ldr	r2, [r3, #8]
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	b29b      	uxth	r3, r3
 800176a:	4618      	mov	r0, r3
 800176c:	4603      	mov	r3, r0
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	4403      	add	r3, r0
 8001772:	409a      	lsls	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	430a      	orrs	r2, r1
 800177a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	2b06      	cmp	r3, #6
 8001782:	d824      	bhi.n	80017ce <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	685a      	ldr	r2, [r3, #4]
 800178e:	4613      	mov	r3, r2
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	4413      	add	r3, r2
 8001794:	3b05      	subs	r3, #5
 8001796:	221f      	movs	r2, #31
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	43da      	mvns	r2, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	400a      	ands	r2, r1
 80017a4:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	4618      	mov	r0, r3
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685a      	ldr	r2, [r3, #4]
 80017b8:	4613      	mov	r3, r2
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	4413      	add	r3, r2
 80017be:	3b05      	subs	r3, #5
 80017c0:	fa00 f203 	lsl.w	r2, r0, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	430a      	orrs	r2, r1
 80017ca:	635a      	str	r2, [r3, #52]	; 0x34
 80017cc:	e04c      	b.n	8001868 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	2b0c      	cmp	r3, #12
 80017d4:	d824      	bhi.n	8001820 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685a      	ldr	r2, [r3, #4]
 80017e0:	4613      	mov	r3, r2
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	4413      	add	r3, r2
 80017e6:	3b23      	subs	r3, #35	; 0x23
 80017e8:	221f      	movs	r2, #31
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43da      	mvns	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	400a      	ands	r2, r1
 80017f6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	b29b      	uxth	r3, r3
 8001804:	4618      	mov	r0, r3
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	4613      	mov	r3, r2
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	4413      	add	r3, r2
 8001810:	3b23      	subs	r3, #35	; 0x23
 8001812:	fa00 f203 	lsl.w	r2, r0, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	430a      	orrs	r2, r1
 800181c:	631a      	str	r2, [r3, #48]	; 0x30
 800181e:	e023      	b.n	8001868 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	685a      	ldr	r2, [r3, #4]
 800182a:	4613      	mov	r3, r2
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	4413      	add	r3, r2
 8001830:	3b41      	subs	r3, #65	; 0x41
 8001832:	221f      	movs	r2, #31
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	43da      	mvns	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	400a      	ands	r2, r1
 8001840:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	b29b      	uxth	r3, r3
 800184e:	4618      	mov	r0, r3
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685a      	ldr	r2, [r3, #4]
 8001854:	4613      	mov	r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	4413      	add	r3, r2
 800185a:	3b41      	subs	r3, #65	; 0x41
 800185c:	fa00 f203 	lsl.w	r2, r0, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	430a      	orrs	r2, r1
 8001866:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a30      	ldr	r2, [pc, #192]	; (8001930 <HAL_ADC_ConfigChannel+0x29c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d10a      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x1f4>
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800187a:	d105      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800187c:	4b2d      	ldr	r3, [pc, #180]	; (8001934 <HAL_ADC_ConfigChannel+0x2a0>)
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	4a2c      	ldr	r2, [pc, #176]	; (8001934 <HAL_ADC_ConfigChannel+0x2a0>)
 8001882:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001886:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a28      	ldr	r2, [pc, #160]	; (8001930 <HAL_ADC_ConfigChannel+0x29c>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d10f      	bne.n	80018b2 <HAL_ADC_ConfigChannel+0x21e>
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2b12      	cmp	r3, #18
 8001898:	d10b      	bne.n	80018b2 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800189a:	4b26      	ldr	r3, [pc, #152]	; (8001934 <HAL_ADC_ConfigChannel+0x2a0>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	4a25      	ldr	r2, [pc, #148]	; (8001934 <HAL_ADC_ConfigChannel+0x2a0>)
 80018a0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80018a4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80018a6:	4b23      	ldr	r3, [pc, #140]	; (8001934 <HAL_ADC_ConfigChannel+0x2a0>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	4a22      	ldr	r2, [pc, #136]	; (8001934 <HAL_ADC_ConfigChannel+0x2a0>)
 80018ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018b0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a1e      	ldr	r2, [pc, #120]	; (8001930 <HAL_ADC_ConfigChannel+0x29c>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d12b      	bne.n	8001914 <HAL_ADC_ConfigChannel+0x280>
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a1a      	ldr	r2, [pc, #104]	; (800192c <HAL_ADC_ConfigChannel+0x298>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d003      	beq.n	80018ce <HAL_ADC_ConfigChannel+0x23a>
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2b11      	cmp	r3, #17
 80018cc:	d122      	bne.n	8001914 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80018ce:	4b19      	ldr	r3, [pc, #100]	; (8001934 <HAL_ADC_ConfigChannel+0x2a0>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	4a18      	ldr	r2, [pc, #96]	; (8001934 <HAL_ADC_ConfigChannel+0x2a0>)
 80018d4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80018d8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80018da:	4b16      	ldr	r3, [pc, #88]	; (8001934 <HAL_ADC_ConfigChannel+0x2a0>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	4a15      	ldr	r2, [pc, #84]	; (8001934 <HAL_ADC_ConfigChannel+0x2a0>)
 80018e0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80018e4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a10      	ldr	r2, [pc, #64]	; (800192c <HAL_ADC_ConfigChannel+0x298>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d111      	bne.n	8001914 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80018f0:	4b11      	ldr	r3, [pc, #68]	; (8001938 <HAL_ADC_ConfigChannel+0x2a4>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a11      	ldr	r2, [pc, #68]	; (800193c <HAL_ADC_ConfigChannel+0x2a8>)
 80018f6:	fba2 2303 	umull	r2, r3, r2, r3
 80018fa:	0c9a      	lsrs	r2, r3, #18
 80018fc:	4613      	mov	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001906:	e002      	b.n	800190e <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	3b01      	subs	r3, #1
 800190c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d1f9      	bne.n	8001908 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3714      	adds	r7, #20
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	10000012 	.word	0x10000012
 8001930:	40012000 	.word	0x40012000
 8001934:	40012300 	.word	0x40012300
 8001938:	20000000 	.word	0x20000000
 800193c:	431bde83 	.word	0x431bde83

08001940 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001948:	4b78      	ldr	r3, [pc, #480]	; (8001b2c <ADC_Init+0x1ec>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	4a77      	ldr	r2, [pc, #476]	; (8001b2c <ADC_Init+0x1ec>)
 800194e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001952:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001954:	4b75      	ldr	r3, [pc, #468]	; (8001b2c <ADC_Init+0x1ec>)
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	4973      	ldr	r1, [pc, #460]	; (8001b2c <ADC_Init+0x1ec>)
 800195e:	4313      	orrs	r3, r2
 8001960:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	685a      	ldr	r2, [r3, #4]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001970:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	6859      	ldr	r1, [r3, #4]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	691b      	ldr	r3, [r3, #16]
 800197c:	021a      	lsls	r2, r3, #8
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	430a      	orrs	r2, r1
 8001984:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	685a      	ldr	r2, [r3, #4]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001994:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	6859      	ldr	r1, [r3, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	430a      	orrs	r2, r1
 80019a6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	689a      	ldr	r2, [r3, #8]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	6899      	ldr	r1, [r3, #8]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	68da      	ldr	r2, [r3, #12]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	430a      	orrs	r2, r1
 80019c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ce:	4a58      	ldr	r2, [pc, #352]	; (8001b30 <ADC_Init+0x1f0>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d022      	beq.n	8001a1a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	689a      	ldr	r2, [r3, #8]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80019e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	6899      	ldr	r1, [r3, #8]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	430a      	orrs	r2, r1
 80019f4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001a04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	6899      	ldr	r1, [r3, #8]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	430a      	orrs	r2, r1
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	e00f      	b.n	8001a3a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	689a      	ldr	r2, [r3, #8]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001a28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	689a      	ldr	r2, [r3, #8]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001a38:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689a      	ldr	r2, [r3, #8]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f022 0202 	bic.w	r2, r2, #2
 8001a48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	6899      	ldr	r1, [r3, #8]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	005a      	lsls	r2, r3, #1
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d01b      	beq.n	8001aa0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	685a      	ldr	r2, [r3, #4]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a76:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	685a      	ldr	r2, [r3, #4]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001a86:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6859      	ldr	r1, [r3, #4]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a92:	3b01      	subs	r3, #1
 8001a94:	035a      	lsls	r2, r3, #13
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	e007      	b.n	8001ab0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	685a      	ldr	r2, [r3, #4]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001aae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001abe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	69db      	ldr	r3, [r3, #28]
 8001aca:	3b01      	subs	r3, #1
 8001acc:	051a      	lsls	r2, r3, #20
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	689a      	ldr	r2, [r3, #8]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001ae4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	6899      	ldr	r1, [r3, #8]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001af2:	025a      	lsls	r2, r3, #9
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	430a      	orrs	r2, r1
 8001afa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	689a      	ldr	r2, [r3, #8]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6899      	ldr	r1, [r3, #8]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	695b      	ldr	r3, [r3, #20]
 8001b16:	029a      	lsls	r2, r3, #10
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	609a      	str	r2, [r3, #8]
}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	40012300 	.word	0x40012300
 8001b30:	0f000001 	.word	0x0f000001

08001b34 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b40:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b46:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d13c      	bne.n	8001bc8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b52:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d12b      	bne.n	8001bc0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d127      	bne.n	8001bc0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b76:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d006      	beq.n	8001b8c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d119      	bne.n	8001bc0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	685a      	ldr	r2, [r3, #4]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f022 0220 	bic.w	r2, r2, #32
 8001b9a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d105      	bne.n	8001bc0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb8:	f043 0201 	orr.w	r2, r3, #1
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001bc0:	68f8      	ldr	r0, [r7, #12]
 8001bc2:	f7fe ff95 	bl	8000af0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001bc6:	e00e      	b.n	8001be6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bcc:	f003 0310 	and.w	r3, r3, #16
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d003      	beq.n	8001bdc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001bd4:	68f8      	ldr	r0, [r7, #12]
 8001bd6:	f7ff fd53 	bl	8001680 <HAL_ADC_ErrorCallback>
}
 8001bda:	e004      	b.n	8001be6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	4798      	blx	r3
}
 8001be6:	bf00      	nop
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b084      	sub	sp, #16
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bfa:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001bfc:	68f8      	ldr	r0, [r7, #12]
 8001bfe:	f7ff fd2b 	bl	8001658 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c02:	bf00      	nop
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b084      	sub	sp, #16
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c16:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2240      	movs	r2, #64	; 0x40
 8001c1c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c22:	f043 0204 	orr.w	r2, r3, #4
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001c2a:	68f8      	ldr	r0, [r7, #12]
 8001c2c:	f7ff fd28 	bl	8001680 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c30:	bf00      	nop
 8001c32:	3710      	adds	r7, #16
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d101      	bne.n	8001c5e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e0ed      	b.n	8001e3a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d102      	bne.n	8001c70 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff f854 	bl	8000d18 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f042 0201 	orr.w	r2, r2, #1
 8001c7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c80:	f7ff fa6c 	bl	800115c <HAL_GetTick>
 8001c84:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c86:	e012      	b.n	8001cae <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c88:	f7ff fa68 	bl	800115c <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b0a      	cmp	r3, #10
 8001c94:	d90b      	bls.n	8001cae <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2205      	movs	r2, #5
 8001ca6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e0c5      	b.n	8001e3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0e5      	beq.n	8001c88 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 0202 	bic.w	r2, r2, #2
 8001cca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ccc:	f7ff fa46 	bl	800115c <HAL_GetTick>
 8001cd0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001cd2:	e012      	b.n	8001cfa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001cd4:	f7ff fa42 	bl	800115c <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b0a      	cmp	r3, #10
 8001ce0:	d90b      	bls.n	8001cfa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2205      	movs	r2, #5
 8001cf2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e09f      	b.n	8001e3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d1e5      	bne.n	8001cd4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	7e1b      	ldrb	r3, [r3, #24]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d108      	bne.n	8001d22 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	e007      	b.n	8001d32 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	7e5b      	ldrb	r3, [r3, #25]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d108      	bne.n	8001d4c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	e007      	b.n	8001d5c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	7e9b      	ldrb	r3, [r3, #26]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d108      	bne.n	8001d76 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f042 0220 	orr.w	r2, r2, #32
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	e007      	b.n	8001d86 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f022 0220 	bic.w	r2, r2, #32
 8001d84:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	7edb      	ldrb	r3, [r3, #27]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d108      	bne.n	8001da0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f022 0210 	bic.w	r2, r2, #16
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	e007      	b.n	8001db0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f042 0210 	orr.w	r2, r2, #16
 8001dae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	7f1b      	ldrb	r3, [r3, #28]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d108      	bne.n	8001dca <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f042 0208 	orr.w	r2, r2, #8
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	e007      	b.n	8001dda <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f022 0208 	bic.w	r2, r2, #8
 8001dd8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	7f5b      	ldrb	r3, [r3, #29]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d108      	bne.n	8001df4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f042 0204 	orr.w	r2, r2, #4
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	e007      	b.n	8001e04 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f022 0204 	bic.w	r2, r2, #4
 8001e02:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689a      	ldr	r2, [r3, #8]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	431a      	orrs	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	431a      	orrs	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	695b      	ldr	r3, [r3, #20]
 8001e18:	ea42 0103 	orr.w	r1, r2, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	1e5a      	subs	r2, r3, #1
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	430a      	orrs	r2, r1
 8001e28:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b087      	sub	sp, #28
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e5a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001e5c:	7cfb      	ldrb	r3, [r7, #19]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d003      	beq.n	8001e6a <HAL_CAN_ConfigFilter+0x26>
 8001e62:	7cfb      	ldrb	r3, [r7, #19]
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	f040 80c7 	bne.w	8001ff8 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a69      	ldr	r2, [pc, #420]	; (8002014 <HAL_CAN_ConfigFilter+0x1d0>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d001      	beq.n	8001e78 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8001e74:	4b68      	ldr	r3, [pc, #416]	; (8002018 <HAL_CAN_ConfigFilter+0x1d4>)
 8001e76:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001e7e:	f043 0201 	orr.w	r2, r3, #1
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	4a63      	ldr	r2, [pc, #396]	; (8002018 <HAL_CAN_ConfigFilter+0x1d4>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d111      	bne.n	8001eb4 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001e96:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eaa:	021b      	lsls	r3, r3, #8
 8001eac:	431a      	orrs	r2, r3
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	f003 031f 	and.w	r3, r3, #31
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	401a      	ands	r2, r3
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d123      	bne.n	8001f26 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	401a      	ands	r2, r3
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001f00:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	3248      	adds	r2, #72	; 0x48
 8001f06:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f1a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f1c:	6979      	ldr	r1, [r7, #20]
 8001f1e:	3348      	adds	r3, #72	; 0x48
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	440b      	add	r3, r1
 8001f24:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d122      	bne.n	8001f74 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	431a      	orrs	r2, r3
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f4a:	683a      	ldr	r2, [r7, #0]
 8001f4c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001f4e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	3248      	adds	r2, #72	; 0x48
 8001f54:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f68:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f6a:	6979      	ldr	r1, [r7, #20]
 8001f6c:	3348      	adds	r3, #72	; 0x48
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	440b      	add	r3, r1
 8001f72:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	699b      	ldr	r3, [r3, #24]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d109      	bne.n	8001f90 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	43db      	mvns	r3, r3
 8001f86:	401a      	ands	r2, r3
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001f8e:	e007      	b.n	8001fa0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	431a      	orrs	r2, r3
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	691b      	ldr	r3, [r3, #16]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d109      	bne.n	8001fbc <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	401a      	ands	r2, r3
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001fba:	e007      	b.n	8001fcc <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	431a      	orrs	r2, r3
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d107      	bne.n	8001fe4 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001fea:	f023 0201 	bic.w	r2, r3, #1
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	e006      	b.n	8002006 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
  }
}
 8002006:	4618      	mov	r0, r3
 8002008:	371c      	adds	r7, #28
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	40003400 	.word	0x40003400
 8002018:	40006400 	.word	0x40006400

0800201c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f893 3020 	ldrb.w	r3, [r3, #32]
 800202a:	b2db      	uxtb	r3, r3
 800202c:	2b01      	cmp	r3, #1
 800202e:	d12e      	bne.n	800208e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2202      	movs	r2, #2
 8002034:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 0201 	bic.w	r2, r2, #1
 8002046:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002048:	f7ff f888 	bl	800115c <HAL_GetTick>
 800204c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800204e:	e012      	b.n	8002076 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002050:	f7ff f884 	bl	800115c <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b0a      	cmp	r3, #10
 800205c:	d90b      	bls.n	8002076 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002062:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2205      	movs	r2, #5
 800206e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e012      	b.n	800209c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	2b00      	cmp	r3, #0
 8002082:	d1e5      	bne.n	8002050 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800208a:	2300      	movs	r3, #0
 800208c:	e006      	b.n	800209c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002092:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
  }
}
 800209c:	4618      	mov	r0, r3
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b089      	sub	sp, #36	; 0x24
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
 80020b0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020b8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80020c2:	7ffb      	ldrb	r3, [r7, #31]
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d003      	beq.n	80020d0 <HAL_CAN_AddTxMessage+0x2c>
 80020c8:	7ffb      	ldrb	r3, [r7, #31]
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	f040 80ad 	bne.w	800222a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80020d0:	69bb      	ldr	r3, [r7, #24]
 80020d2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10a      	bne.n	80020f0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d105      	bne.n	80020f0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f000 8095 	beq.w	800221a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	0e1b      	lsrs	r3, r3, #24
 80020f4:	f003 0303 	and.w	r3, r3, #3
 80020f8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80020fa:	2201      	movs	r2, #1
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	409a      	lsls	r2, r3
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d10d      	bne.n	8002128 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002116:	68f9      	ldr	r1, [r7, #12]
 8002118:	6809      	ldr	r1, [r1, #0]
 800211a:	431a      	orrs	r2, r3
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	3318      	adds	r3, #24
 8002120:	011b      	lsls	r3, r3, #4
 8002122:	440b      	add	r3, r1
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	e00f      	b.n	8002148 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002132:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002138:	68f9      	ldr	r1, [r7, #12]
 800213a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800213c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	3318      	adds	r3, #24
 8002142:	011b      	lsls	r3, r3, #4
 8002144:	440b      	add	r3, r1
 8002146:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6819      	ldr	r1, [r3, #0]
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	691a      	ldr	r2, [r3, #16]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	3318      	adds	r3, #24
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	440b      	add	r3, r1
 8002158:	3304      	adds	r3, #4
 800215a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	7d1b      	ldrb	r3, [r3, #20]
 8002160:	2b01      	cmp	r3, #1
 8002162:	d111      	bne.n	8002188 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	3318      	adds	r3, #24
 800216c:	011b      	lsls	r3, r3, #4
 800216e:	4413      	add	r3, r2
 8002170:	3304      	adds	r3, #4
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	68fa      	ldr	r2, [r7, #12]
 8002176:	6811      	ldr	r1, [r2, #0]
 8002178:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	3318      	adds	r3, #24
 8002180:	011b      	lsls	r3, r3, #4
 8002182:	440b      	add	r3, r1
 8002184:	3304      	adds	r3, #4
 8002186:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3307      	adds	r3, #7
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	061a      	lsls	r2, r3, #24
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3306      	adds	r3, #6
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	041b      	lsls	r3, r3, #16
 8002198:	431a      	orrs	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	3305      	adds	r3, #5
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	021b      	lsls	r3, r3, #8
 80021a2:	4313      	orrs	r3, r2
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	3204      	adds	r2, #4
 80021a8:	7812      	ldrb	r2, [r2, #0]
 80021aa:	4610      	mov	r0, r2
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	6811      	ldr	r1, [r2, #0]
 80021b0:	ea43 0200 	orr.w	r2, r3, r0
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	011b      	lsls	r3, r3, #4
 80021b8:	440b      	add	r3, r1
 80021ba:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80021be:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3303      	adds	r3, #3
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	061a      	lsls	r2, r3, #24
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3302      	adds	r3, #2
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	041b      	lsls	r3, r3, #16
 80021d0:	431a      	orrs	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	3301      	adds	r3, #1
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	021b      	lsls	r3, r3, #8
 80021da:	4313      	orrs	r3, r2
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	7812      	ldrb	r2, [r2, #0]
 80021e0:	4610      	mov	r0, r2
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	6811      	ldr	r1, [r2, #0]
 80021e6:	ea43 0200 	orr.w	r2, r3, r0
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	440b      	add	r3, r1
 80021f0:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80021f4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	3318      	adds	r3, #24
 80021fe:	011b      	lsls	r3, r3, #4
 8002200:	4413      	add	r3, r2
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68fa      	ldr	r2, [r7, #12]
 8002206:	6811      	ldr	r1, [r2, #0]
 8002208:	f043 0201 	orr.w	r2, r3, #1
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	3318      	adds	r3, #24
 8002210:	011b      	lsls	r3, r3, #4
 8002212:	440b      	add	r3, r1
 8002214:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002216:	2300      	movs	r3, #0
 8002218:	e00e      	b.n	8002238 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e006      	b.n	8002238 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
  }
}
 8002238:	4618      	mov	r0, r3
 800223a:	3724      	adds	r7, #36	; 0x24
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002244:	b480      	push	{r7}
 8002246:	b087      	sub	sp, #28
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
 8002250:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002258:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800225a:	7dfb      	ldrb	r3, [r7, #23]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d003      	beq.n	8002268 <HAL_CAN_GetRxMessage+0x24>
 8002260:	7dfb      	ldrb	r3, [r7, #23]
 8002262:	2b02      	cmp	r3, #2
 8002264:	f040 80f3 	bne.w	800244e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10e      	bne.n	800228c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	2b00      	cmp	r3, #0
 800227a:	d116      	bne.n	80022aa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002280:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e0e7      	b.n	800245c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	f003 0303 	and.w	r3, r3, #3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d107      	bne.n	80022aa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e0d8      	b.n	800245c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	331b      	adds	r3, #27
 80022b2:	011b      	lsls	r3, r3, #4
 80022b4:	4413      	add	r3, r2
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0204 	and.w	r2, r3, #4
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d10c      	bne.n	80022e2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	331b      	adds	r3, #27
 80022d0:	011b      	lsls	r3, r3, #4
 80022d2:	4413      	add	r3, r2
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	0d5b      	lsrs	r3, r3, #21
 80022d8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	e00b      	b.n	80022fa <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	331b      	adds	r3, #27
 80022ea:	011b      	lsls	r3, r3, #4
 80022ec:	4413      	add	r3, r2
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	08db      	lsrs	r3, r3, #3
 80022f2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	331b      	adds	r3, #27
 8002302:	011b      	lsls	r3, r3, #4
 8002304:	4413      	add	r3, r2
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0202 	and.w	r2, r3, #2
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	331b      	adds	r3, #27
 8002318:	011b      	lsls	r3, r3, #4
 800231a:	4413      	add	r3, r2
 800231c:	3304      	adds	r3, #4
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 020f 	and.w	r2, r3, #15
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	331b      	adds	r3, #27
 8002330:	011b      	lsls	r3, r3, #4
 8002332:	4413      	add	r3, r2
 8002334:	3304      	adds	r3, #4
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	0a1b      	lsrs	r3, r3, #8
 800233a:	b2da      	uxtb	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	331b      	adds	r3, #27
 8002348:	011b      	lsls	r3, r3, #4
 800234a:	4413      	add	r3, r2
 800234c:	3304      	adds	r3, #4
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	0c1b      	lsrs	r3, r3, #16
 8002352:	b29a      	uxth	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	011b      	lsls	r3, r3, #4
 8002360:	4413      	add	r3, r2
 8002362:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	011b      	lsls	r3, r3, #4
 8002376:	4413      	add	r3, r2
 8002378:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	0a1a      	lsrs	r2, r3, #8
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	3301      	adds	r3, #1
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	011b      	lsls	r3, r3, #4
 8002390:	4413      	add	r3, r2
 8002392:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	0c1a      	lsrs	r2, r3, #16
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	3302      	adds	r3, #2
 800239e:	b2d2      	uxtb	r2, r2
 80023a0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	4413      	add	r3, r2
 80023ac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	0e1a      	lsrs	r2, r3, #24
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	3303      	adds	r3, #3
 80023b8:	b2d2      	uxtb	r2, r2
 80023ba:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	4413      	add	r3, r2
 80023c6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	3304      	adds	r3, #4
 80023d0:	b2d2      	uxtb	r2, r2
 80023d2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	011b      	lsls	r3, r3, #4
 80023dc:	4413      	add	r3, r2
 80023de:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	0a1a      	lsrs	r2, r3, #8
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	3305      	adds	r3, #5
 80023ea:	b2d2      	uxtb	r2, r2
 80023ec:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	011b      	lsls	r3, r3, #4
 80023f6:	4413      	add	r3, r2
 80023f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	0c1a      	lsrs	r2, r3, #16
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	3306      	adds	r3, #6
 8002404:	b2d2      	uxtb	r2, r2
 8002406:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	011b      	lsls	r3, r3, #4
 8002410:	4413      	add	r3, r2
 8002412:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	0e1a      	lsrs	r2, r3, #24
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	3307      	adds	r3, #7
 800241e:	b2d2      	uxtb	r2, r2
 8002420:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d108      	bne.n	800243a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f042 0220 	orr.w	r2, r2, #32
 8002436:	60da      	str	r2, [r3, #12]
 8002438:	e007      	b.n	800244a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	691a      	ldr	r2, [r3, #16]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f042 0220 	orr.w	r2, r2, #32
 8002448:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800244a:	2300      	movs	r3, #0
 800244c:	e006      	b.n	800245c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002452:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
  }
}
 800245c:	4618      	mov	r0, r3
 800245e:	371c      	adds	r7, #28
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002478:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800247a:	7bfb      	ldrb	r3, [r7, #15]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d002      	beq.n	8002486 <HAL_CAN_ActivateNotification+0x1e>
 8002480:	7bfb      	ldrb	r3, [r7, #15]
 8002482:	2b02      	cmp	r3, #2
 8002484:	d109      	bne.n	800249a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6959      	ldr	r1, [r3, #20]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002496:	2300      	movs	r3, #0
 8002498:	e006      	b.n	80024a8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
  }
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b08a      	sub	sp, #40	; 0x28
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80024bc:	2300      	movs	r3, #0
 80024be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	699b      	ldr	r3, [r3, #24]
 80024ee:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80024f0:	6a3b      	ldr	r3, [r7, #32]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d07c      	beq.n	80025f4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b00      	cmp	r3, #0
 8002502:	d023      	beq.n	800254c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2201      	movs	r2, #1
 800250a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7fe fab4 	bl	8000a84 <HAL_CAN_TxMailbox0CompleteCallback>
 800251c:	e016      	b.n	800254c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	f003 0304 	and.w	r3, r3, #4
 8002524:	2b00      	cmp	r3, #0
 8002526:	d004      	beq.n	8002532 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
 8002530:	e00c      	b.n	800254c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	f003 0308 	and.w	r3, r3, #8
 8002538:	2b00      	cmp	r3, #0
 800253a:	d004      	beq.n	8002546 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800253c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002542:	627b      	str	r3, [r7, #36]	; 0x24
 8002544:	e002      	b.n	800254c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 f97f 	bl	800284a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002552:	2b00      	cmp	r3, #0
 8002554:	d024      	beq.n	80025a0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800255e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f000 f959 	bl	8002822 <HAL_CAN_TxMailbox1CompleteCallback>
 8002570:	e016      	b.n	80025a0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002578:	2b00      	cmp	r3, #0
 800257a:	d004      	beq.n	8002586 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800257c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002582:	627b      	str	r3, [r7, #36]	; 0x24
 8002584:	e00c      	b.n	80025a0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800258c:	2b00      	cmp	r3, #0
 800258e:	d004      	beq.n	800259a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002592:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002596:	627b      	str	r3, [r7, #36]	; 0x24
 8002598:	e002      	b.n	80025a0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f000 f95f 	bl	800285e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d024      	beq.n	80025f4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80025b2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d003      	beq.n	80025c6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f000 f939 	bl	8002836 <HAL_CAN_TxMailbox2CompleteCallback>
 80025c4:	e016      	b.n	80025f4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d004      	beq.n	80025da <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80025d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025d6:	627b      	str	r3, [r7, #36]	; 0x24
 80025d8:	e00c      	b.n	80025f4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d004      	beq.n	80025ee <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ea:	627b      	str	r3, [r7, #36]	; 0x24
 80025ec:	e002      	b.n	80025f4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 f93f 	bl	8002872 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80025f4:	6a3b      	ldr	r3, [r7, #32]
 80025f6:	f003 0308 	and.w	r3, r3, #8
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d00c      	beq.n	8002618 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	f003 0310 	and.w	r3, r3, #16
 8002604:	2b00      	cmp	r3, #0
 8002606:	d007      	beq.n	8002618 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800260e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2210      	movs	r2, #16
 8002616:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002618:	6a3b      	ldr	r3, [r7, #32]
 800261a:	f003 0304 	and.w	r3, r3, #4
 800261e:	2b00      	cmp	r3, #0
 8002620:	d00b      	beq.n	800263a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	f003 0308 	and.w	r3, r3, #8
 8002628:	2b00      	cmp	r3, #0
 800262a:	d006      	beq.n	800263a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2208      	movs	r2, #8
 8002632:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f000 f926 	bl	8002886 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800263a:	6a3b      	ldr	r3, [r7, #32]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d009      	beq.n	8002658 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	f003 0303 	and.w	r3, r3, #3
 800264e:	2b00      	cmp	r3, #0
 8002650:	d002      	beq.n	8002658 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f7fe fa24 	bl	8000aa0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002658:	6a3b      	ldr	r3, [r7, #32]
 800265a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800265e:	2b00      	cmp	r3, #0
 8002660:	d00c      	beq.n	800267c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	f003 0310 	and.w	r3, r3, #16
 8002668:	2b00      	cmp	r3, #0
 800266a:	d007      	beq.n	800267c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800266c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002672:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2210      	movs	r2, #16
 800267a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800267c:	6a3b      	ldr	r3, [r7, #32]
 800267e:	f003 0320 	and.w	r3, r3, #32
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00b      	beq.n	800269e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	f003 0308 	and.w	r3, r3, #8
 800268c:	2b00      	cmp	r3, #0
 800268e:	d006      	beq.n	800269e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2208      	movs	r2, #8
 8002696:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f000 f908 	bl	80028ae <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800269e:	6a3b      	ldr	r3, [r7, #32]
 80026a0:	f003 0310 	and.w	r3, r3, #16
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d009      	beq.n	80026bc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	f003 0303 	and.w	r3, r3, #3
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d002      	beq.n	80026bc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f000 f8ef 	bl	800289a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80026bc:	6a3b      	ldr	r3, [r7, #32]
 80026be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00b      	beq.n	80026de <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	f003 0310 	and.w	r3, r3, #16
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d006      	beq.n	80026de <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2210      	movs	r2, #16
 80026d6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f000 f8f2 	bl	80028c2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80026de:	6a3b      	ldr	r3, [r7, #32]
 80026e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d00b      	beq.n	8002700 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	f003 0308 	and.w	r3, r3, #8
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d006      	beq.n	8002700 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2208      	movs	r2, #8
 80026f8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f8eb 	bl	80028d6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002700:	6a3b      	ldr	r3, [r7, #32]
 8002702:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d07b      	beq.n	8002802 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	f003 0304 	and.w	r3, r3, #4
 8002710:	2b00      	cmp	r3, #0
 8002712:	d072      	beq.n	80027fa <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002714:	6a3b      	ldr	r3, [r7, #32]
 8002716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800271a:	2b00      	cmp	r3, #0
 800271c:	d008      	beq.n	8002730 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002724:	2b00      	cmp	r3, #0
 8002726:	d003      	beq.n	8002730 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272a:	f043 0301 	orr.w	r3, r3, #1
 800272e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002730:	6a3b      	ldr	r3, [r7, #32]
 8002732:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002736:	2b00      	cmp	r3, #0
 8002738:	d008      	beq.n	800274c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002740:	2b00      	cmp	r3, #0
 8002742:	d003      	beq.n	800274c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002746:	f043 0302 	orr.w	r3, r3, #2
 800274a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800274c:	6a3b      	ldr	r3, [r7, #32]
 800274e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002752:	2b00      	cmp	r3, #0
 8002754:	d008      	beq.n	8002768 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002762:	f043 0304 	orr.w	r3, r3, #4
 8002766:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002768:	6a3b      	ldr	r3, [r7, #32]
 800276a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800276e:	2b00      	cmp	r3, #0
 8002770:	d043      	beq.n	80027fa <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002778:	2b00      	cmp	r3, #0
 800277a:	d03e      	beq.n	80027fa <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002782:	2b60      	cmp	r3, #96	; 0x60
 8002784:	d02b      	beq.n	80027de <HAL_CAN_IRQHandler+0x32a>
 8002786:	2b60      	cmp	r3, #96	; 0x60
 8002788:	d82e      	bhi.n	80027e8 <HAL_CAN_IRQHandler+0x334>
 800278a:	2b50      	cmp	r3, #80	; 0x50
 800278c:	d022      	beq.n	80027d4 <HAL_CAN_IRQHandler+0x320>
 800278e:	2b50      	cmp	r3, #80	; 0x50
 8002790:	d82a      	bhi.n	80027e8 <HAL_CAN_IRQHandler+0x334>
 8002792:	2b40      	cmp	r3, #64	; 0x40
 8002794:	d019      	beq.n	80027ca <HAL_CAN_IRQHandler+0x316>
 8002796:	2b40      	cmp	r3, #64	; 0x40
 8002798:	d826      	bhi.n	80027e8 <HAL_CAN_IRQHandler+0x334>
 800279a:	2b30      	cmp	r3, #48	; 0x30
 800279c:	d010      	beq.n	80027c0 <HAL_CAN_IRQHandler+0x30c>
 800279e:	2b30      	cmp	r3, #48	; 0x30
 80027a0:	d822      	bhi.n	80027e8 <HAL_CAN_IRQHandler+0x334>
 80027a2:	2b10      	cmp	r3, #16
 80027a4:	d002      	beq.n	80027ac <HAL_CAN_IRQHandler+0x2f8>
 80027a6:	2b20      	cmp	r3, #32
 80027a8:	d005      	beq.n	80027b6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80027aa:	e01d      	b.n	80027e8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80027ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ae:	f043 0308 	orr.w	r3, r3, #8
 80027b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80027b4:	e019      	b.n	80027ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80027b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b8:	f043 0310 	orr.w	r3, r3, #16
 80027bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80027be:	e014      	b.n	80027ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80027c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c2:	f043 0320 	orr.w	r3, r3, #32
 80027c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80027c8:	e00f      	b.n	80027ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80027ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80027d2:	e00a      	b.n	80027ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80027d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80027dc:	e005      	b.n	80027ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80027de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027e4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80027e6:	e000      	b.n	80027ea <HAL_CAN_IRQHandler+0x336>
            break;
 80027e8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	699a      	ldr	r2, [r3, #24]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80027f8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2204      	movs	r2, #4
 8002800:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002804:	2b00      	cmp	r3, #0
 8002806:	d008      	beq.n	800281a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800280c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280e:	431a      	orrs	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f000 f868 	bl	80028ea <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800281a:	bf00      	nop
 800281c:	3728      	adds	r7, #40	; 0x28
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002822:	b480      	push	{r7}
 8002824:	b083      	sub	sp, #12
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800282a:	bf00      	nop
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr

08002836 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002836:	b480      	push	{r7}
 8002838:	b083      	sub	sp, #12
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr

0800285e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800285e:	b480      	push	{r7}
 8002860:	b083      	sub	sp, #12
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002866:	bf00      	nop
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr

08002872 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002872:	b480      	push	{r7}
 8002874:	b083      	sub	sp, #12
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800287a:	bf00      	nop
 800287c:	370c      	adds	r7, #12
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr

08002886 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002886:	b480      	push	{r7}
 8002888:	b083      	sub	sp, #12
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr

080028ae <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b083      	sub	sp, #12
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr

080028c2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80028c2:	b480      	push	{r7}
 80028c4:	b083      	sub	sp, #12
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80028d6:	b480      	push	{r7}
 80028d8:	b083      	sub	sp, #12
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b083      	sub	sp, #12
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
	...

08002900 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f003 0307 	and.w	r3, r3, #7
 800290e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002910:	4b0b      	ldr	r3, [pc, #44]	; (8002940 <__NVIC_SetPriorityGrouping+0x40>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002916:	68ba      	ldr	r2, [r7, #8]
 8002918:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800291c:	4013      	ands	r3, r2
 800291e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002928:	4b06      	ldr	r3, [pc, #24]	; (8002944 <__NVIC_SetPriorityGrouping+0x44>)
 800292a:	4313      	orrs	r3, r2
 800292c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800292e:	4a04      	ldr	r2, [pc, #16]	; (8002940 <__NVIC_SetPriorityGrouping+0x40>)
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	60d3      	str	r3, [r2, #12]
}
 8002934:	bf00      	nop
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	e000ed00 	.word	0xe000ed00
 8002944:	05fa0000 	.word	0x05fa0000

08002948 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800294c:	4b04      	ldr	r3, [pc, #16]	; (8002960 <__NVIC_GetPriorityGrouping+0x18>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	0a1b      	lsrs	r3, r3, #8
 8002952:	f003 0307 	and.w	r3, r3, #7
}
 8002956:	4618      	mov	r0, r3
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	e000ed00 	.word	0xe000ed00

08002964 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	4603      	mov	r3, r0
 800296c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800296e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002972:	2b00      	cmp	r3, #0
 8002974:	db0b      	blt.n	800298e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002976:	79fb      	ldrb	r3, [r7, #7]
 8002978:	f003 021f 	and.w	r2, r3, #31
 800297c:	4907      	ldr	r1, [pc, #28]	; (800299c <__NVIC_EnableIRQ+0x38>)
 800297e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002982:	095b      	lsrs	r3, r3, #5
 8002984:	2001      	movs	r0, #1
 8002986:	fa00 f202 	lsl.w	r2, r0, r2
 800298a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800298e:	bf00      	nop
 8002990:	370c      	adds	r7, #12
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	e000e100 	.word	0xe000e100

080029a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	4603      	mov	r3, r0
 80029a8:	6039      	str	r1, [r7, #0]
 80029aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	db0a      	blt.n	80029ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	b2da      	uxtb	r2, r3
 80029b8:	490c      	ldr	r1, [pc, #48]	; (80029ec <__NVIC_SetPriority+0x4c>)
 80029ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029be:	0112      	lsls	r2, r2, #4
 80029c0:	b2d2      	uxtb	r2, r2
 80029c2:	440b      	add	r3, r1
 80029c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029c8:	e00a      	b.n	80029e0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	4908      	ldr	r1, [pc, #32]	; (80029f0 <__NVIC_SetPriority+0x50>)
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	f003 030f 	and.w	r3, r3, #15
 80029d6:	3b04      	subs	r3, #4
 80029d8:	0112      	lsls	r2, r2, #4
 80029da:	b2d2      	uxtb	r2, r2
 80029dc:	440b      	add	r3, r1
 80029de:	761a      	strb	r2, [r3, #24]
}
 80029e0:	bf00      	nop
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr
 80029ec:	e000e100 	.word	0xe000e100
 80029f0:	e000ed00 	.word	0xe000ed00

080029f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b089      	sub	sp, #36	; 0x24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	f1c3 0307 	rsb	r3, r3, #7
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	bf28      	it	cs
 8002a12:	2304      	movcs	r3, #4
 8002a14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	3304      	adds	r3, #4
 8002a1a:	2b06      	cmp	r3, #6
 8002a1c:	d902      	bls.n	8002a24 <NVIC_EncodePriority+0x30>
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	3b03      	subs	r3, #3
 8002a22:	e000      	b.n	8002a26 <NVIC_EncodePriority+0x32>
 8002a24:	2300      	movs	r3, #0
 8002a26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a28:	f04f 32ff 	mov.w	r2, #4294967295
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	43da      	mvns	r2, r3
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	401a      	ands	r2, r3
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	fa01 f303 	lsl.w	r3, r1, r3
 8002a46:	43d9      	mvns	r1, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a4c:	4313      	orrs	r3, r2
         );
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3724      	adds	r7, #36	; 0x24
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b082      	sub	sp, #8
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7ff ff4c 	bl	8002900 <__NVIC_SetPriorityGrouping>
}
 8002a68:	bf00      	nop
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b086      	sub	sp, #24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	4603      	mov	r3, r0
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
 8002a7c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a82:	f7ff ff61 	bl	8002948 <__NVIC_GetPriorityGrouping>
 8002a86:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	68b9      	ldr	r1, [r7, #8]
 8002a8c:	6978      	ldr	r0, [r7, #20]
 8002a8e:	f7ff ffb1 	bl	80029f4 <NVIC_EncodePriority>
 8002a92:	4602      	mov	r2, r0
 8002a94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a98:	4611      	mov	r1, r2
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff ff80 	bl	80029a0 <__NVIC_SetPriority>
}
 8002aa0:	bf00      	nop
 8002aa2:	3718      	adds	r7, #24
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	4603      	mov	r3, r0
 8002ab0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff ff54 	bl	8002964 <__NVIC_EnableIRQ>
}
 8002abc:	bf00      	nop
 8002abe:	3708      	adds	r7, #8
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ad0:	f7fe fb44 	bl	800115c <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e099      	b.n	8002c14 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f022 0201 	bic.w	r2, r2, #1
 8002afe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b00:	e00f      	b.n	8002b22 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b02:	f7fe fb2b 	bl	800115c <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b05      	cmp	r3, #5
 8002b0e:	d908      	bls.n	8002b22 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2220      	movs	r2, #32
 8002b14:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2203      	movs	r2, #3
 8002b1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e078      	b.n	8002c14 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1e8      	bne.n	8002b02 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	4b38      	ldr	r3, [pc, #224]	; (8002c1c <HAL_DMA_Init+0x158>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b6e:	697a      	ldr	r2, [r7, #20]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b78:	2b04      	cmp	r3, #4
 8002b7a:	d107      	bne.n	8002b8c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b84:	4313      	orrs	r3, r2
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	697a      	ldr	r2, [r7, #20]
 8002b92:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	f023 0307 	bic.w	r3, r3, #7
 8002ba2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba8:	697a      	ldr	r2, [r7, #20]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d117      	bne.n	8002be6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d00e      	beq.n	8002be6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 fb09 	bl	80031e0 <DMA_CheckFifoParam>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d008      	beq.n	8002be6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2240      	movs	r2, #64	; 0x40
 8002bd8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002be2:	2301      	movs	r3, #1
 8002be4:	e016      	b.n	8002c14 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f000 fac0 	bl	8003174 <DMA_CalcBaseAndBitshift>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bfc:	223f      	movs	r2, #63	; 0x3f
 8002bfe:	409a      	lsls	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c12:	2300      	movs	r3, #0
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3718      	adds	r7, #24
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	e010803f 	.word	0xe010803f

08002c20 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
 8002c2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c36:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d101      	bne.n	8002c46 <HAL_DMA_Start_IT+0x26>
 8002c42:	2302      	movs	r3, #2
 8002c44:	e048      	b.n	8002cd8 <HAL_DMA_Start_IT+0xb8>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d137      	bne.n	8002cca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	68b9      	ldr	r1, [r7, #8]
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f000 fa52 	bl	8003118 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c78:	223f      	movs	r2, #63	; 0x3f
 8002c7a:	409a      	lsls	r2, r3
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0216 	orr.w	r2, r2, #22
 8002c8e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	695a      	ldr	r2, [r3, #20]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c9e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d007      	beq.n	8002cb8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0208 	orr.w	r2, r2, #8
 8002cb6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f042 0201 	orr.w	r2, r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	e005      	b.n	8002cd6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002cd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3718      	adds	r7, #24
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cec:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002cee:	f7fe fa35 	bl	800115c <HAL_GetTick>
 8002cf2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	2b02      	cmp	r3, #2
 8002cfe:	d008      	beq.n	8002d12 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2280      	movs	r2, #128	; 0x80
 8002d04:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e052      	b.n	8002db8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 0216 	bic.w	r2, r2, #22
 8002d20:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	695a      	ldr	r2, [r3, #20]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d30:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d103      	bne.n	8002d42 <HAL_DMA_Abort+0x62>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d007      	beq.n	8002d52 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 0208 	bic.w	r2, r2, #8
 8002d50:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 0201 	bic.w	r2, r2, #1
 8002d60:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d62:	e013      	b.n	8002d8c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d64:	f7fe f9fa 	bl	800115c <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	2b05      	cmp	r3, #5
 8002d70:	d90c      	bls.n	8002d8c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2220      	movs	r2, #32
 8002d76:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2203      	movs	r2, #3
 8002d7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e015      	b.n	8002db8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1e4      	bne.n	8002d64 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d9e:	223f      	movs	r2, #63	; 0x3f
 8002da0:	409a      	lsls	r2, r3
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2201      	movs	r2, #1
 8002daa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d004      	beq.n	8002dde <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2280      	movs	r2, #128	; 0x80
 8002dd8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e00c      	b.n	8002df8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2205      	movs	r2, #5
 8002de2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f022 0201 	bic.w	r2, r2, #1
 8002df4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002e10:	4b8e      	ldr	r3, [pc, #568]	; (800304c <HAL_DMA_IRQHandler+0x248>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a8e      	ldr	r2, [pc, #568]	; (8003050 <HAL_DMA_IRQHandler+0x24c>)
 8002e16:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1a:	0a9b      	lsrs	r3, r3, #10
 8002e1c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e22:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e2e:	2208      	movs	r2, #8
 8002e30:	409a      	lsls	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	4013      	ands	r3, r2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d01a      	beq.n	8002e70 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d013      	beq.n	8002e70 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f022 0204 	bic.w	r2, r2, #4
 8002e56:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e5c:	2208      	movs	r2, #8
 8002e5e:	409a      	lsls	r2, r3
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e68:	f043 0201 	orr.w	r2, r3, #1
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e74:	2201      	movs	r2, #1
 8002e76:	409a      	lsls	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d012      	beq.n	8002ea6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	695b      	ldr	r3, [r3, #20]
 8002e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00b      	beq.n	8002ea6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e92:	2201      	movs	r2, #1
 8002e94:	409a      	lsls	r2, r3
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e9e:	f043 0202 	orr.w	r2, r3, #2
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eaa:	2204      	movs	r2, #4
 8002eac:	409a      	lsls	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d012      	beq.n	8002edc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00b      	beq.n	8002edc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec8:	2204      	movs	r2, #4
 8002eca:	409a      	lsls	r2, r3
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed4:	f043 0204 	orr.w	r2, r3, #4
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee0:	2210      	movs	r2, #16
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d043      	beq.n	8002f74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0308 	and.w	r3, r3, #8
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d03c      	beq.n	8002f74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002efe:	2210      	movs	r2, #16
 8002f00:	409a      	lsls	r2, r3
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d018      	beq.n	8002f46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d108      	bne.n	8002f34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d024      	beq.n	8002f74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	4798      	blx	r3
 8002f32:	e01f      	b.n	8002f74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d01b      	beq.n	8002f74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	4798      	blx	r3
 8002f44:	e016      	b.n	8002f74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d107      	bne.n	8002f64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 0208 	bic.w	r2, r2, #8
 8002f62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d003      	beq.n	8002f74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f78:	2220      	movs	r2, #32
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f000 808f 	beq.w	80030a4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0310 	and.w	r3, r3, #16
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	f000 8087 	beq.w	80030a4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	409a      	lsls	r2, r3
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b05      	cmp	r3, #5
 8002fac:	d136      	bne.n	800301c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0216 	bic.w	r2, r2, #22
 8002fbc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	695a      	ldr	r2, [r3, #20]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fcc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d103      	bne.n	8002fde <HAL_DMA_IRQHandler+0x1da>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d007      	beq.n	8002fee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 0208 	bic.w	r2, r2, #8
 8002fec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff2:	223f      	movs	r2, #63	; 0x3f
 8002ff4:	409a      	lsls	r2, r3
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800300e:	2b00      	cmp	r3, #0
 8003010:	d07e      	beq.n	8003110 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	4798      	blx	r3
        }
        return;
 800301a:	e079      	b.n	8003110 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d01d      	beq.n	8003066 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d10d      	bne.n	8003054 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800303c:	2b00      	cmp	r3, #0
 800303e:	d031      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	4798      	blx	r3
 8003048:	e02c      	b.n	80030a4 <HAL_DMA_IRQHandler+0x2a0>
 800304a:	bf00      	nop
 800304c:	20000000 	.word	0x20000000
 8003050:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003058:	2b00      	cmp	r3, #0
 800305a:	d023      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	4798      	blx	r3
 8003064:	e01e      	b.n	80030a4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003070:	2b00      	cmp	r3, #0
 8003072:	d10f      	bne.n	8003094 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f022 0210 	bic.w	r2, r2, #16
 8003082:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003098:	2b00      	cmp	r3, #0
 800309a:	d003      	beq.n	80030a4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d032      	beq.n	8003112 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d022      	beq.n	80030fe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2205      	movs	r2, #5
 80030bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f022 0201 	bic.w	r2, r2, #1
 80030ce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	3301      	adds	r3, #1
 80030d4:	60bb      	str	r3, [r7, #8]
 80030d6:	697a      	ldr	r2, [r7, #20]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d307      	bcc.n	80030ec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1f2      	bne.n	80030d0 <HAL_DMA_IRQHandler+0x2cc>
 80030ea:	e000      	b.n	80030ee <HAL_DMA_IRQHandler+0x2ea>
          break;
 80030ec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003102:	2b00      	cmp	r3, #0
 8003104:	d005      	beq.n	8003112 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	4798      	blx	r3
 800310e:	e000      	b.n	8003112 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003110:	bf00      	nop
    }
  }
}
 8003112:	3718      	adds	r7, #24
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003118:	b480      	push	{r7}
 800311a:	b085      	sub	sp, #20
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
 8003124:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003134:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2b40      	cmp	r3, #64	; 0x40
 8003144:	d108      	bne.n	8003158 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68ba      	ldr	r2, [r7, #8]
 8003154:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003156:	e007      	b.n	8003168 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68ba      	ldr	r2, [r7, #8]
 800315e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	60da      	str	r2, [r3, #12]
}
 8003168:	bf00      	nop
 800316a:	3714      	adds	r7, #20
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	b2db      	uxtb	r3, r3
 8003182:	3b10      	subs	r3, #16
 8003184:	4a13      	ldr	r2, [pc, #76]	; (80031d4 <DMA_CalcBaseAndBitshift+0x60>)
 8003186:	fba2 2303 	umull	r2, r3, r2, r3
 800318a:	091b      	lsrs	r3, r3, #4
 800318c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800318e:	4a12      	ldr	r2, [pc, #72]	; (80031d8 <DMA_CalcBaseAndBitshift+0x64>)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4413      	add	r3, r2
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	461a      	mov	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2b03      	cmp	r3, #3
 80031a0:	d908      	bls.n	80031b4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	461a      	mov	r2, r3
 80031a8:	4b0c      	ldr	r3, [pc, #48]	; (80031dc <DMA_CalcBaseAndBitshift+0x68>)
 80031aa:	4013      	ands	r3, r2
 80031ac:	1d1a      	adds	r2, r3, #4
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	659a      	str	r2, [r3, #88]	; 0x58
 80031b2:	e006      	b.n	80031c2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	461a      	mov	r2, r3
 80031ba:	4b08      	ldr	r3, [pc, #32]	; (80031dc <DMA_CalcBaseAndBitshift+0x68>)
 80031bc:	4013      	ands	r3, r2
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3714      	adds	r7, #20
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	aaaaaaab 	.word	0xaaaaaaab
 80031d8:	0800ef2c 	.word	0x0800ef2c
 80031dc:	fffffc00 	.word	0xfffffc00

080031e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031e8:	2300      	movs	r3, #0
 80031ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d11f      	bne.n	800323a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	2b03      	cmp	r3, #3
 80031fe:	d856      	bhi.n	80032ae <DMA_CheckFifoParam+0xce>
 8003200:	a201      	add	r2, pc, #4	; (adr r2, 8003208 <DMA_CheckFifoParam+0x28>)
 8003202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003206:	bf00      	nop
 8003208:	08003219 	.word	0x08003219
 800320c:	0800322b 	.word	0x0800322b
 8003210:	08003219 	.word	0x08003219
 8003214:	080032af 	.word	0x080032af
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800321c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d046      	beq.n	80032b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003228:	e043      	b.n	80032b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800322e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003232:	d140      	bne.n	80032b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003238:	e03d      	b.n	80032b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003242:	d121      	bne.n	8003288 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	2b03      	cmp	r3, #3
 8003248:	d837      	bhi.n	80032ba <DMA_CheckFifoParam+0xda>
 800324a:	a201      	add	r2, pc, #4	; (adr r2, 8003250 <DMA_CheckFifoParam+0x70>)
 800324c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003250:	08003261 	.word	0x08003261
 8003254:	08003267 	.word	0x08003267
 8003258:	08003261 	.word	0x08003261
 800325c:	08003279 	.word	0x08003279
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	73fb      	strb	r3, [r7, #15]
      break;
 8003264:	e030      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d025      	beq.n	80032be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003276:	e022      	b.n	80032be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003280:	d11f      	bne.n	80032c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003286:	e01c      	b.n	80032c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	2b02      	cmp	r3, #2
 800328c:	d903      	bls.n	8003296 <DMA_CheckFifoParam+0xb6>
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	2b03      	cmp	r3, #3
 8003292:	d003      	beq.n	800329c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003294:	e018      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	73fb      	strb	r3, [r7, #15]
      break;
 800329a:	e015      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00e      	beq.n	80032c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	73fb      	strb	r3, [r7, #15]
      break;
 80032ac:	e00b      	b.n	80032c6 <DMA_CheckFifoParam+0xe6>
      break;
 80032ae:	bf00      	nop
 80032b0:	e00a      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;
 80032b2:	bf00      	nop
 80032b4:	e008      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;
 80032b6:	bf00      	nop
 80032b8:	e006      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;
 80032ba:	bf00      	nop
 80032bc:	e004      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;
 80032be:	bf00      	nop
 80032c0:	e002      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80032c2:	bf00      	nop
 80032c4:	e000      	b.n	80032c8 <DMA_CheckFifoParam+0xe8>
      break;
 80032c6:	bf00      	nop
    }
  } 
  
  return status; 
 80032c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3714      	adds	r7, #20
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop

080032d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032d8:	b480      	push	{r7}
 80032da:	b089      	sub	sp, #36	; 0x24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80032e2:	2300      	movs	r3, #0
 80032e4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80032e6:	2300      	movs	r3, #0
 80032e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80032ea:	2300      	movs	r3, #0
 80032ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80032ee:	2300      	movs	r3, #0
 80032f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80032f2:	2300      	movs	r3, #0
 80032f4:	61fb      	str	r3, [r7, #28]
 80032f6:	e175      	b.n	80035e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80032f8:	2201      	movs	r2, #1
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	4013      	ands	r3, r2
 800330a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	429a      	cmp	r2, r3
 8003312:	f040 8164 	bne.w	80035de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f003 0303 	and.w	r3, r3, #3
 800331e:	2b01      	cmp	r3, #1
 8003320:	d005      	beq.n	800332e <HAL_GPIO_Init+0x56>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f003 0303 	and.w	r3, r3, #3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d130      	bne.n	8003390 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	2203      	movs	r2, #3
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43db      	mvns	r3, r3
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	4013      	ands	r3, r2
 8003344:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	68da      	ldr	r2, [r3, #12]
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4313      	orrs	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003364:	2201      	movs	r2, #1
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	4013      	ands	r3, r2
 8003372:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	091b      	lsrs	r3, r3, #4
 800337a:	f003 0201 	and.w	r2, r3, #1
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	4313      	orrs	r3, r2
 8003388:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f003 0303 	and.w	r3, r3, #3
 8003398:	2b03      	cmp	r3, #3
 800339a:	d017      	beq.n	80033cc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	2203      	movs	r2, #3
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4013      	ands	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	69ba      	ldr	r2, [r7, #24]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 0303 	and.w	r3, r3, #3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d123      	bne.n	8003420 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	08da      	lsrs	r2, r3, #3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3208      	adds	r2, #8
 80033e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	220f      	movs	r2, #15
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43db      	mvns	r3, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4013      	ands	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	4313      	orrs	r3, r2
 8003410:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	08da      	lsrs	r2, r3, #3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	3208      	adds	r2, #8
 800341a:	69b9      	ldr	r1, [r7, #24]
 800341c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	2203      	movs	r2, #3
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	43db      	mvns	r3, r3
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	4013      	ands	r3, r2
 8003436:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f003 0203 	and.w	r2, r3, #3
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	fa02 f303 	lsl.w	r3, r2, r3
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	4313      	orrs	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800345c:	2b00      	cmp	r3, #0
 800345e:	f000 80be 	beq.w	80035de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003462:	4b66      	ldr	r3, [pc, #408]	; (80035fc <HAL_GPIO_Init+0x324>)
 8003464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003466:	4a65      	ldr	r2, [pc, #404]	; (80035fc <HAL_GPIO_Init+0x324>)
 8003468:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800346c:	6453      	str	r3, [r2, #68]	; 0x44
 800346e:	4b63      	ldr	r3, [pc, #396]	; (80035fc <HAL_GPIO_Init+0x324>)
 8003470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003472:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003476:	60fb      	str	r3, [r7, #12]
 8003478:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800347a:	4a61      	ldr	r2, [pc, #388]	; (8003600 <HAL_GPIO_Init+0x328>)
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	089b      	lsrs	r3, r3, #2
 8003480:	3302      	adds	r3, #2
 8003482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003486:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	220f      	movs	r2, #15
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	43db      	mvns	r3, r3
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4013      	ands	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a58      	ldr	r2, [pc, #352]	; (8003604 <HAL_GPIO_Init+0x32c>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d037      	beq.n	8003516 <HAL_GPIO_Init+0x23e>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a57      	ldr	r2, [pc, #348]	; (8003608 <HAL_GPIO_Init+0x330>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d031      	beq.n	8003512 <HAL_GPIO_Init+0x23a>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a56      	ldr	r2, [pc, #344]	; (800360c <HAL_GPIO_Init+0x334>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d02b      	beq.n	800350e <HAL_GPIO_Init+0x236>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a55      	ldr	r2, [pc, #340]	; (8003610 <HAL_GPIO_Init+0x338>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d025      	beq.n	800350a <HAL_GPIO_Init+0x232>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a54      	ldr	r2, [pc, #336]	; (8003614 <HAL_GPIO_Init+0x33c>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d01f      	beq.n	8003506 <HAL_GPIO_Init+0x22e>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a53      	ldr	r2, [pc, #332]	; (8003618 <HAL_GPIO_Init+0x340>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d019      	beq.n	8003502 <HAL_GPIO_Init+0x22a>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a52      	ldr	r2, [pc, #328]	; (800361c <HAL_GPIO_Init+0x344>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d013      	beq.n	80034fe <HAL_GPIO_Init+0x226>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a51      	ldr	r2, [pc, #324]	; (8003620 <HAL_GPIO_Init+0x348>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d00d      	beq.n	80034fa <HAL_GPIO_Init+0x222>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a50      	ldr	r2, [pc, #320]	; (8003624 <HAL_GPIO_Init+0x34c>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d007      	beq.n	80034f6 <HAL_GPIO_Init+0x21e>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a4f      	ldr	r2, [pc, #316]	; (8003628 <HAL_GPIO_Init+0x350>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d101      	bne.n	80034f2 <HAL_GPIO_Init+0x21a>
 80034ee:	2309      	movs	r3, #9
 80034f0:	e012      	b.n	8003518 <HAL_GPIO_Init+0x240>
 80034f2:	230a      	movs	r3, #10
 80034f4:	e010      	b.n	8003518 <HAL_GPIO_Init+0x240>
 80034f6:	2308      	movs	r3, #8
 80034f8:	e00e      	b.n	8003518 <HAL_GPIO_Init+0x240>
 80034fa:	2307      	movs	r3, #7
 80034fc:	e00c      	b.n	8003518 <HAL_GPIO_Init+0x240>
 80034fe:	2306      	movs	r3, #6
 8003500:	e00a      	b.n	8003518 <HAL_GPIO_Init+0x240>
 8003502:	2305      	movs	r3, #5
 8003504:	e008      	b.n	8003518 <HAL_GPIO_Init+0x240>
 8003506:	2304      	movs	r3, #4
 8003508:	e006      	b.n	8003518 <HAL_GPIO_Init+0x240>
 800350a:	2303      	movs	r3, #3
 800350c:	e004      	b.n	8003518 <HAL_GPIO_Init+0x240>
 800350e:	2302      	movs	r3, #2
 8003510:	e002      	b.n	8003518 <HAL_GPIO_Init+0x240>
 8003512:	2301      	movs	r3, #1
 8003514:	e000      	b.n	8003518 <HAL_GPIO_Init+0x240>
 8003516:	2300      	movs	r3, #0
 8003518:	69fa      	ldr	r2, [r7, #28]
 800351a:	f002 0203 	and.w	r2, r2, #3
 800351e:	0092      	lsls	r2, r2, #2
 8003520:	4093      	lsls	r3, r2
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	4313      	orrs	r3, r2
 8003526:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003528:	4935      	ldr	r1, [pc, #212]	; (8003600 <HAL_GPIO_Init+0x328>)
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	089b      	lsrs	r3, r3, #2
 800352e:	3302      	adds	r3, #2
 8003530:	69ba      	ldr	r2, [r7, #24]
 8003532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003536:	4b3d      	ldr	r3, [pc, #244]	; (800362c <HAL_GPIO_Init+0x354>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	43db      	mvns	r3, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4013      	ands	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	4313      	orrs	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800355a:	4a34      	ldr	r2, [pc, #208]	; (800362c <HAL_GPIO_Init+0x354>)
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003560:	4b32      	ldr	r3, [pc, #200]	; (800362c <HAL_GPIO_Init+0x354>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	43db      	mvns	r3, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4013      	ands	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d003      	beq.n	8003584 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	4313      	orrs	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003584:	4a29      	ldr	r2, [pc, #164]	; (800362c <HAL_GPIO_Init+0x354>)
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800358a:	4b28      	ldr	r3, [pc, #160]	; (800362c <HAL_GPIO_Init+0x354>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	43db      	mvns	r3, r3
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	4013      	ands	r3, r2
 8003598:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035ae:	4a1f      	ldr	r2, [pc, #124]	; (800362c <HAL_GPIO_Init+0x354>)
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035b4:	4b1d      	ldr	r3, [pc, #116]	; (800362c <HAL_GPIO_Init+0x354>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	43db      	mvns	r3, r3
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	4013      	ands	r3, r2
 80035c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d003      	beq.n	80035d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035d8:	4a14      	ldr	r2, [pc, #80]	; (800362c <HAL_GPIO_Init+0x354>)
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	3301      	adds	r3, #1
 80035e2:	61fb      	str	r3, [r7, #28]
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	2b0f      	cmp	r3, #15
 80035e8:	f67f ae86 	bls.w	80032f8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80035ec:	bf00      	nop
 80035ee:	bf00      	nop
 80035f0:	3724      	adds	r7, #36	; 0x24
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40023800 	.word	0x40023800
 8003600:	40013800 	.word	0x40013800
 8003604:	40020000 	.word	0x40020000
 8003608:	40020400 	.word	0x40020400
 800360c:	40020800 	.word	0x40020800
 8003610:	40020c00 	.word	0x40020c00
 8003614:	40021000 	.word	0x40021000
 8003618:	40021400 	.word	0x40021400
 800361c:	40021800 	.word	0x40021800
 8003620:	40021c00 	.word	0x40021c00
 8003624:	40022000 	.word	0x40022000
 8003628:	40022400 	.word	0x40022400
 800362c:	40013c00 	.word	0x40013c00

08003630 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	460b      	mov	r3, r1
 800363a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	695b      	ldr	r3, [r3, #20]
 8003640:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003642:	887a      	ldrh	r2, [r7, #2]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	4013      	ands	r3, r2
 8003648:	041a      	lsls	r2, r3, #16
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	43d9      	mvns	r1, r3
 800364e:	887b      	ldrh	r3, [r7, #2]
 8003650:	400b      	ands	r3, r1
 8003652:	431a      	orrs	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	619a      	str	r2, [r3, #24]
}
 8003658:	bf00      	nop
 800365a:	3714      	adds	r7, #20
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003666:	b08f      	sub	sp, #60	; 0x3c
 8003668:	af0a      	add	r7, sp, #40	; 0x28
 800366a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d101      	bne.n	8003676 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e116      	b.n	80038a4 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b00      	cmp	r3, #0
 8003686:	d106      	bne.n	8003696 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f00a fb83 	bl	800dd9c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2203      	movs	r2, #3
 800369a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d102      	bne.n	80036b0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f004 f858 	bl	800776a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	603b      	str	r3, [r7, #0]
 80036c0:	687e      	ldr	r6, [r7, #4]
 80036c2:	466d      	mov	r5, sp
 80036c4:	f106 0410 	add.w	r4, r6, #16
 80036c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036d0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80036d4:	e885 0003 	stmia.w	r5, {r0, r1}
 80036d8:	1d33      	adds	r3, r6, #4
 80036da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036dc:	6838      	ldr	r0, [r7, #0]
 80036de:	f003 ff39 	bl	8007554 <USB_CoreInit>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d005      	beq.n	80036f4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2202      	movs	r2, #2
 80036ec:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e0d7      	b.n	80038a4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2100      	movs	r1, #0
 80036fa:	4618      	mov	r0, r3
 80036fc:	f004 f846 	bl	800778c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003700:	2300      	movs	r3, #0
 8003702:	73fb      	strb	r3, [r7, #15]
 8003704:	e04a      	b.n	800379c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003706:	7bfa      	ldrb	r2, [r7, #15]
 8003708:	6879      	ldr	r1, [r7, #4]
 800370a:	4613      	mov	r3, r2
 800370c:	00db      	lsls	r3, r3, #3
 800370e:	4413      	add	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	440b      	add	r3, r1
 8003714:	333d      	adds	r3, #61	; 0x3d
 8003716:	2201      	movs	r2, #1
 8003718:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800371a:	7bfa      	ldrb	r2, [r7, #15]
 800371c:	6879      	ldr	r1, [r7, #4]
 800371e:	4613      	mov	r3, r2
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	4413      	add	r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	440b      	add	r3, r1
 8003728:	333c      	adds	r3, #60	; 0x3c
 800372a:	7bfa      	ldrb	r2, [r7, #15]
 800372c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800372e:	7bfa      	ldrb	r2, [r7, #15]
 8003730:	7bfb      	ldrb	r3, [r7, #15]
 8003732:	b298      	uxth	r0, r3
 8003734:	6879      	ldr	r1, [r7, #4]
 8003736:	4613      	mov	r3, r2
 8003738:	00db      	lsls	r3, r3, #3
 800373a:	4413      	add	r3, r2
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	440b      	add	r3, r1
 8003740:	3344      	adds	r3, #68	; 0x44
 8003742:	4602      	mov	r2, r0
 8003744:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003746:	7bfa      	ldrb	r2, [r7, #15]
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	4413      	add	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	440b      	add	r3, r1
 8003754:	3340      	adds	r3, #64	; 0x40
 8003756:	2200      	movs	r2, #0
 8003758:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800375a:	7bfa      	ldrb	r2, [r7, #15]
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	4613      	mov	r3, r2
 8003760:	00db      	lsls	r3, r3, #3
 8003762:	4413      	add	r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	3348      	adds	r3, #72	; 0x48
 800376a:	2200      	movs	r2, #0
 800376c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800376e:	7bfa      	ldrb	r2, [r7, #15]
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	4613      	mov	r3, r2
 8003774:	00db      	lsls	r3, r3, #3
 8003776:	4413      	add	r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	440b      	add	r3, r1
 800377c:	334c      	adds	r3, #76	; 0x4c
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003782:	7bfa      	ldrb	r2, [r7, #15]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	00db      	lsls	r3, r3, #3
 800378a:	4413      	add	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	3354      	adds	r3, #84	; 0x54
 8003792:	2200      	movs	r2, #0
 8003794:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003796:	7bfb      	ldrb	r3, [r7, #15]
 8003798:	3301      	adds	r3, #1
 800379a:	73fb      	strb	r3, [r7, #15]
 800379c:	7bfa      	ldrb	r2, [r7, #15]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d3af      	bcc.n	8003706 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037a6:	2300      	movs	r3, #0
 80037a8:	73fb      	strb	r3, [r7, #15]
 80037aa:	e044      	b.n	8003836 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80037ac:	7bfa      	ldrb	r2, [r7, #15]
 80037ae:	6879      	ldr	r1, [r7, #4]
 80037b0:	4613      	mov	r3, r2
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	4413      	add	r3, r2
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	440b      	add	r3, r1
 80037ba:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80037be:	2200      	movs	r2, #0
 80037c0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80037c2:	7bfa      	ldrb	r2, [r7, #15]
 80037c4:	6879      	ldr	r1, [r7, #4]
 80037c6:	4613      	mov	r3, r2
 80037c8:	00db      	lsls	r3, r3, #3
 80037ca:	4413      	add	r3, r2
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	440b      	add	r3, r1
 80037d0:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80037d4:	7bfa      	ldrb	r2, [r7, #15]
 80037d6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80037d8:	7bfa      	ldrb	r2, [r7, #15]
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	4613      	mov	r3, r2
 80037de:	00db      	lsls	r3, r3, #3
 80037e0:	4413      	add	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	440b      	add	r3, r1
 80037e6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80037ea:	2200      	movs	r2, #0
 80037ec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80037ee:	7bfa      	ldrb	r2, [r7, #15]
 80037f0:	6879      	ldr	r1, [r7, #4]
 80037f2:	4613      	mov	r3, r2
 80037f4:	00db      	lsls	r3, r3, #3
 80037f6:	4413      	add	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	440b      	add	r3, r1
 80037fc:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003804:	7bfa      	ldrb	r2, [r7, #15]
 8003806:	6879      	ldr	r1, [r7, #4]
 8003808:	4613      	mov	r3, r2
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	4413      	add	r3, r2
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	440b      	add	r3, r1
 8003812:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003816:	2200      	movs	r2, #0
 8003818:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800381a:	7bfa      	ldrb	r2, [r7, #15]
 800381c:	6879      	ldr	r1, [r7, #4]
 800381e:	4613      	mov	r3, r2
 8003820:	00db      	lsls	r3, r3, #3
 8003822:	4413      	add	r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	440b      	add	r3, r1
 8003828:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800382c:	2200      	movs	r2, #0
 800382e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003830:	7bfb      	ldrb	r3, [r7, #15]
 8003832:	3301      	adds	r3, #1
 8003834:	73fb      	strb	r3, [r7, #15]
 8003836:	7bfa      	ldrb	r2, [r7, #15]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	429a      	cmp	r2, r3
 800383e:	d3b5      	bcc.n	80037ac <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	603b      	str	r3, [r7, #0]
 8003846:	687e      	ldr	r6, [r7, #4]
 8003848:	466d      	mov	r5, sp
 800384a:	f106 0410 	add.w	r4, r6, #16
 800384e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003850:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003852:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003854:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003856:	e894 0003 	ldmia.w	r4, {r0, r1}
 800385a:	e885 0003 	stmia.w	r5, {r0, r1}
 800385e:	1d33      	adds	r3, r6, #4
 8003860:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003862:	6838      	ldr	r0, [r7, #0]
 8003864:	f003 ffde 	bl	8007824 <USB_DevInit>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d005      	beq.n	800387a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2202      	movs	r2, #2
 8003872:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e014      	b.n	80038a4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2201      	movs	r2, #1
 8003886:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388e:	2b01      	cmp	r3, #1
 8003890:	d102      	bne.n	8003898 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f001 f97a 	bl	8004b8c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4618      	mov	r0, r3
 800389e:	f005 f92c 	bl	8008afa <USB_DevDisconnect>

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3714      	adds	r7, #20
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080038ac <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d101      	bne.n	80038c2 <HAL_PCD_Start+0x16>
 80038be:	2302      	movs	r3, #2
 80038c0:	e012      	b.n	80038e8 <HAL_PCD_Start+0x3c>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f003 ff3a 	bl	8007748 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4618      	mov	r0, r3
 80038da:	f005 f8ed 	bl	8008ab8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3708      	adds	r7, #8
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80038f0:	b590      	push	{r4, r7, lr}
 80038f2:	b08d      	sub	sp, #52	; 0x34
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038fe:	6a3b      	ldr	r3, [r7, #32]
 8003900:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4618      	mov	r0, r3
 8003908:	f005 f9ab 	bl	8008c62 <USB_GetMode>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	f040 84b7 	bne.w	8004282 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4618      	mov	r0, r3
 800391a:	f005 f90f 	bl	8008b3c <USB_ReadInterrupts>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	f000 84ad 	beq.w	8004280 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	0a1b      	lsrs	r3, r3, #8
 8003930:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4618      	mov	r0, r3
 8003940:	f005 f8fc 	bl	8008b3c <USB_ReadInterrupts>
 8003944:	4603      	mov	r3, r0
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b02      	cmp	r3, #2
 800394c:	d107      	bne.n	800395e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	695a      	ldr	r2, [r3, #20]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f002 0202 	and.w	r2, r2, #2
 800395c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4618      	mov	r0, r3
 8003964:	f005 f8ea 	bl	8008b3c <USB_ReadInterrupts>
 8003968:	4603      	mov	r3, r0
 800396a:	f003 0310 	and.w	r3, r3, #16
 800396e:	2b10      	cmp	r3, #16
 8003970:	d161      	bne.n	8003a36 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	699a      	ldr	r2, [r3, #24]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 0210 	bic.w	r2, r2, #16
 8003980:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003982:	6a3b      	ldr	r3, [r7, #32]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	f003 020f 	and.w	r2, r3, #15
 800398e:	4613      	mov	r3, r2
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	4413      	add	r3, r2
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	4413      	add	r3, r2
 800399e:	3304      	adds	r3, #4
 80039a0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	0c5b      	lsrs	r3, r3, #17
 80039a6:	f003 030f 	and.w	r3, r3, #15
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d124      	bne.n	80039f8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80039ae:	69ba      	ldr	r2, [r7, #24]
 80039b0:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80039b4:	4013      	ands	r3, r2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d035      	beq.n	8003a26 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	091b      	lsrs	r3, r3, #4
 80039c2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80039c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	461a      	mov	r2, r3
 80039cc:	6a38      	ldr	r0, [r7, #32]
 80039ce:	f004 ff21 	bl	8008814 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	691a      	ldr	r2, [r3, #16]
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	091b      	lsrs	r3, r3, #4
 80039da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039de:	441a      	add	r2, r3
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	6a1a      	ldr	r2, [r3, #32]
 80039e8:	69bb      	ldr	r3, [r7, #24]
 80039ea:	091b      	lsrs	r3, r3, #4
 80039ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039f0:	441a      	add	r2, r3
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	621a      	str	r2, [r3, #32]
 80039f6:	e016      	b.n	8003a26 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	0c5b      	lsrs	r3, r3, #17
 80039fc:	f003 030f 	and.w	r3, r3, #15
 8003a00:	2b06      	cmp	r3, #6
 8003a02:	d110      	bne.n	8003a26 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003a0a:	2208      	movs	r2, #8
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	6a38      	ldr	r0, [r7, #32]
 8003a10:	f004 ff00 	bl	8008814 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	6a1a      	ldr	r2, [r3, #32]
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	091b      	lsrs	r3, r3, #4
 8003a1c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a20:	441a      	add	r2, r3
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	699a      	ldr	r2, [r3, #24]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f042 0210 	orr.w	r2, r2, #16
 8003a34:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f005 f87e 	bl	8008b3c <USB_ReadInterrupts>
 8003a40:	4603      	mov	r3, r0
 8003a42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a46:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a4a:	f040 80a7 	bne.w	8003b9c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f005 f883 	bl	8008b62 <USB_ReadDevAllOutEpInterrupt>
 8003a5c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003a5e:	e099      	b.n	8003b94 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	f000 808e 	beq.w	8003b88 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a72:	b2d2      	uxtb	r2, r2
 8003a74:	4611      	mov	r1, r2
 8003a76:	4618      	mov	r0, r3
 8003a78:	f005 f8a7 	bl	8008bca <USB_ReadDevOutEPInterrupt>
 8003a7c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d00c      	beq.n	8003aa2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8a:	015a      	lsls	r2, r3, #5
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	4413      	add	r3, r2
 8003a90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a94:	461a      	mov	r2, r3
 8003a96:	2301      	movs	r3, #1
 8003a98:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003a9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f000 feef 	bl	8004880 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	f003 0308 	and.w	r3, r3, #8
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00c      	beq.n	8003ac6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aae:	015a      	lsls	r2, r3, #5
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ab8:	461a      	mov	r2, r3
 8003aba:	2308      	movs	r3, #8
 8003abc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003abe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 ffc5 	bl	8004a50 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	f003 0310 	and.w	r3, r3, #16
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d008      	beq.n	8003ae2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad2:	015a      	lsls	r2, r3, #5
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	4413      	add	r3, r2
 8003ad8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003adc:	461a      	mov	r2, r3
 8003ade:	2310      	movs	r3, #16
 8003ae0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d030      	beq.n	8003b4e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003af4:	2b80      	cmp	r3, #128	; 0x80
 8003af6:	d109      	bne.n	8003b0c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	69fa      	ldr	r2, [r7, #28]
 8003b02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b0a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003b0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b0e:	4613      	mov	r3, r2
 8003b10:	00db      	lsls	r3, r3, #3
 8003b12:	4413      	add	r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	3304      	adds	r3, #4
 8003b20:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	78db      	ldrb	r3, [r3, #3]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d108      	bne.n	8003b3c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	4619      	mov	r1, r3
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f00a fa64 	bl	800e004 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3e:	015a      	lsls	r2, r3, #5
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	4413      	add	r3, r2
 8003b44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b48:	461a      	mov	r2, r3
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	f003 0320 	and.w	r3, r3, #32
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d008      	beq.n	8003b6a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5a:	015a      	lsls	r2, r3, #5
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	4413      	add	r3, r2
 8003b60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b64:	461a      	mov	r2, r3
 8003b66:	2320      	movs	r3, #32
 8003b68:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d009      	beq.n	8003b88 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b76:	015a      	lsls	r2, r3, #5
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b80:	461a      	mov	r2, r3
 8003b82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b86:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b90:	085b      	lsrs	r3, r3, #1
 8003b92:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	f47f af62 	bne.w	8003a60 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f004 ffcb 	bl	8008b3c <USB_ReadInterrupts>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003bb0:	f040 80db 	bne.w	8003d6a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f004 ffec 	bl	8008b96 <USB_ReadDevAllInEpInterrupt>
 8003bbe:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8003bc4:	e0cd      	b.n	8003d62 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bc8:	f003 0301 	and.w	r3, r3, #1
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 80c2 	beq.w	8003d56 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd8:	b2d2      	uxtb	r2, r2
 8003bda:	4611      	mov	r1, r2
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f005 f812 	bl	8008c06 <USB_ReadDevInEPInterrupt>
 8003be2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d057      	beq.n	8003c9e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf0:	f003 030f 	and.w	r3, r3, #15
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfa:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	43db      	mvns	r3, r3
 8003c08:	69f9      	ldr	r1, [r7, #28]
 8003c0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c0e:	4013      	ands	r3, r2
 8003c10:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c14:	015a      	lsls	r2, r3, #5
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	4413      	add	r3, r2
 8003c1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c1e:	461a      	mov	r2, r3
 8003c20:	2301      	movs	r3, #1
 8003c22:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d132      	bne.n	8003c92 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003c2c:	6879      	ldr	r1, [r7, #4]
 8003c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c30:	4613      	mov	r3, r2
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	4413      	add	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	440b      	add	r3, r1
 8003c3a:	334c      	adds	r3, #76	; 0x4c
 8003c3c:	6819      	ldr	r1, [r3, #0]
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c42:	4613      	mov	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	4413      	add	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	4403      	add	r3, r0
 8003c4c:	3348      	adds	r3, #72	; 0x48
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4419      	add	r1, r3
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c56:	4613      	mov	r3, r2
 8003c58:	00db      	lsls	r3, r3, #3
 8003c5a:	4413      	add	r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	4403      	add	r3, r0
 8003c60:	334c      	adds	r3, #76	; 0x4c
 8003c62:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d113      	bne.n	8003c92 <HAL_PCD_IRQHandler+0x3a2>
 8003c6a:	6879      	ldr	r1, [r7, #4]
 8003c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c6e:	4613      	mov	r3, r2
 8003c70:	00db      	lsls	r3, r3, #3
 8003c72:	4413      	add	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	440b      	add	r3, r1
 8003c78:	3354      	adds	r3, #84	; 0x54
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d108      	bne.n	8003c92 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6818      	ldr	r0, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	f005 f81b 	bl	8008cc8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	4619      	mov	r1, r3
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f00a f92e 	bl	800defa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	f003 0308 	and.w	r3, r3, #8
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d008      	beq.n	8003cba <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003caa:	015a      	lsls	r2, r3, #5
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	4413      	add	r3, r2
 8003cb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	2308      	movs	r3, #8
 8003cb8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	f003 0310 	and.w	r3, r3, #16
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d008      	beq.n	8003cd6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc6:	015a      	lsls	r2, r3, #5
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	4413      	add	r3, r2
 8003ccc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	2310      	movs	r3, #16
 8003cd4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d008      	beq.n	8003cf2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce2:	015a      	lsls	r2, r3, #5
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cec:	461a      	mov	r2, r3
 8003cee:	2340      	movs	r3, #64	; 0x40
 8003cf0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	f003 0302 	and.w	r3, r3, #2
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d023      	beq.n	8003d44 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003cfc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003cfe:	6a38      	ldr	r0, [r7, #32]
 8003d00:	f003 feee 	bl	8007ae0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003d04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d06:	4613      	mov	r3, r2
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	4413      	add	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	3338      	adds	r3, #56	; 0x38
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	4413      	add	r3, r2
 8003d14:	3304      	adds	r3, #4
 8003d16:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	78db      	ldrb	r3, [r3, #3]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d108      	bne.n	8003d32 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	2200      	movs	r2, #0
 8003d24:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f00a f97b 	bl	800e028 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d34:	015a      	lsls	r2, r3, #5
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	4413      	add	r3, r2
 8003d3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d3e:	461a      	mov	r2, r3
 8003d40:	2302      	movs	r3, #2
 8003d42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003d4e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 fd08 	bl	8004766 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d58:	3301      	adds	r3, #1
 8003d5a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d5e:	085b      	lsrs	r3, r3, #1
 8003d60:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f47f af2e 	bne.w	8003bc6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f004 fee4 	bl	8008b3c <USB_ReadInterrupts>
 8003d74:	4603      	mov	r3, r0
 8003d76:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003d7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003d7e:	d122      	bne.n	8003dc6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	69fa      	ldr	r2, [r7, #28]
 8003d8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d8e:	f023 0301 	bic.w	r3, r3, #1
 8003d92:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d108      	bne.n	8003db0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003da6:	2100      	movs	r1, #0
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f00a faf5 	bl	800e398 <HAL_PCDEx_LPM_Callback>
 8003dae:	e002      	b.n	8003db6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f00a f919 	bl	800dfe8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695a      	ldr	r2, [r3, #20]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003dc4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f004 feb6 	bl	8008b3c <USB_ReadInterrupts>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003dd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003dda:	d112      	bne.n	8003e02 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f003 0301 	and.w	r3, r3, #1
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d102      	bne.n	8003df2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f00a f8d5 	bl	800df9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	695a      	ldr	r2, [r3, #20]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003e00:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f004 fe98 	bl	8008b3c <USB_ReadInterrupts>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e16:	d121      	bne.n	8003e5c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	695a      	ldr	r2, [r3, #20]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003e26:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d111      	bne.n	8003e56 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e40:	089b      	lsrs	r3, r3, #2
 8003e42:	f003 020f 	and.w	r2, r3, #15
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f00a faa2 	bl	800e398 <HAL_PCDEx_LPM_Callback>
 8003e54:	e002      	b.n	8003e5c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f00a f8a0 	bl	800df9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f004 fe6b 	bl	8008b3c <USB_ReadInterrupts>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e70:	f040 80b7 	bne.w	8003fe2 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	69fa      	ldr	r2, [r7, #28]
 8003e7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e82:	f023 0301 	bic.w	r3, r3, #1
 8003e86:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2110      	movs	r1, #16
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f003 fe26 	bl	8007ae0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e94:	2300      	movs	r3, #0
 8003e96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e98:	e046      	b.n	8003f28 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e9c:	015a      	lsls	r2, r3, #5
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003eac:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eb0:	015a      	lsls	r2, r3, #5
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	4413      	add	r3, r2
 8003eb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ebe:	0151      	lsls	r1, r2, #5
 8003ec0:	69fa      	ldr	r2, [r7, #28]
 8003ec2:	440a      	add	r2, r1
 8003ec4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003ec8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003ecc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ed0:	015a      	lsls	r2, r3, #5
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eda:	461a      	mov	r2, r3
 8003edc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003ee0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ee4:	015a      	lsls	r2, r3, #5
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	4413      	add	r3, r2
 8003eea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ef2:	0151      	lsls	r1, r2, #5
 8003ef4:	69fa      	ldr	r2, [r7, #28]
 8003ef6:	440a      	add	r2, r1
 8003ef8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003efc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003f00:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f04:	015a      	lsls	r2, r3, #5
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	4413      	add	r3, r2
 8003f0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f12:	0151      	lsls	r1, r2, #5
 8003f14:	69fa      	ldr	r2, [r7, #28]
 8003f16:	440a      	add	r2, r1
 8003f18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003f1c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003f20:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f24:	3301      	adds	r3, #1
 8003f26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d3b3      	bcc.n	8003e9a <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	69fa      	ldr	r2, [r7, #28]
 8003f3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f40:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003f44:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d016      	beq.n	8003f7c <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f58:	69fa      	ldr	r2, [r7, #28]
 8003f5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f5e:	f043 030b 	orr.w	r3, r3, #11
 8003f62:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6e:	69fa      	ldr	r2, [r7, #28]
 8003f70:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003f74:	f043 030b 	orr.w	r3, r3, #11
 8003f78:	6453      	str	r3, [r2, #68]	; 0x44
 8003f7a:	e015      	b.n	8003fa8 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f82:	695a      	ldr	r2, [r3, #20]
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	f242 032b 	movw	r3, #8235	; 0x202b
 8003f90:	4313      	orrs	r3, r2
 8003f92:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f9a:	691b      	ldr	r3, [r3, #16]
 8003f9c:	69fa      	ldr	r2, [r7, #28]
 8003f9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fa2:	f043 030b 	orr.w	r3, r3, #11
 8003fa6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	69fa      	ldr	r2, [r7, #28]
 8003fb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fb6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003fba:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6818      	ldr	r0, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003fcc:	461a      	mov	r2, r3
 8003fce:	f004 fe7b 	bl	8008cc8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	695a      	ldr	r2, [r3, #20]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003fe0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f004 fda8 	bl	8008b3c <USB_ReadInterrupts>
 8003fec:	4603      	mov	r3, r0
 8003fee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ff2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ff6:	d124      	bne.n	8004042 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f004 fe3f 	bl	8008c80 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4618      	mov	r0, r3
 8004008:	f003 fde7 	bl	8007bda <USB_GetDevSpeed>
 800400c:	4603      	mov	r3, r0
 800400e:	461a      	mov	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681c      	ldr	r4, [r3, #0]
 8004018:	f001 fa8c 	bl	8005534 <HAL_RCC_GetHCLKFreq>
 800401c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004022:	b2db      	uxtb	r3, r3
 8004024:	461a      	mov	r2, r3
 8004026:	4620      	mov	r0, r4
 8004028:	f003 faec 	bl	8007604 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f009 ff8c 	bl	800df4a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	695a      	ldr	r2, [r3, #20]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004040:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4618      	mov	r0, r3
 8004048:	f004 fd78 	bl	8008b3c <USB_ReadInterrupts>
 800404c:	4603      	mov	r3, r0
 800404e:	f003 0308 	and.w	r3, r3, #8
 8004052:	2b08      	cmp	r3, #8
 8004054:	d10a      	bne.n	800406c <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f009 ff69 	bl	800df2e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	695a      	ldr	r2, [r3, #20]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f002 0208 	and.w	r2, r2, #8
 800406a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4618      	mov	r0, r3
 8004072:	f004 fd63 	bl	8008b3c <USB_ReadInterrupts>
 8004076:	4603      	mov	r3, r0
 8004078:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800407c:	2b80      	cmp	r3, #128	; 0x80
 800407e:	d122      	bne.n	80040c6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004080:	6a3b      	ldr	r3, [r7, #32]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004088:	6a3b      	ldr	r3, [r7, #32]
 800408a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800408c:	2301      	movs	r3, #1
 800408e:	627b      	str	r3, [r7, #36]	; 0x24
 8004090:	e014      	b.n	80040bc <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004092:	6879      	ldr	r1, [r7, #4]
 8004094:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004096:	4613      	mov	r3, r2
 8004098:	00db      	lsls	r3, r3, #3
 800409a:	4413      	add	r3, r2
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	440b      	add	r3, r1
 80040a0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d105      	bne.n	80040b6 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80040aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	4619      	mov	r1, r3
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 fb27 	bl	8004704 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b8:	3301      	adds	r3, #1
 80040ba:	627b      	str	r3, [r7, #36]	; 0x24
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d3e5      	bcc.n	8004092 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4618      	mov	r0, r3
 80040cc:	f004 fd36 	bl	8008b3c <USB_ReadInterrupts>
 80040d0:	4603      	mov	r3, r0
 80040d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040da:	d13b      	bne.n	8004154 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80040dc:	2301      	movs	r3, #1
 80040de:	627b      	str	r3, [r7, #36]	; 0x24
 80040e0:	e02b      	b.n	800413a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80040e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e4:	015a      	lsls	r2, r3, #5
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	4413      	add	r3, r2
 80040ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040f6:	4613      	mov	r3, r2
 80040f8:	00db      	lsls	r3, r3, #3
 80040fa:	4413      	add	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	440b      	add	r3, r1
 8004100:	3340      	adds	r3, #64	; 0x40
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d115      	bne.n	8004134 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004108:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800410a:	2b00      	cmp	r3, #0
 800410c:	da12      	bge.n	8004134 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800410e:	6879      	ldr	r1, [r7, #4]
 8004110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004112:	4613      	mov	r3, r2
 8004114:	00db      	lsls	r3, r3, #3
 8004116:	4413      	add	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	333f      	adds	r3, #63	; 0x3f
 800411e:	2201      	movs	r2, #1
 8004120:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004124:	b2db      	uxtb	r3, r3
 8004126:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800412a:	b2db      	uxtb	r3, r3
 800412c:	4619      	mov	r1, r3
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 fae8 	bl	8004704 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004136:	3301      	adds	r3, #1
 8004138:	627b      	str	r3, [r7, #36]	; 0x24
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004140:	429a      	cmp	r2, r3
 8004142:	d3ce      	bcc.n	80040e2 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695a      	ldr	r2, [r3, #20]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004152:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4618      	mov	r0, r3
 800415a:	f004 fcef 	bl	8008b3c <USB_ReadInterrupts>
 800415e:	4603      	mov	r3, r0
 8004160:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004164:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004168:	d155      	bne.n	8004216 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800416a:	2301      	movs	r3, #1
 800416c:	627b      	str	r3, [r7, #36]	; 0x24
 800416e:	e045      	b.n	80041fc <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004172:	015a      	lsls	r2, r3, #5
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	4413      	add	r3, r2
 8004178:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004180:	6879      	ldr	r1, [r7, #4]
 8004182:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004184:	4613      	mov	r3, r2
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	4413      	add	r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	440b      	add	r3, r1
 800418e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	2b01      	cmp	r3, #1
 8004196:	d12e      	bne.n	80041f6 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004198:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800419a:	2b00      	cmp	r3, #0
 800419c:	da2b      	bge.n	80041f6 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80041aa:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d121      	bne.n	80041f6 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80041b2:	6879      	ldr	r1, [r7, #4]
 80041b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041b6:	4613      	mov	r3, r2
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	4413      	add	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	440b      	add	r3, r1
 80041c0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80041c4:	2201      	movs	r2, #1
 80041c6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80041c8:	6a3b      	ldr	r3, [r7, #32]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80041d0:	6a3b      	ldr	r3, [r7, #32]
 80041d2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	695b      	ldr	r3, [r3, #20]
 80041d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d10a      	bne.n	80041f6 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	69fa      	ldr	r2, [r7, #28]
 80041ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041f2:	6053      	str	r3, [r2, #4]
            break;
 80041f4:	e007      	b.n	8004206 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80041f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f8:	3301      	adds	r3, #1
 80041fa:	627b      	str	r3, [r7, #36]	; 0x24
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004202:	429a      	cmp	r2, r3
 8004204:	d3b4      	bcc.n	8004170 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	695a      	ldr	r2, [r3, #20]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004214:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4618      	mov	r0, r3
 800421c:	f004 fc8e 	bl	8008b3c <USB_ReadInterrupts>
 8004220:	4603      	mov	r3, r0
 8004222:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004226:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800422a:	d10a      	bne.n	8004242 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f009 ff0d 	bl	800e04c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	695a      	ldr	r2, [r3, #20]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004240:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4618      	mov	r0, r3
 8004248:	f004 fc78 	bl	8008b3c <USB_ReadInterrupts>
 800424c:	4603      	mov	r3, r0
 800424e:	f003 0304 	and.w	r3, r3, #4
 8004252:	2b04      	cmp	r3, #4
 8004254:	d115      	bne.n	8004282 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	f003 0304 	and.w	r3, r3, #4
 8004264:	2b00      	cmp	r3, #0
 8004266:	d002      	beq.n	800426e <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f009 fefd 	bl	800e068 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	6859      	ldr	r1, [r3, #4]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	430a      	orrs	r2, r1
 800427c:	605a      	str	r2, [r3, #4]
 800427e:	e000      	b.n	8004282 <HAL_PCD_IRQHandler+0x992>
      return;
 8004280:	bf00      	nop
    }
  }
}
 8004282:	3734      	adds	r7, #52	; 0x34
 8004284:	46bd      	mov	sp, r7
 8004286:	bd90      	pop	{r4, r7, pc}

08004288 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	460b      	mov	r3, r1
 8004292:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800429a:	2b01      	cmp	r3, #1
 800429c:	d101      	bne.n	80042a2 <HAL_PCD_SetAddress+0x1a>
 800429e:	2302      	movs	r3, #2
 80042a0:	e013      	b.n	80042ca <HAL_PCD_SetAddress+0x42>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	78fa      	ldrb	r2, [r7, #3]
 80042ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	78fa      	ldrb	r2, [r7, #3]
 80042b8:	4611      	mov	r1, r2
 80042ba:	4618      	mov	r0, r3
 80042bc:	f004 fbd6 	bl	8008a6c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b084      	sub	sp, #16
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
 80042da:	4608      	mov	r0, r1
 80042dc:	4611      	mov	r1, r2
 80042de:	461a      	mov	r2, r3
 80042e0:	4603      	mov	r3, r0
 80042e2:	70fb      	strb	r3, [r7, #3]
 80042e4:	460b      	mov	r3, r1
 80042e6:	803b      	strh	r3, [r7, #0]
 80042e8:	4613      	mov	r3, r2
 80042ea:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80042f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	da0f      	bge.n	8004318 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042f8:	78fb      	ldrb	r3, [r7, #3]
 80042fa:	f003 020f 	and.w	r2, r3, #15
 80042fe:	4613      	mov	r3, r2
 8004300:	00db      	lsls	r3, r3, #3
 8004302:	4413      	add	r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	3338      	adds	r3, #56	; 0x38
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	4413      	add	r3, r2
 800430c:	3304      	adds	r3, #4
 800430e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2201      	movs	r2, #1
 8004314:	705a      	strb	r2, [r3, #1]
 8004316:	e00f      	b.n	8004338 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004318:	78fb      	ldrb	r3, [r7, #3]
 800431a:	f003 020f 	and.w	r2, r3, #15
 800431e:	4613      	mov	r3, r2
 8004320:	00db      	lsls	r3, r3, #3
 8004322:	4413      	add	r3, r2
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	4413      	add	r3, r2
 800432e:	3304      	adds	r3, #4
 8004330:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004338:	78fb      	ldrb	r3, [r7, #3]
 800433a:	f003 030f 	and.w	r3, r3, #15
 800433e:	b2da      	uxtb	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004344:	883a      	ldrh	r2, [r7, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	78ba      	ldrb	r2, [r7, #2]
 800434e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	785b      	ldrb	r3, [r3, #1]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d004      	beq.n	8004362 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	b29a      	uxth	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004362:	78bb      	ldrb	r3, [r7, #2]
 8004364:	2b02      	cmp	r3, #2
 8004366:	d102      	bne.n	800436e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004374:	2b01      	cmp	r3, #1
 8004376:	d101      	bne.n	800437c <HAL_PCD_EP_Open+0xaa>
 8004378:	2302      	movs	r3, #2
 800437a:	e00e      	b.n	800439a <HAL_PCD_EP_Open+0xc8>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68f9      	ldr	r1, [r7, #12]
 800438a:	4618      	mov	r0, r3
 800438c:	f003 fc4a 	bl	8007c24 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004398:	7afb      	ldrb	r3, [r7, #11]
}
 800439a:	4618      	mov	r0, r3
 800439c:	3710      	adds	r7, #16
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b084      	sub	sp, #16
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
 80043aa:	460b      	mov	r3, r1
 80043ac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80043ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	da0f      	bge.n	80043d6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043b6:	78fb      	ldrb	r3, [r7, #3]
 80043b8:	f003 020f 	and.w	r2, r3, #15
 80043bc:	4613      	mov	r3, r2
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	4413      	add	r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	3338      	adds	r3, #56	; 0x38
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	4413      	add	r3, r2
 80043ca:	3304      	adds	r3, #4
 80043cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2201      	movs	r2, #1
 80043d2:	705a      	strb	r2, [r3, #1]
 80043d4:	e00f      	b.n	80043f6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043d6:	78fb      	ldrb	r3, [r7, #3]
 80043d8:	f003 020f 	and.w	r2, r3, #15
 80043dc:	4613      	mov	r3, r2
 80043de:	00db      	lsls	r3, r3, #3
 80043e0:	4413      	add	r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	4413      	add	r3, r2
 80043ec:	3304      	adds	r3, #4
 80043ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80043f6:	78fb      	ldrb	r3, [r7, #3]
 80043f8:	f003 030f 	and.w	r3, r3, #15
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004408:	2b01      	cmp	r3, #1
 800440a:	d101      	bne.n	8004410 <HAL_PCD_EP_Close+0x6e>
 800440c:	2302      	movs	r3, #2
 800440e:	e00e      	b.n	800442e <HAL_PCD_EP_Close+0x8c>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68f9      	ldr	r1, [r7, #12]
 800441e:	4618      	mov	r0, r3
 8004420:	f003 fc88 	bl	8007d34 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}

08004436 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004436:	b580      	push	{r7, lr}
 8004438:	b086      	sub	sp, #24
 800443a:	af00      	add	r7, sp, #0
 800443c:	60f8      	str	r0, [r7, #12]
 800443e:	607a      	str	r2, [r7, #4]
 8004440:	603b      	str	r3, [r7, #0]
 8004442:	460b      	mov	r3, r1
 8004444:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004446:	7afb      	ldrb	r3, [r7, #11]
 8004448:	f003 020f 	and.w	r2, r3, #15
 800444c:	4613      	mov	r3, r2
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	4413      	add	r3, r2
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004458:	68fa      	ldr	r2, [r7, #12]
 800445a:	4413      	add	r3, r2
 800445c:	3304      	adds	r3, #4
 800445e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	683a      	ldr	r2, [r7, #0]
 800446a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	2200      	movs	r2, #0
 8004470:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	2200      	movs	r2, #0
 8004476:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004478:	7afb      	ldrb	r3, [r7, #11]
 800447a:	f003 030f 	and.w	r3, r3, #15
 800447e:	b2da      	uxtb	r2, r3
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d102      	bne.n	8004492 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004492:	7afb      	ldrb	r3, [r7, #11]
 8004494:	f003 030f 	and.w	r3, r3, #15
 8004498:	2b00      	cmp	r3, #0
 800449a:	d109      	bne.n	80044b0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6818      	ldr	r0, [r3, #0]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	461a      	mov	r2, r3
 80044a8:	6979      	ldr	r1, [r7, #20]
 80044aa:	f003 ff6f 	bl	800838c <USB_EP0StartXfer>
 80044ae:	e008      	b.n	80044c2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6818      	ldr	r0, [r3, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	691b      	ldr	r3, [r3, #16]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	461a      	mov	r2, r3
 80044bc:	6979      	ldr	r1, [r7, #20]
 80044be:	f003 fd15 	bl	8007eec <USB_EPStartXfer>
  }

  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3718      	adds	r7, #24
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}

080044cc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	460b      	mov	r3, r1
 80044d6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80044d8:	78fb      	ldrb	r3, [r7, #3]
 80044da:	f003 020f 	and.w	r2, r3, #15
 80044de:	6879      	ldr	r1, [r7, #4]
 80044e0:	4613      	mov	r3, r2
 80044e2:	00db      	lsls	r3, r3, #3
 80044e4:	4413      	add	r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	440b      	add	r3, r1
 80044ea:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80044ee:	681b      	ldr	r3, [r3, #0]
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b086      	sub	sp, #24
 8004500:	af00      	add	r7, sp, #0
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	607a      	str	r2, [r7, #4]
 8004506:	603b      	str	r3, [r7, #0]
 8004508:	460b      	mov	r3, r1
 800450a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800450c:	7afb      	ldrb	r3, [r7, #11]
 800450e:	f003 020f 	and.w	r2, r3, #15
 8004512:	4613      	mov	r3, r2
 8004514:	00db      	lsls	r3, r3, #3
 8004516:	4413      	add	r3, r2
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	3338      	adds	r3, #56	; 0x38
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	4413      	add	r3, r2
 8004520:	3304      	adds	r3, #4
 8004522:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	2200      	movs	r2, #0
 8004534:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	2201      	movs	r2, #1
 800453a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800453c:	7afb      	ldrb	r3, [r7, #11]
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	b2da      	uxtb	r2, r3
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	2b01      	cmp	r3, #1
 800454e:	d102      	bne.n	8004556 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004556:	7afb      	ldrb	r3, [r7, #11]
 8004558:	f003 030f 	and.w	r3, r3, #15
 800455c:	2b00      	cmp	r3, #0
 800455e:	d109      	bne.n	8004574 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6818      	ldr	r0, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	b2db      	uxtb	r3, r3
 800456a:	461a      	mov	r2, r3
 800456c:	6979      	ldr	r1, [r7, #20]
 800456e:	f003 ff0d 	bl	800838c <USB_EP0StartXfer>
 8004572:	e008      	b.n	8004586 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6818      	ldr	r0, [r3, #0]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	b2db      	uxtb	r3, r3
 800457e:	461a      	mov	r2, r3
 8004580:	6979      	ldr	r1, [r7, #20]
 8004582:	f003 fcb3 	bl	8007eec <USB_EPStartXfer>
  }

  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3718      	adds	r7, #24
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	460b      	mov	r3, r1
 800459a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800459c:	78fb      	ldrb	r3, [r7, #3]
 800459e:	f003 020f 	and.w	r2, r3, #15
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d901      	bls.n	80045ae <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e050      	b.n	8004650 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80045ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	da0f      	bge.n	80045d6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045b6:	78fb      	ldrb	r3, [r7, #3]
 80045b8:	f003 020f 	and.w	r2, r3, #15
 80045bc:	4613      	mov	r3, r2
 80045be:	00db      	lsls	r3, r3, #3
 80045c0:	4413      	add	r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	3338      	adds	r3, #56	; 0x38
 80045c6:	687a      	ldr	r2, [r7, #4]
 80045c8:	4413      	add	r3, r2
 80045ca:	3304      	adds	r3, #4
 80045cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2201      	movs	r2, #1
 80045d2:	705a      	strb	r2, [r3, #1]
 80045d4:	e00d      	b.n	80045f2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80045d6:	78fa      	ldrb	r2, [r7, #3]
 80045d8:	4613      	mov	r3, r2
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	4413      	add	r3, r2
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	4413      	add	r3, r2
 80045e8:	3304      	adds	r3, #4
 80045ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2201      	movs	r2, #1
 80045f6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045f8:	78fb      	ldrb	r3, [r7, #3]
 80045fa:	f003 030f 	and.w	r3, r3, #15
 80045fe:	b2da      	uxtb	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800460a:	2b01      	cmp	r3, #1
 800460c:	d101      	bne.n	8004612 <HAL_PCD_EP_SetStall+0x82>
 800460e:	2302      	movs	r3, #2
 8004610:	e01e      	b.n	8004650 <HAL_PCD_EP_SetStall+0xc0>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2201      	movs	r2, #1
 8004616:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68f9      	ldr	r1, [r7, #12]
 8004620:	4618      	mov	r0, r3
 8004622:	f004 f94f 	bl	80088c4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004626:	78fb      	ldrb	r3, [r7, #3]
 8004628:	f003 030f 	and.w	r3, r3, #15
 800462c:	2b00      	cmp	r3, #0
 800462e:	d10a      	bne.n	8004646 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6818      	ldr	r0, [r3, #0]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	b2d9      	uxtb	r1, r3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004640:	461a      	mov	r2, r3
 8004642:	f004 fb41 	bl	8008cc8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800464e:	2300      	movs	r3, #0
}
 8004650:	4618      	mov	r0, r3
 8004652:	3710      	adds	r7, #16
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}

08004658 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	460b      	mov	r3, r1
 8004662:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004664:	78fb      	ldrb	r3, [r7, #3]
 8004666:	f003 020f 	and.w	r2, r3, #15
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	429a      	cmp	r2, r3
 8004670:	d901      	bls.n	8004676 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e042      	b.n	80046fc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004676:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800467a:	2b00      	cmp	r3, #0
 800467c:	da0f      	bge.n	800469e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800467e:	78fb      	ldrb	r3, [r7, #3]
 8004680:	f003 020f 	and.w	r2, r3, #15
 8004684:	4613      	mov	r3, r2
 8004686:	00db      	lsls	r3, r3, #3
 8004688:	4413      	add	r3, r2
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	3338      	adds	r3, #56	; 0x38
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	4413      	add	r3, r2
 8004692:	3304      	adds	r3, #4
 8004694:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2201      	movs	r2, #1
 800469a:	705a      	strb	r2, [r3, #1]
 800469c:	e00f      	b.n	80046be <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800469e:	78fb      	ldrb	r3, [r7, #3]
 80046a0:	f003 020f 	and.w	r2, r3, #15
 80046a4:	4613      	mov	r3, r2
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	4413      	add	r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80046b0:	687a      	ldr	r2, [r7, #4]
 80046b2:	4413      	add	r3, r2
 80046b4:	3304      	adds	r3, #4
 80046b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046c4:	78fb      	ldrb	r3, [r7, #3]
 80046c6:	f003 030f 	and.w	r3, r3, #15
 80046ca:	b2da      	uxtb	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d101      	bne.n	80046de <HAL_PCD_EP_ClrStall+0x86>
 80046da:	2302      	movs	r3, #2
 80046dc:	e00e      	b.n	80046fc <HAL_PCD_EP_ClrStall+0xa4>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2201      	movs	r2, #1
 80046e2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68f9      	ldr	r1, [r7, #12]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f004 f957 	bl	80089a0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80046fa:	2300      	movs	r3, #0
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3710      	adds	r7, #16
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	460b      	mov	r3, r1
 800470e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004710:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004714:	2b00      	cmp	r3, #0
 8004716:	da0c      	bge.n	8004732 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004718:	78fb      	ldrb	r3, [r7, #3]
 800471a:	f003 020f 	and.w	r2, r3, #15
 800471e:	4613      	mov	r3, r2
 8004720:	00db      	lsls	r3, r3, #3
 8004722:	4413      	add	r3, r2
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	3338      	adds	r3, #56	; 0x38
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	4413      	add	r3, r2
 800472c:	3304      	adds	r3, #4
 800472e:	60fb      	str	r3, [r7, #12]
 8004730:	e00c      	b.n	800474c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004732:	78fb      	ldrb	r3, [r7, #3]
 8004734:	f003 020f 	and.w	r2, r3, #15
 8004738:	4613      	mov	r3, r2
 800473a:	00db      	lsls	r3, r3, #3
 800473c:	4413      	add	r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	4413      	add	r3, r2
 8004748:	3304      	adds	r3, #4
 800474a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68f9      	ldr	r1, [r7, #12]
 8004752:	4618      	mov	r0, r3
 8004754:	f003 ff76 	bl	8008644 <USB_EPStopXfer>
 8004758:	4603      	mov	r3, r0
 800475a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800475c:	7afb      	ldrb	r3, [r7, #11]
}
 800475e:	4618      	mov	r0, r3
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004766:	b580      	push	{r7, lr}
 8004768:	b08a      	sub	sp, #40	; 0x28
 800476a:	af02      	add	r7, sp, #8
 800476c:	6078      	str	r0, [r7, #4]
 800476e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800477a:	683a      	ldr	r2, [r7, #0]
 800477c:	4613      	mov	r3, r2
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	4413      	add	r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	3338      	adds	r3, #56	; 0x38
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	4413      	add	r3, r2
 800478a:	3304      	adds	r3, #4
 800478c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6a1a      	ldr	r2, [r3, #32]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	699b      	ldr	r3, [r3, #24]
 8004796:	429a      	cmp	r2, r3
 8004798:	d901      	bls.n	800479e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e06c      	b.n	8004878 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	699a      	ldr	r2, [r3, #24]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	69fa      	ldr	r2, [r7, #28]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d902      	bls.n	80047ba <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	3303      	adds	r3, #3
 80047be:	089b      	lsrs	r3, r3, #2
 80047c0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80047c2:	e02b      	b.n	800481c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	699a      	ldr	r2, [r3, #24]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	69fa      	ldr	r2, [r7, #28]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d902      	bls.n	80047e0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	3303      	adds	r3, #3
 80047e4:	089b      	lsrs	r3, r3, #2
 80047e6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6919      	ldr	r1, [r3, #16]
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	b2da      	uxtb	r2, r3
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	9300      	str	r3, [sp, #0]
 80047fc:	4603      	mov	r3, r0
 80047fe:	6978      	ldr	r0, [r7, #20]
 8004800:	f003 ffca 	bl	8008798 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	691a      	ldr	r2, [r3, #16]
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	441a      	add	r2, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6a1a      	ldr	r2, [r3, #32]
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	441a      	add	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	015a      	lsls	r2, r3, #5
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	4413      	add	r3, r2
 8004824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800482c:	69ba      	ldr	r2, [r7, #24]
 800482e:	429a      	cmp	r2, r3
 8004830:	d809      	bhi.n	8004846 <PCD_WriteEmptyTxFifo+0xe0>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6a1a      	ldr	r2, [r3, #32]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800483a:	429a      	cmp	r2, r3
 800483c:	d203      	bcs.n	8004846 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1be      	bne.n	80047c4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	699a      	ldr	r2, [r3, #24]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	429a      	cmp	r2, r3
 8004850:	d811      	bhi.n	8004876 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	f003 030f 	and.w	r3, r3, #15
 8004858:	2201      	movs	r2, #1
 800485a:	fa02 f303 	lsl.w	r3, r2, r3
 800485e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004866:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	43db      	mvns	r3, r3
 800486c:	6939      	ldr	r1, [r7, #16]
 800486e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004872:	4013      	ands	r3, r2
 8004874:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004876:	2300      	movs	r3, #0
}
 8004878:	4618      	mov	r0, r3
 800487a:	3720      	adds	r7, #32
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b088      	sub	sp, #32
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	333c      	adds	r3, #60	; 0x3c
 8004898:	3304      	adds	r3, #4
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	015a      	lsls	r2, r3, #5
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	4413      	add	r3, r2
 80048a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d17b      	bne.n	80049ae <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f003 0308 	and.w	r3, r3, #8
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d015      	beq.n	80048ec <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	4a61      	ldr	r2, [pc, #388]	; (8004a48 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	f240 80b9 	bls.w	8004a3c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	f000 80b3 	beq.w	8004a3c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	015a      	lsls	r2, r3, #5
 80048da:	69bb      	ldr	r3, [r7, #24]
 80048dc:	4413      	add	r3, r2
 80048de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048e2:	461a      	mov	r2, r3
 80048e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048e8:	6093      	str	r3, [r2, #8]
 80048ea:	e0a7      	b.n	8004a3c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	f003 0320 	and.w	r3, r3, #32
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d009      	beq.n	800490a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	015a      	lsls	r2, r3, #5
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	4413      	add	r3, r2
 80048fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004902:	461a      	mov	r2, r3
 8004904:	2320      	movs	r3, #32
 8004906:	6093      	str	r3, [r2, #8]
 8004908:	e098      	b.n	8004a3c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004910:	2b00      	cmp	r3, #0
 8004912:	f040 8093 	bne.w	8004a3c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	4a4b      	ldr	r2, [pc, #300]	; (8004a48 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d90f      	bls.n	800493e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004924:	2b00      	cmp	r3, #0
 8004926:	d00a      	beq.n	800493e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	015a      	lsls	r2, r3, #5
 800492c:	69bb      	ldr	r3, [r7, #24]
 800492e:	4413      	add	r3, r2
 8004930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004934:	461a      	mov	r2, r3
 8004936:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800493a:	6093      	str	r3, [r2, #8]
 800493c:	e07e      	b.n	8004a3c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800493e:	683a      	ldr	r2, [r7, #0]
 8004940:	4613      	mov	r3, r2
 8004942:	00db      	lsls	r3, r3, #3
 8004944:	4413      	add	r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	4413      	add	r3, r2
 8004950:	3304      	adds	r3, #4
 8004952:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	69da      	ldr	r2, [r3, #28]
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	0159      	lsls	r1, r3, #5
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	440b      	add	r3, r1
 8004960:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800496a:	1ad2      	subs	r2, r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d114      	bne.n	80049a0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	699b      	ldr	r3, [r3, #24]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d109      	bne.n	8004992 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6818      	ldr	r0, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004988:	461a      	mov	r2, r3
 800498a:	2101      	movs	r1, #1
 800498c:	f004 f99c 	bl	8008cc8 <USB_EP0_OutStart>
 8004990:	e006      	b.n	80049a0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	691a      	ldr	r2, [r3, #16]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	441a      	add	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	4619      	mov	r1, r3
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f009 fa8c 	bl	800dec4 <HAL_PCD_DataOutStageCallback>
 80049ac:	e046      	b.n	8004a3c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	4a26      	ldr	r2, [pc, #152]	; (8004a4c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d124      	bne.n	8004a00 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00a      	beq.n	80049d6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	015a      	lsls	r2, r3, #5
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	4413      	add	r3, r2
 80049c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049cc:	461a      	mov	r2, r3
 80049ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049d2:	6093      	str	r3, [r2, #8]
 80049d4:	e032      	b.n	8004a3c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	f003 0320 	and.w	r3, r3, #32
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d008      	beq.n	80049f2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	015a      	lsls	r2, r3, #5
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	4413      	add	r3, r2
 80049e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ec:	461a      	mov	r2, r3
 80049ee:	2320      	movs	r3, #32
 80049f0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	4619      	mov	r1, r3
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f009 fa63 	bl	800dec4 <HAL_PCD_DataOutStageCallback>
 80049fe:	e01d      	b.n	8004a3c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d114      	bne.n	8004a30 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004a06:	6879      	ldr	r1, [r7, #4]
 8004a08:	683a      	ldr	r2, [r7, #0]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	4413      	add	r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d108      	bne.n	8004a30 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6818      	ldr	r0, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004a28:	461a      	mov	r2, r3
 8004a2a:	2100      	movs	r1, #0
 8004a2c:	f004 f94c 	bl	8008cc8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	4619      	mov	r1, r3
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f009 fa44 	bl	800dec4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3720      	adds	r7, #32
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	4f54300a 	.word	0x4f54300a
 8004a4c:	4f54310a 	.word	0x4f54310a

08004a50 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	333c      	adds	r3, #60	; 0x3c
 8004a68:	3304      	adds	r3, #4
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	015a      	lsls	r2, r3, #5
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	4413      	add	r3, r2
 8004a76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	4a15      	ldr	r2, [pc, #84]	; (8004ad8 <PCD_EP_OutSetupPacket_int+0x88>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d90e      	bls.n	8004aa4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d009      	beq.n	8004aa4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	015a      	lsls	r2, r3, #5
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	4413      	add	r3, r2
 8004a98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aa2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f009 f9fb 	bl	800dea0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	4a0a      	ldr	r2, [pc, #40]	; (8004ad8 <PCD_EP_OutSetupPacket_int+0x88>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d90c      	bls.n	8004acc <PCD_EP_OutSetupPacket_int+0x7c>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d108      	bne.n	8004acc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6818      	ldr	r0, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	2101      	movs	r1, #1
 8004ac8:	f004 f8fe 	bl	8008cc8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3718      	adds	r7, #24
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	4f54300a 	.word	0x4f54300a

08004adc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b085      	sub	sp, #20
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	70fb      	strb	r3, [r7, #3]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004af4:	78fb      	ldrb	r3, [r7, #3]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d107      	bne.n	8004b0a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004afa:	883b      	ldrh	r3, [r7, #0]
 8004afc:	0419      	lsls	r1, r3, #16
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	430a      	orrs	r2, r1
 8004b06:	629a      	str	r2, [r3, #40]	; 0x28
 8004b08:	e028      	b.n	8004b5c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b10:	0c1b      	lsrs	r3, r3, #16
 8004b12:	68ba      	ldr	r2, [r7, #8]
 8004b14:	4413      	add	r3, r2
 8004b16:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004b18:	2300      	movs	r3, #0
 8004b1a:	73fb      	strb	r3, [r7, #15]
 8004b1c:	e00d      	b.n	8004b3a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	7bfb      	ldrb	r3, [r7, #15]
 8004b24:	3340      	adds	r3, #64	; 0x40
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4413      	add	r3, r2
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	0c1b      	lsrs	r3, r3, #16
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	4413      	add	r3, r2
 8004b32:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004b34:	7bfb      	ldrb	r3, [r7, #15]
 8004b36:	3301      	adds	r3, #1
 8004b38:	73fb      	strb	r3, [r7, #15]
 8004b3a:	7bfa      	ldrb	r2, [r7, #15]
 8004b3c:	78fb      	ldrb	r3, [r7, #3]
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	429a      	cmp	r2, r3
 8004b42:	d3ec      	bcc.n	8004b1e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004b44:	883b      	ldrh	r3, [r7, #0]
 8004b46:	0418      	lsls	r0, r3, #16
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6819      	ldr	r1, [r3, #0]
 8004b4c:	78fb      	ldrb	r3, [r7, #3]
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	4302      	orrs	r2, r0
 8004b54:	3340      	adds	r3, #64	; 0x40
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	440b      	add	r3, r1
 8004b5a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3714      	adds	r7, #20
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr

08004b6a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b083      	sub	sp, #12
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
 8004b72:	460b      	mov	r3, r1
 8004b74:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	887a      	ldrh	r2, [r7, #2]
 8004b7c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	370c      	adds	r7, #12
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr

08004b8c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	699b      	ldr	r3, [r3, #24]
 8004bae:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004bba:	4b05      	ldr	r3, [pc, #20]	; (8004bd0 <HAL_PCDEx_ActivateLPM+0x44>)
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	68fa      	ldr	r2, [r7, #12]
 8004bc0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3714      	adds	r7, #20
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr
 8004bd0:	10000003 	.word	0x10000003

08004bd4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004bde:	4b23      	ldr	r3, [pc, #140]	; (8004c6c <HAL_PWREx_EnableOverDrive+0x98>)
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	4a22      	ldr	r2, [pc, #136]	; (8004c6c <HAL_PWREx_EnableOverDrive+0x98>)
 8004be4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004be8:	6413      	str	r3, [r2, #64]	; 0x40
 8004bea:	4b20      	ldr	r3, [pc, #128]	; (8004c6c <HAL_PWREx_EnableOverDrive+0x98>)
 8004bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bf2:	603b      	str	r3, [r7, #0]
 8004bf4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004bf6:	4b1e      	ldr	r3, [pc, #120]	; (8004c70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a1d      	ldr	r2, [pc, #116]	; (8004c70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c00:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c02:	f7fc faab 	bl	800115c <HAL_GetTick>
 8004c06:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004c08:	e009      	b.n	8004c1e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004c0a:	f7fc faa7 	bl	800115c <HAL_GetTick>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c18:	d901      	bls.n	8004c1e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e022      	b.n	8004c64 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004c1e:	4b14      	ldr	r3, [pc, #80]	; (8004c70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c2a:	d1ee      	bne.n	8004c0a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004c2c:	4b10      	ldr	r3, [pc, #64]	; (8004c70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a0f      	ldr	r2, [pc, #60]	; (8004c70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c36:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c38:	f7fc fa90 	bl	800115c <HAL_GetTick>
 8004c3c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004c3e:	e009      	b.n	8004c54 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004c40:	f7fc fa8c 	bl	800115c <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c4e:	d901      	bls.n	8004c54 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004c50:	2303      	movs	r3, #3
 8004c52:	e007      	b.n	8004c64 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004c54:	4b06      	ldr	r3, [pc, #24]	; (8004c70 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c5c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c60:	d1ee      	bne.n	8004c40 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3708      	adds	r7, #8
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	40023800 	.word	0x40023800
 8004c70:	40007000 	.word	0x40007000

08004c74 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e29b      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	f000 8087 	beq.w	8004da6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c98:	4b96      	ldr	r3, [pc, #600]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f003 030c 	and.w	r3, r3, #12
 8004ca0:	2b04      	cmp	r3, #4
 8004ca2:	d00c      	beq.n	8004cbe <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ca4:	4b93      	ldr	r3, [pc, #588]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f003 030c 	and.w	r3, r3, #12
 8004cac:	2b08      	cmp	r3, #8
 8004cae:	d112      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x62>
 8004cb0:	4b90      	ldr	r3, [pc, #576]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cbc:	d10b      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cbe:	4b8d      	ldr	r3, [pc, #564]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d06c      	beq.n	8004da4 <HAL_RCC_OscConfig+0x130>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d168      	bne.n	8004da4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e275      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cde:	d106      	bne.n	8004cee <HAL_RCC_OscConfig+0x7a>
 8004ce0:	4b84      	ldr	r3, [pc, #528]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a83      	ldr	r2, [pc, #524]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004ce6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cea:	6013      	str	r3, [r2, #0]
 8004cec:	e02e      	b.n	8004d4c <HAL_RCC_OscConfig+0xd8>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d10c      	bne.n	8004d10 <HAL_RCC_OscConfig+0x9c>
 8004cf6:	4b7f      	ldr	r3, [pc, #508]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a7e      	ldr	r2, [pc, #504]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004cfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d00:	6013      	str	r3, [r2, #0]
 8004d02:	4b7c      	ldr	r3, [pc, #496]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a7b      	ldr	r2, [pc, #492]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d0c:	6013      	str	r3, [r2, #0]
 8004d0e:	e01d      	b.n	8004d4c <HAL_RCC_OscConfig+0xd8>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d18:	d10c      	bne.n	8004d34 <HAL_RCC_OscConfig+0xc0>
 8004d1a:	4b76      	ldr	r3, [pc, #472]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a75      	ldr	r2, [pc, #468]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d24:	6013      	str	r3, [r2, #0]
 8004d26:	4b73      	ldr	r3, [pc, #460]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a72      	ldr	r2, [pc, #456]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d30:	6013      	str	r3, [r2, #0]
 8004d32:	e00b      	b.n	8004d4c <HAL_RCC_OscConfig+0xd8>
 8004d34:	4b6f      	ldr	r3, [pc, #444]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a6e      	ldr	r2, [pc, #440]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d3e:	6013      	str	r3, [r2, #0]
 8004d40:	4b6c      	ldr	r3, [pc, #432]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a6b      	ldr	r2, [pc, #428]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d013      	beq.n	8004d7c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d54:	f7fc fa02 	bl	800115c <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d5a:	e008      	b.n	8004d6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d5c:	f7fc f9fe 	bl	800115c <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b64      	cmp	r3, #100	; 0x64
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e229      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d6e:	4b61      	ldr	r3, [pc, #388]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0f0      	beq.n	8004d5c <HAL_RCC_OscConfig+0xe8>
 8004d7a:	e014      	b.n	8004da6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d7c:	f7fc f9ee 	bl	800115c <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d84:	f7fc f9ea 	bl	800115c <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b64      	cmp	r3, #100	; 0x64
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e215      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d96:	4b57      	ldr	r3, [pc, #348]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1f0      	bne.n	8004d84 <HAL_RCC_OscConfig+0x110>
 8004da2:	e000      	b.n	8004da6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d069      	beq.n	8004e86 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004db2:	4b50      	ldr	r3, [pc, #320]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	f003 030c 	and.w	r3, r3, #12
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d00b      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dbe:	4b4d      	ldr	r3, [pc, #308]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f003 030c 	and.w	r3, r3, #12
 8004dc6:	2b08      	cmp	r3, #8
 8004dc8:	d11c      	bne.n	8004e04 <HAL_RCC_OscConfig+0x190>
 8004dca:	4b4a      	ldr	r3, [pc, #296]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d116      	bne.n	8004e04 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dd6:	4b47      	ldr	r3, [pc, #284]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0302 	and.w	r3, r3, #2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d005      	beq.n	8004dee <HAL_RCC_OscConfig+0x17a>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d001      	beq.n	8004dee <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e1e9      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dee:	4b41      	ldr	r3, [pc, #260]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	493d      	ldr	r1, [pc, #244]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e02:	e040      	b.n	8004e86 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d023      	beq.n	8004e54 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e0c:	4b39      	ldr	r3, [pc, #228]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a38      	ldr	r2, [pc, #224]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004e12:	f043 0301 	orr.w	r3, r3, #1
 8004e16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e18:	f7fc f9a0 	bl	800115c <HAL_GetTick>
 8004e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e1e:	e008      	b.n	8004e32 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e20:	f7fc f99c 	bl	800115c <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d901      	bls.n	8004e32 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e1c7      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e32:	4b30      	ldr	r3, [pc, #192]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d0f0      	beq.n	8004e20 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e3e:	4b2d      	ldr	r3, [pc, #180]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	00db      	lsls	r3, r3, #3
 8004e4c:	4929      	ldr	r1, [pc, #164]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	600b      	str	r3, [r1, #0]
 8004e52:	e018      	b.n	8004e86 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e54:	4b27      	ldr	r3, [pc, #156]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a26      	ldr	r2, [pc, #152]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004e5a:	f023 0301 	bic.w	r3, r3, #1
 8004e5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e60:	f7fc f97c 	bl	800115c <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e68:	f7fc f978 	bl	800115c <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e1a3      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e7a:	4b1e      	ldr	r3, [pc, #120]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0302 	and.w	r3, r3, #2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1f0      	bne.n	8004e68 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d038      	beq.n	8004f04 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d019      	beq.n	8004ece <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e9a:	4b16      	ldr	r3, [pc, #88]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004e9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e9e:	4a15      	ldr	r2, [pc, #84]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004ea0:	f043 0301 	orr.w	r3, r3, #1
 8004ea4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ea6:	f7fc f959 	bl	800115c <HAL_GetTick>
 8004eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004eac:	e008      	b.n	8004ec0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004eae:	f7fc f955 	bl	800115c <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d901      	bls.n	8004ec0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e180      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ec0:	4b0c      	ldr	r3, [pc, #48]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004ec2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ec4:	f003 0302 	and.w	r3, r3, #2
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d0f0      	beq.n	8004eae <HAL_RCC_OscConfig+0x23a>
 8004ecc:	e01a      	b.n	8004f04 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ece:	4b09      	ldr	r3, [pc, #36]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004ed0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ed2:	4a08      	ldr	r2, [pc, #32]	; (8004ef4 <HAL_RCC_OscConfig+0x280>)
 8004ed4:	f023 0301 	bic.w	r3, r3, #1
 8004ed8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eda:	f7fc f93f 	bl	800115c <HAL_GetTick>
 8004ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ee0:	e00a      	b.n	8004ef8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ee2:	f7fc f93b 	bl	800115c <HAL_GetTick>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	d903      	bls.n	8004ef8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	e166      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
 8004ef4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ef8:	4b92      	ldr	r3, [pc, #584]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004efa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004efc:	f003 0302 	and.w	r3, r3, #2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d1ee      	bne.n	8004ee2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0304 	and.w	r3, r3, #4
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	f000 80a4 	beq.w	800505a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f12:	4b8c      	ldr	r3, [pc, #560]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d10d      	bne.n	8004f3a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f1e:	4b89      	ldr	r3, [pc, #548]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f22:	4a88      	ldr	r2, [pc, #544]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004f24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f28:	6413      	str	r3, [r2, #64]	; 0x40
 8004f2a:	4b86      	ldr	r3, [pc, #536]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f32:	60bb      	str	r3, [r7, #8]
 8004f34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f36:	2301      	movs	r3, #1
 8004f38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f3a:	4b83      	ldr	r3, [pc, #524]	; (8005148 <HAL_RCC_OscConfig+0x4d4>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d118      	bne.n	8004f78 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004f46:	4b80      	ldr	r3, [pc, #512]	; (8005148 <HAL_RCC_OscConfig+0x4d4>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a7f      	ldr	r2, [pc, #508]	; (8005148 <HAL_RCC_OscConfig+0x4d4>)
 8004f4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f52:	f7fc f903 	bl	800115c <HAL_GetTick>
 8004f56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f58:	e008      	b.n	8004f6c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f5a:	f7fc f8ff 	bl	800115c <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	2b64      	cmp	r3, #100	; 0x64
 8004f66:	d901      	bls.n	8004f6c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e12a      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f6c:	4b76      	ldr	r3, [pc, #472]	; (8005148 <HAL_RCC_OscConfig+0x4d4>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0f0      	beq.n	8004f5a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d106      	bne.n	8004f8e <HAL_RCC_OscConfig+0x31a>
 8004f80:	4b70      	ldr	r3, [pc, #448]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f84:	4a6f      	ldr	r2, [pc, #444]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004f86:	f043 0301 	orr.w	r3, r3, #1
 8004f8a:	6713      	str	r3, [r2, #112]	; 0x70
 8004f8c:	e02d      	b.n	8004fea <HAL_RCC_OscConfig+0x376>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10c      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x33c>
 8004f96:	4b6b      	ldr	r3, [pc, #428]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9a:	4a6a      	ldr	r2, [pc, #424]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004f9c:	f023 0301 	bic.w	r3, r3, #1
 8004fa0:	6713      	str	r3, [r2, #112]	; 0x70
 8004fa2:	4b68      	ldr	r3, [pc, #416]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004fa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fa6:	4a67      	ldr	r2, [pc, #412]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004fa8:	f023 0304 	bic.w	r3, r3, #4
 8004fac:	6713      	str	r3, [r2, #112]	; 0x70
 8004fae:	e01c      	b.n	8004fea <HAL_RCC_OscConfig+0x376>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	2b05      	cmp	r3, #5
 8004fb6:	d10c      	bne.n	8004fd2 <HAL_RCC_OscConfig+0x35e>
 8004fb8:	4b62      	ldr	r3, [pc, #392]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fbc:	4a61      	ldr	r2, [pc, #388]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004fbe:	f043 0304 	orr.w	r3, r3, #4
 8004fc2:	6713      	str	r3, [r2, #112]	; 0x70
 8004fc4:	4b5f      	ldr	r3, [pc, #380]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fc8:	4a5e      	ldr	r2, [pc, #376]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004fca:	f043 0301 	orr.w	r3, r3, #1
 8004fce:	6713      	str	r3, [r2, #112]	; 0x70
 8004fd0:	e00b      	b.n	8004fea <HAL_RCC_OscConfig+0x376>
 8004fd2:	4b5c      	ldr	r3, [pc, #368]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fd6:	4a5b      	ldr	r2, [pc, #364]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004fd8:	f023 0301 	bic.w	r3, r3, #1
 8004fdc:	6713      	str	r3, [r2, #112]	; 0x70
 8004fde:	4b59      	ldr	r3, [pc, #356]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe2:	4a58      	ldr	r2, [pc, #352]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8004fe4:	f023 0304 	bic.w	r3, r3, #4
 8004fe8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d015      	beq.n	800501e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ff2:	f7fc f8b3 	bl	800115c <HAL_GetTick>
 8004ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ff8:	e00a      	b.n	8005010 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ffa:	f7fc f8af 	bl	800115c <HAL_GetTick>
 8004ffe:	4602      	mov	r2, r0
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	f241 3288 	movw	r2, #5000	; 0x1388
 8005008:	4293      	cmp	r3, r2
 800500a:	d901      	bls.n	8005010 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e0d8      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005010:	4b4c      	ldr	r3, [pc, #304]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8005012:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005014:	f003 0302 	and.w	r3, r3, #2
 8005018:	2b00      	cmp	r3, #0
 800501a:	d0ee      	beq.n	8004ffa <HAL_RCC_OscConfig+0x386>
 800501c:	e014      	b.n	8005048 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800501e:	f7fc f89d 	bl	800115c <HAL_GetTick>
 8005022:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005024:	e00a      	b.n	800503c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005026:	f7fc f899 	bl	800115c <HAL_GetTick>
 800502a:	4602      	mov	r2, r0
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	f241 3288 	movw	r2, #5000	; 0x1388
 8005034:	4293      	cmp	r3, r2
 8005036:	d901      	bls.n	800503c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e0c2      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800503c:	4b41      	ldr	r3, [pc, #260]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 800503e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005040:	f003 0302 	and.w	r3, r3, #2
 8005044:	2b00      	cmp	r3, #0
 8005046:	d1ee      	bne.n	8005026 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005048:	7dfb      	ldrb	r3, [r7, #23]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d105      	bne.n	800505a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800504e:	4b3d      	ldr	r3, [pc, #244]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8005050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005052:	4a3c      	ldr	r2, [pc, #240]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8005054:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005058:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	699b      	ldr	r3, [r3, #24]
 800505e:	2b00      	cmp	r3, #0
 8005060:	f000 80ae 	beq.w	80051c0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005064:	4b37      	ldr	r3, [pc, #220]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	f003 030c 	and.w	r3, r3, #12
 800506c:	2b08      	cmp	r3, #8
 800506e:	d06d      	beq.n	800514c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	699b      	ldr	r3, [r3, #24]
 8005074:	2b02      	cmp	r3, #2
 8005076:	d14b      	bne.n	8005110 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005078:	4b32      	ldr	r3, [pc, #200]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a31      	ldr	r2, [pc, #196]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 800507e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005082:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005084:	f7fc f86a 	bl	800115c <HAL_GetTick>
 8005088:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800508a:	e008      	b.n	800509e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800508c:	f7fc f866 	bl	800115c <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	2b02      	cmp	r3, #2
 8005098:	d901      	bls.n	800509e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e091      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800509e:	4b29      	ldr	r3, [pc, #164]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d1f0      	bne.n	800508c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	69da      	ldr	r2, [r3, #28]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a1b      	ldr	r3, [r3, #32]
 80050b2:	431a      	orrs	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b8:	019b      	lsls	r3, r3, #6
 80050ba:	431a      	orrs	r2, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c0:	085b      	lsrs	r3, r3, #1
 80050c2:	3b01      	subs	r3, #1
 80050c4:	041b      	lsls	r3, r3, #16
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050cc:	061b      	lsls	r3, r3, #24
 80050ce:	431a      	orrs	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050d4:	071b      	lsls	r3, r3, #28
 80050d6:	491b      	ldr	r1, [pc, #108]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 80050d8:	4313      	orrs	r3, r2
 80050da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050dc:	4b19      	ldr	r3, [pc, #100]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a18      	ldr	r2, [pc, #96]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 80050e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e8:	f7fc f838 	bl	800115c <HAL_GetTick>
 80050ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050ee:	e008      	b.n	8005102 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050f0:	f7fc f834 	bl	800115c <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d901      	bls.n	8005102 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e05f      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005102:	4b10      	ldr	r3, [pc, #64]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d0f0      	beq.n	80050f0 <HAL_RCC_OscConfig+0x47c>
 800510e:	e057      	b.n	80051c0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005110:	4b0c      	ldr	r3, [pc, #48]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a0b      	ldr	r2, [pc, #44]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8005116:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800511a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800511c:	f7fc f81e 	bl	800115c <HAL_GetTick>
 8005120:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005122:	e008      	b.n	8005136 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005124:	f7fc f81a 	bl	800115c <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	2b02      	cmp	r3, #2
 8005130:	d901      	bls.n	8005136 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e045      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005136:	4b03      	ldr	r3, [pc, #12]	; (8005144 <HAL_RCC_OscConfig+0x4d0>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1f0      	bne.n	8005124 <HAL_RCC_OscConfig+0x4b0>
 8005142:	e03d      	b.n	80051c0 <HAL_RCC_OscConfig+0x54c>
 8005144:	40023800 	.word	0x40023800
 8005148:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800514c:	4b1f      	ldr	r3, [pc, #124]	; (80051cc <HAL_RCC_OscConfig+0x558>)
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d030      	beq.n	80051bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005164:	429a      	cmp	r2, r3
 8005166:	d129      	bne.n	80051bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005172:	429a      	cmp	r2, r3
 8005174:	d122      	bne.n	80051bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800517c:	4013      	ands	r3, r2
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005182:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005184:	4293      	cmp	r3, r2
 8005186:	d119      	bne.n	80051bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005192:	085b      	lsrs	r3, r3, #1
 8005194:	3b01      	subs	r3, #1
 8005196:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005198:	429a      	cmp	r2, r3
 800519a:	d10f      	bne.n	80051bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d107      	bne.n	80051bc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d001      	beq.n	80051c0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e000      	b.n	80051c2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3718      	adds	r7, #24
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	40023800 	.word	0x40023800

080051d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80051da:	2300      	movs	r3, #0
 80051dc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d101      	bne.n	80051e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e0d0      	b.n	800538a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051e8:	4b6a      	ldr	r3, [pc, #424]	; (8005394 <HAL_RCC_ClockConfig+0x1c4>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 030f 	and.w	r3, r3, #15
 80051f0:	683a      	ldr	r2, [r7, #0]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d910      	bls.n	8005218 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051f6:	4b67      	ldr	r3, [pc, #412]	; (8005394 <HAL_RCC_ClockConfig+0x1c4>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f023 020f 	bic.w	r2, r3, #15
 80051fe:	4965      	ldr	r1, [pc, #404]	; (8005394 <HAL_RCC_ClockConfig+0x1c4>)
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	4313      	orrs	r3, r2
 8005204:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005206:	4b63      	ldr	r3, [pc, #396]	; (8005394 <HAL_RCC_ClockConfig+0x1c4>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 030f 	and.w	r3, r3, #15
 800520e:	683a      	ldr	r2, [r7, #0]
 8005210:	429a      	cmp	r2, r3
 8005212:	d001      	beq.n	8005218 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e0b8      	b.n	800538a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0302 	and.w	r3, r3, #2
 8005220:	2b00      	cmp	r3, #0
 8005222:	d020      	beq.n	8005266 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0304 	and.w	r3, r3, #4
 800522c:	2b00      	cmp	r3, #0
 800522e:	d005      	beq.n	800523c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005230:	4b59      	ldr	r3, [pc, #356]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	4a58      	ldr	r2, [pc, #352]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 8005236:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800523a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0308 	and.w	r3, r3, #8
 8005244:	2b00      	cmp	r3, #0
 8005246:	d005      	beq.n	8005254 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005248:	4b53      	ldr	r3, [pc, #332]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	4a52      	ldr	r2, [pc, #328]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 800524e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005252:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005254:	4b50      	ldr	r3, [pc, #320]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	494d      	ldr	r1, [pc, #308]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 8005262:	4313      	orrs	r3, r2
 8005264:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 0301 	and.w	r3, r3, #1
 800526e:	2b00      	cmp	r3, #0
 8005270:	d040      	beq.n	80052f4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d107      	bne.n	800528a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800527a:	4b47      	ldr	r3, [pc, #284]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d115      	bne.n	80052b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e07f      	b.n	800538a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	2b02      	cmp	r3, #2
 8005290:	d107      	bne.n	80052a2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005292:	4b41      	ldr	r3, [pc, #260]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d109      	bne.n	80052b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e073      	b.n	800538a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052a2:	4b3d      	ldr	r3, [pc, #244]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0302 	and.w	r3, r3, #2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e06b      	b.n	800538a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052b2:	4b39      	ldr	r3, [pc, #228]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f023 0203 	bic.w	r2, r3, #3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	4936      	ldr	r1, [pc, #216]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 80052c0:	4313      	orrs	r3, r2
 80052c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052c4:	f7fb ff4a 	bl	800115c <HAL_GetTick>
 80052c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ca:	e00a      	b.n	80052e2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052cc:	f7fb ff46 	bl	800115c <HAL_GetTick>
 80052d0:	4602      	mov	r2, r0
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	1ad3      	subs	r3, r2, r3
 80052d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80052da:	4293      	cmp	r3, r2
 80052dc:	d901      	bls.n	80052e2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e053      	b.n	800538a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052e2:	4b2d      	ldr	r3, [pc, #180]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	f003 020c 	and.w	r2, r3, #12
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d1eb      	bne.n	80052cc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052f4:	4b27      	ldr	r3, [pc, #156]	; (8005394 <HAL_RCC_ClockConfig+0x1c4>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 030f 	and.w	r3, r3, #15
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d210      	bcs.n	8005324 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005302:	4b24      	ldr	r3, [pc, #144]	; (8005394 <HAL_RCC_ClockConfig+0x1c4>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f023 020f 	bic.w	r2, r3, #15
 800530a:	4922      	ldr	r1, [pc, #136]	; (8005394 <HAL_RCC_ClockConfig+0x1c4>)
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	4313      	orrs	r3, r2
 8005310:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005312:	4b20      	ldr	r3, [pc, #128]	; (8005394 <HAL_RCC_ClockConfig+0x1c4>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 030f 	and.w	r3, r3, #15
 800531a:	683a      	ldr	r2, [r7, #0]
 800531c:	429a      	cmp	r2, r3
 800531e:	d001      	beq.n	8005324 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e032      	b.n	800538a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0304 	and.w	r3, r3, #4
 800532c:	2b00      	cmp	r3, #0
 800532e:	d008      	beq.n	8005342 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005330:	4b19      	ldr	r3, [pc, #100]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	4916      	ldr	r1, [pc, #88]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 800533e:	4313      	orrs	r3, r2
 8005340:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0308 	and.w	r3, r3, #8
 800534a:	2b00      	cmp	r3, #0
 800534c:	d009      	beq.n	8005362 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800534e:	4b12      	ldr	r3, [pc, #72]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	00db      	lsls	r3, r3, #3
 800535c:	490e      	ldr	r1, [pc, #56]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 800535e:	4313      	orrs	r3, r2
 8005360:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005362:	f000 f821 	bl	80053a8 <HAL_RCC_GetSysClockFreq>
 8005366:	4602      	mov	r2, r0
 8005368:	4b0b      	ldr	r3, [pc, #44]	; (8005398 <HAL_RCC_ClockConfig+0x1c8>)
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	091b      	lsrs	r3, r3, #4
 800536e:	f003 030f 	and.w	r3, r3, #15
 8005372:	490a      	ldr	r1, [pc, #40]	; (800539c <HAL_RCC_ClockConfig+0x1cc>)
 8005374:	5ccb      	ldrb	r3, [r1, r3]
 8005376:	fa22 f303 	lsr.w	r3, r2, r3
 800537a:	4a09      	ldr	r2, [pc, #36]	; (80053a0 <HAL_RCC_ClockConfig+0x1d0>)
 800537c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800537e:	4b09      	ldr	r3, [pc, #36]	; (80053a4 <HAL_RCC_ClockConfig+0x1d4>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4618      	mov	r0, r3
 8005384:	f7fb fd82 	bl	8000e8c <HAL_InitTick>

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3710      	adds	r7, #16
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	40023c00 	.word	0x40023c00
 8005398:	40023800 	.word	0x40023800
 800539c:	0800ef14 	.word	0x0800ef14
 80053a0:	20000000 	.word	0x20000000
 80053a4:	20000004 	.word	0x20000004

080053a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053ac:	b090      	sub	sp, #64	; 0x40
 80053ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80053b0:	2300      	movs	r3, #0
 80053b2:	637b      	str	r3, [r7, #52]	; 0x34
 80053b4:	2300      	movs	r3, #0
 80053b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053b8:	2300      	movs	r3, #0
 80053ba:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80053bc:	2300      	movs	r3, #0
 80053be:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053c0:	4b59      	ldr	r3, [pc, #356]	; (8005528 <HAL_RCC_GetSysClockFreq+0x180>)
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f003 030c 	and.w	r3, r3, #12
 80053c8:	2b08      	cmp	r3, #8
 80053ca:	d00d      	beq.n	80053e8 <HAL_RCC_GetSysClockFreq+0x40>
 80053cc:	2b08      	cmp	r3, #8
 80053ce:	f200 80a1 	bhi.w	8005514 <HAL_RCC_GetSysClockFreq+0x16c>
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d002      	beq.n	80053dc <HAL_RCC_GetSysClockFreq+0x34>
 80053d6:	2b04      	cmp	r3, #4
 80053d8:	d003      	beq.n	80053e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80053da:	e09b      	b.n	8005514 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80053dc:	4b53      	ldr	r3, [pc, #332]	; (800552c <HAL_RCC_GetSysClockFreq+0x184>)
 80053de:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80053e0:	e09b      	b.n	800551a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80053e2:	4b53      	ldr	r3, [pc, #332]	; (8005530 <HAL_RCC_GetSysClockFreq+0x188>)
 80053e4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80053e6:	e098      	b.n	800551a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80053e8:	4b4f      	ldr	r3, [pc, #316]	; (8005528 <HAL_RCC_GetSysClockFreq+0x180>)
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80053f0:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80053f2:	4b4d      	ldr	r3, [pc, #308]	; (8005528 <HAL_RCC_GetSysClockFreq+0x180>)
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d028      	beq.n	8005450 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053fe:	4b4a      	ldr	r3, [pc, #296]	; (8005528 <HAL_RCC_GetSysClockFreq+0x180>)
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	099b      	lsrs	r3, r3, #6
 8005404:	2200      	movs	r2, #0
 8005406:	623b      	str	r3, [r7, #32]
 8005408:	627a      	str	r2, [r7, #36]	; 0x24
 800540a:	6a3b      	ldr	r3, [r7, #32]
 800540c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005410:	2100      	movs	r1, #0
 8005412:	4b47      	ldr	r3, [pc, #284]	; (8005530 <HAL_RCC_GetSysClockFreq+0x188>)
 8005414:	fb03 f201 	mul.w	r2, r3, r1
 8005418:	2300      	movs	r3, #0
 800541a:	fb00 f303 	mul.w	r3, r0, r3
 800541e:	4413      	add	r3, r2
 8005420:	4a43      	ldr	r2, [pc, #268]	; (8005530 <HAL_RCC_GetSysClockFreq+0x188>)
 8005422:	fba0 1202 	umull	r1, r2, r0, r2
 8005426:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005428:	460a      	mov	r2, r1
 800542a:	62ba      	str	r2, [r7, #40]	; 0x28
 800542c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800542e:	4413      	add	r3, r2
 8005430:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005434:	2200      	movs	r2, #0
 8005436:	61bb      	str	r3, [r7, #24]
 8005438:	61fa      	str	r2, [r7, #28]
 800543a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800543e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005442:	f7fa ff55 	bl	80002f0 <__aeabi_uldivmod>
 8005446:	4602      	mov	r2, r0
 8005448:	460b      	mov	r3, r1
 800544a:	4613      	mov	r3, r2
 800544c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800544e:	e053      	b.n	80054f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005450:	4b35      	ldr	r3, [pc, #212]	; (8005528 <HAL_RCC_GetSysClockFreq+0x180>)
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	099b      	lsrs	r3, r3, #6
 8005456:	2200      	movs	r2, #0
 8005458:	613b      	str	r3, [r7, #16]
 800545a:	617a      	str	r2, [r7, #20]
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005462:	f04f 0b00 	mov.w	fp, #0
 8005466:	4652      	mov	r2, sl
 8005468:	465b      	mov	r3, fp
 800546a:	f04f 0000 	mov.w	r0, #0
 800546e:	f04f 0100 	mov.w	r1, #0
 8005472:	0159      	lsls	r1, r3, #5
 8005474:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005478:	0150      	lsls	r0, r2, #5
 800547a:	4602      	mov	r2, r0
 800547c:	460b      	mov	r3, r1
 800547e:	ebb2 080a 	subs.w	r8, r2, sl
 8005482:	eb63 090b 	sbc.w	r9, r3, fp
 8005486:	f04f 0200 	mov.w	r2, #0
 800548a:	f04f 0300 	mov.w	r3, #0
 800548e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005492:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005496:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800549a:	ebb2 0408 	subs.w	r4, r2, r8
 800549e:	eb63 0509 	sbc.w	r5, r3, r9
 80054a2:	f04f 0200 	mov.w	r2, #0
 80054a6:	f04f 0300 	mov.w	r3, #0
 80054aa:	00eb      	lsls	r3, r5, #3
 80054ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054b0:	00e2      	lsls	r2, r4, #3
 80054b2:	4614      	mov	r4, r2
 80054b4:	461d      	mov	r5, r3
 80054b6:	eb14 030a 	adds.w	r3, r4, sl
 80054ba:	603b      	str	r3, [r7, #0]
 80054bc:	eb45 030b 	adc.w	r3, r5, fp
 80054c0:	607b      	str	r3, [r7, #4]
 80054c2:	f04f 0200 	mov.w	r2, #0
 80054c6:	f04f 0300 	mov.w	r3, #0
 80054ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80054ce:	4629      	mov	r1, r5
 80054d0:	028b      	lsls	r3, r1, #10
 80054d2:	4621      	mov	r1, r4
 80054d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80054d8:	4621      	mov	r1, r4
 80054da:	028a      	lsls	r2, r1, #10
 80054dc:	4610      	mov	r0, r2
 80054de:	4619      	mov	r1, r3
 80054e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054e2:	2200      	movs	r2, #0
 80054e4:	60bb      	str	r3, [r7, #8]
 80054e6:	60fa      	str	r2, [r7, #12]
 80054e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054ec:	f7fa ff00 	bl	80002f0 <__aeabi_uldivmod>
 80054f0:	4602      	mov	r2, r0
 80054f2:	460b      	mov	r3, r1
 80054f4:	4613      	mov	r3, r2
 80054f6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80054f8:	4b0b      	ldr	r3, [pc, #44]	; (8005528 <HAL_RCC_GetSysClockFreq+0x180>)
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	0c1b      	lsrs	r3, r3, #16
 80054fe:	f003 0303 	and.w	r3, r3, #3
 8005502:	3301      	adds	r3, #1
 8005504:	005b      	lsls	r3, r3, #1
 8005506:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8005508:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800550a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800550c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005510:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005512:	e002      	b.n	800551a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005514:	4b05      	ldr	r3, [pc, #20]	; (800552c <HAL_RCC_GetSysClockFreq+0x184>)
 8005516:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005518:	bf00      	nop
    }
  }
  return sysclockfreq;
 800551a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800551c:	4618      	mov	r0, r3
 800551e:	3740      	adds	r7, #64	; 0x40
 8005520:	46bd      	mov	sp, r7
 8005522:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005526:	bf00      	nop
 8005528:	40023800 	.word	0x40023800
 800552c:	00f42400 	.word	0x00f42400
 8005530:	01312d00 	.word	0x01312d00

08005534 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005534:	b480      	push	{r7}
 8005536:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005538:	4b03      	ldr	r3, [pc, #12]	; (8005548 <HAL_RCC_GetHCLKFreq+0x14>)
 800553a:	681b      	ldr	r3, [r3, #0]
}
 800553c:	4618      	mov	r0, r3
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	20000000 	.word	0x20000000

0800554c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005550:	f7ff fff0 	bl	8005534 <HAL_RCC_GetHCLKFreq>
 8005554:	4602      	mov	r2, r0
 8005556:	4b05      	ldr	r3, [pc, #20]	; (800556c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	0a9b      	lsrs	r3, r3, #10
 800555c:	f003 0307 	and.w	r3, r3, #7
 8005560:	4903      	ldr	r1, [pc, #12]	; (8005570 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005562:	5ccb      	ldrb	r3, [r1, r3]
 8005564:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005568:	4618      	mov	r0, r3
 800556a:	bd80      	pop	{r7, pc}
 800556c:	40023800 	.word	0x40023800
 8005570:	0800ef24 	.word	0x0800ef24

08005574 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005578:	f7ff ffdc 	bl	8005534 <HAL_RCC_GetHCLKFreq>
 800557c:	4602      	mov	r2, r0
 800557e:	4b05      	ldr	r3, [pc, #20]	; (8005594 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	0b5b      	lsrs	r3, r3, #13
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	4903      	ldr	r1, [pc, #12]	; (8005598 <HAL_RCC_GetPCLK2Freq+0x24>)
 800558a:	5ccb      	ldrb	r3, [r1, r3]
 800558c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005590:	4618      	mov	r0, r3
 8005592:	bd80      	pop	{r7, pc}
 8005594:	40023800 	.word	0x40023800
 8005598:	0800ef24 	.word	0x0800ef24

0800559c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	220f      	movs	r2, #15
 80055aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80055ac:	4b12      	ldr	r3, [pc, #72]	; (80055f8 <HAL_RCC_GetClockConfig+0x5c>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f003 0203 	and.w	r2, r3, #3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80055b8:	4b0f      	ldr	r3, [pc, #60]	; (80055f8 <HAL_RCC_GetClockConfig+0x5c>)
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80055c4:	4b0c      	ldr	r3, [pc, #48]	; (80055f8 <HAL_RCC_GetClockConfig+0x5c>)
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80055d0:	4b09      	ldr	r3, [pc, #36]	; (80055f8 <HAL_RCC_GetClockConfig+0x5c>)
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	08db      	lsrs	r3, r3, #3
 80055d6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80055de:	4b07      	ldr	r3, [pc, #28]	; (80055fc <HAL_RCC_GetClockConfig+0x60>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 020f 	and.w	r2, r3, #15
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	601a      	str	r2, [r3, #0]
}
 80055ea:	bf00      	nop
 80055ec:	370c      	adds	r7, #12
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop
 80055f8:	40023800 	.word	0x40023800
 80055fc:	40023c00 	.word	0x40023c00

08005600 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b088      	sub	sp, #32
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005608:	2300      	movs	r3, #0
 800560a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800560c:	2300      	movs	r3, #0
 800560e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005610:	2300      	movs	r3, #0
 8005612:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005614:	2300      	movs	r3, #0
 8005616:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005618:	2300      	movs	r3, #0
 800561a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0301 	and.w	r3, r3, #1
 8005624:	2b00      	cmp	r3, #0
 8005626:	d012      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005628:	4b69      	ldr	r3, [pc, #420]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	4a68      	ldr	r2, [pc, #416]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800562e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005632:	6093      	str	r3, [r2, #8]
 8005634:	4b66      	ldr	r3, [pc, #408]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005636:	689a      	ldr	r2, [r3, #8]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800563c:	4964      	ldr	r1, [pc, #400]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800563e:	4313      	orrs	r3, r2
 8005640:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005646:	2b00      	cmp	r3, #0
 8005648:	d101      	bne.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800564a:	2301      	movs	r3, #1
 800564c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d017      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800565a:	4b5d      	ldr	r3, [pc, #372]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800565c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005660:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005668:	4959      	ldr	r1, [pc, #356]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800566a:	4313      	orrs	r3, r2
 800566c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005674:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005678:	d101      	bne.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800567a:	2301      	movs	r3, #1
 800567c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005686:	2301      	movs	r3, #1
 8005688:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d017      	beq.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005696:	4b4e      	ldr	r3, [pc, #312]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005698:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800569c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a4:	494a      	ldr	r1, [pc, #296]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056b4:	d101      	bne.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80056b6:	2301      	movs	r3, #1
 80056b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80056c2:	2301      	movs	r3, #1
 80056c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80056d2:	2301      	movs	r3, #1
 80056d4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0320 	and.w	r3, r3, #32
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f000 808b 	beq.w	80057fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80056e4:	4b3a      	ldr	r3, [pc, #232]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e8:	4a39      	ldr	r2, [pc, #228]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056ee:	6413      	str	r3, [r2, #64]	; 0x40
 80056f0:	4b37      	ldr	r3, [pc, #220]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056f8:	60bb      	str	r3, [r7, #8]
 80056fa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80056fc:	4b35      	ldr	r3, [pc, #212]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a34      	ldr	r2, [pc, #208]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005702:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005706:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005708:	f7fb fd28 	bl	800115c <HAL_GetTick>
 800570c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800570e:	e008      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005710:	f7fb fd24 	bl	800115c <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b64      	cmp	r3, #100	; 0x64
 800571c:	d901      	bls.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e38f      	b.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005722:	4b2c      	ldr	r3, [pc, #176]	; (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800572a:	2b00      	cmp	r3, #0
 800572c:	d0f0      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800572e:	4b28      	ldr	r3, [pc, #160]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005732:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005736:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d035      	beq.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005742:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005746:	693a      	ldr	r2, [r7, #16]
 8005748:	429a      	cmp	r2, r3
 800574a:	d02e      	beq.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800574c:	4b20      	ldr	r3, [pc, #128]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800574e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005750:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005754:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005756:	4b1e      	ldr	r3, [pc, #120]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800575a:	4a1d      	ldr	r2, [pc, #116]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800575c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005760:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005762:	4b1b      	ldr	r3, [pc, #108]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005766:	4a1a      	ldr	r2, [pc, #104]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005768:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800576c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800576e:	4a18      	ldr	r2, [pc, #96]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005774:	4b16      	ldr	r3, [pc, #88]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b01      	cmp	r3, #1
 800577e:	d114      	bne.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005780:	f7fb fcec 	bl	800115c <HAL_GetTick>
 8005784:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005786:	e00a      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005788:	f7fb fce8 	bl	800115c <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	f241 3288 	movw	r2, #5000	; 0x1388
 8005796:	4293      	cmp	r3, r2
 8005798:	d901      	bls.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e351      	b.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800579e:	4b0c      	ldr	r3, [pc, #48]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057a2:	f003 0302 	and.w	r3, r3, #2
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d0ee      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80057b6:	d111      	bne.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80057b8:	4b05      	ldr	r3, [pc, #20]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80057c4:	4b04      	ldr	r3, [pc, #16]	; (80057d8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80057c6:	400b      	ands	r3, r1
 80057c8:	4901      	ldr	r1, [pc, #4]	; (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	608b      	str	r3, [r1, #8]
 80057ce:	e00b      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80057d0:	40023800 	.word	0x40023800
 80057d4:	40007000 	.word	0x40007000
 80057d8:	0ffffcff 	.word	0x0ffffcff
 80057dc:	4bac      	ldr	r3, [pc, #688]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	4aab      	ldr	r2, [pc, #684]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057e2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80057e6:	6093      	str	r3, [r2, #8]
 80057e8:	4ba9      	ldr	r3, [pc, #676]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057f4:	49a6      	ldr	r1, [pc, #664]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0310 	and.w	r3, r3, #16
 8005802:	2b00      	cmp	r3, #0
 8005804:	d010      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005806:	4ba2      	ldr	r3, [pc, #648]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005808:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800580c:	4aa0      	ldr	r2, [pc, #640]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800580e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005812:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005816:	4b9e      	ldr	r3, [pc, #632]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005818:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005820:	499b      	ldr	r1, [pc, #620]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005822:	4313      	orrs	r3, r2
 8005824:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005830:	2b00      	cmp	r3, #0
 8005832:	d00a      	beq.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005834:	4b96      	ldr	r3, [pc, #600]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800583a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005842:	4993      	ldr	r1, [pc, #588]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005844:	4313      	orrs	r3, r2
 8005846:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00a      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005856:	4b8e      	ldr	r3, [pc, #568]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800585c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005864:	498a      	ldr	r1, [pc, #552]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005866:	4313      	orrs	r3, r2
 8005868:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d00a      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005878:	4b85      	ldr	r3, [pc, #532]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800587a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800587e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005886:	4982      	ldr	r1, [pc, #520]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005888:	4313      	orrs	r3, r2
 800588a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800589a:	4b7d      	ldr	r3, [pc, #500]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800589c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058a0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a8:	4979      	ldr	r1, [pc, #484]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d00a      	beq.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058bc:	4b74      	ldr	r3, [pc, #464]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058c2:	f023 0203 	bic.w	r2, r3, #3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058ca:	4971      	ldr	r1, [pc, #452]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058cc:	4313      	orrs	r3, r2
 80058ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00a      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058de:	4b6c      	ldr	r3, [pc, #432]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058e4:	f023 020c 	bic.w	r2, r3, #12
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058ec:	4968      	ldr	r1, [pc, #416]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d00a      	beq.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005900:	4b63      	ldr	r3, [pc, #396]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005906:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800590e:	4960      	ldr	r1, [pc, #384]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005910:	4313      	orrs	r3, r2
 8005912:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800591e:	2b00      	cmp	r3, #0
 8005920:	d00a      	beq.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005922:	4b5b      	ldr	r3, [pc, #364]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005924:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005928:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005930:	4957      	ldr	r1, [pc, #348]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005932:	4313      	orrs	r3, r2
 8005934:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005940:	2b00      	cmp	r3, #0
 8005942:	d00a      	beq.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005944:	4b52      	ldr	r3, [pc, #328]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800594a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005952:	494f      	ldr	r1, [pc, #316]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005954:	4313      	orrs	r3, r2
 8005956:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00a      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005966:	4b4a      	ldr	r3, [pc, #296]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005968:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800596c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005974:	4946      	ldr	r1, [pc, #280]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005976:	4313      	orrs	r3, r2
 8005978:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00a      	beq.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005988:	4b41      	ldr	r3, [pc, #260]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800598a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800598e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005996:	493e      	ldr	r1, [pc, #248]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005998:	4313      	orrs	r3, r2
 800599a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00a      	beq.n	80059c0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80059aa:	4b39      	ldr	r3, [pc, #228]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059b0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059b8:	4935      	ldr	r1, [pc, #212]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ba:	4313      	orrs	r3, r2
 80059bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00a      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80059cc:	4b30      	ldr	r3, [pc, #192]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059d2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80059da:	492d      	ldr	r1, [pc, #180]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059dc:	4313      	orrs	r3, r2
 80059de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d011      	beq.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80059ee:	4b28      	ldr	r3, [pc, #160]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059f4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059fc:	4924      	ldr	r1, [pc, #144]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059fe:	4313      	orrs	r3, r2
 8005a00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a08:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a0c:	d101      	bne.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0308 	and.w	r3, r3, #8
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d001      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d00a      	beq.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a2e:	4b18      	ldr	r3, [pc, #96]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a34:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a3c:	4914      	ldr	r1, [pc, #80]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d00b      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a50:	4b0f      	ldr	r3, [pc, #60]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a56:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a60:	490b      	ldr	r1, [pc, #44]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a62:	4313      	orrs	r3, r2
 8005a64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00f      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005a74:	4b06      	ldr	r3, [pc, #24]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a7a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a84:	4902      	ldr	r1, [pc, #8]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005a8c:	e002      	b.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005a8e:	bf00      	nop
 8005a90:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00b      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005aa0:	4b8a      	ldr	r3, [pc, #552]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005aa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005aa6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ab0:	4986      	ldr	r1, [pc, #536]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d00b      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005ac4:	4b81      	ldr	r3, [pc, #516]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ac6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005aca:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ad4:	497d      	ldr	r1, [pc, #500]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d006      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f000 80d6 	beq.w	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005af0:	4b76      	ldr	r3, [pc, #472]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a75      	ldr	r2, [pc, #468]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005af6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005afa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005afc:	f7fb fb2e 	bl	800115c <HAL_GetTick>
 8005b00:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b02:	e008      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005b04:	f7fb fb2a 	bl	800115c <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	2b64      	cmp	r3, #100	; 0x64
 8005b10:	d901      	bls.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e195      	b.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b16:	4b6d      	ldr	r3, [pc, #436]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1f0      	bne.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d021      	beq.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d11d      	bne.n	8005b72 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005b36:	4b65      	ldr	r3, [pc, #404]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b3c:	0c1b      	lsrs	r3, r3, #16
 8005b3e:	f003 0303 	and.w	r3, r3, #3
 8005b42:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005b44:	4b61      	ldr	r3, [pc, #388]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b4a:	0e1b      	lsrs	r3, r3, #24
 8005b4c:	f003 030f 	and.w	r3, r3, #15
 8005b50:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	019a      	lsls	r2, r3, #6
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	041b      	lsls	r3, r3, #16
 8005b5c:	431a      	orrs	r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	061b      	lsls	r3, r3, #24
 8005b62:	431a      	orrs	r2, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	071b      	lsls	r3, r3, #28
 8005b6a:	4958      	ldr	r1, [pc, #352]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d004      	beq.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b86:	d00a      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d02e      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b9c:	d129      	bne.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005b9e:	4b4b      	ldr	r3, [pc, #300]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ba0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ba4:	0c1b      	lsrs	r3, r3, #16
 8005ba6:	f003 0303 	and.w	r3, r3, #3
 8005baa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005bac:	4b47      	ldr	r3, [pc, #284]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bb2:	0f1b      	lsrs	r3, r3, #28
 8005bb4:	f003 0307 	and.w	r3, r3, #7
 8005bb8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	019a      	lsls	r2, r3, #6
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	041b      	lsls	r3, r3, #16
 8005bc4:	431a      	orrs	r2, r3
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	68db      	ldr	r3, [r3, #12]
 8005bca:	061b      	lsls	r3, r3, #24
 8005bcc:	431a      	orrs	r2, r3
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	071b      	lsls	r3, r3, #28
 8005bd2:	493e      	ldr	r1, [pc, #248]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005bda:	4b3c      	ldr	r3, [pc, #240]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005be0:	f023 021f 	bic.w	r2, r3, #31
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be8:	3b01      	subs	r3, #1
 8005bea:	4938      	ldr	r1, [pc, #224]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d01d      	beq.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005bfe:	4b33      	ldr	r3, [pc, #204]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c04:	0e1b      	lsrs	r3, r3, #24
 8005c06:	f003 030f 	and.w	r3, r3, #15
 8005c0a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005c0c:	4b2f      	ldr	r3, [pc, #188]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c12:	0f1b      	lsrs	r3, r3, #28
 8005c14:	f003 0307 	and.w	r3, r3, #7
 8005c18:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	019a      	lsls	r2, r3, #6
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	691b      	ldr	r3, [r3, #16]
 8005c24:	041b      	lsls	r3, r3, #16
 8005c26:	431a      	orrs	r2, r3
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	061b      	lsls	r3, r3, #24
 8005c2c:	431a      	orrs	r2, r3
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	071b      	lsls	r3, r3, #28
 8005c32:	4926      	ldr	r1, [pc, #152]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d011      	beq.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	019a      	lsls	r2, r3, #6
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	041b      	lsls	r3, r3, #16
 8005c52:	431a      	orrs	r2, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	061b      	lsls	r3, r3, #24
 8005c5a:	431a      	orrs	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	071b      	lsls	r3, r3, #28
 8005c62:	491a      	ldr	r1, [pc, #104]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005c6a:	4b18      	ldr	r3, [pc, #96]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a17      	ldr	r2, [pc, #92]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c70:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005c74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c76:	f7fb fa71 	bl	800115c <HAL_GetTick>
 8005c7a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c7c:	e008      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005c7e:	f7fb fa6d 	bl	800115c <HAL_GetTick>
 8005c82:	4602      	mov	r2, r0
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	2b64      	cmp	r3, #100	; 0x64
 8005c8a:	d901      	bls.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e0d8      	b.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c90:	4b0e      	ldr	r3, [pc, #56]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d0f0      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	f040 80ce 	bne.w	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005ca4:	4b09      	ldr	r3, [pc, #36]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a08      	ldr	r2, [pc, #32]	; (8005ccc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005caa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cb0:	f7fb fa54 	bl	800115c <HAL_GetTick>
 8005cb4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005cb6:	e00b      	b.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005cb8:	f7fb fa50 	bl	800115c <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b64      	cmp	r3, #100	; 0x64
 8005cc4:	d904      	bls.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e0bb      	b.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005cca:	bf00      	nop
 8005ccc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005cd0:	4b5e      	ldr	r3, [pc, #376]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005cd8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005cdc:	d0ec      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d003      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d009      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d02e      	beq.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d12a      	bne.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005d06:	4b51      	ldr	r3, [pc, #324]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d0c:	0c1b      	lsrs	r3, r3, #16
 8005d0e:	f003 0303 	and.w	r3, r3, #3
 8005d12:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005d14:	4b4d      	ldr	r3, [pc, #308]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d1a:	0f1b      	lsrs	r3, r3, #28
 8005d1c:	f003 0307 	and.w	r3, r3, #7
 8005d20:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	695b      	ldr	r3, [r3, #20]
 8005d26:	019a      	lsls	r2, r3, #6
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	041b      	lsls	r3, r3, #16
 8005d2c:	431a      	orrs	r2, r3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	061b      	lsls	r3, r3, #24
 8005d34:	431a      	orrs	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	071b      	lsls	r3, r3, #28
 8005d3a:	4944      	ldr	r1, [pc, #272]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005d42:	4b42      	ldr	r3, [pc, #264]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d48:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d50:	3b01      	subs	r3, #1
 8005d52:	021b      	lsls	r3, r3, #8
 8005d54:	493d      	ldr	r1, [pc, #244]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d56:	4313      	orrs	r3, r2
 8005d58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d022      	beq.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d70:	d11d      	bne.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005d72:	4b36      	ldr	r3, [pc, #216]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d78:	0e1b      	lsrs	r3, r3, #24
 8005d7a:	f003 030f 	and.w	r3, r3, #15
 8005d7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005d80:	4b32      	ldr	r3, [pc, #200]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d86:	0f1b      	lsrs	r3, r3, #28
 8005d88:	f003 0307 	and.w	r3, r3, #7
 8005d8c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	695b      	ldr	r3, [r3, #20]
 8005d92:	019a      	lsls	r2, r3, #6
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a1b      	ldr	r3, [r3, #32]
 8005d98:	041b      	lsls	r3, r3, #16
 8005d9a:	431a      	orrs	r2, r3
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	061b      	lsls	r3, r3, #24
 8005da0:	431a      	orrs	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	071b      	lsls	r3, r3, #28
 8005da6:	4929      	ldr	r1, [pc, #164]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005da8:	4313      	orrs	r3, r2
 8005daa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0308 	and.w	r3, r3, #8
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d028      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005dba:	4b24      	ldr	r3, [pc, #144]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dc0:	0e1b      	lsrs	r3, r3, #24
 8005dc2:	f003 030f 	and.w	r3, r3, #15
 8005dc6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005dc8:	4b20      	ldr	r3, [pc, #128]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dce:	0c1b      	lsrs	r3, r3, #16
 8005dd0:	f003 0303 	and.w	r3, r3, #3
 8005dd4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	019a      	lsls	r2, r3, #6
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	041b      	lsls	r3, r3, #16
 8005de0:	431a      	orrs	r2, r3
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	061b      	lsls	r3, r3, #24
 8005de6:	431a      	orrs	r2, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	69db      	ldr	r3, [r3, #28]
 8005dec:	071b      	lsls	r3, r3, #28
 8005dee:	4917      	ldr	r1, [pc, #92]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005df0:	4313      	orrs	r3, r2
 8005df2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005df6:	4b15      	ldr	r3, [pc, #84]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005dfc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e04:	4911      	ldr	r1, [pc, #68]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e06:	4313      	orrs	r3, r2
 8005e08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005e0c:	4b0f      	ldr	r3, [pc, #60]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a0e      	ldr	r2, [pc, #56]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e18:	f7fb f9a0 	bl	800115c <HAL_GetTick>
 8005e1c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005e1e:	e008      	b.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005e20:	f7fb f99c 	bl	800115c <HAL_GetTick>
 8005e24:	4602      	mov	r2, r0
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	1ad3      	subs	r3, r2, r3
 8005e2a:	2b64      	cmp	r3, #100	; 0x64
 8005e2c:	d901      	bls.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e2e:	2303      	movs	r3, #3
 8005e30:	e007      	b.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005e32:	4b06      	ldr	r3, [pc, #24]	; (8005e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e3e:	d1ef      	bne.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3720      	adds	r7, #32
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	40023800 	.word	0x40023800

08005e50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b082      	sub	sp, #8
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d101      	bne.n	8005e62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e049      	b.n	8005ef6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d106      	bne.n	8005e7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 f841 	bl	8005efe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	3304      	adds	r3, #4
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	4610      	mov	r0, r2
 8005e90:	f000 fa00 	bl	8006294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3708      	adds	r7, #8
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005efe:	b480      	push	{r7}
 8005f00:	b083      	sub	sp, #12
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005f06:	bf00      	nop
 8005f08:	370c      	adds	r7, #12
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
	...

08005f14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d001      	beq.n	8005f2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e054      	b.n	8005fd6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2202      	movs	r2, #2
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	68da      	ldr	r2, [r3, #12]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f042 0201 	orr.w	r2, r2, #1
 8005f42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a26      	ldr	r2, [pc, #152]	; (8005fe4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d022      	beq.n	8005f94 <HAL_TIM_Base_Start_IT+0x80>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f56:	d01d      	beq.n	8005f94 <HAL_TIM_Base_Start_IT+0x80>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a22      	ldr	r2, [pc, #136]	; (8005fe8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d018      	beq.n	8005f94 <HAL_TIM_Base_Start_IT+0x80>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a21      	ldr	r2, [pc, #132]	; (8005fec <HAL_TIM_Base_Start_IT+0xd8>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d013      	beq.n	8005f94 <HAL_TIM_Base_Start_IT+0x80>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a1f      	ldr	r2, [pc, #124]	; (8005ff0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d00e      	beq.n	8005f94 <HAL_TIM_Base_Start_IT+0x80>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a1e      	ldr	r2, [pc, #120]	; (8005ff4 <HAL_TIM_Base_Start_IT+0xe0>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d009      	beq.n	8005f94 <HAL_TIM_Base_Start_IT+0x80>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a1c      	ldr	r2, [pc, #112]	; (8005ff8 <HAL_TIM_Base_Start_IT+0xe4>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d004      	beq.n	8005f94 <HAL_TIM_Base_Start_IT+0x80>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a1b      	ldr	r2, [pc, #108]	; (8005ffc <HAL_TIM_Base_Start_IT+0xe8>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d115      	bne.n	8005fc0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	689a      	ldr	r2, [r3, #8]
 8005f9a:	4b19      	ldr	r3, [pc, #100]	; (8006000 <HAL_TIM_Base_Start_IT+0xec>)
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2b06      	cmp	r3, #6
 8005fa4:	d015      	beq.n	8005fd2 <HAL_TIM_Base_Start_IT+0xbe>
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fac:	d011      	beq.n	8005fd2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f042 0201 	orr.w	r2, r2, #1
 8005fbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fbe:	e008      	b.n	8005fd2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f042 0201 	orr.w	r2, r2, #1
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	e000      	b.n	8005fd4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fd2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3714      	adds	r7, #20
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	40010000 	.word	0x40010000
 8005fe8:	40000400 	.word	0x40000400
 8005fec:	40000800 	.word	0x40000800
 8005ff0:	40000c00 	.word	0x40000c00
 8005ff4:	40010400 	.word	0x40010400
 8005ff8:	40014000 	.word	0x40014000
 8005ffc:	40001800 	.word	0x40001800
 8006000:	00010007 	.word	0x00010007

08006004 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	691b      	ldr	r3, [r3, #16]
 8006012:	f003 0302 	and.w	r3, r3, #2
 8006016:	2b02      	cmp	r3, #2
 8006018:	d122      	bne.n	8006060 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	f003 0302 	and.w	r3, r3, #2
 8006024:	2b02      	cmp	r3, #2
 8006026:	d11b      	bne.n	8006060 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f06f 0202 	mvn.w	r2, #2
 8006030:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2201      	movs	r2, #1
 8006036:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	f003 0303 	and.w	r3, r3, #3
 8006042:	2b00      	cmp	r3, #0
 8006044:	d003      	beq.n	800604e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 f905 	bl	8006256 <HAL_TIM_IC_CaptureCallback>
 800604c:	e005      	b.n	800605a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 f8f7 	bl	8006242 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 f908 	bl	800626a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	f003 0304 	and.w	r3, r3, #4
 800606a:	2b04      	cmp	r3, #4
 800606c:	d122      	bne.n	80060b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	f003 0304 	and.w	r3, r3, #4
 8006078:	2b04      	cmp	r3, #4
 800607a:	d11b      	bne.n	80060b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f06f 0204 	mvn.w	r2, #4
 8006084:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2202      	movs	r2, #2
 800608a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006096:	2b00      	cmp	r3, #0
 8006098:	d003      	beq.n	80060a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 f8db 	bl	8006256 <HAL_TIM_IC_CaptureCallback>
 80060a0:	e005      	b.n	80060ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 f8cd 	bl	8006242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f000 f8de 	bl	800626a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	f003 0308 	and.w	r3, r3, #8
 80060be:	2b08      	cmp	r3, #8
 80060c0:	d122      	bne.n	8006108 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	f003 0308 	and.w	r3, r3, #8
 80060cc:	2b08      	cmp	r3, #8
 80060ce:	d11b      	bne.n	8006108 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f06f 0208 	mvn.w	r2, #8
 80060d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2204      	movs	r2, #4
 80060de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	69db      	ldr	r3, [r3, #28]
 80060e6:	f003 0303 	and.w	r3, r3, #3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d003      	beq.n	80060f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f8b1 	bl	8006256 <HAL_TIM_IC_CaptureCallback>
 80060f4:	e005      	b.n	8006102 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f8a3 	bl	8006242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 f8b4 	bl	800626a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	f003 0310 	and.w	r3, r3, #16
 8006112:	2b10      	cmp	r3, #16
 8006114:	d122      	bne.n	800615c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	f003 0310 	and.w	r3, r3, #16
 8006120:	2b10      	cmp	r3, #16
 8006122:	d11b      	bne.n	800615c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f06f 0210 	mvn.w	r2, #16
 800612c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2208      	movs	r2, #8
 8006132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	69db      	ldr	r3, [r3, #28]
 800613a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800613e:	2b00      	cmp	r3, #0
 8006140:	d003      	beq.n	800614a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f887 	bl	8006256 <HAL_TIM_IC_CaptureCallback>
 8006148:	e005      	b.n	8006156 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f879 	bl	8006242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f000 f88a 	bl	800626a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	691b      	ldr	r3, [r3, #16]
 8006162:	f003 0301 	and.w	r3, r3, #1
 8006166:	2b01      	cmp	r3, #1
 8006168:	d10e      	bne.n	8006188 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	f003 0301 	and.w	r3, r3, #1
 8006174:	2b01      	cmp	r3, #1
 8006176:	d107      	bne.n	8006188 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f06f 0201 	mvn.w	r2, #1
 8006180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7fa fd0c 	bl	8000ba0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	691b      	ldr	r3, [r3, #16]
 800618e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006192:	2b80      	cmp	r3, #128	; 0x80
 8006194:	d10e      	bne.n	80061b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061a0:	2b80      	cmp	r3, #128	; 0x80
 80061a2:	d107      	bne.n	80061b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80061ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 f91a 	bl	80063e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061c2:	d10e      	bne.n	80061e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061ce:	2b80      	cmp	r3, #128	; 0x80
 80061d0:	d107      	bne.n	80061e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80061da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 f90d 	bl	80063fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ec:	2b40      	cmp	r3, #64	; 0x40
 80061ee:	d10e      	bne.n	800620e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061fa:	2b40      	cmp	r3, #64	; 0x40
 80061fc:	d107      	bne.n	800620e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006206:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 f838 	bl	800627e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	f003 0320 	and.w	r3, r3, #32
 8006218:	2b20      	cmp	r3, #32
 800621a:	d10e      	bne.n	800623a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	f003 0320 	and.w	r3, r3, #32
 8006226:	2b20      	cmp	r3, #32
 8006228:	d107      	bne.n	800623a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f06f 0220 	mvn.w	r2, #32
 8006232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f000 f8cd 	bl	80063d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800623a:	bf00      	nop
 800623c:	3708      	adds	r7, #8
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}

08006242 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006242:	b480      	push	{r7}
 8006244:	b083      	sub	sp, #12
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr

08006256 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006256:	b480      	push	{r7}
 8006258:	b083      	sub	sp, #12
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800625e:	bf00      	nop
 8006260:	370c      	adds	r7, #12
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr

0800626a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800626a:	b480      	push	{r7}
 800626c:	b083      	sub	sp, #12
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006272:	bf00      	nop
 8006274:	370c      	adds	r7, #12
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr

0800627e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800627e:	b480      	push	{r7}
 8006280:	b083      	sub	sp, #12
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006286:	bf00      	nop
 8006288:	370c      	adds	r7, #12
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
	...

08006294 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	4a40      	ldr	r2, [pc, #256]	; (80063a8 <TIM_Base_SetConfig+0x114>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d013      	beq.n	80062d4 <TIM_Base_SetConfig+0x40>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062b2:	d00f      	beq.n	80062d4 <TIM_Base_SetConfig+0x40>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a3d      	ldr	r2, [pc, #244]	; (80063ac <TIM_Base_SetConfig+0x118>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d00b      	beq.n	80062d4 <TIM_Base_SetConfig+0x40>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a3c      	ldr	r2, [pc, #240]	; (80063b0 <TIM_Base_SetConfig+0x11c>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d007      	beq.n	80062d4 <TIM_Base_SetConfig+0x40>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a3b      	ldr	r2, [pc, #236]	; (80063b4 <TIM_Base_SetConfig+0x120>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d003      	beq.n	80062d4 <TIM_Base_SetConfig+0x40>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a3a      	ldr	r2, [pc, #232]	; (80063b8 <TIM_Base_SetConfig+0x124>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d108      	bne.n	80062e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a2f      	ldr	r2, [pc, #188]	; (80063a8 <TIM_Base_SetConfig+0x114>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d02b      	beq.n	8006346 <TIM_Base_SetConfig+0xb2>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062f4:	d027      	beq.n	8006346 <TIM_Base_SetConfig+0xb2>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	4a2c      	ldr	r2, [pc, #176]	; (80063ac <TIM_Base_SetConfig+0x118>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d023      	beq.n	8006346 <TIM_Base_SetConfig+0xb2>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	4a2b      	ldr	r2, [pc, #172]	; (80063b0 <TIM_Base_SetConfig+0x11c>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d01f      	beq.n	8006346 <TIM_Base_SetConfig+0xb2>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a2a      	ldr	r2, [pc, #168]	; (80063b4 <TIM_Base_SetConfig+0x120>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d01b      	beq.n	8006346 <TIM_Base_SetConfig+0xb2>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a29      	ldr	r2, [pc, #164]	; (80063b8 <TIM_Base_SetConfig+0x124>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d017      	beq.n	8006346 <TIM_Base_SetConfig+0xb2>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a28      	ldr	r2, [pc, #160]	; (80063bc <TIM_Base_SetConfig+0x128>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d013      	beq.n	8006346 <TIM_Base_SetConfig+0xb2>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a27      	ldr	r2, [pc, #156]	; (80063c0 <TIM_Base_SetConfig+0x12c>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d00f      	beq.n	8006346 <TIM_Base_SetConfig+0xb2>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a26      	ldr	r2, [pc, #152]	; (80063c4 <TIM_Base_SetConfig+0x130>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d00b      	beq.n	8006346 <TIM_Base_SetConfig+0xb2>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a25      	ldr	r2, [pc, #148]	; (80063c8 <TIM_Base_SetConfig+0x134>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d007      	beq.n	8006346 <TIM_Base_SetConfig+0xb2>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a24      	ldr	r2, [pc, #144]	; (80063cc <TIM_Base_SetConfig+0x138>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d003      	beq.n	8006346 <TIM_Base_SetConfig+0xb2>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a23      	ldr	r2, [pc, #140]	; (80063d0 <TIM_Base_SetConfig+0x13c>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d108      	bne.n	8006358 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800634c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	68db      	ldr	r3, [r3, #12]
 8006352:	68fa      	ldr	r2, [r7, #12]
 8006354:	4313      	orrs	r3, r2
 8006356:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	695b      	ldr	r3, [r3, #20]
 8006362:	4313      	orrs	r3, r2
 8006364:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	689a      	ldr	r2, [r3, #8]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	681a      	ldr	r2, [r3, #0]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a0a      	ldr	r2, [pc, #40]	; (80063a8 <TIM_Base_SetConfig+0x114>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d003      	beq.n	800638c <TIM_Base_SetConfig+0xf8>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	4a0c      	ldr	r2, [pc, #48]	; (80063b8 <TIM_Base_SetConfig+0x124>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d103      	bne.n	8006394 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	691a      	ldr	r2, [r3, #16]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	615a      	str	r2, [r3, #20]
}
 800639a:	bf00      	nop
 800639c:	3714      	adds	r7, #20
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr
 80063a6:	bf00      	nop
 80063a8:	40010000 	.word	0x40010000
 80063ac:	40000400 	.word	0x40000400
 80063b0:	40000800 	.word	0x40000800
 80063b4:	40000c00 	.word	0x40000c00
 80063b8:	40010400 	.word	0x40010400
 80063bc:	40014000 	.word	0x40014000
 80063c0:	40014400 	.word	0x40014400
 80063c4:	40014800 	.word	0x40014800
 80063c8:	40001800 	.word	0x40001800
 80063cc:	40001c00 	.word	0x40001c00
 80063d0:	40002000 	.word	0x40002000

080063d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b083      	sub	sp, #12
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063dc:	bf00      	nop
 80063de:	370c      	adds	r7, #12
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr

080063e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063f0:	bf00      	nop
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006404:	bf00      	nop
 8006406:	370c      	adds	r7, #12
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr

08006410 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b082      	sub	sp, #8
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d101      	bne.n	8006422 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e040      	b.n	80064a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006426:	2b00      	cmp	r3, #0
 8006428:	d106      	bne.n	8006438 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f7fa fcc4 	bl	8000dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2224      	movs	r2, #36	; 0x24
 800643c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f022 0201 	bic.w	r2, r2, #1
 800644c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 fbc2 	bl	8006bd8 <UART_SetConfig>
 8006454:	4603      	mov	r3, r0
 8006456:	2b01      	cmp	r3, #1
 8006458:	d101      	bne.n	800645e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e022      	b.n	80064a4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006462:	2b00      	cmp	r3, #0
 8006464:	d002      	beq.n	800646c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006466:	6878      	ldr	r0, [r7, #4]
 8006468:	f000 fe1a 	bl	80070a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	685a      	ldr	r2, [r3, #4]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800647a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	689a      	ldr	r2, [r3, #8]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800648a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f042 0201 	orr.w	r2, r2, #1
 800649a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 fea1 	bl	80071e4 <UART_CheckIdleState>
 80064a2:	4603      	mov	r3, r0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3708      	adds	r7, #8
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}

080064ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b08a      	sub	sp, #40	; 0x28
 80064b0:	af02      	add	r7, sp, #8
 80064b2:	60f8      	str	r0, [r7, #12]
 80064b4:	60b9      	str	r1, [r7, #8]
 80064b6:	603b      	str	r3, [r7, #0]
 80064b8:	4613      	mov	r3, r2
 80064ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064c0:	2b20      	cmp	r3, #32
 80064c2:	d171      	bne.n	80065a8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d002      	beq.n	80064d0 <HAL_UART_Transmit+0x24>
 80064ca:	88fb      	ldrh	r3, [r7, #6]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d101      	bne.n	80064d4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e06a      	b.n	80065aa <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2200      	movs	r2, #0
 80064d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2221      	movs	r2, #33	; 0x21
 80064e0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064e2:	f7fa fe3b 	bl	800115c <HAL_GetTick>
 80064e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	88fa      	ldrh	r2, [r7, #6]
 80064ec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	88fa      	ldrh	r2, [r7, #6]
 80064f4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006500:	d108      	bne.n	8006514 <HAL_UART_Transmit+0x68>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d104      	bne.n	8006514 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800650a:	2300      	movs	r3, #0
 800650c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	61bb      	str	r3, [r7, #24]
 8006512:	e003      	b.n	800651c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006518:	2300      	movs	r3, #0
 800651a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800651c:	e02c      	b.n	8006578 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	9300      	str	r3, [sp, #0]
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	2200      	movs	r2, #0
 8006526:	2180      	movs	r1, #128	; 0x80
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f000 fea8 	bl	800727e <UART_WaitOnFlagUntilTimeout>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d001      	beq.n	8006538 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006534:	2303      	movs	r3, #3
 8006536:	e038      	b.n	80065aa <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d10b      	bne.n	8006556 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	881b      	ldrh	r3, [r3, #0]
 8006542:	461a      	mov	r2, r3
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800654c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	3302      	adds	r3, #2
 8006552:	61bb      	str	r3, [r7, #24]
 8006554:	e007      	b.n	8006566 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	781a      	ldrb	r2, [r3, #0]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	3301      	adds	r3, #1
 8006564:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800656c:	b29b      	uxth	r3, r3
 800656e:	3b01      	subs	r3, #1
 8006570:	b29a      	uxth	r2, r3
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800657e:	b29b      	uxth	r3, r3
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1cc      	bne.n	800651e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	9300      	str	r3, [sp, #0]
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	2200      	movs	r2, #0
 800658c:	2140      	movs	r1, #64	; 0x40
 800658e:	68f8      	ldr	r0, [r7, #12]
 8006590:	f000 fe75 	bl	800727e <UART_WaitOnFlagUntilTimeout>
 8006594:	4603      	mov	r3, r0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d001      	beq.n	800659e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800659a:	2303      	movs	r3, #3
 800659c:	e005      	b.n	80065aa <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2220      	movs	r2, #32
 80065a2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80065a4:	2300      	movs	r3, #0
 80065a6:	e000      	b.n	80065aa <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80065a8:	2302      	movs	r3, #2
  }
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3720      	adds	r7, #32
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
	...

080065b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b0ba      	sub	sp, #232	; 0xe8
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	69db      	ldr	r3, [r3, #28]
 80065c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80065da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80065de:	f640 030f 	movw	r3, #2063	; 0x80f
 80065e2:	4013      	ands	r3, r2
 80065e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80065e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d115      	bne.n	800661c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80065f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065f4:	f003 0320 	and.w	r3, r3, #32
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d00f      	beq.n	800661c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80065fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006600:	f003 0320 	and.w	r3, r3, #32
 8006604:	2b00      	cmp	r3, #0
 8006606:	d009      	beq.n	800661c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800660c:	2b00      	cmp	r3, #0
 800660e:	f000 82ac 	beq.w	8006b6a <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	4798      	blx	r3
      }
      return;
 800661a:	e2a6      	b.n	8006b6a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800661c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006620:	2b00      	cmp	r3, #0
 8006622:	f000 8117 	beq.w	8006854 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006626:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800662a:	f003 0301 	and.w	r3, r3, #1
 800662e:	2b00      	cmp	r3, #0
 8006630:	d106      	bne.n	8006640 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006632:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006636:	4b85      	ldr	r3, [pc, #532]	; (800684c <HAL_UART_IRQHandler+0x298>)
 8006638:	4013      	ands	r3, r2
 800663a:	2b00      	cmp	r3, #0
 800663c:	f000 810a 	beq.w	8006854 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006644:	f003 0301 	and.w	r3, r3, #1
 8006648:	2b00      	cmp	r3, #0
 800664a:	d011      	beq.n	8006670 <HAL_UART_IRQHandler+0xbc>
 800664c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00b      	beq.n	8006670 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2201      	movs	r2, #1
 800665e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006666:	f043 0201 	orr.w	r2, r3, #1
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006674:	f003 0302 	and.w	r3, r3, #2
 8006678:	2b00      	cmp	r3, #0
 800667a:	d011      	beq.n	80066a0 <HAL_UART_IRQHandler+0xec>
 800667c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006680:	f003 0301 	and.w	r3, r3, #1
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00b      	beq.n	80066a0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	2202      	movs	r2, #2
 800668e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006696:	f043 0204 	orr.w	r2, r3, #4
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80066a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066a4:	f003 0304 	and.w	r3, r3, #4
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d011      	beq.n	80066d0 <HAL_UART_IRQHandler+0x11c>
 80066ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066b0:	f003 0301 	and.w	r3, r3, #1
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d00b      	beq.n	80066d0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2204      	movs	r2, #4
 80066be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066c6:	f043 0202 	orr.w	r2, r3, #2
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80066d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066d4:	f003 0308 	and.w	r3, r3, #8
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d017      	beq.n	800670c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066e0:	f003 0320 	and.w	r3, r3, #32
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d105      	bne.n	80066f4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80066e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066ec:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d00b      	beq.n	800670c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	2208      	movs	r2, #8
 80066fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006702:	f043 0208 	orr.w	r2, r3, #8
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800670c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006710:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006714:	2b00      	cmp	r3, #0
 8006716:	d012      	beq.n	800673e <HAL_UART_IRQHandler+0x18a>
 8006718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800671c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006720:	2b00      	cmp	r3, #0
 8006722:	d00c      	beq.n	800673e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800672c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006734:	f043 0220 	orr.w	r2, r3, #32
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006744:	2b00      	cmp	r3, #0
 8006746:	f000 8212 	beq.w	8006b6e <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800674a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800674e:	f003 0320 	and.w	r3, r3, #32
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00d      	beq.n	8006772 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800675a:	f003 0320 	and.w	r3, r3, #32
 800675e:	2b00      	cmp	r3, #0
 8006760:	d007      	beq.n	8006772 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006766:	2b00      	cmp	r3, #0
 8006768:	d003      	beq.n	8006772 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006778:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006786:	2b40      	cmp	r3, #64	; 0x40
 8006788:	d005      	beq.n	8006796 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800678a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800678e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006792:	2b00      	cmp	r3, #0
 8006794:	d04f      	beq.n	8006836 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 fe37 	bl	800740a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067a6:	2b40      	cmp	r3, #64	; 0x40
 80067a8:	d141      	bne.n	800682e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	3308      	adds	r3, #8
 80067b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80067b8:	e853 3f00 	ldrex	r3, [r3]
 80067bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80067c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80067c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	3308      	adds	r3, #8
 80067d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80067d6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80067da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80067e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80067e6:	e841 2300 	strex	r3, r2, [r1]
 80067ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80067ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1d9      	bne.n	80067aa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d013      	beq.n	8006826 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006802:	4a13      	ldr	r2, [pc, #76]	; (8006850 <HAL_UART_IRQHandler+0x29c>)
 8006804:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800680a:	4618      	mov	r0, r3
 800680c:	f7fc fad8 	bl	8002dc0 <HAL_DMA_Abort_IT>
 8006810:	4603      	mov	r3, r0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d017      	beq.n	8006846 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800681a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800681c:	687a      	ldr	r2, [r7, #4]
 800681e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006820:	4610      	mov	r0, r2
 8006822:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006824:	e00f      	b.n	8006846 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 f9b6 	bl	8006b98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800682c:	e00b      	b.n	8006846 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f000 f9b2 	bl	8006b98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006834:	e007      	b.n	8006846 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 f9ae 	bl	8006b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006844:	e193      	b.n	8006b6e <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006846:	bf00      	nop
    return;
 8006848:	e191      	b.n	8006b6e <HAL_UART_IRQHandler+0x5ba>
 800684a:	bf00      	nop
 800684c:	04000120 	.word	0x04000120
 8006850:	080074d3 	.word	0x080074d3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006858:	2b01      	cmp	r3, #1
 800685a:	f040 814c 	bne.w	8006af6 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800685e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006862:	f003 0310 	and.w	r3, r3, #16
 8006866:	2b00      	cmp	r3, #0
 8006868:	f000 8145 	beq.w	8006af6 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800686c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006870:	f003 0310 	and.w	r3, r3, #16
 8006874:	2b00      	cmp	r3, #0
 8006876:	f000 813e 	beq.w	8006af6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	2210      	movs	r2, #16
 8006880:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800688c:	2b40      	cmp	r3, #64	; 0x40
 800688e:	f040 80b6 	bne.w	80069fe <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800689e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	f000 8165 	beq.w	8006b72 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80068ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80068b2:	429a      	cmp	r2, r3
 80068b4:	f080 815d 	bcs.w	8006b72 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80068be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068c6:	69db      	ldr	r3, [r3, #28]
 80068c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068cc:	f000 8086 	beq.w	80069dc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80068dc:	e853 3f00 	ldrex	r3, [r3]
 80068e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80068e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80068e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	461a      	mov	r2, r3
 80068f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80068fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80068fe:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006902:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006906:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800690a:	e841 2300 	strex	r3, r2, [r1]
 800690e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006912:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1da      	bne.n	80068d0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	3308      	adds	r3, #8
 8006920:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006922:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006924:	e853 3f00 	ldrex	r3, [r3]
 8006928:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800692a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800692c:	f023 0301 	bic.w	r3, r3, #1
 8006930:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	3308      	adds	r3, #8
 800693a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800693e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006942:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006944:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006946:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800694a:	e841 2300 	strex	r3, r2, [r1]
 800694e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006950:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006952:	2b00      	cmp	r3, #0
 8006954:	d1e1      	bne.n	800691a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	3308      	adds	r3, #8
 800695c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006960:	e853 3f00 	ldrex	r3, [r3]
 8006964:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006966:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006968:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800696c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	3308      	adds	r3, #8
 8006976:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800697a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800697c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800697e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006980:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006982:	e841 2300 	strex	r3, r2, [r1]
 8006986:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006988:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1e3      	bne.n	8006956 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2220      	movs	r2, #32
 8006992:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069a4:	e853 3f00 	ldrex	r3, [r3]
 80069a8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80069aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069ac:	f023 0310 	bic.w	r3, r3, #16
 80069b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	461a      	mov	r2, r3
 80069ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80069be:	65bb      	str	r3, [r7, #88]	; 0x58
 80069c0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80069c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80069c6:	e841 2300 	strex	r3, r2, [r1]
 80069ca:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80069cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1e4      	bne.n	800699c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069d6:	4618      	mov	r0, r3
 80069d8:	f7fc f982 	bl	8002ce0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2202      	movs	r2, #2
 80069e0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	4619      	mov	r1, r3
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f000 f8d8 	bl	8006bac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80069fc:	e0b9      	b.n	8006b72 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f000 80ab 	beq.w	8006b76 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8006a20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	f000 80a6 	beq.w	8006b76 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a32:	e853 3f00 	ldrex	r3, [r3]
 8006a36:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a3a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a3e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	461a      	mov	r2, r3
 8006a48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006a4c:	647b      	str	r3, [r7, #68]	; 0x44
 8006a4e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a50:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006a52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a54:	e841 2300 	strex	r3, r2, [r1]
 8006a58:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d1e4      	bne.n	8006a2a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	3308      	adds	r3, #8
 8006a66:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6a:	e853 3f00 	ldrex	r3, [r3]
 8006a6e:	623b      	str	r3, [r7, #32]
   return(result);
 8006a70:	6a3b      	ldr	r3, [r7, #32]
 8006a72:	f023 0301 	bic.w	r3, r3, #1
 8006a76:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	3308      	adds	r3, #8
 8006a80:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006a84:	633a      	str	r2, [r7, #48]	; 0x30
 8006a86:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a88:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a8c:	e841 2300 	strex	r3, r2, [r1]
 8006a90:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d1e3      	bne.n	8006a60 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2220      	movs	r2, #32
 8006a9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	e853 3f00 	ldrex	r3, [r3]
 8006ab8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f023 0310 	bic.w	r3, r3, #16
 8006ac0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	461a      	mov	r2, r3
 8006aca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006ace:	61fb      	str	r3, [r7, #28]
 8006ad0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad2:	69b9      	ldr	r1, [r7, #24]
 8006ad4:	69fa      	ldr	r2, [r7, #28]
 8006ad6:	e841 2300 	strex	r3, r2, [r1]
 8006ada:	617b      	str	r3, [r7, #20]
   return(result);
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d1e4      	bne.n	8006aac <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2202      	movs	r2, #2
 8006ae6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ae8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006aec:	4619      	mov	r1, r3
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f85c 	bl	8006bac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006af4:	e03f      	b.n	8006b76 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006afa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d00e      	beq.n	8006b20 <HAL_UART_IRQHandler+0x56c>
 8006b02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d008      	beq.n	8006b20 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006b16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 f853 	bl	8006bc4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b1e:	e02d      	b.n	8006b7c <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d00e      	beq.n	8006b4a <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d008      	beq.n	8006b4a <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d01c      	beq.n	8006b7a <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	4798      	blx	r3
    }
    return;
 8006b48:	e017      	b.n	8006b7a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d012      	beq.n	8006b7c <HAL_UART_IRQHandler+0x5c8>
 8006b56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00c      	beq.n	8006b7c <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 fccb 	bl	80074fe <UART_EndTransmit_IT>
    return;
 8006b68:	e008      	b.n	8006b7c <HAL_UART_IRQHandler+0x5c8>
      return;
 8006b6a:	bf00      	nop
 8006b6c:	e006      	b.n	8006b7c <HAL_UART_IRQHandler+0x5c8>
    return;
 8006b6e:	bf00      	nop
 8006b70:	e004      	b.n	8006b7c <HAL_UART_IRQHandler+0x5c8>
      return;
 8006b72:	bf00      	nop
 8006b74:	e002      	b.n	8006b7c <HAL_UART_IRQHandler+0x5c8>
      return;
 8006b76:	bf00      	nop
 8006b78:	e000      	b.n	8006b7c <HAL_UART_IRQHandler+0x5c8>
    return;
 8006b7a:	bf00      	nop
  }

}
 8006b7c:	37e8      	adds	r7, #232	; 0xe8
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop

08006b84 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006b8c:	bf00      	nop
 8006b8e:	370c      	adds	r7, #12
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	460b      	mov	r3, r1
 8006bb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b088      	sub	sp, #32
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006be0:	2300      	movs	r3, #0
 8006be2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	689a      	ldr	r2, [r3, #8]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	691b      	ldr	r3, [r3, #16]
 8006bec:	431a      	orrs	r2, r3
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	695b      	ldr	r3, [r3, #20]
 8006bf2:	431a      	orrs	r2, r3
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	69db      	ldr	r3, [r3, #28]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	4ba6      	ldr	r3, [pc, #664]	; (8006e9c <UART_SetConfig+0x2c4>)
 8006c04:	4013      	ands	r3, r2
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	6812      	ldr	r2, [r2, #0]
 8006c0a:	6979      	ldr	r1, [r7, #20]
 8006c0c:	430b      	orrs	r3, r1
 8006c0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	68da      	ldr	r2, [r3, #12]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	430a      	orrs	r2, r1
 8006c24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	699b      	ldr	r3, [r3, #24]
 8006c2a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6a1b      	ldr	r3, [r3, #32]
 8006c30:	697a      	ldr	r2, [r7, #20]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a94      	ldr	r2, [pc, #592]	; (8006ea0 <UART_SetConfig+0x2c8>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d120      	bne.n	8006c96 <UART_SetConfig+0xbe>
 8006c54:	4b93      	ldr	r3, [pc, #588]	; (8006ea4 <UART_SetConfig+0x2cc>)
 8006c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c5a:	f003 0303 	and.w	r3, r3, #3
 8006c5e:	2b03      	cmp	r3, #3
 8006c60:	d816      	bhi.n	8006c90 <UART_SetConfig+0xb8>
 8006c62:	a201      	add	r2, pc, #4	; (adr r2, 8006c68 <UART_SetConfig+0x90>)
 8006c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c68:	08006c79 	.word	0x08006c79
 8006c6c:	08006c85 	.word	0x08006c85
 8006c70:	08006c7f 	.word	0x08006c7f
 8006c74:	08006c8b 	.word	0x08006c8b
 8006c78:	2301      	movs	r3, #1
 8006c7a:	77fb      	strb	r3, [r7, #31]
 8006c7c:	e150      	b.n	8006f20 <UART_SetConfig+0x348>
 8006c7e:	2302      	movs	r3, #2
 8006c80:	77fb      	strb	r3, [r7, #31]
 8006c82:	e14d      	b.n	8006f20 <UART_SetConfig+0x348>
 8006c84:	2304      	movs	r3, #4
 8006c86:	77fb      	strb	r3, [r7, #31]
 8006c88:	e14a      	b.n	8006f20 <UART_SetConfig+0x348>
 8006c8a:	2308      	movs	r3, #8
 8006c8c:	77fb      	strb	r3, [r7, #31]
 8006c8e:	e147      	b.n	8006f20 <UART_SetConfig+0x348>
 8006c90:	2310      	movs	r3, #16
 8006c92:	77fb      	strb	r3, [r7, #31]
 8006c94:	e144      	b.n	8006f20 <UART_SetConfig+0x348>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a83      	ldr	r2, [pc, #524]	; (8006ea8 <UART_SetConfig+0x2d0>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d132      	bne.n	8006d06 <UART_SetConfig+0x12e>
 8006ca0:	4b80      	ldr	r3, [pc, #512]	; (8006ea4 <UART_SetConfig+0x2cc>)
 8006ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ca6:	f003 030c 	and.w	r3, r3, #12
 8006caa:	2b0c      	cmp	r3, #12
 8006cac:	d828      	bhi.n	8006d00 <UART_SetConfig+0x128>
 8006cae:	a201      	add	r2, pc, #4	; (adr r2, 8006cb4 <UART_SetConfig+0xdc>)
 8006cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb4:	08006ce9 	.word	0x08006ce9
 8006cb8:	08006d01 	.word	0x08006d01
 8006cbc:	08006d01 	.word	0x08006d01
 8006cc0:	08006d01 	.word	0x08006d01
 8006cc4:	08006cf5 	.word	0x08006cf5
 8006cc8:	08006d01 	.word	0x08006d01
 8006ccc:	08006d01 	.word	0x08006d01
 8006cd0:	08006d01 	.word	0x08006d01
 8006cd4:	08006cef 	.word	0x08006cef
 8006cd8:	08006d01 	.word	0x08006d01
 8006cdc:	08006d01 	.word	0x08006d01
 8006ce0:	08006d01 	.word	0x08006d01
 8006ce4:	08006cfb 	.word	0x08006cfb
 8006ce8:	2300      	movs	r3, #0
 8006cea:	77fb      	strb	r3, [r7, #31]
 8006cec:	e118      	b.n	8006f20 <UART_SetConfig+0x348>
 8006cee:	2302      	movs	r3, #2
 8006cf0:	77fb      	strb	r3, [r7, #31]
 8006cf2:	e115      	b.n	8006f20 <UART_SetConfig+0x348>
 8006cf4:	2304      	movs	r3, #4
 8006cf6:	77fb      	strb	r3, [r7, #31]
 8006cf8:	e112      	b.n	8006f20 <UART_SetConfig+0x348>
 8006cfa:	2308      	movs	r3, #8
 8006cfc:	77fb      	strb	r3, [r7, #31]
 8006cfe:	e10f      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d00:	2310      	movs	r3, #16
 8006d02:	77fb      	strb	r3, [r7, #31]
 8006d04:	e10c      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a68      	ldr	r2, [pc, #416]	; (8006eac <UART_SetConfig+0x2d4>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d120      	bne.n	8006d52 <UART_SetConfig+0x17a>
 8006d10:	4b64      	ldr	r3, [pc, #400]	; (8006ea4 <UART_SetConfig+0x2cc>)
 8006d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d16:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006d1a:	2b30      	cmp	r3, #48	; 0x30
 8006d1c:	d013      	beq.n	8006d46 <UART_SetConfig+0x16e>
 8006d1e:	2b30      	cmp	r3, #48	; 0x30
 8006d20:	d814      	bhi.n	8006d4c <UART_SetConfig+0x174>
 8006d22:	2b20      	cmp	r3, #32
 8006d24:	d009      	beq.n	8006d3a <UART_SetConfig+0x162>
 8006d26:	2b20      	cmp	r3, #32
 8006d28:	d810      	bhi.n	8006d4c <UART_SetConfig+0x174>
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d002      	beq.n	8006d34 <UART_SetConfig+0x15c>
 8006d2e:	2b10      	cmp	r3, #16
 8006d30:	d006      	beq.n	8006d40 <UART_SetConfig+0x168>
 8006d32:	e00b      	b.n	8006d4c <UART_SetConfig+0x174>
 8006d34:	2300      	movs	r3, #0
 8006d36:	77fb      	strb	r3, [r7, #31]
 8006d38:	e0f2      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d3a:	2302      	movs	r3, #2
 8006d3c:	77fb      	strb	r3, [r7, #31]
 8006d3e:	e0ef      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d40:	2304      	movs	r3, #4
 8006d42:	77fb      	strb	r3, [r7, #31]
 8006d44:	e0ec      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d46:	2308      	movs	r3, #8
 8006d48:	77fb      	strb	r3, [r7, #31]
 8006d4a:	e0e9      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d4c:	2310      	movs	r3, #16
 8006d4e:	77fb      	strb	r3, [r7, #31]
 8006d50:	e0e6      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a56      	ldr	r2, [pc, #344]	; (8006eb0 <UART_SetConfig+0x2d8>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d120      	bne.n	8006d9e <UART_SetConfig+0x1c6>
 8006d5c:	4b51      	ldr	r3, [pc, #324]	; (8006ea4 <UART_SetConfig+0x2cc>)
 8006d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d62:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006d66:	2bc0      	cmp	r3, #192	; 0xc0
 8006d68:	d013      	beq.n	8006d92 <UART_SetConfig+0x1ba>
 8006d6a:	2bc0      	cmp	r3, #192	; 0xc0
 8006d6c:	d814      	bhi.n	8006d98 <UART_SetConfig+0x1c0>
 8006d6e:	2b80      	cmp	r3, #128	; 0x80
 8006d70:	d009      	beq.n	8006d86 <UART_SetConfig+0x1ae>
 8006d72:	2b80      	cmp	r3, #128	; 0x80
 8006d74:	d810      	bhi.n	8006d98 <UART_SetConfig+0x1c0>
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d002      	beq.n	8006d80 <UART_SetConfig+0x1a8>
 8006d7a:	2b40      	cmp	r3, #64	; 0x40
 8006d7c:	d006      	beq.n	8006d8c <UART_SetConfig+0x1b4>
 8006d7e:	e00b      	b.n	8006d98 <UART_SetConfig+0x1c0>
 8006d80:	2300      	movs	r3, #0
 8006d82:	77fb      	strb	r3, [r7, #31]
 8006d84:	e0cc      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d86:	2302      	movs	r3, #2
 8006d88:	77fb      	strb	r3, [r7, #31]
 8006d8a:	e0c9      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d8c:	2304      	movs	r3, #4
 8006d8e:	77fb      	strb	r3, [r7, #31]
 8006d90:	e0c6      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d92:	2308      	movs	r3, #8
 8006d94:	77fb      	strb	r3, [r7, #31]
 8006d96:	e0c3      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d98:	2310      	movs	r3, #16
 8006d9a:	77fb      	strb	r3, [r7, #31]
 8006d9c:	e0c0      	b.n	8006f20 <UART_SetConfig+0x348>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a44      	ldr	r2, [pc, #272]	; (8006eb4 <UART_SetConfig+0x2dc>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d125      	bne.n	8006df4 <UART_SetConfig+0x21c>
 8006da8:	4b3e      	ldr	r3, [pc, #248]	; (8006ea4 <UART_SetConfig+0x2cc>)
 8006daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006db2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006db6:	d017      	beq.n	8006de8 <UART_SetConfig+0x210>
 8006db8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006dbc:	d817      	bhi.n	8006dee <UART_SetConfig+0x216>
 8006dbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dc2:	d00b      	beq.n	8006ddc <UART_SetConfig+0x204>
 8006dc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dc8:	d811      	bhi.n	8006dee <UART_SetConfig+0x216>
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d003      	beq.n	8006dd6 <UART_SetConfig+0x1fe>
 8006dce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dd2:	d006      	beq.n	8006de2 <UART_SetConfig+0x20a>
 8006dd4:	e00b      	b.n	8006dee <UART_SetConfig+0x216>
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	77fb      	strb	r3, [r7, #31]
 8006dda:	e0a1      	b.n	8006f20 <UART_SetConfig+0x348>
 8006ddc:	2302      	movs	r3, #2
 8006dde:	77fb      	strb	r3, [r7, #31]
 8006de0:	e09e      	b.n	8006f20 <UART_SetConfig+0x348>
 8006de2:	2304      	movs	r3, #4
 8006de4:	77fb      	strb	r3, [r7, #31]
 8006de6:	e09b      	b.n	8006f20 <UART_SetConfig+0x348>
 8006de8:	2308      	movs	r3, #8
 8006dea:	77fb      	strb	r3, [r7, #31]
 8006dec:	e098      	b.n	8006f20 <UART_SetConfig+0x348>
 8006dee:	2310      	movs	r3, #16
 8006df0:	77fb      	strb	r3, [r7, #31]
 8006df2:	e095      	b.n	8006f20 <UART_SetConfig+0x348>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a2f      	ldr	r2, [pc, #188]	; (8006eb8 <UART_SetConfig+0x2e0>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d125      	bne.n	8006e4a <UART_SetConfig+0x272>
 8006dfe:	4b29      	ldr	r3, [pc, #164]	; (8006ea4 <UART_SetConfig+0x2cc>)
 8006e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e04:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e08:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e0c:	d017      	beq.n	8006e3e <UART_SetConfig+0x266>
 8006e0e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e12:	d817      	bhi.n	8006e44 <UART_SetConfig+0x26c>
 8006e14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e18:	d00b      	beq.n	8006e32 <UART_SetConfig+0x25a>
 8006e1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e1e:	d811      	bhi.n	8006e44 <UART_SetConfig+0x26c>
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d003      	beq.n	8006e2c <UART_SetConfig+0x254>
 8006e24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e28:	d006      	beq.n	8006e38 <UART_SetConfig+0x260>
 8006e2a:	e00b      	b.n	8006e44 <UART_SetConfig+0x26c>
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	77fb      	strb	r3, [r7, #31]
 8006e30:	e076      	b.n	8006f20 <UART_SetConfig+0x348>
 8006e32:	2302      	movs	r3, #2
 8006e34:	77fb      	strb	r3, [r7, #31]
 8006e36:	e073      	b.n	8006f20 <UART_SetConfig+0x348>
 8006e38:	2304      	movs	r3, #4
 8006e3a:	77fb      	strb	r3, [r7, #31]
 8006e3c:	e070      	b.n	8006f20 <UART_SetConfig+0x348>
 8006e3e:	2308      	movs	r3, #8
 8006e40:	77fb      	strb	r3, [r7, #31]
 8006e42:	e06d      	b.n	8006f20 <UART_SetConfig+0x348>
 8006e44:	2310      	movs	r3, #16
 8006e46:	77fb      	strb	r3, [r7, #31]
 8006e48:	e06a      	b.n	8006f20 <UART_SetConfig+0x348>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a1b      	ldr	r2, [pc, #108]	; (8006ebc <UART_SetConfig+0x2e4>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d138      	bne.n	8006ec6 <UART_SetConfig+0x2ee>
 8006e54:	4b13      	ldr	r3, [pc, #76]	; (8006ea4 <UART_SetConfig+0x2cc>)
 8006e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e5a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006e5e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006e62:	d017      	beq.n	8006e94 <UART_SetConfig+0x2bc>
 8006e64:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006e68:	d82a      	bhi.n	8006ec0 <UART_SetConfig+0x2e8>
 8006e6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e6e:	d00b      	beq.n	8006e88 <UART_SetConfig+0x2b0>
 8006e70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e74:	d824      	bhi.n	8006ec0 <UART_SetConfig+0x2e8>
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d003      	beq.n	8006e82 <UART_SetConfig+0x2aa>
 8006e7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e7e:	d006      	beq.n	8006e8e <UART_SetConfig+0x2b6>
 8006e80:	e01e      	b.n	8006ec0 <UART_SetConfig+0x2e8>
 8006e82:	2300      	movs	r3, #0
 8006e84:	77fb      	strb	r3, [r7, #31]
 8006e86:	e04b      	b.n	8006f20 <UART_SetConfig+0x348>
 8006e88:	2302      	movs	r3, #2
 8006e8a:	77fb      	strb	r3, [r7, #31]
 8006e8c:	e048      	b.n	8006f20 <UART_SetConfig+0x348>
 8006e8e:	2304      	movs	r3, #4
 8006e90:	77fb      	strb	r3, [r7, #31]
 8006e92:	e045      	b.n	8006f20 <UART_SetConfig+0x348>
 8006e94:	2308      	movs	r3, #8
 8006e96:	77fb      	strb	r3, [r7, #31]
 8006e98:	e042      	b.n	8006f20 <UART_SetConfig+0x348>
 8006e9a:	bf00      	nop
 8006e9c:	efff69f3 	.word	0xefff69f3
 8006ea0:	40011000 	.word	0x40011000
 8006ea4:	40023800 	.word	0x40023800
 8006ea8:	40004400 	.word	0x40004400
 8006eac:	40004800 	.word	0x40004800
 8006eb0:	40004c00 	.word	0x40004c00
 8006eb4:	40005000 	.word	0x40005000
 8006eb8:	40011400 	.word	0x40011400
 8006ebc:	40007800 	.word	0x40007800
 8006ec0:	2310      	movs	r3, #16
 8006ec2:	77fb      	strb	r3, [r7, #31]
 8006ec4:	e02c      	b.n	8006f20 <UART_SetConfig+0x348>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a72      	ldr	r2, [pc, #456]	; (8007094 <UART_SetConfig+0x4bc>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d125      	bne.n	8006f1c <UART_SetConfig+0x344>
 8006ed0:	4b71      	ldr	r3, [pc, #452]	; (8007098 <UART_SetConfig+0x4c0>)
 8006ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ed6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006eda:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006ede:	d017      	beq.n	8006f10 <UART_SetConfig+0x338>
 8006ee0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006ee4:	d817      	bhi.n	8006f16 <UART_SetConfig+0x33e>
 8006ee6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eea:	d00b      	beq.n	8006f04 <UART_SetConfig+0x32c>
 8006eec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ef0:	d811      	bhi.n	8006f16 <UART_SetConfig+0x33e>
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d003      	beq.n	8006efe <UART_SetConfig+0x326>
 8006ef6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006efa:	d006      	beq.n	8006f0a <UART_SetConfig+0x332>
 8006efc:	e00b      	b.n	8006f16 <UART_SetConfig+0x33e>
 8006efe:	2300      	movs	r3, #0
 8006f00:	77fb      	strb	r3, [r7, #31]
 8006f02:	e00d      	b.n	8006f20 <UART_SetConfig+0x348>
 8006f04:	2302      	movs	r3, #2
 8006f06:	77fb      	strb	r3, [r7, #31]
 8006f08:	e00a      	b.n	8006f20 <UART_SetConfig+0x348>
 8006f0a:	2304      	movs	r3, #4
 8006f0c:	77fb      	strb	r3, [r7, #31]
 8006f0e:	e007      	b.n	8006f20 <UART_SetConfig+0x348>
 8006f10:	2308      	movs	r3, #8
 8006f12:	77fb      	strb	r3, [r7, #31]
 8006f14:	e004      	b.n	8006f20 <UART_SetConfig+0x348>
 8006f16:	2310      	movs	r3, #16
 8006f18:	77fb      	strb	r3, [r7, #31]
 8006f1a:	e001      	b.n	8006f20 <UART_SetConfig+0x348>
 8006f1c:	2310      	movs	r3, #16
 8006f1e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	69db      	ldr	r3, [r3, #28]
 8006f24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f28:	d15b      	bne.n	8006fe2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006f2a:	7ffb      	ldrb	r3, [r7, #31]
 8006f2c:	2b08      	cmp	r3, #8
 8006f2e:	d828      	bhi.n	8006f82 <UART_SetConfig+0x3aa>
 8006f30:	a201      	add	r2, pc, #4	; (adr r2, 8006f38 <UART_SetConfig+0x360>)
 8006f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f36:	bf00      	nop
 8006f38:	08006f5d 	.word	0x08006f5d
 8006f3c:	08006f65 	.word	0x08006f65
 8006f40:	08006f6d 	.word	0x08006f6d
 8006f44:	08006f83 	.word	0x08006f83
 8006f48:	08006f73 	.word	0x08006f73
 8006f4c:	08006f83 	.word	0x08006f83
 8006f50:	08006f83 	.word	0x08006f83
 8006f54:	08006f83 	.word	0x08006f83
 8006f58:	08006f7b 	.word	0x08006f7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f5c:	f7fe faf6 	bl	800554c <HAL_RCC_GetPCLK1Freq>
 8006f60:	61b8      	str	r0, [r7, #24]
        break;
 8006f62:	e013      	b.n	8006f8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f64:	f7fe fb06 	bl	8005574 <HAL_RCC_GetPCLK2Freq>
 8006f68:	61b8      	str	r0, [r7, #24]
        break;
 8006f6a:	e00f      	b.n	8006f8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f6c:	4b4b      	ldr	r3, [pc, #300]	; (800709c <UART_SetConfig+0x4c4>)
 8006f6e:	61bb      	str	r3, [r7, #24]
        break;
 8006f70:	e00c      	b.n	8006f8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f72:	f7fe fa19 	bl	80053a8 <HAL_RCC_GetSysClockFreq>
 8006f76:	61b8      	str	r0, [r7, #24]
        break;
 8006f78:	e008      	b.n	8006f8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f7e:	61bb      	str	r3, [r7, #24]
        break;
 8006f80:	e004      	b.n	8006f8c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006f82:	2300      	movs	r3, #0
 8006f84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f86:	2301      	movs	r3, #1
 8006f88:	77bb      	strb	r3, [r7, #30]
        break;
 8006f8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f8c:	69bb      	ldr	r3, [r7, #24]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d074      	beq.n	800707c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	005a      	lsls	r2, r3, #1
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	085b      	lsrs	r3, r3, #1
 8006f9c:	441a      	add	r2, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fa6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	2b0f      	cmp	r3, #15
 8006fac:	d916      	bls.n	8006fdc <UART_SetConfig+0x404>
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fb4:	d212      	bcs.n	8006fdc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	f023 030f 	bic.w	r3, r3, #15
 8006fbe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	085b      	lsrs	r3, r3, #1
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	f003 0307 	and.w	r3, r3, #7
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	89fb      	ldrh	r3, [r7, #14]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	89fa      	ldrh	r2, [r7, #14]
 8006fd8:	60da      	str	r2, [r3, #12]
 8006fda:	e04f      	b.n	800707c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	77bb      	strb	r3, [r7, #30]
 8006fe0:	e04c      	b.n	800707c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006fe2:	7ffb      	ldrb	r3, [r7, #31]
 8006fe4:	2b08      	cmp	r3, #8
 8006fe6:	d828      	bhi.n	800703a <UART_SetConfig+0x462>
 8006fe8:	a201      	add	r2, pc, #4	; (adr r2, 8006ff0 <UART_SetConfig+0x418>)
 8006fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fee:	bf00      	nop
 8006ff0:	08007015 	.word	0x08007015
 8006ff4:	0800701d 	.word	0x0800701d
 8006ff8:	08007025 	.word	0x08007025
 8006ffc:	0800703b 	.word	0x0800703b
 8007000:	0800702b 	.word	0x0800702b
 8007004:	0800703b 	.word	0x0800703b
 8007008:	0800703b 	.word	0x0800703b
 800700c:	0800703b 	.word	0x0800703b
 8007010:	08007033 	.word	0x08007033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007014:	f7fe fa9a 	bl	800554c <HAL_RCC_GetPCLK1Freq>
 8007018:	61b8      	str	r0, [r7, #24]
        break;
 800701a:	e013      	b.n	8007044 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800701c:	f7fe faaa 	bl	8005574 <HAL_RCC_GetPCLK2Freq>
 8007020:	61b8      	str	r0, [r7, #24]
        break;
 8007022:	e00f      	b.n	8007044 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007024:	4b1d      	ldr	r3, [pc, #116]	; (800709c <UART_SetConfig+0x4c4>)
 8007026:	61bb      	str	r3, [r7, #24]
        break;
 8007028:	e00c      	b.n	8007044 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800702a:	f7fe f9bd 	bl	80053a8 <HAL_RCC_GetSysClockFreq>
 800702e:	61b8      	str	r0, [r7, #24]
        break;
 8007030:	e008      	b.n	8007044 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007032:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007036:	61bb      	str	r3, [r7, #24]
        break;
 8007038:	e004      	b.n	8007044 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800703a:	2300      	movs	r3, #0
 800703c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	77bb      	strb	r3, [r7, #30]
        break;
 8007042:	bf00      	nop
    }

    if (pclk != 0U)
 8007044:	69bb      	ldr	r3, [r7, #24]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d018      	beq.n	800707c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	085a      	lsrs	r2, r3, #1
 8007050:	69bb      	ldr	r3, [r7, #24]
 8007052:	441a      	add	r2, r3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	fbb2 f3f3 	udiv	r3, r2, r3
 800705c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	2b0f      	cmp	r3, #15
 8007062:	d909      	bls.n	8007078 <UART_SetConfig+0x4a0>
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800706a:	d205      	bcs.n	8007078 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	b29a      	uxth	r2, r3
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	60da      	str	r2, [r3, #12]
 8007076:	e001      	b.n	800707c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007088:	7fbb      	ldrb	r3, [r7, #30]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3720      	adds	r7, #32
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	40007c00 	.word	0x40007c00
 8007098:	40023800 	.word	0x40023800
 800709c:	00f42400 	.word	0x00f42400

080070a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b083      	sub	sp, #12
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ac:	f003 0301 	and.w	r3, r3, #1
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d00a      	beq.n	80070ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	430a      	orrs	r2, r1
 80070c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ce:	f003 0302 	and.w	r3, r3, #2
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d00a      	beq.n	80070ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	430a      	orrs	r2, r1
 80070ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f0:	f003 0304 	and.w	r3, r3, #4
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d00a      	beq.n	800710e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	430a      	orrs	r2, r1
 800710c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007112:	f003 0308 	and.w	r3, r3, #8
 8007116:	2b00      	cmp	r3, #0
 8007118:	d00a      	beq.n	8007130 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	430a      	orrs	r2, r1
 800712e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007134:	f003 0310 	and.w	r3, r3, #16
 8007138:	2b00      	cmp	r3, #0
 800713a:	d00a      	beq.n	8007152 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	430a      	orrs	r2, r1
 8007150:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007156:	f003 0320 	and.w	r3, r3, #32
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00a      	beq.n	8007174 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	430a      	orrs	r2, r1
 8007172:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800717c:	2b00      	cmp	r3, #0
 800717e:	d01a      	beq.n	80071b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	430a      	orrs	r2, r1
 8007194:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800719a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800719e:	d10a      	bne.n	80071b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	430a      	orrs	r2, r1
 80071b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00a      	beq.n	80071d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	430a      	orrs	r2, r1
 80071d6:	605a      	str	r2, [r3, #4]
  }
}
 80071d8:	bf00      	nop
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b086      	sub	sp, #24
 80071e8:	af02      	add	r7, sp, #8
 80071ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80071f4:	f7f9 ffb2 	bl	800115c <HAL_GetTick>
 80071f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 0308 	and.w	r3, r3, #8
 8007204:	2b08      	cmp	r3, #8
 8007206:	d10e      	bne.n	8007226 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007208:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800720c:	9300      	str	r3, [sp, #0]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2200      	movs	r2, #0
 8007212:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 f831 	bl	800727e <UART_WaitOnFlagUntilTimeout>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d001      	beq.n	8007226 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e027      	b.n	8007276 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 0304 	and.w	r3, r3, #4
 8007230:	2b04      	cmp	r3, #4
 8007232:	d10e      	bne.n	8007252 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007234:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007238:	9300      	str	r3, [sp, #0]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2200      	movs	r2, #0
 800723e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f000 f81b 	bl	800727e <UART_WaitOnFlagUntilTimeout>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	d001      	beq.n	8007252 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800724e:	2303      	movs	r3, #3
 8007250:	e011      	b.n	8007276 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2220      	movs	r2, #32
 8007256:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2220      	movs	r2, #32
 800725c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2200      	movs	r2, #0
 8007264:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3710      	adds	r7, #16
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}

0800727e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b09c      	sub	sp, #112	; 0x70
 8007282:	af00      	add	r7, sp, #0
 8007284:	60f8      	str	r0, [r7, #12]
 8007286:	60b9      	str	r1, [r7, #8]
 8007288:	603b      	str	r3, [r7, #0]
 800728a:	4613      	mov	r3, r2
 800728c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800728e:	e0a7      	b.n	80073e0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007290:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007296:	f000 80a3 	beq.w	80073e0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800729a:	f7f9 ff5f 	bl	800115c <HAL_GetTick>
 800729e:	4602      	mov	r2, r0
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	1ad3      	subs	r3, r2, r3
 80072a4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d302      	bcc.n	80072b0 <UART_WaitOnFlagUntilTimeout+0x32>
 80072aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d13f      	bne.n	8007330 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072b8:	e853 3f00 	ldrex	r3, [r3]
 80072bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80072be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80072c4:	667b      	str	r3, [r7, #100]	; 0x64
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	461a      	mov	r2, r3
 80072cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80072d0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80072d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80072d6:	e841 2300 	strex	r3, r2, [r1]
 80072da:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80072dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1e6      	bne.n	80072b0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	3308      	adds	r3, #8
 80072e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072ec:	e853 3f00 	ldrex	r3, [r3]
 80072f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80072f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072f4:	f023 0301 	bic.w	r3, r3, #1
 80072f8:	663b      	str	r3, [r7, #96]	; 0x60
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	3308      	adds	r3, #8
 8007300:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007302:	64ba      	str	r2, [r7, #72]	; 0x48
 8007304:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007306:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007308:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800730a:	e841 2300 	strex	r3, r2, [r1]
 800730e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007310:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007312:	2b00      	cmp	r3, #0
 8007314:	d1e5      	bne.n	80072e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2220      	movs	r2, #32
 800731a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2220      	movs	r2, #32
 8007320:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800732c:	2303      	movs	r3, #3
 800732e:	e068      	b.n	8007402 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f003 0304 	and.w	r3, r3, #4
 800733a:	2b00      	cmp	r3, #0
 800733c:	d050      	beq.n	80073e0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	69db      	ldr	r3, [r3, #28]
 8007344:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007348:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800734c:	d148      	bne.n	80073e0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007356:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800735e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007360:	e853 3f00 	ldrex	r3, [r3]
 8007364:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007368:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800736c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	461a      	mov	r2, r3
 8007374:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007376:	637b      	str	r3, [r7, #52]	; 0x34
 8007378:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800737a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800737c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800737e:	e841 2300 	strex	r3, r2, [r1]
 8007382:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007386:	2b00      	cmp	r3, #0
 8007388:	d1e6      	bne.n	8007358 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	3308      	adds	r3, #8
 8007390:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	e853 3f00 	ldrex	r3, [r3]
 8007398:	613b      	str	r3, [r7, #16]
   return(result);
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	f023 0301 	bic.w	r3, r3, #1
 80073a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	3308      	adds	r3, #8
 80073a8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80073aa:	623a      	str	r2, [r7, #32]
 80073ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ae:	69f9      	ldr	r1, [r7, #28]
 80073b0:	6a3a      	ldr	r2, [r7, #32]
 80073b2:	e841 2300 	strex	r3, r2, [r1]
 80073b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80073b8:	69bb      	ldr	r3, [r7, #24]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d1e5      	bne.n	800738a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2220      	movs	r2, #32
 80073c2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2220      	movs	r2, #32
 80073c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2220      	movs	r2, #32
 80073d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2200      	movs	r2, #0
 80073d8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80073dc:	2303      	movs	r3, #3
 80073de:	e010      	b.n	8007402 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	69da      	ldr	r2, [r3, #28]
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	4013      	ands	r3, r2
 80073ea:	68ba      	ldr	r2, [r7, #8]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	bf0c      	ite	eq
 80073f0:	2301      	moveq	r3, #1
 80073f2:	2300      	movne	r3, #0
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	461a      	mov	r2, r3
 80073f8:	79fb      	ldrb	r3, [r7, #7]
 80073fa:	429a      	cmp	r2, r3
 80073fc:	f43f af48 	beq.w	8007290 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007400:	2300      	movs	r3, #0
}
 8007402:	4618      	mov	r0, r3
 8007404:	3770      	adds	r7, #112	; 0x70
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}

0800740a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800740a:	b480      	push	{r7}
 800740c:	b095      	sub	sp, #84	; 0x54
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800741a:	e853 3f00 	ldrex	r3, [r3]
 800741e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007422:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007426:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	461a      	mov	r2, r3
 800742e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007430:	643b      	str	r3, [r7, #64]	; 0x40
 8007432:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007434:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007436:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007438:	e841 2300 	strex	r3, r2, [r1]
 800743c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800743e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007440:	2b00      	cmp	r3, #0
 8007442:	d1e6      	bne.n	8007412 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	3308      	adds	r3, #8
 800744a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744c:	6a3b      	ldr	r3, [r7, #32]
 800744e:	e853 3f00 	ldrex	r3, [r3]
 8007452:	61fb      	str	r3, [r7, #28]
   return(result);
 8007454:	69fb      	ldr	r3, [r7, #28]
 8007456:	f023 0301 	bic.w	r3, r3, #1
 800745a:	64bb      	str	r3, [r7, #72]	; 0x48
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	3308      	adds	r3, #8
 8007462:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007464:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007466:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007468:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800746a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800746c:	e841 2300 	strex	r3, r2, [r1]
 8007470:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007474:	2b00      	cmp	r3, #0
 8007476:	d1e5      	bne.n	8007444 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800747c:	2b01      	cmp	r3, #1
 800747e:	d118      	bne.n	80074b2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	e853 3f00 	ldrex	r3, [r3]
 800748c:	60bb      	str	r3, [r7, #8]
   return(result);
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	f023 0310 	bic.w	r3, r3, #16
 8007494:	647b      	str	r3, [r7, #68]	; 0x44
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	461a      	mov	r2, r3
 800749c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800749e:	61bb      	str	r3, [r7, #24]
 80074a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a2:	6979      	ldr	r1, [r7, #20]
 80074a4:	69ba      	ldr	r2, [r7, #24]
 80074a6:	e841 2300 	strex	r3, r2, [r1]
 80074aa:	613b      	str	r3, [r7, #16]
   return(result);
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1e6      	bne.n	8007480 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2220      	movs	r2, #32
 80074b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2200      	movs	r2, #0
 80074c4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80074c6:	bf00      	nop
 80074c8:	3754      	adds	r7, #84	; 0x54
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr

080074d2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074d2:	b580      	push	{r7, lr}
 80074d4:	b084      	sub	sp, #16
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2200      	movs	r2, #0
 80074e4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074f0:	68f8      	ldr	r0, [r7, #12]
 80074f2:	f7ff fb51 	bl	8006b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074f6:	bf00      	nop
 80074f8:	3710      	adds	r7, #16
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}

080074fe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80074fe:	b580      	push	{r7, lr}
 8007500:	b088      	sub	sp, #32
 8007502:	af00      	add	r7, sp, #0
 8007504:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	e853 3f00 	ldrex	r3, [r3]
 8007512:	60bb      	str	r3, [r7, #8]
   return(result);
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800751a:	61fb      	str	r3, [r7, #28]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	461a      	mov	r2, r3
 8007522:	69fb      	ldr	r3, [r7, #28]
 8007524:	61bb      	str	r3, [r7, #24]
 8007526:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007528:	6979      	ldr	r1, [r7, #20]
 800752a:	69ba      	ldr	r2, [r7, #24]
 800752c:	e841 2300 	strex	r3, r2, [r1]
 8007530:	613b      	str	r3, [r7, #16]
   return(result);
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1e6      	bne.n	8007506 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2220      	movs	r2, #32
 800753c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f7ff fb1d 	bl	8006b84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800754a:	bf00      	nop
 800754c:	3720      	adds	r7, #32
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
	...

08007554 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007554:	b084      	sub	sp, #16
 8007556:	b580      	push	{r7, lr}
 8007558:	b084      	sub	sp, #16
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
 800755e:	f107 001c 	add.w	r0, r7, #28
 8007562:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007568:	2b01      	cmp	r3, #1
 800756a:	d120      	bne.n	80075ae <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007570:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	68da      	ldr	r2, [r3, #12]
 800757c:	4b20      	ldr	r3, [pc, #128]	; (8007600 <USB_CoreInit+0xac>)
 800757e:	4013      	ands	r3, r2
 8007580:	687a      	ldr	r2, [r7, #4]
 8007582:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	68db      	ldr	r3, [r3, #12]
 8007588:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007590:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007592:	2b01      	cmp	r3, #1
 8007594:	d105      	bne.n	80075a2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f001 fbee 	bl	8008d84 <USB_CoreReset>
 80075a8:	4603      	mov	r3, r0
 80075aa:	73fb      	strb	r3, [r7, #15]
 80075ac:	e010      	b.n	80075d0 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f001 fbe2 	bl	8008d84 <USB_CoreReset>
 80075c0:	4603      	mov	r3, r0
 80075c2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80075d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d10b      	bne.n	80075ee <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	f043 0206 	orr.w	r2, r3, #6
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	f043 0220 	orr.w	r2, r3, #32
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80075ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3710      	adds	r7, #16
 80075f4:	46bd      	mov	sp, r7
 80075f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075fa:	b004      	add	sp, #16
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	ffbdffbf 	.word	0xffbdffbf

08007604 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007604:	b480      	push	{r7}
 8007606:	b087      	sub	sp, #28
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	4613      	mov	r3, r2
 8007610:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007612:	79fb      	ldrb	r3, [r7, #7]
 8007614:	2b02      	cmp	r3, #2
 8007616:	d165      	bne.n	80076e4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	4a41      	ldr	r2, [pc, #260]	; (8007720 <USB_SetTurnaroundTime+0x11c>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d906      	bls.n	800762e <USB_SetTurnaroundTime+0x2a>
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	4a40      	ldr	r2, [pc, #256]	; (8007724 <USB_SetTurnaroundTime+0x120>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d202      	bcs.n	800762e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007628:	230f      	movs	r3, #15
 800762a:	617b      	str	r3, [r7, #20]
 800762c:	e062      	b.n	80076f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	4a3c      	ldr	r2, [pc, #240]	; (8007724 <USB_SetTurnaroundTime+0x120>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d306      	bcc.n	8007644 <USB_SetTurnaroundTime+0x40>
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	4a3b      	ldr	r2, [pc, #236]	; (8007728 <USB_SetTurnaroundTime+0x124>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d202      	bcs.n	8007644 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800763e:	230e      	movs	r3, #14
 8007640:	617b      	str	r3, [r7, #20]
 8007642:	e057      	b.n	80076f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	4a38      	ldr	r2, [pc, #224]	; (8007728 <USB_SetTurnaroundTime+0x124>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d306      	bcc.n	800765a <USB_SetTurnaroundTime+0x56>
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	4a37      	ldr	r2, [pc, #220]	; (800772c <USB_SetTurnaroundTime+0x128>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d202      	bcs.n	800765a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007654:	230d      	movs	r3, #13
 8007656:	617b      	str	r3, [r7, #20]
 8007658:	e04c      	b.n	80076f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	4a33      	ldr	r2, [pc, #204]	; (800772c <USB_SetTurnaroundTime+0x128>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d306      	bcc.n	8007670 <USB_SetTurnaroundTime+0x6c>
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	4a32      	ldr	r2, [pc, #200]	; (8007730 <USB_SetTurnaroundTime+0x12c>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d802      	bhi.n	8007670 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800766a:	230c      	movs	r3, #12
 800766c:	617b      	str	r3, [r7, #20]
 800766e:	e041      	b.n	80076f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	4a2f      	ldr	r2, [pc, #188]	; (8007730 <USB_SetTurnaroundTime+0x12c>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d906      	bls.n	8007686 <USB_SetTurnaroundTime+0x82>
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	4a2e      	ldr	r2, [pc, #184]	; (8007734 <USB_SetTurnaroundTime+0x130>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d802      	bhi.n	8007686 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007680:	230b      	movs	r3, #11
 8007682:	617b      	str	r3, [r7, #20]
 8007684:	e036      	b.n	80076f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	4a2a      	ldr	r2, [pc, #168]	; (8007734 <USB_SetTurnaroundTime+0x130>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d906      	bls.n	800769c <USB_SetTurnaroundTime+0x98>
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	4a29      	ldr	r2, [pc, #164]	; (8007738 <USB_SetTurnaroundTime+0x134>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d802      	bhi.n	800769c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007696:	230a      	movs	r3, #10
 8007698:	617b      	str	r3, [r7, #20]
 800769a:	e02b      	b.n	80076f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	4a26      	ldr	r2, [pc, #152]	; (8007738 <USB_SetTurnaroundTime+0x134>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d906      	bls.n	80076b2 <USB_SetTurnaroundTime+0xae>
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	4a25      	ldr	r2, [pc, #148]	; (800773c <USB_SetTurnaroundTime+0x138>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d202      	bcs.n	80076b2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80076ac:	2309      	movs	r3, #9
 80076ae:	617b      	str	r3, [r7, #20]
 80076b0:	e020      	b.n	80076f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	4a21      	ldr	r2, [pc, #132]	; (800773c <USB_SetTurnaroundTime+0x138>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d306      	bcc.n	80076c8 <USB_SetTurnaroundTime+0xc4>
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	4a20      	ldr	r2, [pc, #128]	; (8007740 <USB_SetTurnaroundTime+0x13c>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d802      	bhi.n	80076c8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80076c2:	2308      	movs	r3, #8
 80076c4:	617b      	str	r3, [r7, #20]
 80076c6:	e015      	b.n	80076f4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	4a1d      	ldr	r2, [pc, #116]	; (8007740 <USB_SetTurnaroundTime+0x13c>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d906      	bls.n	80076de <USB_SetTurnaroundTime+0xda>
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	4a1c      	ldr	r2, [pc, #112]	; (8007744 <USB_SetTurnaroundTime+0x140>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d202      	bcs.n	80076de <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80076d8:	2307      	movs	r3, #7
 80076da:	617b      	str	r3, [r7, #20]
 80076dc:	e00a      	b.n	80076f4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80076de:	2306      	movs	r3, #6
 80076e0:	617b      	str	r3, [r7, #20]
 80076e2:	e007      	b.n	80076f4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80076e4:	79fb      	ldrb	r3, [r7, #7]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d102      	bne.n	80076f0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80076ea:	2309      	movs	r3, #9
 80076ec:	617b      	str	r3, [r7, #20]
 80076ee:	e001      	b.n	80076f4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80076f0:	2309      	movs	r3, #9
 80076f2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	68da      	ldr	r2, [r3, #12]
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	029b      	lsls	r3, r3, #10
 8007708:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800770c:	431a      	orrs	r2, r3
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007712:	2300      	movs	r3, #0
}
 8007714:	4618      	mov	r0, r3
 8007716:	371c      	adds	r7, #28
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr
 8007720:	00d8acbf 	.word	0x00d8acbf
 8007724:	00e4e1c0 	.word	0x00e4e1c0
 8007728:	00f42400 	.word	0x00f42400
 800772c:	01067380 	.word	0x01067380
 8007730:	011a499f 	.word	0x011a499f
 8007734:	01312cff 	.word	0x01312cff
 8007738:	014ca43f 	.word	0x014ca43f
 800773c:	016e3600 	.word	0x016e3600
 8007740:	01a6ab1f 	.word	0x01a6ab1f
 8007744:	01e84800 	.word	0x01e84800

08007748 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f043 0201 	orr.w	r2, r3, #1
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	370c      	adds	r7, #12
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr

0800776a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800776a:	b480      	push	{r7}
 800776c:	b083      	sub	sp, #12
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	f023 0201 	bic.w	r2, r3, #1
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	460b      	mov	r3, r1
 8007796:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007798:	2300      	movs	r3, #0
 800779a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80077a8:	78fb      	ldrb	r3, [r7, #3]
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d115      	bne.n	80077da <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	68db      	ldr	r3, [r3, #12]
 80077b2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80077ba:	2001      	movs	r0, #1
 80077bc:	f7f9 fcda 	bl	8001174 <HAL_Delay>
      ms++;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	3301      	adds	r3, #1
 80077c4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f001 fa4b 	bl	8008c62 <USB_GetMode>
 80077cc:	4603      	mov	r3, r0
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d01e      	beq.n	8007810 <USB_SetCurrentMode+0x84>
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	2b31      	cmp	r3, #49	; 0x31
 80077d6:	d9f0      	bls.n	80077ba <USB_SetCurrentMode+0x2e>
 80077d8:	e01a      	b.n	8007810 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80077da:	78fb      	ldrb	r3, [r7, #3]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d115      	bne.n	800780c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80077ec:	2001      	movs	r0, #1
 80077ee:	f7f9 fcc1 	bl	8001174 <HAL_Delay>
      ms++;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	3301      	adds	r3, #1
 80077f6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f001 fa32 	bl	8008c62 <USB_GetMode>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d005      	beq.n	8007810 <USB_SetCurrentMode+0x84>
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2b31      	cmp	r3, #49	; 0x31
 8007808:	d9f0      	bls.n	80077ec <USB_SetCurrentMode+0x60>
 800780a:	e001      	b.n	8007810 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	e005      	b.n	800781c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2b32      	cmp	r3, #50	; 0x32
 8007814:	d101      	bne.n	800781a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007816:	2301      	movs	r3, #1
 8007818:	e000      	b.n	800781c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800781a:	2300      	movs	r3, #0
}
 800781c:	4618      	mov	r0, r3
 800781e:	3710      	adds	r7, #16
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}

08007824 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007824:	b084      	sub	sp, #16
 8007826:	b580      	push	{r7, lr}
 8007828:	b086      	sub	sp, #24
 800782a:	af00      	add	r7, sp, #0
 800782c:	6078      	str	r0, [r7, #4]
 800782e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007832:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007836:	2300      	movs	r3, #0
 8007838:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800783e:	2300      	movs	r3, #0
 8007840:	613b      	str	r3, [r7, #16]
 8007842:	e009      	b.n	8007858 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	3340      	adds	r3, #64	; 0x40
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	4413      	add	r3, r2
 800784e:	2200      	movs	r2, #0
 8007850:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	3301      	adds	r3, #1
 8007856:	613b      	str	r3, [r7, #16]
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	2b0e      	cmp	r3, #14
 800785c:	d9f2      	bls.n	8007844 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800785e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007860:	2b00      	cmp	r3, #0
 8007862:	d11c      	bne.n	800789e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007872:	f043 0302 	orr.w	r3, r3, #2
 8007876:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	601a      	str	r2, [r3, #0]
 800789c:	e005      	b.n	80078aa <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80078b0:	461a      	mov	r2, r3
 80078b2:	2300      	movs	r3, #0
 80078b4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078bc:	4619      	mov	r1, r3
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078c4:	461a      	mov	r2, r3
 80078c6:	680b      	ldr	r3, [r1, #0]
 80078c8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d10c      	bne.n	80078ea <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80078d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d104      	bne.n	80078e0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80078d6:	2100      	movs	r1, #0
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 f965 	bl	8007ba8 <USB_SetDevSpeed>
 80078de:	e008      	b.n	80078f2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80078e0:	2101      	movs	r1, #1
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 f960 	bl	8007ba8 <USB_SetDevSpeed>
 80078e8:	e003      	b.n	80078f2 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80078ea:	2103      	movs	r1, #3
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f000 f95b 	bl	8007ba8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078f2:	2110      	movs	r1, #16
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f8f3 	bl	8007ae0 <USB_FlushTxFifo>
 80078fa:	4603      	mov	r3, r0
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d001      	beq.n	8007904 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007900:	2301      	movs	r3, #1
 8007902:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f000 f91f 	bl	8007b48 <USB_FlushRxFifo>
 800790a:	4603      	mov	r3, r0
 800790c:	2b00      	cmp	r3, #0
 800790e:	d001      	beq.n	8007914 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007910:	2301      	movs	r3, #1
 8007912:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800791a:	461a      	mov	r2, r3
 800791c:	2300      	movs	r3, #0
 800791e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007926:	461a      	mov	r2, r3
 8007928:	2300      	movs	r3, #0
 800792a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007932:	461a      	mov	r2, r3
 8007934:	2300      	movs	r3, #0
 8007936:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007938:	2300      	movs	r3, #0
 800793a:	613b      	str	r3, [r7, #16]
 800793c:	e043      	b.n	80079c6 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	015a      	lsls	r2, r3, #5
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	4413      	add	r3, r2
 8007946:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007950:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007954:	d118      	bne.n	8007988 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d10a      	bne.n	8007972 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	015a      	lsls	r2, r3, #5
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	4413      	add	r3, r2
 8007964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007968:	461a      	mov	r2, r3
 800796a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800796e:	6013      	str	r3, [r2, #0]
 8007970:	e013      	b.n	800799a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	015a      	lsls	r2, r3, #5
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	4413      	add	r3, r2
 800797a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800797e:	461a      	mov	r2, r3
 8007980:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007984:	6013      	str	r3, [r2, #0]
 8007986:	e008      	b.n	800799a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	015a      	lsls	r2, r3, #5
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	4413      	add	r3, r2
 8007990:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007994:	461a      	mov	r2, r3
 8007996:	2300      	movs	r3, #0
 8007998:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	015a      	lsls	r2, r3, #5
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	4413      	add	r3, r2
 80079a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079a6:	461a      	mov	r2, r3
 80079a8:	2300      	movs	r3, #0
 80079aa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	015a      	lsls	r2, r3, #5
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	4413      	add	r3, r2
 80079b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079b8:	461a      	mov	r2, r3
 80079ba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80079be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	3301      	adds	r3, #1
 80079c4:	613b      	str	r3, [r7, #16]
 80079c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c8:	693a      	ldr	r2, [r7, #16]
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d3b7      	bcc.n	800793e <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079ce:	2300      	movs	r3, #0
 80079d0:	613b      	str	r3, [r7, #16]
 80079d2:	e043      	b.n	8007a5c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	015a      	lsls	r2, r3, #5
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	4413      	add	r3, r2
 80079dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80079e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80079ea:	d118      	bne.n	8007a1e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d10a      	bne.n	8007a08 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	015a      	lsls	r2, r3, #5
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	4413      	add	r3, r2
 80079fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079fe:	461a      	mov	r2, r3
 8007a00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a04:	6013      	str	r3, [r2, #0]
 8007a06:	e013      	b.n	8007a30 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	015a      	lsls	r2, r3, #5
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	4413      	add	r3, r2
 8007a10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a14:	461a      	mov	r2, r3
 8007a16:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a1a:	6013      	str	r3, [r2, #0]
 8007a1c:	e008      	b.n	8007a30 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	015a      	lsls	r2, r3, #5
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	4413      	add	r3, r2
 8007a26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a30:	693b      	ldr	r3, [r7, #16]
 8007a32:	015a      	lsls	r2, r3, #5
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	4413      	add	r3, r2
 8007a38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	2300      	movs	r3, #0
 8007a40:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	015a      	lsls	r2, r3, #5
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	4413      	add	r3, r2
 8007a4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a4e:	461a      	mov	r2, r3
 8007a50:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a54:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	3301      	adds	r3, #1
 8007a5a:	613b      	str	r3, [r7, #16]
 8007a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d3b7      	bcc.n	80079d4 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a6a:	691b      	ldr	r3, [r3, #16]
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a76:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007a84:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d105      	bne.n	8007a98 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	699b      	ldr	r3, [r3, #24]
 8007a90:	f043 0210 	orr.w	r2, r3, #16
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	699a      	ldr	r2, [r3, #24]
 8007a9c:	4b0e      	ldr	r3, [pc, #56]	; (8007ad8 <USB_DevInit+0x2b4>)
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007aa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d005      	beq.n	8007ab6 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	699b      	ldr	r3, [r3, #24]
 8007aae:	f043 0208 	orr.w	r2, r3, #8
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ab6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d105      	bne.n	8007ac8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	699a      	ldr	r2, [r3, #24]
 8007ac0:	4b06      	ldr	r3, [pc, #24]	; (8007adc <USB_DevInit+0x2b8>)
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	687a      	ldr	r2, [r7, #4]
 8007ac6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007ac8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3718      	adds	r7, #24
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ad4:	b004      	add	sp, #16
 8007ad6:	4770      	bx	lr
 8007ad8:	803c3800 	.word	0x803c3800
 8007adc:	40000004 	.word	0x40000004

08007ae0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007aea:	2300      	movs	r3, #0
 8007aec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	3301      	adds	r3, #1
 8007af2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	4a13      	ldr	r2, [pc, #76]	; (8007b44 <USB_FlushTxFifo+0x64>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d901      	bls.n	8007b00 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007afc:	2303      	movs	r3, #3
 8007afe:	e01b      	b.n	8007b38 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	691b      	ldr	r3, [r3, #16]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	daf2      	bge.n	8007aee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	019b      	lsls	r3, r3, #6
 8007b10:	f043 0220 	orr.w	r2, r3, #32
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	4a08      	ldr	r2, [pc, #32]	; (8007b44 <USB_FlushTxFifo+0x64>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d901      	bls.n	8007b2a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007b26:	2303      	movs	r3, #3
 8007b28:	e006      	b.n	8007b38 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	691b      	ldr	r3, [r3, #16]
 8007b2e:	f003 0320 	and.w	r3, r3, #32
 8007b32:	2b20      	cmp	r3, #32
 8007b34:	d0f0      	beq.n	8007b18 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3714      	adds	r7, #20
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr
 8007b44:	00030d40 	.word	0x00030d40

08007b48 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b085      	sub	sp, #20
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b50:	2300      	movs	r3, #0
 8007b52:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	3301      	adds	r3, #1
 8007b58:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	4a11      	ldr	r2, [pc, #68]	; (8007ba4 <USB_FlushRxFifo+0x5c>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d901      	bls.n	8007b66 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007b62:	2303      	movs	r3, #3
 8007b64:	e018      	b.n	8007b98 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	691b      	ldr	r3, [r3, #16]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	daf2      	bge.n	8007b54 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2210      	movs	r2, #16
 8007b76:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	4a08      	ldr	r2, [pc, #32]	; (8007ba4 <USB_FlushRxFifo+0x5c>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d901      	bls.n	8007b8a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007b86:	2303      	movs	r3, #3
 8007b88:	e006      	b.n	8007b98 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	f003 0310 	and.w	r3, r3, #16
 8007b92:	2b10      	cmp	r3, #16
 8007b94:	d0f0      	beq.n	8007b78 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3714      	adds	r7, #20
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr
 8007ba4:	00030d40 	.word	0x00030d40

08007ba8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b085      	sub	sp, #20
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bbe:	681a      	ldr	r2, [r3, #0]
 8007bc0:	78fb      	ldrb	r3, [r7, #3]
 8007bc2:	68f9      	ldr	r1, [r7, #12]
 8007bc4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3714      	adds	r7, #20
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr

08007bda <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007bda:	b480      	push	{r7}
 8007bdc:	b087      	sub	sp, #28
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	f003 0306 	and.w	r3, r3, #6
 8007bf2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d102      	bne.n	8007c00 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	75fb      	strb	r3, [r7, #23]
 8007bfe:	e00a      	b.n	8007c16 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2b02      	cmp	r3, #2
 8007c04:	d002      	beq.n	8007c0c <USB_GetDevSpeed+0x32>
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2b06      	cmp	r3, #6
 8007c0a:	d102      	bne.n	8007c12 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007c0c:	2302      	movs	r3, #2
 8007c0e:	75fb      	strb	r3, [r7, #23]
 8007c10:	e001      	b.n	8007c16 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007c12:	230f      	movs	r3, #15
 8007c14:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	371c      	adds	r7, #28
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	781b      	ldrb	r3, [r3, #0]
 8007c36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	785b      	ldrb	r3, [r3, #1]
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	d139      	bne.n	8007cb4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c46:	69da      	ldr	r2, [r3, #28]
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	781b      	ldrb	r3, [r3, #0]
 8007c4c:	f003 030f 	and.w	r3, r3, #15
 8007c50:	2101      	movs	r1, #1
 8007c52:	fa01 f303 	lsl.w	r3, r1, r3
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	68f9      	ldr	r1, [r7, #12]
 8007c5a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	015a      	lsls	r2, r3, #5
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	4413      	add	r3, r2
 8007c6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d153      	bne.n	8007d20 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	015a      	lsls	r2, r3, #5
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	4413      	add	r3, r2
 8007c80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	68db      	ldr	r3, [r3, #12]
 8007c8a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	791b      	ldrb	r3, [r3, #4]
 8007c92:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c94:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	059b      	lsls	r3, r3, #22
 8007c9a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c9c:	431a      	orrs	r2, r3
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	0159      	lsls	r1, r3, #5
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	440b      	add	r3, r1
 8007ca6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007caa:	4619      	mov	r1, r3
 8007cac:	4b20      	ldr	r3, [pc, #128]	; (8007d30 <USB_ActivateEndpoint+0x10c>)
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	600b      	str	r3, [r1, #0]
 8007cb2:	e035      	b.n	8007d20 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cba:	69da      	ldr	r2, [r3, #28]
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	f003 030f 	and.w	r3, r3, #15
 8007cc4:	2101      	movs	r1, #1
 8007cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8007cca:	041b      	lsls	r3, r3, #16
 8007ccc:	68f9      	ldr	r1, [r7, #12]
 8007cce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	015a      	lsls	r2, r3, #5
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	4413      	add	r3, r2
 8007cde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d119      	bne.n	8007d20 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	015a      	lsls	r2, r3, #5
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	4413      	add	r3, r2
 8007cf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cf8:	681a      	ldr	r2, [r3, #0]
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	68db      	ldr	r3, [r3, #12]
 8007cfe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	791b      	ldrb	r3, [r3, #4]
 8007d06:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007d08:	430b      	orrs	r3, r1
 8007d0a:	431a      	orrs	r2, r3
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	0159      	lsls	r1, r3, #5
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	440b      	add	r3, r1
 8007d14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d18:	4619      	mov	r1, r3
 8007d1a:	4b05      	ldr	r3, [pc, #20]	; (8007d30 <USB_ActivateEndpoint+0x10c>)
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007d20:	2300      	movs	r3, #0
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3714      	adds	r7, #20
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop
 8007d30:	10008000 	.word	0x10008000

08007d34 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	785b      	ldrb	r3, [r3, #1]
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d161      	bne.n	8007e14 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	015a      	lsls	r2, r3, #5
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	4413      	add	r3, r2
 8007d58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d66:	d11f      	bne.n	8007da8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	015a      	lsls	r2, r3, #5
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	4413      	add	r3, r2
 8007d70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	68ba      	ldr	r2, [r7, #8]
 8007d78:	0151      	lsls	r1, r2, #5
 8007d7a:	68fa      	ldr	r2, [r7, #12]
 8007d7c:	440a      	add	r2, r1
 8007d7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d82:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007d86:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	015a      	lsls	r2, r3, #5
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	4413      	add	r3, r2
 8007d90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	68ba      	ldr	r2, [r7, #8]
 8007d98:	0151      	lsls	r1, r2, #5
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	440a      	add	r2, r1
 8007d9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007da2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007da6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	f003 030f 	and.w	r3, r3, #15
 8007db8:	2101      	movs	r1, #1
 8007dba:	fa01 f303 	lsl.w	r3, r1, r3
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	43db      	mvns	r3, r3
 8007dc2:	68f9      	ldr	r1, [r7, #12]
 8007dc4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007dc8:	4013      	ands	r3, r2
 8007dca:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dd2:	69da      	ldr	r2, [r3, #28]
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	f003 030f 	and.w	r3, r3, #15
 8007ddc:	2101      	movs	r1, #1
 8007dde:	fa01 f303 	lsl.w	r3, r1, r3
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	43db      	mvns	r3, r3
 8007de6:	68f9      	ldr	r1, [r7, #12]
 8007de8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007dec:	4013      	ands	r3, r2
 8007dee:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	015a      	lsls	r2, r3, #5
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	4413      	add	r3, r2
 8007df8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	0159      	lsls	r1, r3, #5
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	440b      	add	r3, r1
 8007e06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	4b35      	ldr	r3, [pc, #212]	; (8007ee4 <USB_DeactivateEndpoint+0x1b0>)
 8007e0e:	4013      	ands	r3, r2
 8007e10:	600b      	str	r3, [r1, #0]
 8007e12:	e060      	b.n	8007ed6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	015a      	lsls	r2, r3, #5
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	4413      	add	r3, r2
 8007e1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e2a:	d11f      	bne.n	8007e6c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	015a      	lsls	r2, r3, #5
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	4413      	add	r3, r2
 8007e34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	68ba      	ldr	r2, [r7, #8]
 8007e3c:	0151      	lsls	r1, r2, #5
 8007e3e:	68fa      	ldr	r2, [r7, #12]
 8007e40:	440a      	add	r2, r1
 8007e42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e46:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007e4a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	015a      	lsls	r2, r3, #5
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	4413      	add	r3, r2
 8007e54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	68ba      	ldr	r2, [r7, #8]
 8007e5c:	0151      	lsls	r1, r2, #5
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	440a      	add	r2, r1
 8007e62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e66:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e6a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	781b      	ldrb	r3, [r3, #0]
 8007e78:	f003 030f 	and.w	r3, r3, #15
 8007e7c:	2101      	movs	r1, #1
 8007e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8007e82:	041b      	lsls	r3, r3, #16
 8007e84:	43db      	mvns	r3, r3
 8007e86:	68f9      	ldr	r1, [r7, #12]
 8007e88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e8c:	4013      	ands	r3, r2
 8007e8e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e96:	69da      	ldr	r2, [r3, #28]
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	f003 030f 	and.w	r3, r3, #15
 8007ea0:	2101      	movs	r1, #1
 8007ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ea6:	041b      	lsls	r3, r3, #16
 8007ea8:	43db      	mvns	r3, r3
 8007eaa:	68f9      	ldr	r1, [r7, #12]
 8007eac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007eb0:	4013      	ands	r3, r2
 8007eb2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	015a      	lsls	r2, r3, #5
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	4413      	add	r3, r2
 8007ebc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ec0:	681a      	ldr	r2, [r3, #0]
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	0159      	lsls	r1, r3, #5
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	440b      	add	r3, r1
 8007eca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ece:	4619      	mov	r1, r3
 8007ed0:	4b05      	ldr	r3, [pc, #20]	; (8007ee8 <USB_DeactivateEndpoint+0x1b4>)
 8007ed2:	4013      	ands	r3, r2
 8007ed4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007ed6:	2300      	movs	r3, #0
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3714      	adds	r7, #20
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr
 8007ee4:	ec337800 	.word	0xec337800
 8007ee8:	eff37800 	.word	0xeff37800

08007eec <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b08a      	sub	sp, #40	; 0x28
 8007ef0:	af02      	add	r7, sp, #8
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	60b9      	str	r1, [r7, #8]
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	785b      	ldrb	r3, [r3, #1]
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	f040 8163 	bne.w	80081d4 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	699b      	ldr	r3, [r3, #24]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d132      	bne.n	8007f7c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	015a      	lsls	r2, r3, #5
 8007f1a:	69fb      	ldr	r3, [r7, #28]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f22:	691a      	ldr	r2, [r3, #16]
 8007f24:	69bb      	ldr	r3, [r7, #24]
 8007f26:	0159      	lsls	r1, r3, #5
 8007f28:	69fb      	ldr	r3, [r7, #28]
 8007f2a:	440b      	add	r3, r1
 8007f2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f30:	4619      	mov	r1, r3
 8007f32:	4ba5      	ldr	r3, [pc, #660]	; (80081c8 <USB_EPStartXfer+0x2dc>)
 8007f34:	4013      	ands	r3, r2
 8007f36:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007f38:	69bb      	ldr	r3, [r7, #24]
 8007f3a:	015a      	lsls	r2, r3, #5
 8007f3c:	69fb      	ldr	r3, [r7, #28]
 8007f3e:	4413      	add	r3, r2
 8007f40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f44:	691b      	ldr	r3, [r3, #16]
 8007f46:	69ba      	ldr	r2, [r7, #24]
 8007f48:	0151      	lsls	r1, r2, #5
 8007f4a:	69fa      	ldr	r2, [r7, #28]
 8007f4c:	440a      	add	r2, r1
 8007f4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f52:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f56:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f58:	69bb      	ldr	r3, [r7, #24]
 8007f5a:	015a      	lsls	r2, r3, #5
 8007f5c:	69fb      	ldr	r3, [r7, #28]
 8007f5e:	4413      	add	r3, r2
 8007f60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f64:	691a      	ldr	r2, [r3, #16]
 8007f66:	69bb      	ldr	r3, [r7, #24]
 8007f68:	0159      	lsls	r1, r3, #5
 8007f6a:	69fb      	ldr	r3, [r7, #28]
 8007f6c:	440b      	add	r3, r1
 8007f6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f72:	4619      	mov	r1, r3
 8007f74:	4b95      	ldr	r3, [pc, #596]	; (80081cc <USB_EPStartXfer+0x2e0>)
 8007f76:	4013      	ands	r3, r2
 8007f78:	610b      	str	r3, [r1, #16]
 8007f7a:	e074      	b.n	8008066 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	015a      	lsls	r2, r3, #5
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	4413      	add	r3, r2
 8007f84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f88:	691a      	ldr	r2, [r3, #16]
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	0159      	lsls	r1, r3, #5
 8007f8e:	69fb      	ldr	r3, [r7, #28]
 8007f90:	440b      	add	r3, r1
 8007f92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f96:	4619      	mov	r1, r3
 8007f98:	4b8c      	ldr	r3, [pc, #560]	; (80081cc <USB_EPStartXfer+0x2e0>)
 8007f9a:	4013      	ands	r3, r2
 8007f9c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	015a      	lsls	r2, r3, #5
 8007fa2:	69fb      	ldr	r3, [r7, #28]
 8007fa4:	4413      	add	r3, r2
 8007fa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007faa:	691a      	ldr	r2, [r3, #16]
 8007fac:	69bb      	ldr	r3, [r7, #24]
 8007fae:	0159      	lsls	r1, r3, #5
 8007fb0:	69fb      	ldr	r3, [r7, #28]
 8007fb2:	440b      	add	r3, r1
 8007fb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fb8:	4619      	mov	r1, r3
 8007fba:	4b83      	ldr	r3, [pc, #524]	; (80081c8 <USB_EPStartXfer+0x2dc>)
 8007fbc:	4013      	ands	r3, r2
 8007fbe:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	015a      	lsls	r2, r3, #5
 8007fc4:	69fb      	ldr	r3, [r7, #28]
 8007fc6:	4413      	add	r3, r2
 8007fc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fcc:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	6999      	ldr	r1, [r3, #24]
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	440b      	add	r3, r1
 8007fd8:	1e59      	subs	r1, r3, #1
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	68db      	ldr	r3, [r3, #12]
 8007fde:	fbb1 f3f3 	udiv	r3, r1, r3
 8007fe2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007fe4:	4b7a      	ldr	r3, [pc, #488]	; (80081d0 <USB_EPStartXfer+0x2e4>)
 8007fe6:	400b      	ands	r3, r1
 8007fe8:	69b9      	ldr	r1, [r7, #24]
 8007fea:	0148      	lsls	r0, r1, #5
 8007fec:	69f9      	ldr	r1, [r7, #28]
 8007fee:	4401      	add	r1, r0
 8007ff0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007ff8:	69bb      	ldr	r3, [r7, #24]
 8007ffa:	015a      	lsls	r2, r3, #5
 8007ffc:	69fb      	ldr	r3, [r7, #28]
 8007ffe:	4413      	add	r3, r2
 8008000:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008004:	691a      	ldr	r2, [r3, #16]
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	699b      	ldr	r3, [r3, #24]
 800800a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800800e:	69b9      	ldr	r1, [r7, #24]
 8008010:	0148      	lsls	r0, r1, #5
 8008012:	69f9      	ldr	r1, [r7, #28]
 8008014:	4401      	add	r1, r0
 8008016:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800801a:	4313      	orrs	r3, r2
 800801c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	791b      	ldrb	r3, [r3, #4]
 8008022:	2b01      	cmp	r3, #1
 8008024:	d11f      	bne.n	8008066 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008026:	69bb      	ldr	r3, [r7, #24]
 8008028:	015a      	lsls	r2, r3, #5
 800802a:	69fb      	ldr	r3, [r7, #28]
 800802c:	4413      	add	r3, r2
 800802e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008032:	691b      	ldr	r3, [r3, #16]
 8008034:	69ba      	ldr	r2, [r7, #24]
 8008036:	0151      	lsls	r1, r2, #5
 8008038:	69fa      	ldr	r2, [r7, #28]
 800803a:	440a      	add	r2, r1
 800803c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008040:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008044:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	015a      	lsls	r2, r3, #5
 800804a:	69fb      	ldr	r3, [r7, #28]
 800804c:	4413      	add	r3, r2
 800804e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	69ba      	ldr	r2, [r7, #24]
 8008056:	0151      	lsls	r1, r2, #5
 8008058:	69fa      	ldr	r2, [r7, #28]
 800805a:	440a      	add	r2, r1
 800805c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008060:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008064:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008066:	79fb      	ldrb	r3, [r7, #7]
 8008068:	2b01      	cmp	r3, #1
 800806a:	d14b      	bne.n	8008104 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	695b      	ldr	r3, [r3, #20]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d009      	beq.n	8008088 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008074:	69bb      	ldr	r3, [r7, #24]
 8008076:	015a      	lsls	r2, r3, #5
 8008078:	69fb      	ldr	r3, [r7, #28]
 800807a:	4413      	add	r3, r2
 800807c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008080:	461a      	mov	r2, r3
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	695b      	ldr	r3, [r3, #20]
 8008086:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	791b      	ldrb	r3, [r3, #4]
 800808c:	2b01      	cmp	r3, #1
 800808e:	d128      	bne.n	80080e2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008090:	69fb      	ldr	r3, [r7, #28]
 8008092:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800809c:	2b00      	cmp	r3, #0
 800809e:	d110      	bne.n	80080c2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80080a0:	69bb      	ldr	r3, [r7, #24]
 80080a2:	015a      	lsls	r2, r3, #5
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	4413      	add	r3, r2
 80080a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	69ba      	ldr	r2, [r7, #24]
 80080b0:	0151      	lsls	r1, r2, #5
 80080b2:	69fa      	ldr	r2, [r7, #28]
 80080b4:	440a      	add	r2, r1
 80080b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80080be:	6013      	str	r3, [r2, #0]
 80080c0:	e00f      	b.n	80080e2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80080c2:	69bb      	ldr	r3, [r7, #24]
 80080c4:	015a      	lsls	r2, r3, #5
 80080c6:	69fb      	ldr	r3, [r7, #28]
 80080c8:	4413      	add	r3, r2
 80080ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	69ba      	ldr	r2, [r7, #24]
 80080d2:	0151      	lsls	r1, r2, #5
 80080d4:	69fa      	ldr	r2, [r7, #28]
 80080d6:	440a      	add	r2, r1
 80080d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080e0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	015a      	lsls	r2, r3, #5
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	4413      	add	r3, r2
 80080ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	69ba      	ldr	r2, [r7, #24]
 80080f2:	0151      	lsls	r1, r2, #5
 80080f4:	69fa      	ldr	r2, [r7, #28]
 80080f6:	440a      	add	r2, r1
 80080f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080fc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008100:	6013      	str	r3, [r2, #0]
 8008102:	e137      	b.n	8008374 <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	015a      	lsls	r2, r3, #5
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	4413      	add	r3, r2
 800810c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	69ba      	ldr	r2, [r7, #24]
 8008114:	0151      	lsls	r1, r2, #5
 8008116:	69fa      	ldr	r2, [r7, #28]
 8008118:	440a      	add	r2, r1
 800811a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800811e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008122:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	791b      	ldrb	r3, [r3, #4]
 8008128:	2b01      	cmp	r3, #1
 800812a:	d015      	beq.n	8008158 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	699b      	ldr	r3, [r3, #24]
 8008130:	2b00      	cmp	r3, #0
 8008132:	f000 811f 	beq.w	8008374 <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008136:	69fb      	ldr	r3, [r7, #28]
 8008138:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800813c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	f003 030f 	and.w	r3, r3, #15
 8008146:	2101      	movs	r1, #1
 8008148:	fa01 f303 	lsl.w	r3, r1, r3
 800814c:	69f9      	ldr	r1, [r7, #28]
 800814e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008152:	4313      	orrs	r3, r2
 8008154:	634b      	str	r3, [r1, #52]	; 0x34
 8008156:	e10d      	b.n	8008374 <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008164:	2b00      	cmp	r3, #0
 8008166:	d110      	bne.n	800818a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008168:	69bb      	ldr	r3, [r7, #24]
 800816a:	015a      	lsls	r2, r3, #5
 800816c:	69fb      	ldr	r3, [r7, #28]
 800816e:	4413      	add	r3, r2
 8008170:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	69ba      	ldr	r2, [r7, #24]
 8008178:	0151      	lsls	r1, r2, #5
 800817a:	69fa      	ldr	r2, [r7, #28]
 800817c:	440a      	add	r2, r1
 800817e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008182:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008186:	6013      	str	r3, [r2, #0]
 8008188:	e00f      	b.n	80081aa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800818a:	69bb      	ldr	r3, [r7, #24]
 800818c:	015a      	lsls	r2, r3, #5
 800818e:	69fb      	ldr	r3, [r7, #28]
 8008190:	4413      	add	r3, r2
 8008192:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	69ba      	ldr	r2, [r7, #24]
 800819a:	0151      	lsls	r1, r2, #5
 800819c:	69fa      	ldr	r2, [r7, #28]
 800819e:	440a      	add	r2, r1
 80081a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081a8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	6919      	ldr	r1, [r3, #16]
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	781a      	ldrb	r2, [r3, #0]
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	b298      	uxth	r0, r3
 80081b8:	79fb      	ldrb	r3, [r7, #7]
 80081ba:	9300      	str	r3, [sp, #0]
 80081bc:	4603      	mov	r3, r0
 80081be:	68f8      	ldr	r0, [r7, #12]
 80081c0:	f000 faea 	bl	8008798 <USB_WritePacket>
 80081c4:	e0d6      	b.n	8008374 <USB_EPStartXfer+0x488>
 80081c6:	bf00      	nop
 80081c8:	e007ffff 	.word	0xe007ffff
 80081cc:	fff80000 	.word	0xfff80000
 80081d0:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80081d4:	69bb      	ldr	r3, [r7, #24]
 80081d6:	015a      	lsls	r2, r3, #5
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	4413      	add	r3, r2
 80081dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081e0:	691a      	ldr	r2, [r3, #16]
 80081e2:	69bb      	ldr	r3, [r7, #24]
 80081e4:	0159      	lsls	r1, r3, #5
 80081e6:	69fb      	ldr	r3, [r7, #28]
 80081e8:	440b      	add	r3, r1
 80081ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081ee:	4619      	mov	r1, r3
 80081f0:	4b63      	ldr	r3, [pc, #396]	; (8008380 <USB_EPStartXfer+0x494>)
 80081f2:	4013      	ands	r3, r2
 80081f4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	015a      	lsls	r2, r3, #5
 80081fa:	69fb      	ldr	r3, [r7, #28]
 80081fc:	4413      	add	r3, r2
 80081fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008202:	691a      	ldr	r2, [r3, #16]
 8008204:	69bb      	ldr	r3, [r7, #24]
 8008206:	0159      	lsls	r1, r3, #5
 8008208:	69fb      	ldr	r3, [r7, #28]
 800820a:	440b      	add	r3, r1
 800820c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008210:	4619      	mov	r1, r3
 8008212:	4b5c      	ldr	r3, [pc, #368]	; (8008384 <USB_EPStartXfer+0x498>)
 8008214:	4013      	ands	r3, r2
 8008216:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	699b      	ldr	r3, [r3, #24]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d123      	bne.n	8008268 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008220:	69bb      	ldr	r3, [r7, #24]
 8008222:	015a      	lsls	r2, r3, #5
 8008224:	69fb      	ldr	r3, [r7, #28]
 8008226:	4413      	add	r3, r2
 8008228:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800822c:	691a      	ldr	r2, [r3, #16]
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	68db      	ldr	r3, [r3, #12]
 8008232:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008236:	69b9      	ldr	r1, [r7, #24]
 8008238:	0148      	lsls	r0, r1, #5
 800823a:	69f9      	ldr	r1, [r7, #28]
 800823c:	4401      	add	r1, r0
 800823e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008242:	4313      	orrs	r3, r2
 8008244:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	015a      	lsls	r2, r3, #5
 800824a:	69fb      	ldr	r3, [r7, #28]
 800824c:	4413      	add	r3, r2
 800824e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008252:	691b      	ldr	r3, [r3, #16]
 8008254:	69ba      	ldr	r2, [r7, #24]
 8008256:	0151      	lsls	r1, r2, #5
 8008258:	69fa      	ldr	r2, [r7, #28]
 800825a:	440a      	add	r2, r1
 800825c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008260:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008264:	6113      	str	r3, [r2, #16]
 8008266:	e037      	b.n	80082d8 <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	699a      	ldr	r2, [r3, #24]
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	68db      	ldr	r3, [r3, #12]
 8008270:	4413      	add	r3, r2
 8008272:	1e5a      	subs	r2, r3, #1
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	fbb2 f3f3 	udiv	r3, r2, r3
 800827c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	68db      	ldr	r3, [r3, #12]
 8008282:	8afa      	ldrh	r2, [r7, #22]
 8008284:	fb03 f202 	mul.w	r2, r3, r2
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800828c:	69bb      	ldr	r3, [r7, #24]
 800828e:	015a      	lsls	r2, r3, #5
 8008290:	69fb      	ldr	r3, [r7, #28]
 8008292:	4413      	add	r3, r2
 8008294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008298:	691a      	ldr	r2, [r3, #16]
 800829a:	8afb      	ldrh	r3, [r7, #22]
 800829c:	04d9      	lsls	r1, r3, #19
 800829e:	4b3a      	ldr	r3, [pc, #232]	; (8008388 <USB_EPStartXfer+0x49c>)
 80082a0:	400b      	ands	r3, r1
 80082a2:	69b9      	ldr	r1, [r7, #24]
 80082a4:	0148      	lsls	r0, r1, #5
 80082a6:	69f9      	ldr	r1, [r7, #28]
 80082a8:	4401      	add	r1, r0
 80082aa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80082ae:	4313      	orrs	r3, r2
 80082b0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	015a      	lsls	r2, r3, #5
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	4413      	add	r3, r2
 80082ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082be:	691a      	ldr	r2, [r3, #16]
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	69db      	ldr	r3, [r3, #28]
 80082c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082c8:	69b9      	ldr	r1, [r7, #24]
 80082ca:	0148      	lsls	r0, r1, #5
 80082cc:	69f9      	ldr	r1, [r7, #28]
 80082ce:	4401      	add	r1, r0
 80082d0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80082d4:	4313      	orrs	r3, r2
 80082d6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80082d8:	79fb      	ldrb	r3, [r7, #7]
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d10d      	bne.n	80082fa <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	691b      	ldr	r3, [r3, #16]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d009      	beq.n	80082fa <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	6919      	ldr	r1, [r3, #16]
 80082ea:	69bb      	ldr	r3, [r7, #24]
 80082ec:	015a      	lsls	r2, r3, #5
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	4413      	add	r3, r2
 80082f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082f6:	460a      	mov	r2, r1
 80082f8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	791b      	ldrb	r3, [r3, #4]
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d128      	bne.n	8008354 <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008302:	69fb      	ldr	r3, [r7, #28]
 8008304:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800830e:	2b00      	cmp	r3, #0
 8008310:	d110      	bne.n	8008334 <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008312:	69bb      	ldr	r3, [r7, #24]
 8008314:	015a      	lsls	r2, r3, #5
 8008316:	69fb      	ldr	r3, [r7, #28]
 8008318:	4413      	add	r3, r2
 800831a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	69ba      	ldr	r2, [r7, #24]
 8008322:	0151      	lsls	r1, r2, #5
 8008324:	69fa      	ldr	r2, [r7, #28]
 8008326:	440a      	add	r2, r1
 8008328:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800832c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008330:	6013      	str	r3, [r2, #0]
 8008332:	e00f      	b.n	8008354 <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	015a      	lsls	r2, r3, #5
 8008338:	69fb      	ldr	r3, [r7, #28]
 800833a:	4413      	add	r3, r2
 800833c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	69ba      	ldr	r2, [r7, #24]
 8008344:	0151      	lsls	r1, r2, #5
 8008346:	69fa      	ldr	r2, [r7, #28]
 8008348:	440a      	add	r2, r1
 800834a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800834e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008352:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008354:	69bb      	ldr	r3, [r7, #24]
 8008356:	015a      	lsls	r2, r3, #5
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	4413      	add	r3, r2
 800835c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	69ba      	ldr	r2, [r7, #24]
 8008364:	0151      	lsls	r1, r2, #5
 8008366:	69fa      	ldr	r2, [r7, #28]
 8008368:	440a      	add	r2, r1
 800836a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800836e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008372:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008374:	2300      	movs	r3, #0
}
 8008376:	4618      	mov	r0, r3
 8008378:	3720      	adds	r7, #32
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
 800837e:	bf00      	nop
 8008380:	fff80000 	.word	0xfff80000
 8008384:	e007ffff 	.word	0xe007ffff
 8008388:	1ff80000 	.word	0x1ff80000

0800838c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800838c:	b480      	push	{r7}
 800838e:	b087      	sub	sp, #28
 8008390:	af00      	add	r7, sp, #0
 8008392:	60f8      	str	r0, [r7, #12]
 8008394:	60b9      	str	r1, [r7, #8]
 8008396:	4613      	mov	r3, r2
 8008398:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	785b      	ldrb	r3, [r3, #1]
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	f040 80ce 	bne.w	800854a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	699b      	ldr	r3, [r3, #24]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d132      	bne.n	800841c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	015a      	lsls	r2, r3, #5
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	4413      	add	r3, r2
 80083be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083c2:	691a      	ldr	r2, [r3, #16]
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	0159      	lsls	r1, r3, #5
 80083c8:	697b      	ldr	r3, [r7, #20]
 80083ca:	440b      	add	r3, r1
 80083cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083d0:	4619      	mov	r1, r3
 80083d2:	4b9a      	ldr	r3, [pc, #616]	; (800863c <USB_EP0StartXfer+0x2b0>)
 80083d4:	4013      	ands	r3, r2
 80083d6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	015a      	lsls	r2, r3, #5
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	4413      	add	r3, r2
 80083e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083e4:	691b      	ldr	r3, [r3, #16]
 80083e6:	693a      	ldr	r2, [r7, #16]
 80083e8:	0151      	lsls	r1, r2, #5
 80083ea:	697a      	ldr	r2, [r7, #20]
 80083ec:	440a      	add	r2, r1
 80083ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083f2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80083f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	015a      	lsls	r2, r3, #5
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	4413      	add	r3, r2
 8008400:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008404:	691a      	ldr	r2, [r3, #16]
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	0159      	lsls	r1, r3, #5
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	440b      	add	r3, r1
 800840e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008412:	4619      	mov	r1, r3
 8008414:	4b8a      	ldr	r3, [pc, #552]	; (8008640 <USB_EP0StartXfer+0x2b4>)
 8008416:	4013      	ands	r3, r2
 8008418:	610b      	str	r3, [r1, #16]
 800841a:	e04e      	b.n	80084ba <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	015a      	lsls	r2, r3, #5
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	4413      	add	r3, r2
 8008424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008428:	691a      	ldr	r2, [r3, #16]
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	0159      	lsls	r1, r3, #5
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	440b      	add	r3, r1
 8008432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008436:	4619      	mov	r1, r3
 8008438:	4b81      	ldr	r3, [pc, #516]	; (8008640 <USB_EP0StartXfer+0x2b4>)
 800843a:	4013      	ands	r3, r2
 800843c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	015a      	lsls	r2, r3, #5
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	4413      	add	r3, r2
 8008446:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800844a:	691a      	ldr	r2, [r3, #16]
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	0159      	lsls	r1, r3, #5
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	440b      	add	r3, r1
 8008454:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008458:	4619      	mov	r1, r3
 800845a:	4b78      	ldr	r3, [pc, #480]	; (800863c <USB_EP0StartXfer+0x2b0>)
 800845c:	4013      	ands	r3, r2
 800845e:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	699a      	ldr	r2, [r3, #24]
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	429a      	cmp	r2, r3
 800846a:	d903      	bls.n	8008474 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	68da      	ldr	r2, [r3, #12]
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	015a      	lsls	r2, r3, #5
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	4413      	add	r3, r2
 800847c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	693a      	ldr	r2, [r7, #16]
 8008484:	0151      	lsls	r1, r2, #5
 8008486:	697a      	ldr	r2, [r7, #20]
 8008488:	440a      	add	r2, r1
 800848a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800848e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008492:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	015a      	lsls	r2, r3, #5
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	4413      	add	r3, r2
 800849c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084a0:	691a      	ldr	r2, [r3, #16]
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	699b      	ldr	r3, [r3, #24]
 80084a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084aa:	6939      	ldr	r1, [r7, #16]
 80084ac:	0148      	lsls	r0, r1, #5
 80084ae:	6979      	ldr	r1, [r7, #20]
 80084b0:	4401      	add	r1, r0
 80084b2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80084b6:	4313      	orrs	r3, r2
 80084b8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80084ba:	79fb      	ldrb	r3, [r7, #7]
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d11e      	bne.n	80084fe <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	695b      	ldr	r3, [r3, #20]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d009      	beq.n	80084dc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d4:	461a      	mov	r2, r3
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	695b      	ldr	r3, [r3, #20]
 80084da:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	015a      	lsls	r2, r3, #5
 80084e0:	697b      	ldr	r3, [r7, #20]
 80084e2:	4413      	add	r3, r2
 80084e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	693a      	ldr	r2, [r7, #16]
 80084ec:	0151      	lsls	r1, r2, #5
 80084ee:	697a      	ldr	r2, [r7, #20]
 80084f0:	440a      	add	r2, r1
 80084f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084f6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084fa:	6013      	str	r3, [r2, #0]
 80084fc:	e097      	b.n	800862e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	015a      	lsls	r2, r3, #5
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	4413      	add	r3, r2
 8008506:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	693a      	ldr	r2, [r7, #16]
 800850e:	0151      	lsls	r1, r2, #5
 8008510:	697a      	ldr	r2, [r7, #20]
 8008512:	440a      	add	r2, r1
 8008514:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008518:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800851c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	699b      	ldr	r3, [r3, #24]
 8008522:	2b00      	cmp	r3, #0
 8008524:	f000 8083 	beq.w	800862e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800852e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	f003 030f 	and.w	r3, r3, #15
 8008538:	2101      	movs	r1, #1
 800853a:	fa01 f303 	lsl.w	r3, r1, r3
 800853e:	6979      	ldr	r1, [r7, #20]
 8008540:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008544:	4313      	orrs	r3, r2
 8008546:	634b      	str	r3, [r1, #52]	; 0x34
 8008548:	e071      	b.n	800862e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	015a      	lsls	r2, r3, #5
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	4413      	add	r3, r2
 8008552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008556:	691a      	ldr	r2, [r3, #16]
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	0159      	lsls	r1, r3, #5
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	440b      	add	r3, r1
 8008560:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008564:	4619      	mov	r1, r3
 8008566:	4b36      	ldr	r3, [pc, #216]	; (8008640 <USB_EP0StartXfer+0x2b4>)
 8008568:	4013      	ands	r3, r2
 800856a:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	015a      	lsls	r2, r3, #5
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	4413      	add	r3, r2
 8008574:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008578:	691a      	ldr	r2, [r3, #16]
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	0159      	lsls	r1, r3, #5
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	440b      	add	r3, r1
 8008582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008586:	4619      	mov	r1, r3
 8008588:	4b2c      	ldr	r3, [pc, #176]	; (800863c <USB_EP0StartXfer+0x2b0>)
 800858a:	4013      	ands	r3, r2
 800858c:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	699b      	ldr	r3, [r3, #24]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d003      	beq.n	800859e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	68da      	ldr	r2, [r3, #12]
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	68da      	ldr	r2, [r3, #12]
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	015a      	lsls	r2, r3, #5
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	4413      	add	r3, r2
 80085ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085b2:	691b      	ldr	r3, [r3, #16]
 80085b4:	693a      	ldr	r2, [r7, #16]
 80085b6:	0151      	lsls	r1, r2, #5
 80085b8:	697a      	ldr	r2, [r7, #20]
 80085ba:	440a      	add	r2, r1
 80085bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80085c4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	015a      	lsls	r2, r3, #5
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	4413      	add	r3, r2
 80085ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085d2:	691a      	ldr	r2, [r3, #16]
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	69db      	ldr	r3, [r3, #28]
 80085d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085dc:	6939      	ldr	r1, [r7, #16]
 80085de:	0148      	lsls	r0, r1, #5
 80085e0:	6979      	ldr	r1, [r7, #20]
 80085e2:	4401      	add	r1, r0
 80085e4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80085e8:	4313      	orrs	r3, r2
 80085ea:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80085ec:	79fb      	ldrb	r3, [r7, #7]
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	d10d      	bne.n	800860e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d009      	beq.n	800860e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	6919      	ldr	r1, [r3, #16]
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	015a      	lsls	r2, r3, #5
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	4413      	add	r3, r2
 8008606:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800860a:	460a      	mov	r2, r1
 800860c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800860e:	693b      	ldr	r3, [r7, #16]
 8008610:	015a      	lsls	r2, r3, #5
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	4413      	add	r3, r2
 8008616:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	693a      	ldr	r2, [r7, #16]
 800861e:	0151      	lsls	r1, r2, #5
 8008620:	697a      	ldr	r2, [r7, #20]
 8008622:	440a      	add	r2, r1
 8008624:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008628:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800862c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	371c      	adds	r7, #28
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr
 800863c:	e007ffff 	.word	0xe007ffff
 8008640:	fff80000 	.word	0xfff80000

08008644 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008644:	b480      	push	{r7}
 8008646:	b087      	sub	sp, #28
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
 800864c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800864e:	2300      	movs	r3, #0
 8008650:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008652:	2300      	movs	r3, #0
 8008654:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	785b      	ldrb	r3, [r3, #1]
 800865e:	2b01      	cmp	r3, #1
 8008660:	d14a      	bne.n	80086f8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	781b      	ldrb	r3, [r3, #0]
 8008666:	015a      	lsls	r2, r3, #5
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	4413      	add	r3, r2
 800866c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008676:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800867a:	f040 8086 	bne.w	800878a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	781b      	ldrb	r3, [r3, #0]
 8008682:	015a      	lsls	r2, r3, #5
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	4413      	add	r3, r2
 8008688:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	683a      	ldr	r2, [r7, #0]
 8008690:	7812      	ldrb	r2, [r2, #0]
 8008692:	0151      	lsls	r1, r2, #5
 8008694:	693a      	ldr	r2, [r7, #16]
 8008696:	440a      	add	r2, r1
 8008698:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800869c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80086a0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	015a      	lsls	r2, r3, #5
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	4413      	add	r3, r2
 80086ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	683a      	ldr	r2, [r7, #0]
 80086b4:	7812      	ldrb	r2, [r2, #0]
 80086b6:	0151      	lsls	r1, r2, #5
 80086b8:	693a      	ldr	r2, [r7, #16]
 80086ba:	440a      	add	r2, r1
 80086bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80086c4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	3301      	adds	r3, #1
 80086ca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f242 7210 	movw	r2, #10000	; 0x2710
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d902      	bls.n	80086dc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80086d6:	2301      	movs	r3, #1
 80086d8:	75fb      	strb	r3, [r7, #23]
          break;
 80086da:	e056      	b.n	800878a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	015a      	lsls	r2, r3, #5
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	4413      	add	r3, r2
 80086e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80086f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80086f4:	d0e7      	beq.n	80086c6 <USB_EPStopXfer+0x82>
 80086f6:	e048      	b.n	800878a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	015a      	lsls	r2, r3, #5
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	4413      	add	r3, r2
 8008702:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800870c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008710:	d13b      	bne.n	800878a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	015a      	lsls	r2, r3, #5
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	4413      	add	r3, r2
 800871c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	683a      	ldr	r2, [r7, #0]
 8008724:	7812      	ldrb	r2, [r2, #0]
 8008726:	0151      	lsls	r1, r2, #5
 8008728:	693a      	ldr	r2, [r7, #16]
 800872a:	440a      	add	r2, r1
 800872c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008730:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008734:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	781b      	ldrb	r3, [r3, #0]
 800873a:	015a      	lsls	r2, r3, #5
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	4413      	add	r3, r2
 8008740:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	683a      	ldr	r2, [r7, #0]
 8008748:	7812      	ldrb	r2, [r2, #0]
 800874a:	0151      	lsls	r1, r2, #5
 800874c:	693a      	ldr	r2, [r7, #16]
 800874e:	440a      	add	r2, r1
 8008750:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008754:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008758:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	3301      	adds	r3, #1
 800875e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f242 7210 	movw	r2, #10000	; 0x2710
 8008766:	4293      	cmp	r3, r2
 8008768:	d902      	bls.n	8008770 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800876a:	2301      	movs	r3, #1
 800876c:	75fb      	strb	r3, [r7, #23]
          break;
 800876e:	e00c      	b.n	800878a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	015a      	lsls	r2, r3, #5
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	4413      	add	r3, r2
 800877a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008784:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008788:	d0e7      	beq.n	800875a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800878a:	7dfb      	ldrb	r3, [r7, #23]
}
 800878c:	4618      	mov	r0, r3
 800878e:	371c      	adds	r7, #28
 8008790:	46bd      	mov	sp, r7
 8008792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008796:	4770      	bx	lr

08008798 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008798:	b480      	push	{r7}
 800879a:	b089      	sub	sp, #36	; 0x24
 800879c:	af00      	add	r7, sp, #0
 800879e:	60f8      	str	r0, [r7, #12]
 80087a0:	60b9      	str	r1, [r7, #8]
 80087a2:	4611      	mov	r1, r2
 80087a4:	461a      	mov	r2, r3
 80087a6:	460b      	mov	r3, r1
 80087a8:	71fb      	strb	r3, [r7, #7]
 80087aa:	4613      	mov	r3, r2
 80087ac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80087b6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d123      	bne.n	8008806 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80087be:	88bb      	ldrh	r3, [r7, #4]
 80087c0:	3303      	adds	r3, #3
 80087c2:	089b      	lsrs	r3, r3, #2
 80087c4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80087c6:	2300      	movs	r3, #0
 80087c8:	61bb      	str	r3, [r7, #24]
 80087ca:	e018      	b.n	80087fe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80087cc:	79fb      	ldrb	r3, [r7, #7]
 80087ce:	031a      	lsls	r2, r3, #12
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	4413      	add	r3, r2
 80087d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087d8:	461a      	mov	r2, r3
 80087da:	69fb      	ldr	r3, [r7, #28]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	6013      	str	r3, [r2, #0]
      pSrc++;
 80087e0:	69fb      	ldr	r3, [r7, #28]
 80087e2:	3301      	adds	r3, #1
 80087e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087e6:	69fb      	ldr	r3, [r7, #28]
 80087e8:	3301      	adds	r3, #1
 80087ea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087ec:	69fb      	ldr	r3, [r7, #28]
 80087ee:	3301      	adds	r3, #1
 80087f0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087f2:	69fb      	ldr	r3, [r7, #28]
 80087f4:	3301      	adds	r3, #1
 80087f6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80087f8:	69bb      	ldr	r3, [r7, #24]
 80087fa:	3301      	adds	r3, #1
 80087fc:	61bb      	str	r3, [r7, #24]
 80087fe:	69ba      	ldr	r2, [r7, #24]
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	429a      	cmp	r2, r3
 8008804:	d3e2      	bcc.n	80087cc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	3724      	adds	r7, #36	; 0x24
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008814:	b480      	push	{r7}
 8008816:	b08b      	sub	sp, #44	; 0x2c
 8008818:	af00      	add	r7, sp, #0
 800881a:	60f8      	str	r0, [r7, #12]
 800881c:	60b9      	str	r1, [r7, #8]
 800881e:	4613      	mov	r3, r2
 8008820:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800882a:	88fb      	ldrh	r3, [r7, #6]
 800882c:	089b      	lsrs	r3, r3, #2
 800882e:	b29b      	uxth	r3, r3
 8008830:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008832:	88fb      	ldrh	r3, [r7, #6]
 8008834:	f003 0303 	and.w	r3, r3, #3
 8008838:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800883a:	2300      	movs	r3, #0
 800883c:	623b      	str	r3, [r7, #32]
 800883e:	e014      	b.n	800886a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008840:	69bb      	ldr	r3, [r7, #24]
 8008842:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884a:	601a      	str	r2, [r3, #0]
    pDest++;
 800884c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884e:	3301      	adds	r3, #1
 8008850:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008854:	3301      	adds	r3, #1
 8008856:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885a:	3301      	adds	r3, #1
 800885c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800885e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008860:	3301      	adds	r3, #1
 8008862:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008864:	6a3b      	ldr	r3, [r7, #32]
 8008866:	3301      	adds	r3, #1
 8008868:	623b      	str	r3, [r7, #32]
 800886a:	6a3a      	ldr	r2, [r7, #32]
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	429a      	cmp	r2, r3
 8008870:	d3e6      	bcc.n	8008840 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008872:	8bfb      	ldrh	r3, [r7, #30]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d01e      	beq.n	80088b6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008878:	2300      	movs	r3, #0
 800887a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800887c:	69bb      	ldr	r3, [r7, #24]
 800887e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008882:	461a      	mov	r2, r3
 8008884:	f107 0310 	add.w	r3, r7, #16
 8008888:	6812      	ldr	r2, [r2, #0]
 800888a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800888c:	693a      	ldr	r2, [r7, #16]
 800888e:	6a3b      	ldr	r3, [r7, #32]
 8008890:	b2db      	uxtb	r3, r3
 8008892:	00db      	lsls	r3, r3, #3
 8008894:	fa22 f303 	lsr.w	r3, r2, r3
 8008898:	b2da      	uxtb	r2, r3
 800889a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800889c:	701a      	strb	r2, [r3, #0]
      i++;
 800889e:	6a3b      	ldr	r3, [r7, #32]
 80088a0:	3301      	adds	r3, #1
 80088a2:	623b      	str	r3, [r7, #32]
      pDest++;
 80088a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a6:	3301      	adds	r3, #1
 80088a8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80088aa:	8bfb      	ldrh	r3, [r7, #30]
 80088ac:	3b01      	subs	r3, #1
 80088ae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80088b0:	8bfb      	ldrh	r3, [r7, #30]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1ea      	bne.n	800888c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80088b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	372c      	adds	r7, #44	; 0x2c
 80088bc:	46bd      	mov	sp, r7
 80088be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c2:	4770      	bx	lr

080088c4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b085      	sub	sp, #20
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
 80088cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	785b      	ldrb	r3, [r3, #1]
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d12c      	bne.n	800893a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	015a      	lsls	r2, r3, #5
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	4413      	add	r3, r2
 80088e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	db12      	blt.n	8008918 <USB_EPSetStall+0x54>
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00f      	beq.n	8008918 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	015a      	lsls	r2, r3, #5
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	4413      	add	r3, r2
 8008900:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	68ba      	ldr	r2, [r7, #8]
 8008908:	0151      	lsls	r1, r2, #5
 800890a:	68fa      	ldr	r2, [r7, #12]
 800890c:	440a      	add	r2, r1
 800890e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008912:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008916:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	015a      	lsls	r2, r3, #5
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	4413      	add	r3, r2
 8008920:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	68ba      	ldr	r2, [r7, #8]
 8008928:	0151      	lsls	r1, r2, #5
 800892a:	68fa      	ldr	r2, [r7, #12]
 800892c:	440a      	add	r2, r1
 800892e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008932:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008936:	6013      	str	r3, [r2, #0]
 8008938:	e02b      	b.n	8008992 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	015a      	lsls	r2, r3, #5
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	4413      	add	r3, r2
 8008942:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	2b00      	cmp	r3, #0
 800894a:	db12      	blt.n	8008972 <USB_EPSetStall+0xae>
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d00f      	beq.n	8008972 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	015a      	lsls	r2, r3, #5
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	4413      	add	r3, r2
 800895a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	68ba      	ldr	r2, [r7, #8]
 8008962:	0151      	lsls	r1, r2, #5
 8008964:	68fa      	ldr	r2, [r7, #12]
 8008966:	440a      	add	r2, r1
 8008968:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800896c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008970:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	015a      	lsls	r2, r3, #5
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	4413      	add	r3, r2
 800897a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	68ba      	ldr	r2, [r7, #8]
 8008982:	0151      	lsls	r1, r2, #5
 8008984:	68fa      	ldr	r2, [r7, #12]
 8008986:	440a      	add	r2, r1
 8008988:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800898c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008990:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008992:	2300      	movs	r3, #0
}
 8008994:	4618      	mov	r0, r3
 8008996:	3714      	adds	r7, #20
 8008998:	46bd      	mov	sp, r7
 800899a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899e:	4770      	bx	lr

080089a0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b085      	sub	sp, #20
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	785b      	ldrb	r3, [r3, #1]
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d128      	bne.n	8008a0e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	015a      	lsls	r2, r3, #5
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	4413      	add	r3, r2
 80089c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	68ba      	ldr	r2, [r7, #8]
 80089cc:	0151      	lsls	r1, r2, #5
 80089ce:	68fa      	ldr	r2, [r7, #12]
 80089d0:	440a      	add	r2, r1
 80089d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089d6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80089da:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	791b      	ldrb	r3, [r3, #4]
 80089e0:	2b03      	cmp	r3, #3
 80089e2:	d003      	beq.n	80089ec <USB_EPClearStall+0x4c>
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	791b      	ldrb	r3, [r3, #4]
 80089e8:	2b02      	cmp	r3, #2
 80089ea:	d138      	bne.n	8008a5e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	015a      	lsls	r2, r3, #5
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	4413      	add	r3, r2
 80089f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	68ba      	ldr	r2, [r7, #8]
 80089fc:	0151      	lsls	r1, r2, #5
 80089fe:	68fa      	ldr	r2, [r7, #12]
 8008a00:	440a      	add	r2, r1
 8008a02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a0a:	6013      	str	r3, [r2, #0]
 8008a0c:	e027      	b.n	8008a5e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	015a      	lsls	r2, r3, #5
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	4413      	add	r3, r2
 8008a16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	68ba      	ldr	r2, [r7, #8]
 8008a1e:	0151      	lsls	r1, r2, #5
 8008a20:	68fa      	ldr	r2, [r7, #12]
 8008a22:	440a      	add	r2, r1
 8008a24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a28:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a2c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	791b      	ldrb	r3, [r3, #4]
 8008a32:	2b03      	cmp	r3, #3
 8008a34:	d003      	beq.n	8008a3e <USB_EPClearStall+0x9e>
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	791b      	ldrb	r3, [r3, #4]
 8008a3a:	2b02      	cmp	r3, #2
 8008a3c:	d10f      	bne.n	8008a5e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	015a      	lsls	r2, r3, #5
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	4413      	add	r3, r2
 8008a46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	68ba      	ldr	r2, [r7, #8]
 8008a4e:	0151      	lsls	r1, r2, #5
 8008a50:	68fa      	ldr	r2, [r7, #12]
 8008a52:	440a      	add	r2, r1
 8008a54:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a5c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008a5e:	2300      	movs	r3, #0
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3714      	adds	r7, #20
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b085      	sub	sp, #20
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	460b      	mov	r3, r1
 8008a76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	68fa      	ldr	r2, [r7, #12]
 8008a86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a8a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008a8e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a96:	681a      	ldr	r2, [r3, #0]
 8008a98:	78fb      	ldrb	r3, [r7, #3]
 8008a9a:	011b      	lsls	r3, r3, #4
 8008a9c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008aa0:	68f9      	ldr	r1, [r7, #12]
 8008aa2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008aaa:	2300      	movs	r3, #0
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3714      	adds	r7, #20
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab6:	4770      	bx	lr

08008ab8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b085      	sub	sp, #20
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	68fa      	ldr	r2, [r7, #12]
 8008ace:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008ad2:	f023 0303 	bic.w	r3, r3, #3
 8008ad6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	68fa      	ldr	r2, [r7, #12]
 8008ae2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ae6:	f023 0302 	bic.w	r3, r3, #2
 8008aea:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3714      	adds	r7, #20
 8008af2:	46bd      	mov	sp, r7
 8008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af8:	4770      	bx	lr

08008afa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008afa:	b480      	push	{r7}
 8008afc:	b085      	sub	sp, #20
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	68fa      	ldr	r2, [r7, #12]
 8008b10:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008b14:	f023 0303 	bic.w	r3, r3, #3
 8008b18:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	68fa      	ldr	r2, [r7, #12]
 8008b24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b28:	f043 0302 	orr.w	r3, r3, #2
 8008b2c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008b2e:	2300      	movs	r3, #0
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3714      	adds	r7, #20
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr

08008b3c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b085      	sub	sp, #20
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	695b      	ldr	r3, [r3, #20]
 8008b48:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	699b      	ldr	r3, [r3, #24]
 8008b4e:	68fa      	ldr	r2, [r7, #12]
 8008b50:	4013      	ands	r3, r2
 8008b52:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008b54:	68fb      	ldr	r3, [r7, #12]
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3714      	adds	r7, #20
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b60:	4770      	bx	lr

08008b62 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b62:	b480      	push	{r7}
 8008b64:	b085      	sub	sp, #20
 8008b66:	af00      	add	r7, sp, #0
 8008b68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b74:	699b      	ldr	r3, [r3, #24]
 8008b76:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b7e:	69db      	ldr	r3, [r3, #28]
 8008b80:	68ba      	ldr	r2, [r7, #8]
 8008b82:	4013      	ands	r3, r2
 8008b84:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	0c1b      	lsrs	r3, r3, #16
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3714      	adds	r7, #20
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr

08008b96 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b96:	b480      	push	{r7}
 8008b98:	b085      	sub	sp, #20
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ba8:	699b      	ldr	r3, [r3, #24]
 8008baa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bb2:	69db      	ldr	r3, [r3, #28]
 8008bb4:	68ba      	ldr	r2, [r7, #8]
 8008bb6:	4013      	ands	r3, r2
 8008bb8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	b29b      	uxth	r3, r3
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	3714      	adds	r7, #20
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc8:	4770      	bx	lr

08008bca <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008bca:	b480      	push	{r7}
 8008bcc:	b085      	sub	sp, #20
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
 8008bd2:	460b      	mov	r3, r1
 8008bd4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008bda:	78fb      	ldrb	r3, [r7, #3]
 8008bdc:	015a      	lsls	r2, r3, #5
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	4413      	add	r3, r2
 8008be2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bf0:	695b      	ldr	r3, [r3, #20]
 8008bf2:	68ba      	ldr	r2, [r7, #8]
 8008bf4:	4013      	ands	r3, r2
 8008bf6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008bf8:	68bb      	ldr	r3, [r7, #8]
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3714      	adds	r7, #20
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c04:	4770      	bx	lr

08008c06 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008c06:	b480      	push	{r7}
 8008c08:	b087      	sub	sp, #28
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
 8008c0e:	460b      	mov	r3, r1
 8008c10:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c1c:	691b      	ldr	r3, [r3, #16]
 8008c1e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c28:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008c2a:	78fb      	ldrb	r3, [r7, #3]
 8008c2c:	f003 030f 	and.w	r3, r3, #15
 8008c30:	68fa      	ldr	r2, [r7, #12]
 8008c32:	fa22 f303 	lsr.w	r3, r2, r3
 8008c36:	01db      	lsls	r3, r3, #7
 8008c38:	b2db      	uxtb	r3, r3
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008c40:	78fb      	ldrb	r3, [r7, #3]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	697b      	ldr	r3, [r7, #20]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c4c:	689b      	ldr	r3, [r3, #8]
 8008c4e:	693a      	ldr	r2, [r7, #16]
 8008c50:	4013      	ands	r3, r2
 8008c52:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008c54:	68bb      	ldr	r3, [r7, #8]
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	371c      	adds	r7, #28
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr

08008c62 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008c62:	b480      	push	{r7}
 8008c64:	b083      	sub	sp, #12
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	695b      	ldr	r3, [r3, #20]
 8008c6e:	f003 0301 	and.w	r3, r3, #1
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	370c      	adds	r7, #12
 8008c76:	46bd      	mov	sp, r7
 8008c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7c:	4770      	bx	lr
	...

08008c80 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b085      	sub	sp, #20
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	4b09      	ldr	r3, [pc, #36]	; (8008cc4 <USB_ActivateSetup+0x44>)
 8008c9e:	4013      	ands	r3, r2
 8008ca0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	68fa      	ldr	r2, [r7, #12]
 8008cac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008cb4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008cb6:	2300      	movs	r3, #0
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3714      	adds	r7, #20
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr
 8008cc4:	fffff800 	.word	0xfffff800

08008cc8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b087      	sub	sp, #28
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	60f8      	str	r0, [r7, #12]
 8008cd0:	460b      	mov	r3, r1
 8008cd2:	607a      	str	r2, [r7, #4]
 8008cd4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	333c      	adds	r3, #60	; 0x3c
 8008cde:	3304      	adds	r3, #4
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	4a26      	ldr	r2, [pc, #152]	; (8008d80 <USB_EP0_OutStart+0xb8>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d90a      	bls.n	8008d02 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008cf8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008cfc:	d101      	bne.n	8008d02 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008cfe:	2300      	movs	r3, #0
 8008d00:	e037      	b.n	8008d72 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d08:	461a      	mov	r2, r3
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d14:	691b      	ldr	r3, [r3, #16]
 8008d16:	697a      	ldr	r2, [r7, #20]
 8008d18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d1c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008d20:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d28:	691b      	ldr	r3, [r3, #16]
 8008d2a:	697a      	ldr	r2, [r7, #20]
 8008d2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d30:	f043 0318 	orr.w	r3, r3, #24
 8008d34:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d3c:	691b      	ldr	r3, [r3, #16]
 8008d3e:	697a      	ldr	r2, [r7, #20]
 8008d40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d44:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008d48:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008d4a:	7afb      	ldrb	r3, [r7, #11]
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	d10f      	bne.n	8008d70 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d56:	461a      	mov	r2, r3
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	697a      	ldr	r2, [r7, #20]
 8008d66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d6a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008d6e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008d70:	2300      	movs	r3, #0
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	371c      	adds	r7, #28
 8008d76:	46bd      	mov	sp, r7
 8008d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7c:	4770      	bx	lr
 8008d7e:	bf00      	nop
 8008d80:	4f54300a 	.word	0x4f54300a

08008d84 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	3301      	adds	r3, #1
 8008d94:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	4a13      	ldr	r2, [pc, #76]	; (8008de8 <USB_CoreReset+0x64>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d901      	bls.n	8008da2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008d9e:	2303      	movs	r3, #3
 8008da0:	e01b      	b.n	8008dda <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	691b      	ldr	r3, [r3, #16]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	daf2      	bge.n	8008d90 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008daa:	2300      	movs	r3, #0
 8008dac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	691b      	ldr	r3, [r3, #16]
 8008db2:	f043 0201 	orr.w	r2, r3, #1
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	4a09      	ldr	r2, [pc, #36]	; (8008de8 <USB_CoreReset+0x64>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d901      	bls.n	8008dcc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008dc8:	2303      	movs	r3, #3
 8008dca:	e006      	b.n	8008dda <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	691b      	ldr	r3, [r3, #16]
 8008dd0:	f003 0301 	and.w	r3, r3, #1
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d0f0      	beq.n	8008dba <USB_CoreReset+0x36>

  return HAL_OK;
 8008dd8:	2300      	movs	r3, #0
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3714      	adds	r7, #20
 8008dde:	46bd      	mov	sp, r7
 8008de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de4:	4770      	bx	lr
 8008de6:	bf00      	nop
 8008de8:	00030d40 	.word	0x00030d40

08008dec <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b084      	sub	sp, #16
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
 8008df4:	460b      	mov	r3, r1
 8008df6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008df8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008dfc:	f005 fb4c 	bl	800e498 <malloc>
 8008e00:	4603      	mov	r3, r0
 8008e02:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d109      	bne.n	8008e1e <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	32b0      	adds	r2, #176	; 0xb0
 8008e14:	2100      	movs	r1, #0
 8008e16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008e1a:	2302      	movs	r3, #2
 8008e1c:	e0d4      	b.n	8008fc8 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008e1e:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8008e22:	2100      	movs	r1, #0
 8008e24:	68f8      	ldr	r0, [r7, #12]
 8008e26:	f005 fc13 	bl	800e650 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	32b0      	adds	r2, #176	; 0xb0
 8008e34:	68f9      	ldr	r1, [r7, #12]
 8008e36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	32b0      	adds	r2, #176	; 0xb0
 8008e44:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	7c1b      	ldrb	r3, [r3, #16]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d138      	bne.n	8008ec8 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008e56:	4b5e      	ldr	r3, [pc, #376]	; (8008fd0 <USBD_CDC_Init+0x1e4>)
 8008e58:	7819      	ldrb	r1, [r3, #0]
 8008e5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008e5e:	2202      	movs	r2, #2
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f005 f976 	bl	800e152 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008e66:	4b5a      	ldr	r3, [pc, #360]	; (8008fd0 <USBD_CDC_Init+0x1e4>)
 8008e68:	781b      	ldrb	r3, [r3, #0]
 8008e6a:	f003 020f 	and.w	r2, r3, #15
 8008e6e:	6879      	ldr	r1, [r7, #4]
 8008e70:	4613      	mov	r3, r2
 8008e72:	009b      	lsls	r3, r3, #2
 8008e74:	4413      	add	r3, r2
 8008e76:	009b      	lsls	r3, r3, #2
 8008e78:	440b      	add	r3, r1
 8008e7a:	3324      	adds	r3, #36	; 0x24
 8008e7c:	2201      	movs	r2, #1
 8008e7e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008e80:	4b54      	ldr	r3, [pc, #336]	; (8008fd4 <USBD_CDC_Init+0x1e8>)
 8008e82:	7819      	ldrb	r1, [r3, #0]
 8008e84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008e88:	2202      	movs	r2, #2
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f005 f961 	bl	800e152 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008e90:	4b50      	ldr	r3, [pc, #320]	; (8008fd4 <USBD_CDC_Init+0x1e8>)
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	f003 020f 	and.w	r2, r3, #15
 8008e98:	6879      	ldr	r1, [r7, #4]
 8008e9a:	4613      	mov	r3, r2
 8008e9c:	009b      	lsls	r3, r3, #2
 8008e9e:	4413      	add	r3, r2
 8008ea0:	009b      	lsls	r3, r3, #2
 8008ea2:	440b      	add	r3, r1
 8008ea4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008eac:	4b4a      	ldr	r3, [pc, #296]	; (8008fd8 <USBD_CDC_Init+0x1ec>)
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	f003 020f 	and.w	r2, r3, #15
 8008eb4:	6879      	ldr	r1, [r7, #4]
 8008eb6:	4613      	mov	r3, r2
 8008eb8:	009b      	lsls	r3, r3, #2
 8008eba:	4413      	add	r3, r2
 8008ebc:	009b      	lsls	r3, r3, #2
 8008ebe:	440b      	add	r3, r1
 8008ec0:	3326      	adds	r3, #38	; 0x26
 8008ec2:	2210      	movs	r2, #16
 8008ec4:	801a      	strh	r2, [r3, #0]
 8008ec6:	e035      	b.n	8008f34 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008ec8:	4b41      	ldr	r3, [pc, #260]	; (8008fd0 <USBD_CDC_Init+0x1e4>)
 8008eca:	7819      	ldrb	r1, [r3, #0]
 8008ecc:	2340      	movs	r3, #64	; 0x40
 8008ece:	2202      	movs	r2, #2
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f005 f93e 	bl	800e152 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008ed6:	4b3e      	ldr	r3, [pc, #248]	; (8008fd0 <USBD_CDC_Init+0x1e4>)
 8008ed8:	781b      	ldrb	r3, [r3, #0]
 8008eda:	f003 020f 	and.w	r2, r3, #15
 8008ede:	6879      	ldr	r1, [r7, #4]
 8008ee0:	4613      	mov	r3, r2
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	4413      	add	r3, r2
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	440b      	add	r3, r1
 8008eea:	3324      	adds	r3, #36	; 0x24
 8008eec:	2201      	movs	r2, #1
 8008eee:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008ef0:	4b38      	ldr	r3, [pc, #224]	; (8008fd4 <USBD_CDC_Init+0x1e8>)
 8008ef2:	7819      	ldrb	r1, [r3, #0]
 8008ef4:	2340      	movs	r3, #64	; 0x40
 8008ef6:	2202      	movs	r2, #2
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f005 f92a 	bl	800e152 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008efe:	4b35      	ldr	r3, [pc, #212]	; (8008fd4 <USBD_CDC_Init+0x1e8>)
 8008f00:	781b      	ldrb	r3, [r3, #0]
 8008f02:	f003 020f 	and.w	r2, r3, #15
 8008f06:	6879      	ldr	r1, [r7, #4]
 8008f08:	4613      	mov	r3, r2
 8008f0a:	009b      	lsls	r3, r3, #2
 8008f0c:	4413      	add	r3, r2
 8008f0e:	009b      	lsls	r3, r3, #2
 8008f10:	440b      	add	r3, r1
 8008f12:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008f16:	2201      	movs	r2, #1
 8008f18:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008f1a:	4b2f      	ldr	r3, [pc, #188]	; (8008fd8 <USBD_CDC_Init+0x1ec>)
 8008f1c:	781b      	ldrb	r3, [r3, #0]
 8008f1e:	f003 020f 	and.w	r2, r3, #15
 8008f22:	6879      	ldr	r1, [r7, #4]
 8008f24:	4613      	mov	r3, r2
 8008f26:	009b      	lsls	r3, r3, #2
 8008f28:	4413      	add	r3, r2
 8008f2a:	009b      	lsls	r3, r3, #2
 8008f2c:	440b      	add	r3, r1
 8008f2e:	3326      	adds	r3, #38	; 0x26
 8008f30:	2210      	movs	r2, #16
 8008f32:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008f34:	4b28      	ldr	r3, [pc, #160]	; (8008fd8 <USBD_CDC_Init+0x1ec>)
 8008f36:	7819      	ldrb	r1, [r3, #0]
 8008f38:	2308      	movs	r3, #8
 8008f3a:	2203      	movs	r2, #3
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f005 f908 	bl	800e152 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008f42:	4b25      	ldr	r3, [pc, #148]	; (8008fd8 <USBD_CDC_Init+0x1ec>)
 8008f44:	781b      	ldrb	r3, [r3, #0]
 8008f46:	f003 020f 	and.w	r2, r3, #15
 8008f4a:	6879      	ldr	r1, [r7, #4]
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	009b      	lsls	r3, r3, #2
 8008f50:	4413      	add	r3, r2
 8008f52:	009b      	lsls	r3, r3, #2
 8008f54:	440b      	add	r3, r1
 8008f56:	3324      	adds	r3, #36	; 0x24
 8008f58:	2201      	movs	r2, #1
 8008f5a:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008f6a:	687a      	ldr	r2, [r7, #4]
 8008f6c:	33b0      	adds	r3, #176	; 0xb0
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	4413      	add	r3, r2
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2200      	movs	r2, #0
 8008f84:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d101      	bne.n	8008f96 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 8008f92:	2302      	movs	r3, #2
 8008f94:	e018      	b.n	8008fc8 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	7c1b      	ldrb	r3, [r3, #16]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d10a      	bne.n	8008fb4 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008f9e:	4b0d      	ldr	r3, [pc, #52]	; (8008fd4 <USBD_CDC_Init+0x1e8>)
 8008fa0:	7819      	ldrb	r1, [r3, #0]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008fa8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f005 f9bf 	bl	800e330 <USBD_LL_PrepareReceive>
 8008fb2:	e008      	b.n	8008fc6 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008fb4:	4b07      	ldr	r3, [pc, #28]	; (8008fd4 <USBD_CDC_Init+0x1e8>)
 8008fb6:	7819      	ldrb	r1, [r3, #0]
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008fbe:	2340      	movs	r3, #64	; 0x40
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f005 f9b5 	bl	800e330 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008fc6:	2300      	movs	r3, #0
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3710      	adds	r7, #16
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	20000093 	.word	0x20000093
 8008fd4:	20000094 	.word	0x20000094
 8008fd8:	20000095 	.word	0x20000095

08008fdc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b082      	sub	sp, #8
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008fe8:	4b3a      	ldr	r3, [pc, #232]	; (80090d4 <USBD_CDC_DeInit+0xf8>)
 8008fea:	781b      	ldrb	r3, [r3, #0]
 8008fec:	4619      	mov	r1, r3
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f005 f8d5 	bl	800e19e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008ff4:	4b37      	ldr	r3, [pc, #220]	; (80090d4 <USBD_CDC_DeInit+0xf8>)
 8008ff6:	781b      	ldrb	r3, [r3, #0]
 8008ff8:	f003 020f 	and.w	r2, r3, #15
 8008ffc:	6879      	ldr	r1, [r7, #4]
 8008ffe:	4613      	mov	r3, r2
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	4413      	add	r3, r2
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	440b      	add	r3, r1
 8009008:	3324      	adds	r3, #36	; 0x24
 800900a:	2200      	movs	r2, #0
 800900c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800900e:	4b32      	ldr	r3, [pc, #200]	; (80090d8 <USBD_CDC_DeInit+0xfc>)
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	4619      	mov	r1, r3
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f005 f8c2 	bl	800e19e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800901a:	4b2f      	ldr	r3, [pc, #188]	; (80090d8 <USBD_CDC_DeInit+0xfc>)
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	f003 020f 	and.w	r2, r3, #15
 8009022:	6879      	ldr	r1, [r7, #4]
 8009024:	4613      	mov	r3, r2
 8009026:	009b      	lsls	r3, r3, #2
 8009028:	4413      	add	r3, r2
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	440b      	add	r3, r1
 800902e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009032:	2200      	movs	r2, #0
 8009034:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009036:	4b29      	ldr	r3, [pc, #164]	; (80090dc <USBD_CDC_DeInit+0x100>)
 8009038:	781b      	ldrb	r3, [r3, #0]
 800903a:	4619      	mov	r1, r3
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f005 f8ae 	bl	800e19e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009042:	4b26      	ldr	r3, [pc, #152]	; (80090dc <USBD_CDC_DeInit+0x100>)
 8009044:	781b      	ldrb	r3, [r3, #0]
 8009046:	f003 020f 	and.w	r2, r3, #15
 800904a:	6879      	ldr	r1, [r7, #4]
 800904c:	4613      	mov	r3, r2
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	4413      	add	r3, r2
 8009052:	009b      	lsls	r3, r3, #2
 8009054:	440b      	add	r3, r1
 8009056:	3324      	adds	r3, #36	; 0x24
 8009058:	2200      	movs	r2, #0
 800905a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800905c:	4b1f      	ldr	r3, [pc, #124]	; (80090dc <USBD_CDC_DeInit+0x100>)
 800905e:	781b      	ldrb	r3, [r3, #0]
 8009060:	f003 020f 	and.w	r2, r3, #15
 8009064:	6879      	ldr	r1, [r7, #4]
 8009066:	4613      	mov	r3, r2
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	4413      	add	r3, r2
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	440b      	add	r3, r1
 8009070:	3326      	adds	r3, #38	; 0x26
 8009072:	2200      	movs	r2, #0
 8009074:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	32b0      	adds	r2, #176	; 0xb0
 8009080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d01f      	beq.n	80090c8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800908e:	687a      	ldr	r2, [r7, #4]
 8009090:	33b0      	adds	r3, #176	; 0xb0
 8009092:	009b      	lsls	r3, r3, #2
 8009094:	4413      	add	r3, r2
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	685b      	ldr	r3, [r3, #4]
 800909a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	32b0      	adds	r2, #176	; 0xb0
 80090a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090aa:	4618      	mov	r0, r3
 80090ac:	f005 f9fc 	bl	800e4a8 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	32b0      	adds	r2, #176	; 0xb0
 80090ba:	2100      	movs	r1, #0
 80090bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2200      	movs	r2, #0
 80090c4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80090c8:	2300      	movs	r3, #0
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3708      	adds	r7, #8
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}
 80090d2:	bf00      	nop
 80090d4:	20000093 	.word	0x20000093
 80090d8:	20000094 	.word	0x20000094
 80090dc:	20000095 	.word	0x20000095

080090e0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b086      	sub	sp, #24
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	32b0      	adds	r2, #176	; 0xb0
 80090f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090f8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80090fa:	2300      	movs	r3, #0
 80090fc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80090fe:	2300      	movs	r3, #0
 8009100:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009102:	2300      	movs	r3, #0
 8009104:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d101      	bne.n	8009110 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800910c:	2303      	movs	r3, #3
 800910e:	e0bf      	b.n	8009290 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	781b      	ldrb	r3, [r3, #0]
 8009114:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009118:	2b00      	cmp	r3, #0
 800911a:	d050      	beq.n	80091be <USBD_CDC_Setup+0xde>
 800911c:	2b20      	cmp	r3, #32
 800911e:	f040 80af 	bne.w	8009280 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	88db      	ldrh	r3, [r3, #6]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d03a      	beq.n	80091a0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	781b      	ldrb	r3, [r3, #0]
 800912e:	b25b      	sxtb	r3, r3
 8009130:	2b00      	cmp	r3, #0
 8009132:	da1b      	bge.n	800916c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800913a:	687a      	ldr	r2, [r7, #4]
 800913c:	33b0      	adds	r3, #176	; 0xb0
 800913e:	009b      	lsls	r3, r3, #2
 8009140:	4413      	add	r3, r2
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	689b      	ldr	r3, [r3, #8]
 8009146:	683a      	ldr	r2, [r7, #0]
 8009148:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800914a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800914c:	683a      	ldr	r2, [r7, #0]
 800914e:	88d2      	ldrh	r2, [r2, #6]
 8009150:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	88db      	ldrh	r3, [r3, #6]
 8009156:	2b07      	cmp	r3, #7
 8009158:	bf28      	it	cs
 800915a:	2307      	movcs	r3, #7
 800915c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	89fa      	ldrh	r2, [r7, #14]
 8009162:	4619      	mov	r1, r3
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f001 fdad 	bl	800acc4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800916a:	e090      	b.n	800928e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	785a      	ldrb	r2, [r3, #1]
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	88db      	ldrh	r3, [r3, #6]
 800917a:	2b3f      	cmp	r3, #63	; 0x3f
 800917c:	d803      	bhi.n	8009186 <USBD_CDC_Setup+0xa6>
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	88db      	ldrh	r3, [r3, #6]
 8009182:	b2da      	uxtb	r2, r3
 8009184:	e000      	b.n	8009188 <USBD_CDC_Setup+0xa8>
 8009186:	2240      	movs	r2, #64	; 0x40
 8009188:	693b      	ldr	r3, [r7, #16]
 800918a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800918e:	6939      	ldr	r1, [r7, #16]
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8009196:	461a      	mov	r2, r3
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f001 fdbf 	bl	800ad1c <USBD_CtlPrepareRx>
      break;
 800919e:	e076      	b.n	800928e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80091a6:	687a      	ldr	r2, [r7, #4]
 80091a8:	33b0      	adds	r3, #176	; 0xb0
 80091aa:	009b      	lsls	r3, r3, #2
 80091ac:	4413      	add	r3, r2
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	689b      	ldr	r3, [r3, #8]
 80091b2:	683a      	ldr	r2, [r7, #0]
 80091b4:	7850      	ldrb	r0, [r2, #1]
 80091b6:	2200      	movs	r2, #0
 80091b8:	6839      	ldr	r1, [r7, #0]
 80091ba:	4798      	blx	r3
      break;
 80091bc:	e067      	b.n	800928e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	785b      	ldrb	r3, [r3, #1]
 80091c2:	2b0b      	cmp	r3, #11
 80091c4:	d851      	bhi.n	800926a <USBD_CDC_Setup+0x18a>
 80091c6:	a201      	add	r2, pc, #4	; (adr r2, 80091cc <USBD_CDC_Setup+0xec>)
 80091c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091cc:	080091fd 	.word	0x080091fd
 80091d0:	08009279 	.word	0x08009279
 80091d4:	0800926b 	.word	0x0800926b
 80091d8:	0800926b 	.word	0x0800926b
 80091dc:	0800926b 	.word	0x0800926b
 80091e0:	0800926b 	.word	0x0800926b
 80091e4:	0800926b 	.word	0x0800926b
 80091e8:	0800926b 	.word	0x0800926b
 80091ec:	0800926b 	.word	0x0800926b
 80091f0:	0800926b 	.word	0x0800926b
 80091f4:	08009227 	.word	0x08009227
 80091f8:	08009251 	.word	0x08009251
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009202:	b2db      	uxtb	r3, r3
 8009204:	2b03      	cmp	r3, #3
 8009206:	d107      	bne.n	8009218 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009208:	f107 030a 	add.w	r3, r7, #10
 800920c:	2202      	movs	r2, #2
 800920e:	4619      	mov	r1, r3
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f001 fd57 	bl	800acc4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009216:	e032      	b.n	800927e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009218:	6839      	ldr	r1, [r7, #0]
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f001 fce1 	bl	800abe2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009220:	2303      	movs	r3, #3
 8009222:	75fb      	strb	r3, [r7, #23]
          break;
 8009224:	e02b      	b.n	800927e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800922c:	b2db      	uxtb	r3, r3
 800922e:	2b03      	cmp	r3, #3
 8009230:	d107      	bne.n	8009242 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009232:	f107 030d 	add.w	r3, r7, #13
 8009236:	2201      	movs	r2, #1
 8009238:	4619      	mov	r1, r3
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f001 fd42 	bl	800acc4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009240:	e01d      	b.n	800927e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009242:	6839      	ldr	r1, [r7, #0]
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	f001 fccc 	bl	800abe2 <USBD_CtlError>
            ret = USBD_FAIL;
 800924a:	2303      	movs	r3, #3
 800924c:	75fb      	strb	r3, [r7, #23]
          break;
 800924e:	e016      	b.n	800927e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009256:	b2db      	uxtb	r3, r3
 8009258:	2b03      	cmp	r3, #3
 800925a:	d00f      	beq.n	800927c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800925c:	6839      	ldr	r1, [r7, #0]
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f001 fcbf 	bl	800abe2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009264:	2303      	movs	r3, #3
 8009266:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009268:	e008      	b.n	800927c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800926a:	6839      	ldr	r1, [r7, #0]
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f001 fcb8 	bl	800abe2 <USBD_CtlError>
          ret = USBD_FAIL;
 8009272:	2303      	movs	r3, #3
 8009274:	75fb      	strb	r3, [r7, #23]
          break;
 8009276:	e002      	b.n	800927e <USBD_CDC_Setup+0x19e>
          break;
 8009278:	bf00      	nop
 800927a:	e008      	b.n	800928e <USBD_CDC_Setup+0x1ae>
          break;
 800927c:	bf00      	nop
      }
      break;
 800927e:	e006      	b.n	800928e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009280:	6839      	ldr	r1, [r7, #0]
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f001 fcad 	bl	800abe2 <USBD_CtlError>
      ret = USBD_FAIL;
 8009288:	2303      	movs	r3, #3
 800928a:	75fb      	strb	r3, [r7, #23]
      break;
 800928c:	bf00      	nop
  }

  return (uint8_t)ret;
 800928e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009290:	4618      	mov	r0, r3
 8009292:	3718      	adds	r7, #24
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}

08009298 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b084      	sub	sp, #16
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
 80092a0:	460b      	mov	r3, r1
 80092a2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80092aa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	32b0      	adds	r2, #176	; 0xb0
 80092b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d101      	bne.n	80092c2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80092be:	2303      	movs	r3, #3
 80092c0:	e065      	b.n	800938e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	32b0      	adds	r2, #176	; 0xb0
 80092cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092d0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80092d2:	78fb      	ldrb	r3, [r7, #3]
 80092d4:	f003 020f 	and.w	r2, r3, #15
 80092d8:	6879      	ldr	r1, [r7, #4]
 80092da:	4613      	mov	r3, r2
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	4413      	add	r3, r2
 80092e0:	009b      	lsls	r3, r3, #2
 80092e2:	440b      	add	r3, r1
 80092e4:	3318      	adds	r3, #24
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d02f      	beq.n	800934c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80092ec:	78fb      	ldrb	r3, [r7, #3]
 80092ee:	f003 020f 	and.w	r2, r3, #15
 80092f2:	6879      	ldr	r1, [r7, #4]
 80092f4:	4613      	mov	r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	4413      	add	r3, r2
 80092fa:	009b      	lsls	r3, r3, #2
 80092fc:	440b      	add	r3, r1
 80092fe:	3318      	adds	r3, #24
 8009300:	681a      	ldr	r2, [r3, #0]
 8009302:	78fb      	ldrb	r3, [r7, #3]
 8009304:	f003 010f 	and.w	r1, r3, #15
 8009308:	68f8      	ldr	r0, [r7, #12]
 800930a:	460b      	mov	r3, r1
 800930c:	00db      	lsls	r3, r3, #3
 800930e:	440b      	add	r3, r1
 8009310:	009b      	lsls	r3, r3, #2
 8009312:	4403      	add	r3, r0
 8009314:	3348      	adds	r3, #72	; 0x48
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	fbb2 f1f3 	udiv	r1, r2, r3
 800931c:	fb01 f303 	mul.w	r3, r1, r3
 8009320:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009322:	2b00      	cmp	r3, #0
 8009324:	d112      	bne.n	800934c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009326:	78fb      	ldrb	r3, [r7, #3]
 8009328:	f003 020f 	and.w	r2, r3, #15
 800932c:	6879      	ldr	r1, [r7, #4]
 800932e:	4613      	mov	r3, r2
 8009330:	009b      	lsls	r3, r3, #2
 8009332:	4413      	add	r3, r2
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	440b      	add	r3, r1
 8009338:	3318      	adds	r3, #24
 800933a:	2200      	movs	r2, #0
 800933c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800933e:	78f9      	ldrb	r1, [r7, #3]
 8009340:	2300      	movs	r3, #0
 8009342:	2200      	movs	r2, #0
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f004 ffd2 	bl	800e2ee <USBD_LL_Transmit>
 800934a:	e01f      	b.n	800938c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	2200      	movs	r2, #0
 8009350:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800935a:	687a      	ldr	r2, [r7, #4]
 800935c:	33b0      	adds	r3, #176	; 0xb0
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	4413      	add	r3, r2
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	691b      	ldr	r3, [r3, #16]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d010      	beq.n	800938c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	33b0      	adds	r3, #176	; 0xb0
 8009374:	009b      	lsls	r3, r3, #2
 8009376:	4413      	add	r3, r2
 8009378:	685b      	ldr	r3, [r3, #4]
 800937a:	691b      	ldr	r3, [r3, #16]
 800937c:	68ba      	ldr	r2, [r7, #8]
 800937e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8009382:	68ba      	ldr	r2, [r7, #8]
 8009384:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8009388:	78fa      	ldrb	r2, [r7, #3]
 800938a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800938c:	2300      	movs	r3, #0
}
 800938e:	4618      	mov	r0, r3
 8009390:	3710      	adds	r7, #16
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009396:	b580      	push	{r7, lr}
 8009398:	b084      	sub	sp, #16
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
 800939e:	460b      	mov	r3, r1
 80093a0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	32b0      	adds	r2, #176	; 0xb0
 80093ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093b0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	32b0      	adds	r2, #176	; 0xb0
 80093bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d101      	bne.n	80093c8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80093c4:	2303      	movs	r3, #3
 80093c6:	e01a      	b.n	80093fe <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80093c8:	78fb      	ldrb	r3, [r7, #3]
 80093ca:	4619      	mov	r1, r3
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f004 ffd0 	bl	800e372 <USBD_LL_GetRxDataSize>
 80093d2:	4602      	mov	r2, r0
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80093e0:	687a      	ldr	r2, [r7, #4]
 80093e2:	33b0      	adds	r3, #176	; 0xb0
 80093e4:	009b      	lsls	r3, r3, #2
 80093e6:	4413      	add	r3, r2
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	68db      	ldr	r3, [r3, #12]
 80093ec:	68fa      	ldr	r2, [r7, #12]
 80093ee:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80093f2:	68fa      	ldr	r2, [r7, #12]
 80093f4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80093f8:	4611      	mov	r1, r2
 80093fa:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80093fc:	2300      	movs	r3, #0
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3710      	adds	r7, #16
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}

08009406 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009406:	b580      	push	{r7, lr}
 8009408:	b084      	sub	sp, #16
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	32b0      	adds	r2, #176	; 0xb0
 8009418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800941c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d101      	bne.n	8009428 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009424:	2303      	movs	r3, #3
 8009426:	e025      	b.n	8009474 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800942e:	687a      	ldr	r2, [r7, #4]
 8009430:	33b0      	adds	r3, #176	; 0xb0
 8009432:	009b      	lsls	r3, r3, #2
 8009434:	4413      	add	r3, r2
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d01a      	beq.n	8009472 <USBD_CDC_EP0_RxReady+0x6c>
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009442:	2bff      	cmp	r3, #255	; 0xff
 8009444:	d015      	beq.n	8009472 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800944c:	687a      	ldr	r2, [r7, #4]
 800944e:	33b0      	adds	r3, #176	; 0xb0
 8009450:	009b      	lsls	r3, r3, #2
 8009452:	4413      	add	r3, r2
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	68fa      	ldr	r2, [r7, #12]
 800945a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800945e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009460:	68fa      	ldr	r2, [r7, #12]
 8009462:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009466:	b292      	uxth	r2, r2
 8009468:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	22ff      	movs	r2, #255	; 0xff
 800946e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009472:	2300      	movs	r3, #0
}
 8009474:	4618      	mov	r0, r3
 8009476:	3710      	adds	r7, #16
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b086      	sub	sp, #24
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009484:	2182      	movs	r1, #130	; 0x82
 8009486:	4818      	ldr	r0, [pc, #96]	; (80094e8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009488:	f000 fd49 	bl	8009f1e <USBD_GetEpDesc>
 800948c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800948e:	2101      	movs	r1, #1
 8009490:	4815      	ldr	r0, [pc, #84]	; (80094e8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009492:	f000 fd44 	bl	8009f1e <USBD_GetEpDesc>
 8009496:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009498:	2181      	movs	r1, #129	; 0x81
 800949a:	4813      	ldr	r0, [pc, #76]	; (80094e8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800949c:	f000 fd3f 	bl	8009f1e <USBD_GetEpDesc>
 80094a0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d002      	beq.n	80094ae <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80094a8:	697b      	ldr	r3, [r7, #20]
 80094aa:	2210      	movs	r2, #16
 80094ac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d006      	beq.n	80094c2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	2200      	movs	r2, #0
 80094b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094bc:	711a      	strb	r2, [r3, #4]
 80094be:	2200      	movs	r2, #0
 80094c0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d006      	beq.n	80094d6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	2200      	movs	r2, #0
 80094cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094d0:	711a      	strb	r2, [r3, #4]
 80094d2:	2200      	movs	r2, #0
 80094d4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2243      	movs	r2, #67	; 0x43
 80094da:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80094dc:	4b02      	ldr	r3, [pc, #8]	; (80094e8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3718      	adds	r7, #24
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
 80094e6:	bf00      	nop
 80094e8:	20000050 	.word	0x20000050

080094ec <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b086      	sub	sp, #24
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80094f4:	2182      	movs	r1, #130	; 0x82
 80094f6:	4818      	ldr	r0, [pc, #96]	; (8009558 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80094f8:	f000 fd11 	bl	8009f1e <USBD_GetEpDesc>
 80094fc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80094fe:	2101      	movs	r1, #1
 8009500:	4815      	ldr	r0, [pc, #84]	; (8009558 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009502:	f000 fd0c 	bl	8009f1e <USBD_GetEpDesc>
 8009506:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009508:	2181      	movs	r1, #129	; 0x81
 800950a:	4813      	ldr	r0, [pc, #76]	; (8009558 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800950c:	f000 fd07 	bl	8009f1e <USBD_GetEpDesc>
 8009510:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d002      	beq.n	800951e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	2210      	movs	r2, #16
 800951c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d006      	beq.n	8009532 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009524:	693b      	ldr	r3, [r7, #16]
 8009526:	2200      	movs	r2, #0
 8009528:	711a      	strb	r2, [r3, #4]
 800952a:	2200      	movs	r2, #0
 800952c:	f042 0202 	orr.w	r2, r2, #2
 8009530:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d006      	beq.n	8009546 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	2200      	movs	r2, #0
 800953c:	711a      	strb	r2, [r3, #4]
 800953e:	2200      	movs	r2, #0
 8009540:	f042 0202 	orr.w	r2, r2, #2
 8009544:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2243      	movs	r2, #67	; 0x43
 800954a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800954c:	4b02      	ldr	r3, [pc, #8]	; (8009558 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800954e:	4618      	mov	r0, r3
 8009550:	3718      	adds	r7, #24
 8009552:	46bd      	mov	sp, r7
 8009554:	bd80      	pop	{r7, pc}
 8009556:	bf00      	nop
 8009558:	20000050 	.word	0x20000050

0800955c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b086      	sub	sp, #24
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009564:	2182      	movs	r1, #130	; 0x82
 8009566:	4818      	ldr	r0, [pc, #96]	; (80095c8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009568:	f000 fcd9 	bl	8009f1e <USBD_GetEpDesc>
 800956c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800956e:	2101      	movs	r1, #1
 8009570:	4815      	ldr	r0, [pc, #84]	; (80095c8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009572:	f000 fcd4 	bl	8009f1e <USBD_GetEpDesc>
 8009576:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009578:	2181      	movs	r1, #129	; 0x81
 800957a:	4813      	ldr	r0, [pc, #76]	; (80095c8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800957c:	f000 fccf 	bl	8009f1e <USBD_GetEpDesc>
 8009580:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d002      	beq.n	800958e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009588:	697b      	ldr	r3, [r7, #20]
 800958a:	2210      	movs	r2, #16
 800958c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800958e:	693b      	ldr	r3, [r7, #16]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d006      	beq.n	80095a2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	2200      	movs	r2, #0
 8009598:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800959c:	711a      	strb	r2, [r3, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d006      	beq.n	80095b6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2200      	movs	r2, #0
 80095ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80095b0:	711a      	strb	r2, [r3, #4]
 80095b2:	2200      	movs	r2, #0
 80095b4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2243      	movs	r2, #67	; 0x43
 80095ba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80095bc:	4b02      	ldr	r3, [pc, #8]	; (80095c8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80095be:	4618      	mov	r0, r3
 80095c0:	3718      	adds	r7, #24
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}
 80095c6:	bf00      	nop
 80095c8:	20000050 	.word	0x20000050

080095cc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	220a      	movs	r2, #10
 80095d8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80095da:	4b03      	ldr	r3, [pc, #12]	; (80095e8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80095dc:	4618      	mov	r0, r3
 80095de:	370c      	adds	r7, #12
 80095e0:	46bd      	mov	sp, r7
 80095e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e6:	4770      	bx	lr
 80095e8:	2000000c 	.word	0x2000000c

080095ec <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d101      	bne.n	8009600 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80095fc:	2303      	movs	r3, #3
 80095fe:	e009      	b.n	8009614 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009606:	687a      	ldr	r2, [r7, #4]
 8009608:	33b0      	adds	r3, #176	; 0xb0
 800960a:	009b      	lsls	r3, r3, #2
 800960c:	4413      	add	r3, r2
 800960e:	683a      	ldr	r2, [r7, #0]
 8009610:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009612:	2300      	movs	r3, #0
}
 8009614:	4618      	mov	r0, r3
 8009616:	370c      	adds	r7, #12
 8009618:	46bd      	mov	sp, r7
 800961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961e:	4770      	bx	lr

08009620 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009620:	b480      	push	{r7}
 8009622:	b087      	sub	sp, #28
 8009624:	af00      	add	r7, sp, #0
 8009626:	60f8      	str	r0, [r7, #12]
 8009628:	60b9      	str	r1, [r7, #8]
 800962a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	32b0      	adds	r2, #176	; 0xb0
 8009636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800963a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d101      	bne.n	8009646 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009642:	2303      	movs	r3, #3
 8009644:	e008      	b.n	8009658 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	68ba      	ldr	r2, [r7, #8]
 800964a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	687a      	ldr	r2, [r7, #4]
 8009652:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009656:	2300      	movs	r3, #0
}
 8009658:	4618      	mov	r0, r3
 800965a:	371c      	adds	r7, #28
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr

08009664 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009664:	b480      	push	{r7}
 8009666:	b085      	sub	sp, #20
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
 800966c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	32b0      	adds	r2, #176	; 0xb0
 8009678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800967c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d101      	bne.n	8009688 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009684:	2303      	movs	r3, #3
 8009686:	e004      	b.n	8009692 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	683a      	ldr	r2, [r7, #0]
 800968c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009690:	2300      	movs	r3, #0
}
 8009692:	4618      	mov	r0, r3
 8009694:	3714      	adds	r7, #20
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr
	...

080096a0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b084      	sub	sp, #16
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	32b0      	adds	r2, #176	; 0xb0
 80096b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096b6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80096b8:	2301      	movs	r3, #1
 80096ba:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d101      	bne.n	80096c6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80096c2:	2303      	movs	r3, #3
 80096c4:	e025      	b.n	8009712 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d11f      	bne.n	8009710 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	2201      	movs	r2, #1
 80096d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80096d8:	4b10      	ldr	r3, [pc, #64]	; (800971c <USBD_CDC_TransmitPacket+0x7c>)
 80096da:	781b      	ldrb	r3, [r3, #0]
 80096dc:	f003 020f 	and.w	r2, r3, #15
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	4613      	mov	r3, r2
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	4413      	add	r3, r2
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	4403      	add	r3, r0
 80096f2:	3318      	adds	r3, #24
 80096f4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80096f6:	4b09      	ldr	r3, [pc, #36]	; (800971c <USBD_CDC_TransmitPacket+0x7c>)
 80096f8:	7819      	ldrb	r1, [r3, #0]
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f004 fdf1 	bl	800e2ee <USBD_LL_Transmit>

    ret = USBD_OK;
 800970c:	2300      	movs	r3, #0
 800970e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009710:	7bfb      	ldrb	r3, [r7, #15]
}
 8009712:	4618      	mov	r0, r3
 8009714:	3710      	adds	r7, #16
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}
 800971a:	bf00      	nop
 800971c:	20000093 	.word	0x20000093

08009720 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b084      	sub	sp, #16
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	32b0      	adds	r2, #176	; 0xb0
 8009732:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009736:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	32b0      	adds	r2, #176	; 0xb0
 8009742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d101      	bne.n	800974e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800974a:	2303      	movs	r3, #3
 800974c:	e018      	b.n	8009780 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	7c1b      	ldrb	r3, [r3, #16]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d10a      	bne.n	800976c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009756:	4b0c      	ldr	r3, [pc, #48]	; (8009788 <USBD_CDC_ReceivePacket+0x68>)
 8009758:	7819      	ldrb	r1, [r3, #0]
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009760:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f004 fde3 	bl	800e330 <USBD_LL_PrepareReceive>
 800976a:	e008      	b.n	800977e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800976c:	4b06      	ldr	r3, [pc, #24]	; (8009788 <USBD_CDC_ReceivePacket+0x68>)
 800976e:	7819      	ldrb	r1, [r3, #0]
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009776:	2340      	movs	r3, #64	; 0x40
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f004 fdd9 	bl	800e330 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3710      	adds	r7, #16
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}
 8009788:	20000094 	.word	0x20000094

0800978c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b086      	sub	sp, #24
 8009790:	af00      	add	r7, sp, #0
 8009792:	60f8      	str	r0, [r7, #12]
 8009794:	60b9      	str	r1, [r7, #8]
 8009796:	4613      	mov	r3, r2
 8009798:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d101      	bne.n	80097a4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80097a0:	2303      	movs	r3, #3
 80097a2:	e01f      	b.n	80097e4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2200      	movs	r2, #0
 80097a8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2200      	movs	r2, #0
 80097b0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2200      	movs	r2, #0
 80097b8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d003      	beq.n	80097ca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	68ba      	ldr	r2, [r7, #8]
 80097c6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2201      	movs	r2, #1
 80097ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	79fa      	ldrb	r2, [r7, #7]
 80097d6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80097d8:	68f8      	ldr	r0, [r7, #12]
 80097da:	f004 fc53 	bl	800e084 <USBD_LL_Init>
 80097de:	4603      	mov	r3, r0
 80097e0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80097e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3718      	adds	r7, #24
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b084      	sub	sp, #16
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
 80097f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80097f6:	2300      	movs	r3, #0
 80097f8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d101      	bne.n	8009804 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009800:	2303      	movs	r3, #3
 8009802:	e025      	b.n	8009850 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	683a      	ldr	r2, [r7, #0]
 8009808:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	32ae      	adds	r2, #174	; 0xae
 8009816:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800981a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800981c:	2b00      	cmp	r3, #0
 800981e:	d00f      	beq.n	8009840 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	32ae      	adds	r2, #174	; 0xae
 800982a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800982e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009830:	f107 020e 	add.w	r2, r7, #14
 8009834:	4610      	mov	r0, r2
 8009836:	4798      	blx	r3
 8009838:	4602      	mov	r2, r0
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009846:	1c5a      	adds	r2, r3, #1
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800984e:	2300      	movs	r3, #0
}
 8009850:	4618      	mov	r0, r3
 8009852:	3710      	adds	r7, #16
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}

08009858 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b082      	sub	sp, #8
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f004 fc5b 	bl	800e11c <USBD_LL_Start>
 8009866:	4603      	mov	r3, r0
}
 8009868:	4618      	mov	r0, r3
 800986a:	3708      	adds	r7, #8
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}

08009870 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009870:	b480      	push	{r7}
 8009872:	b083      	sub	sp, #12
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009878:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800987a:	4618      	mov	r0, r3
 800987c:	370c      	adds	r7, #12
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr

08009886 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009886:	b580      	push	{r7, lr}
 8009888:	b084      	sub	sp, #16
 800988a:	af00      	add	r7, sp, #0
 800988c:	6078      	str	r0, [r7, #4]
 800988e:	460b      	mov	r3, r1
 8009890:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009892:	2300      	movs	r3, #0
 8009894:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800989c:	2b00      	cmp	r3, #0
 800989e:	d009      	beq.n	80098b4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	78fa      	ldrb	r2, [r7, #3]
 80098aa:	4611      	mov	r1, r2
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	4798      	blx	r3
 80098b0:	4603      	mov	r3, r0
 80098b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80098b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3710      	adds	r7, #16
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}

080098be <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80098be:	b580      	push	{r7, lr}
 80098c0:	b084      	sub	sp, #16
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	6078      	str	r0, [r7, #4]
 80098c6:	460b      	mov	r3, r1
 80098c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80098ca:	2300      	movs	r3, #0
 80098cc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	78fa      	ldrb	r2, [r7, #3]
 80098d8:	4611      	mov	r1, r2
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	4798      	blx	r3
 80098de:	4603      	mov	r3, r0
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d001      	beq.n	80098e8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80098e4:	2303      	movs	r3, #3
 80098e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80098e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3710      	adds	r7, #16
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b084      	sub	sp, #16
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
 80098fa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009902:	6839      	ldr	r1, [r7, #0]
 8009904:	4618      	mov	r0, r3
 8009906:	f001 f932 	bl	800ab6e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2201      	movs	r2, #1
 800990e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009918:	461a      	mov	r2, r3
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009926:	f003 031f 	and.w	r3, r3, #31
 800992a:	2b02      	cmp	r3, #2
 800992c:	d01a      	beq.n	8009964 <USBD_LL_SetupStage+0x72>
 800992e:	2b02      	cmp	r3, #2
 8009930:	d822      	bhi.n	8009978 <USBD_LL_SetupStage+0x86>
 8009932:	2b00      	cmp	r3, #0
 8009934:	d002      	beq.n	800993c <USBD_LL_SetupStage+0x4a>
 8009936:	2b01      	cmp	r3, #1
 8009938:	d00a      	beq.n	8009950 <USBD_LL_SetupStage+0x5e>
 800993a:	e01d      	b.n	8009978 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009942:	4619      	mov	r1, r3
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 fb5f 	bl	800a008 <USBD_StdDevReq>
 800994a:	4603      	mov	r3, r0
 800994c:	73fb      	strb	r3, [r7, #15]
      break;
 800994e:	e020      	b.n	8009992 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009956:	4619      	mov	r1, r3
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 fbc7 	bl	800a0ec <USBD_StdItfReq>
 800995e:	4603      	mov	r3, r0
 8009960:	73fb      	strb	r3, [r7, #15]
      break;
 8009962:	e016      	b.n	8009992 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800996a:	4619      	mov	r1, r3
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f000 fc29 	bl	800a1c4 <USBD_StdEPReq>
 8009972:	4603      	mov	r3, r0
 8009974:	73fb      	strb	r3, [r7, #15]
      break;
 8009976:	e00c      	b.n	8009992 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800997e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009982:	b2db      	uxtb	r3, r3
 8009984:	4619      	mov	r1, r3
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f004 fc28 	bl	800e1dc <USBD_LL_StallEP>
 800998c:	4603      	mov	r3, r0
 800998e:	73fb      	strb	r3, [r7, #15]
      break;
 8009990:	bf00      	nop
  }

  return ret;
 8009992:	7bfb      	ldrb	r3, [r7, #15]
}
 8009994:	4618      	mov	r0, r3
 8009996:	3710      	adds	r7, #16
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}

0800999c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b086      	sub	sp, #24
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	460b      	mov	r3, r1
 80099a6:	607a      	str	r2, [r7, #4]
 80099a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80099aa:	2300      	movs	r3, #0
 80099ac:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80099ae:	7afb      	ldrb	r3, [r7, #11]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d16e      	bne.n	8009a92 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80099ba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80099c2:	2b03      	cmp	r3, #3
 80099c4:	f040 8098 	bne.w	8009af8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80099c8:	693b      	ldr	r3, [r7, #16]
 80099ca:	689a      	ldr	r2, [r3, #8]
 80099cc:	693b      	ldr	r3, [r7, #16]
 80099ce:	68db      	ldr	r3, [r3, #12]
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d913      	bls.n	80099fc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	689a      	ldr	r2, [r3, #8]
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	68db      	ldr	r3, [r3, #12]
 80099dc:	1ad2      	subs	r2, r2, r3
 80099de:	693b      	ldr	r3, [r7, #16]
 80099e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80099e2:	693b      	ldr	r3, [r7, #16]
 80099e4:	68da      	ldr	r2, [r3, #12]
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	689b      	ldr	r3, [r3, #8]
 80099ea:	4293      	cmp	r3, r2
 80099ec:	bf28      	it	cs
 80099ee:	4613      	movcs	r3, r2
 80099f0:	461a      	mov	r2, r3
 80099f2:	6879      	ldr	r1, [r7, #4]
 80099f4:	68f8      	ldr	r0, [r7, #12]
 80099f6:	f001 f9ae 	bl	800ad56 <USBD_CtlContinueRx>
 80099fa:	e07d      	b.n	8009af8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009a02:	f003 031f 	and.w	r3, r3, #31
 8009a06:	2b02      	cmp	r3, #2
 8009a08:	d014      	beq.n	8009a34 <USBD_LL_DataOutStage+0x98>
 8009a0a:	2b02      	cmp	r3, #2
 8009a0c:	d81d      	bhi.n	8009a4a <USBD_LL_DataOutStage+0xae>
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d002      	beq.n	8009a18 <USBD_LL_DataOutStage+0x7c>
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	d003      	beq.n	8009a1e <USBD_LL_DataOutStage+0x82>
 8009a16:	e018      	b.n	8009a4a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	75bb      	strb	r3, [r7, #22]
            break;
 8009a1c:	e018      	b.n	8009a50 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009a24:	b2db      	uxtb	r3, r3
 8009a26:	4619      	mov	r1, r3
 8009a28:	68f8      	ldr	r0, [r7, #12]
 8009a2a:	f000 fa5e 	bl	8009eea <USBD_CoreFindIF>
 8009a2e:	4603      	mov	r3, r0
 8009a30:	75bb      	strb	r3, [r7, #22]
            break;
 8009a32:	e00d      	b.n	8009a50 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	68f8      	ldr	r0, [r7, #12]
 8009a40:	f000 fa60 	bl	8009f04 <USBD_CoreFindEP>
 8009a44:	4603      	mov	r3, r0
 8009a46:	75bb      	strb	r3, [r7, #22]
            break;
 8009a48:	e002      	b.n	8009a50 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	75bb      	strb	r3, [r7, #22]
            break;
 8009a4e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009a50:	7dbb      	ldrb	r3, [r7, #22]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d119      	bne.n	8009a8a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a5c:	b2db      	uxtb	r3, r3
 8009a5e:	2b03      	cmp	r3, #3
 8009a60:	d113      	bne.n	8009a8a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009a62:	7dba      	ldrb	r2, [r7, #22]
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	32ae      	adds	r2, #174	; 0xae
 8009a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a6c:	691b      	ldr	r3, [r3, #16]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d00b      	beq.n	8009a8a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009a72:	7dba      	ldrb	r2, [r7, #22]
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009a7a:	7dba      	ldrb	r2, [r7, #22]
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	32ae      	adds	r2, #174	; 0xae
 8009a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a84:	691b      	ldr	r3, [r3, #16]
 8009a86:	68f8      	ldr	r0, [r7, #12]
 8009a88:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009a8a:	68f8      	ldr	r0, [r7, #12]
 8009a8c:	f001 f974 	bl	800ad78 <USBD_CtlSendStatus>
 8009a90:	e032      	b.n	8009af8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009a92:	7afb      	ldrb	r3, [r7, #11]
 8009a94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	4619      	mov	r1, r3
 8009a9c:	68f8      	ldr	r0, [r7, #12]
 8009a9e:	f000 fa31 	bl	8009f04 <USBD_CoreFindEP>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009aa6:	7dbb      	ldrb	r3, [r7, #22]
 8009aa8:	2bff      	cmp	r3, #255	; 0xff
 8009aaa:	d025      	beq.n	8009af8 <USBD_LL_DataOutStage+0x15c>
 8009aac:	7dbb      	ldrb	r3, [r7, #22]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d122      	bne.n	8009af8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ab8:	b2db      	uxtb	r3, r3
 8009aba:	2b03      	cmp	r3, #3
 8009abc:	d117      	bne.n	8009aee <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009abe:	7dba      	ldrb	r2, [r7, #22]
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	32ae      	adds	r2, #174	; 0xae
 8009ac4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ac8:	699b      	ldr	r3, [r3, #24]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d00f      	beq.n	8009aee <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009ace:	7dba      	ldrb	r2, [r7, #22]
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009ad6:	7dba      	ldrb	r2, [r7, #22]
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	32ae      	adds	r2, #174	; 0xae
 8009adc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ae0:	699b      	ldr	r3, [r3, #24]
 8009ae2:	7afa      	ldrb	r2, [r7, #11]
 8009ae4:	4611      	mov	r1, r2
 8009ae6:	68f8      	ldr	r0, [r7, #12]
 8009ae8:	4798      	blx	r3
 8009aea:	4603      	mov	r3, r0
 8009aec:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009aee:	7dfb      	ldrb	r3, [r7, #23]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d001      	beq.n	8009af8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009af4:	7dfb      	ldrb	r3, [r7, #23]
 8009af6:	e000      	b.n	8009afa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009af8:	2300      	movs	r3, #0
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	3718      	adds	r7, #24
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}

08009b02 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009b02:	b580      	push	{r7, lr}
 8009b04:	b086      	sub	sp, #24
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	60f8      	str	r0, [r7, #12]
 8009b0a:	460b      	mov	r3, r1
 8009b0c:	607a      	str	r2, [r7, #4]
 8009b0e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009b10:	7afb      	ldrb	r3, [r7, #11]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d16f      	bne.n	8009bf6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	3314      	adds	r3, #20
 8009b1a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	d15a      	bne.n	8009bdc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	689a      	ldr	r2, [r3, #8]
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	68db      	ldr	r3, [r3, #12]
 8009b2e:	429a      	cmp	r2, r3
 8009b30:	d914      	bls.n	8009b5c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	689a      	ldr	r2, [r3, #8]
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	68db      	ldr	r3, [r3, #12]
 8009b3a:	1ad2      	subs	r2, r2, r3
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	689b      	ldr	r3, [r3, #8]
 8009b44:	461a      	mov	r2, r3
 8009b46:	6879      	ldr	r1, [r7, #4]
 8009b48:	68f8      	ldr	r0, [r7, #12]
 8009b4a:	f001 f8d6 	bl	800acfa <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b4e:	2300      	movs	r3, #0
 8009b50:	2200      	movs	r2, #0
 8009b52:	2100      	movs	r1, #0
 8009b54:	68f8      	ldr	r0, [r7, #12]
 8009b56:	f004 fbeb 	bl	800e330 <USBD_LL_PrepareReceive>
 8009b5a:	e03f      	b.n	8009bdc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009b5c:	693b      	ldr	r3, [r7, #16]
 8009b5e:	68da      	ldr	r2, [r3, #12]
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	689b      	ldr	r3, [r3, #8]
 8009b64:	429a      	cmp	r2, r3
 8009b66:	d11c      	bne.n	8009ba2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	685a      	ldr	r2, [r3, #4]
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009b70:	429a      	cmp	r2, r3
 8009b72:	d316      	bcc.n	8009ba2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	685a      	ldr	r2, [r3, #4]
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009b7e:	429a      	cmp	r2, r3
 8009b80:	d20f      	bcs.n	8009ba2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009b82:	2200      	movs	r2, #0
 8009b84:	2100      	movs	r1, #0
 8009b86:	68f8      	ldr	r0, [r7, #12]
 8009b88:	f001 f8b7 	bl	800acfa <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b94:	2300      	movs	r3, #0
 8009b96:	2200      	movs	r2, #0
 8009b98:	2100      	movs	r1, #0
 8009b9a:	68f8      	ldr	r0, [r7, #12]
 8009b9c:	f004 fbc8 	bl	800e330 <USBD_LL_PrepareReceive>
 8009ba0:	e01c      	b.n	8009bdc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ba8:	b2db      	uxtb	r3, r3
 8009baa:	2b03      	cmp	r3, #3
 8009bac:	d10f      	bne.n	8009bce <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bb4:	68db      	ldr	r3, [r3, #12]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d009      	beq.n	8009bce <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bc8:	68db      	ldr	r3, [r3, #12]
 8009bca:	68f8      	ldr	r0, [r7, #12]
 8009bcc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009bce:	2180      	movs	r1, #128	; 0x80
 8009bd0:	68f8      	ldr	r0, [r7, #12]
 8009bd2:	f004 fb03 	bl	800e1dc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f001 f8e1 	bl	800ad9e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d03a      	beq.n	8009c5c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009be6:	68f8      	ldr	r0, [r7, #12]
 8009be8:	f7ff fe42 	bl	8009870 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009bf4:	e032      	b.n	8009c5c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009bf6:	7afb      	ldrb	r3, [r7, #11]
 8009bf8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009bfc:	b2db      	uxtb	r3, r3
 8009bfe:	4619      	mov	r1, r3
 8009c00:	68f8      	ldr	r0, [r7, #12]
 8009c02:	f000 f97f 	bl	8009f04 <USBD_CoreFindEP>
 8009c06:	4603      	mov	r3, r0
 8009c08:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c0a:	7dfb      	ldrb	r3, [r7, #23]
 8009c0c:	2bff      	cmp	r3, #255	; 0xff
 8009c0e:	d025      	beq.n	8009c5c <USBD_LL_DataInStage+0x15a>
 8009c10:	7dfb      	ldrb	r3, [r7, #23]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d122      	bne.n	8009c5c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c1c:	b2db      	uxtb	r3, r3
 8009c1e:	2b03      	cmp	r3, #3
 8009c20:	d11c      	bne.n	8009c5c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009c22:	7dfa      	ldrb	r2, [r7, #23]
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	32ae      	adds	r2, #174	; 0xae
 8009c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c2c:	695b      	ldr	r3, [r3, #20]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d014      	beq.n	8009c5c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009c32:	7dfa      	ldrb	r2, [r7, #23]
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009c3a:	7dfa      	ldrb	r2, [r7, #23]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	32ae      	adds	r2, #174	; 0xae
 8009c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c44:	695b      	ldr	r3, [r3, #20]
 8009c46:	7afa      	ldrb	r2, [r7, #11]
 8009c48:	4611      	mov	r1, r2
 8009c4a:	68f8      	ldr	r0, [r7, #12]
 8009c4c:	4798      	blx	r3
 8009c4e:	4603      	mov	r3, r0
 8009c50:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009c52:	7dbb      	ldrb	r3, [r7, #22]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d001      	beq.n	8009c5c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009c58:	7dbb      	ldrb	r3, [r7, #22]
 8009c5a:	e000      	b.n	8009c5e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009c5c:	2300      	movs	r3, #0
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3718      	adds	r7, #24
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}

08009c66 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009c66:	b580      	push	{r7, lr}
 8009c68:	b084      	sub	sp, #16
 8009c6a:	af00      	add	r7, sp, #0
 8009c6c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c6e:	2300      	movs	r3, #0
 8009c70:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2201      	movs	r2, #1
 8009c76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2200      	movs	r2, #0
 8009c86:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d014      	beq.n	8009ccc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ca8:	685b      	ldr	r3, [r3, #4]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d00e      	beq.n	8009ccc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cb4:	685b      	ldr	r3, [r3, #4]
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	6852      	ldr	r2, [r2, #4]
 8009cba:	b2d2      	uxtb	r2, r2
 8009cbc:	4611      	mov	r1, r2
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	4798      	blx	r3
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d001      	beq.n	8009ccc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009cc8:	2303      	movs	r3, #3
 8009cca:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ccc:	2340      	movs	r3, #64	; 0x40
 8009cce:	2200      	movs	r2, #0
 8009cd0:	2100      	movs	r1, #0
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f004 fa3d 	bl	800e152 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2240      	movs	r2, #64	; 0x40
 8009ce4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ce8:	2340      	movs	r3, #64	; 0x40
 8009cea:	2200      	movs	r2, #0
 8009cec:	2180      	movs	r1, #128	; 0x80
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f004 fa2f 	bl	800e152 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2201      	movs	r2, #1
 8009cf8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2240      	movs	r2, #64	; 0x40
 8009cfe:	621a      	str	r2, [r3, #32]

  return ret;
 8009d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3710      	adds	r7, #16
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}

08009d0a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009d0a:	b480      	push	{r7}
 8009d0c:	b083      	sub	sp, #12
 8009d0e:	af00      	add	r7, sp, #0
 8009d10:	6078      	str	r0, [r7, #4]
 8009d12:	460b      	mov	r3, r1
 8009d14:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	78fa      	ldrb	r2, [r7, #3]
 8009d1a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009d1c:	2300      	movs	r3, #0
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	370c      	adds	r7, #12
 8009d22:	46bd      	mov	sp, r7
 8009d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d28:	4770      	bx	lr

08009d2a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009d2a:	b480      	push	{r7}
 8009d2c:	b083      	sub	sp, #12
 8009d2e:	af00      	add	r7, sp, #0
 8009d30:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d38:	b2da      	uxtb	r2, r3
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2204      	movs	r2, #4
 8009d44:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009d48:	2300      	movs	r3, #0
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	370c      	adds	r7, #12
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d54:	4770      	bx	lr

08009d56 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009d56:	b480      	push	{r7}
 8009d58:	b083      	sub	sp, #12
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d64:	b2db      	uxtb	r3, r3
 8009d66:	2b04      	cmp	r3, #4
 8009d68:	d106      	bne.n	8009d78 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8009d70:	b2da      	uxtb	r2, r3
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009d78:	2300      	movs	r3, #0
}
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	370c      	adds	r7, #12
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d84:	4770      	bx	lr

08009d86 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009d86:	b580      	push	{r7, lr}
 8009d88:	b082      	sub	sp, #8
 8009d8a:	af00      	add	r7, sp, #0
 8009d8c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d94:	b2db      	uxtb	r3, r3
 8009d96:	2b03      	cmp	r3, #3
 8009d98:	d110      	bne.n	8009dbc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d00b      	beq.n	8009dbc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009daa:	69db      	ldr	r3, [r3, #28]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d005      	beq.n	8009dbc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009db6:	69db      	ldr	r3, [r3, #28]
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009dbc:	2300      	movs	r3, #0
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3708      	adds	r7, #8
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}

08009dc6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009dc6:	b580      	push	{r7, lr}
 8009dc8:	b082      	sub	sp, #8
 8009dca:	af00      	add	r7, sp, #0
 8009dcc:	6078      	str	r0, [r7, #4]
 8009dce:	460b      	mov	r3, r1
 8009dd0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	32ae      	adds	r2, #174	; 0xae
 8009ddc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d101      	bne.n	8009de8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009de4:	2303      	movs	r3, #3
 8009de6:	e01c      	b.n	8009e22 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009dee:	b2db      	uxtb	r3, r3
 8009df0:	2b03      	cmp	r3, #3
 8009df2:	d115      	bne.n	8009e20 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	32ae      	adds	r2, #174	; 0xae
 8009dfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e02:	6a1b      	ldr	r3, [r3, #32]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d00b      	beq.n	8009e20 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	32ae      	adds	r2, #174	; 0xae
 8009e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e16:	6a1b      	ldr	r3, [r3, #32]
 8009e18:	78fa      	ldrb	r2, [r7, #3]
 8009e1a:	4611      	mov	r1, r2
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009e20:	2300      	movs	r3, #0
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3708      	adds	r7, #8
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}

08009e2a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009e2a:	b580      	push	{r7, lr}
 8009e2c:	b082      	sub	sp, #8
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
 8009e32:	460b      	mov	r3, r1
 8009e34:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	32ae      	adds	r2, #174	; 0xae
 8009e40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d101      	bne.n	8009e4c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009e48:	2303      	movs	r3, #3
 8009e4a:	e01c      	b.n	8009e86 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	2b03      	cmp	r3, #3
 8009e56:	d115      	bne.n	8009e84 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	32ae      	adds	r2, #174	; 0xae
 8009e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d00b      	beq.n	8009e84 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	32ae      	adds	r2, #174	; 0xae
 8009e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e7c:	78fa      	ldrb	r2, [r7, #3]
 8009e7e:	4611      	mov	r1, r2
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009e84:	2300      	movs	r3, #0
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3708      	adds	r7, #8
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}

08009e8e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009e8e:	b480      	push	{r7}
 8009e90:	b083      	sub	sp, #12
 8009e92:	af00      	add	r7, sp, #0
 8009e94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009e96:	2300      	movs	r3, #0
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	370c      	adds	r7, #12
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea2:	4770      	bx	lr

08009ea4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b084      	sub	sp, #16
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009eac:	2300      	movs	r3, #0
 8009eae:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d00e      	beq.n	8009ee0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ec8:	685b      	ldr	r3, [r3, #4]
 8009eca:	687a      	ldr	r2, [r7, #4]
 8009ecc:	6852      	ldr	r2, [r2, #4]
 8009ece:	b2d2      	uxtb	r2, r2
 8009ed0:	4611      	mov	r1, r2
 8009ed2:	6878      	ldr	r0, [r7, #4]
 8009ed4:	4798      	blx	r3
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d001      	beq.n	8009ee0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009edc:	2303      	movs	r3, #3
 8009ede:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	3710      	adds	r7, #16
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bd80      	pop	{r7, pc}

08009eea <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009eea:	b480      	push	{r7}
 8009eec:	b083      	sub	sp, #12
 8009eee:	af00      	add	r7, sp, #0
 8009ef0:	6078      	str	r0, [r7, #4]
 8009ef2:	460b      	mov	r3, r1
 8009ef4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009ef6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	370c      	adds	r7, #12
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr

08009f04 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b083      	sub	sp, #12
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	460b      	mov	r3, r1
 8009f0e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009f10:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	370c      	adds	r7, #12
 8009f16:	46bd      	mov	sp, r7
 8009f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1c:	4770      	bx	lr

08009f1e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009f1e:	b580      	push	{r7, lr}
 8009f20:	b086      	sub	sp, #24
 8009f22:	af00      	add	r7, sp, #0
 8009f24:	6078      	str	r0, [r7, #4]
 8009f26:	460b      	mov	r3, r1
 8009f28:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009f32:	2300      	movs	r3, #0
 8009f34:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	885b      	ldrh	r3, [r3, #2]
 8009f3a:	b29a      	uxth	r2, r3
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	781b      	ldrb	r3, [r3, #0]
 8009f40:	b29b      	uxth	r3, r3
 8009f42:	429a      	cmp	r2, r3
 8009f44:	d920      	bls.n	8009f88 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	781b      	ldrb	r3, [r3, #0]
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009f4e:	e013      	b.n	8009f78 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009f50:	f107 030a 	add.w	r3, r7, #10
 8009f54:	4619      	mov	r1, r3
 8009f56:	6978      	ldr	r0, [r7, #20]
 8009f58:	f000 f81b 	bl	8009f92 <USBD_GetNextDesc>
 8009f5c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	785b      	ldrb	r3, [r3, #1]
 8009f62:	2b05      	cmp	r3, #5
 8009f64:	d108      	bne.n	8009f78 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	789b      	ldrb	r3, [r3, #2]
 8009f6e:	78fa      	ldrb	r2, [r7, #3]
 8009f70:	429a      	cmp	r2, r3
 8009f72:	d008      	beq.n	8009f86 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009f74:	2300      	movs	r3, #0
 8009f76:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	885b      	ldrh	r3, [r3, #2]
 8009f7c:	b29a      	uxth	r2, r3
 8009f7e:	897b      	ldrh	r3, [r7, #10]
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d8e5      	bhi.n	8009f50 <USBD_GetEpDesc+0x32>
 8009f84:	e000      	b.n	8009f88 <USBD_GetEpDesc+0x6a>
          break;
 8009f86:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009f88:	693b      	ldr	r3, [r7, #16]
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3718      	adds	r7, #24
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}

08009f92 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009f92:	b480      	push	{r7}
 8009f94:	b085      	sub	sp, #20
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
 8009f9a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	881a      	ldrh	r2, [r3, #0]
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	781b      	ldrb	r3, [r3, #0]
 8009fa8:	b29b      	uxth	r3, r3
 8009faa:	4413      	add	r3, r2
 8009fac:	b29a      	uxth	r2, r3
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	781b      	ldrb	r3, [r3, #0]
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	4413      	add	r3, r2
 8009fbc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009fbe:	68fb      	ldr	r3, [r7, #12]
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	3714      	adds	r7, #20
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fca:	4770      	bx	lr

08009fcc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b087      	sub	sp, #28
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009fd8:	697b      	ldr	r3, [r7, #20]
 8009fda:	781b      	ldrb	r3, [r3, #0]
 8009fdc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	3301      	adds	r3, #1
 8009fe2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009fe4:	697b      	ldr	r3, [r7, #20]
 8009fe6:	781b      	ldrb	r3, [r3, #0]
 8009fe8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009fea:	8a3b      	ldrh	r3, [r7, #16]
 8009fec:	021b      	lsls	r3, r3, #8
 8009fee:	b21a      	sxth	r2, r3
 8009ff0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	b21b      	sxth	r3, r3
 8009ff8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009ffa:	89fb      	ldrh	r3, [r7, #14]
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	371c      	adds	r7, #28
 800a000:	46bd      	mov	sp, r7
 800a002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a006:	4770      	bx	lr

0800a008 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b084      	sub	sp, #16
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a012:	2300      	movs	r3, #0
 800a014:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a01e:	2b40      	cmp	r3, #64	; 0x40
 800a020:	d005      	beq.n	800a02e <USBD_StdDevReq+0x26>
 800a022:	2b40      	cmp	r3, #64	; 0x40
 800a024:	d857      	bhi.n	800a0d6 <USBD_StdDevReq+0xce>
 800a026:	2b00      	cmp	r3, #0
 800a028:	d00f      	beq.n	800a04a <USBD_StdDevReq+0x42>
 800a02a:	2b20      	cmp	r3, #32
 800a02c:	d153      	bne.n	800a0d6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	32ae      	adds	r2, #174	; 0xae
 800a038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a03c:	689b      	ldr	r3, [r3, #8]
 800a03e:	6839      	ldr	r1, [r7, #0]
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	4798      	blx	r3
 800a044:	4603      	mov	r3, r0
 800a046:	73fb      	strb	r3, [r7, #15]
      break;
 800a048:	e04a      	b.n	800a0e0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	785b      	ldrb	r3, [r3, #1]
 800a04e:	2b09      	cmp	r3, #9
 800a050:	d83b      	bhi.n	800a0ca <USBD_StdDevReq+0xc2>
 800a052:	a201      	add	r2, pc, #4	; (adr r2, 800a058 <USBD_StdDevReq+0x50>)
 800a054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a058:	0800a0ad 	.word	0x0800a0ad
 800a05c:	0800a0c1 	.word	0x0800a0c1
 800a060:	0800a0cb 	.word	0x0800a0cb
 800a064:	0800a0b7 	.word	0x0800a0b7
 800a068:	0800a0cb 	.word	0x0800a0cb
 800a06c:	0800a08b 	.word	0x0800a08b
 800a070:	0800a081 	.word	0x0800a081
 800a074:	0800a0cb 	.word	0x0800a0cb
 800a078:	0800a0a3 	.word	0x0800a0a3
 800a07c:	0800a095 	.word	0x0800a095
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a080:	6839      	ldr	r1, [r7, #0]
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 fa3c 	bl	800a500 <USBD_GetDescriptor>
          break;
 800a088:	e024      	b.n	800a0d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a08a:	6839      	ldr	r1, [r7, #0]
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f000 fbcb 	bl	800a828 <USBD_SetAddress>
          break;
 800a092:	e01f      	b.n	800a0d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a094:	6839      	ldr	r1, [r7, #0]
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f000 fc0a 	bl	800a8b0 <USBD_SetConfig>
 800a09c:	4603      	mov	r3, r0
 800a09e:	73fb      	strb	r3, [r7, #15]
          break;
 800a0a0:	e018      	b.n	800a0d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a0a2:	6839      	ldr	r1, [r7, #0]
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f000 fcad 	bl	800aa04 <USBD_GetConfig>
          break;
 800a0aa:	e013      	b.n	800a0d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a0ac:	6839      	ldr	r1, [r7, #0]
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 fcde 	bl	800aa70 <USBD_GetStatus>
          break;
 800a0b4:	e00e      	b.n	800a0d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a0b6:	6839      	ldr	r1, [r7, #0]
 800a0b8:	6878      	ldr	r0, [r7, #4]
 800a0ba:	f000 fd0d 	bl	800aad8 <USBD_SetFeature>
          break;
 800a0be:	e009      	b.n	800a0d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a0c0:	6839      	ldr	r1, [r7, #0]
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f000 fd31 	bl	800ab2a <USBD_ClrFeature>
          break;
 800a0c8:	e004      	b.n	800a0d4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a0ca:	6839      	ldr	r1, [r7, #0]
 800a0cc:	6878      	ldr	r0, [r7, #4]
 800a0ce:	f000 fd88 	bl	800abe2 <USBD_CtlError>
          break;
 800a0d2:	bf00      	nop
      }
      break;
 800a0d4:	e004      	b.n	800a0e0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a0d6:	6839      	ldr	r1, [r7, #0]
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f000 fd82 	bl	800abe2 <USBD_CtlError>
      break;
 800a0de:	bf00      	nop
  }

  return ret;
 800a0e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	3710      	adds	r7, #16
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}
 800a0ea:	bf00      	nop

0800a0ec <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b084      	sub	sp, #16
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a102:	2b40      	cmp	r3, #64	; 0x40
 800a104:	d005      	beq.n	800a112 <USBD_StdItfReq+0x26>
 800a106:	2b40      	cmp	r3, #64	; 0x40
 800a108:	d852      	bhi.n	800a1b0 <USBD_StdItfReq+0xc4>
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d001      	beq.n	800a112 <USBD_StdItfReq+0x26>
 800a10e:	2b20      	cmp	r3, #32
 800a110:	d14e      	bne.n	800a1b0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a118:	b2db      	uxtb	r3, r3
 800a11a:	3b01      	subs	r3, #1
 800a11c:	2b02      	cmp	r3, #2
 800a11e:	d840      	bhi.n	800a1a2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	889b      	ldrh	r3, [r3, #4]
 800a124:	b2db      	uxtb	r3, r3
 800a126:	2b01      	cmp	r3, #1
 800a128:	d836      	bhi.n	800a198 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	889b      	ldrh	r3, [r3, #4]
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	4619      	mov	r1, r3
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f7ff fed9 	bl	8009eea <USBD_CoreFindIF>
 800a138:	4603      	mov	r3, r0
 800a13a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a13c:	7bbb      	ldrb	r3, [r7, #14]
 800a13e:	2bff      	cmp	r3, #255	; 0xff
 800a140:	d01d      	beq.n	800a17e <USBD_StdItfReq+0x92>
 800a142:	7bbb      	ldrb	r3, [r7, #14]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d11a      	bne.n	800a17e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a148:	7bba      	ldrb	r2, [r7, #14]
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	32ae      	adds	r2, #174	; 0xae
 800a14e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a152:	689b      	ldr	r3, [r3, #8]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d00f      	beq.n	800a178 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a158:	7bba      	ldrb	r2, [r7, #14]
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a160:	7bba      	ldrb	r2, [r7, #14]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	32ae      	adds	r2, #174	; 0xae
 800a166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a16a:	689b      	ldr	r3, [r3, #8]
 800a16c:	6839      	ldr	r1, [r7, #0]
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	4798      	blx	r3
 800a172:	4603      	mov	r3, r0
 800a174:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a176:	e004      	b.n	800a182 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a178:	2303      	movs	r3, #3
 800a17a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a17c:	e001      	b.n	800a182 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a17e:	2303      	movs	r3, #3
 800a180:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	88db      	ldrh	r3, [r3, #6]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d110      	bne.n	800a1ac <USBD_StdItfReq+0xc0>
 800a18a:	7bfb      	ldrb	r3, [r7, #15]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d10d      	bne.n	800a1ac <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f000 fdf1 	bl	800ad78 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a196:	e009      	b.n	800a1ac <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a198:	6839      	ldr	r1, [r7, #0]
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f000 fd21 	bl	800abe2 <USBD_CtlError>
          break;
 800a1a0:	e004      	b.n	800a1ac <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a1a2:	6839      	ldr	r1, [r7, #0]
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f000 fd1c 	bl	800abe2 <USBD_CtlError>
          break;
 800a1aa:	e000      	b.n	800a1ae <USBD_StdItfReq+0xc2>
          break;
 800a1ac:	bf00      	nop
      }
      break;
 800a1ae:	e004      	b.n	800a1ba <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a1b0:	6839      	ldr	r1, [r7, #0]
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f000 fd15 	bl	800abe2 <USBD_CtlError>
      break;
 800a1b8:	bf00      	nop
  }

  return ret;
 800a1ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3710      	adds	r7, #16
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b084      	sub	sp, #16
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
 800a1cc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	889b      	ldrh	r3, [r3, #4]
 800a1d6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	781b      	ldrb	r3, [r3, #0]
 800a1dc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a1e0:	2b40      	cmp	r3, #64	; 0x40
 800a1e2:	d007      	beq.n	800a1f4 <USBD_StdEPReq+0x30>
 800a1e4:	2b40      	cmp	r3, #64	; 0x40
 800a1e6:	f200 817f 	bhi.w	800a4e8 <USBD_StdEPReq+0x324>
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d02a      	beq.n	800a244 <USBD_StdEPReq+0x80>
 800a1ee:	2b20      	cmp	r3, #32
 800a1f0:	f040 817a 	bne.w	800a4e8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a1f4:	7bbb      	ldrb	r3, [r7, #14]
 800a1f6:	4619      	mov	r1, r3
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f7ff fe83 	bl	8009f04 <USBD_CoreFindEP>
 800a1fe:	4603      	mov	r3, r0
 800a200:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a202:	7b7b      	ldrb	r3, [r7, #13]
 800a204:	2bff      	cmp	r3, #255	; 0xff
 800a206:	f000 8174 	beq.w	800a4f2 <USBD_StdEPReq+0x32e>
 800a20a:	7b7b      	ldrb	r3, [r7, #13]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	f040 8170 	bne.w	800a4f2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a212:	7b7a      	ldrb	r2, [r7, #13]
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a21a:	7b7a      	ldrb	r2, [r7, #13]
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	32ae      	adds	r2, #174	; 0xae
 800a220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a224:	689b      	ldr	r3, [r3, #8]
 800a226:	2b00      	cmp	r3, #0
 800a228:	f000 8163 	beq.w	800a4f2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a22c:	7b7a      	ldrb	r2, [r7, #13]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	32ae      	adds	r2, #174	; 0xae
 800a232:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a236:	689b      	ldr	r3, [r3, #8]
 800a238:	6839      	ldr	r1, [r7, #0]
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	4798      	blx	r3
 800a23e:	4603      	mov	r3, r0
 800a240:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a242:	e156      	b.n	800a4f2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	785b      	ldrb	r3, [r3, #1]
 800a248:	2b03      	cmp	r3, #3
 800a24a:	d008      	beq.n	800a25e <USBD_StdEPReq+0x9a>
 800a24c:	2b03      	cmp	r3, #3
 800a24e:	f300 8145 	bgt.w	800a4dc <USBD_StdEPReq+0x318>
 800a252:	2b00      	cmp	r3, #0
 800a254:	f000 809b 	beq.w	800a38e <USBD_StdEPReq+0x1ca>
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d03c      	beq.n	800a2d6 <USBD_StdEPReq+0x112>
 800a25c:	e13e      	b.n	800a4dc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a264:	b2db      	uxtb	r3, r3
 800a266:	2b02      	cmp	r3, #2
 800a268:	d002      	beq.n	800a270 <USBD_StdEPReq+0xac>
 800a26a:	2b03      	cmp	r3, #3
 800a26c:	d016      	beq.n	800a29c <USBD_StdEPReq+0xd8>
 800a26e:	e02c      	b.n	800a2ca <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a270:	7bbb      	ldrb	r3, [r7, #14]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d00d      	beq.n	800a292 <USBD_StdEPReq+0xce>
 800a276:	7bbb      	ldrb	r3, [r7, #14]
 800a278:	2b80      	cmp	r3, #128	; 0x80
 800a27a:	d00a      	beq.n	800a292 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a27c:	7bbb      	ldrb	r3, [r7, #14]
 800a27e:	4619      	mov	r1, r3
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f003 ffab 	bl	800e1dc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a286:	2180      	movs	r1, #128	; 0x80
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f003 ffa7 	bl	800e1dc <USBD_LL_StallEP>
 800a28e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a290:	e020      	b.n	800a2d4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a292:	6839      	ldr	r1, [r7, #0]
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f000 fca4 	bl	800abe2 <USBD_CtlError>
              break;
 800a29a:	e01b      	b.n	800a2d4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	885b      	ldrh	r3, [r3, #2]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d10e      	bne.n	800a2c2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a2a4:	7bbb      	ldrb	r3, [r7, #14]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d00b      	beq.n	800a2c2 <USBD_StdEPReq+0xfe>
 800a2aa:	7bbb      	ldrb	r3, [r7, #14]
 800a2ac:	2b80      	cmp	r3, #128	; 0x80
 800a2ae:	d008      	beq.n	800a2c2 <USBD_StdEPReq+0xfe>
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	88db      	ldrh	r3, [r3, #6]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d104      	bne.n	800a2c2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a2b8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f003 ff8d 	bl	800e1dc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 fd58 	bl	800ad78 <USBD_CtlSendStatus>

              break;
 800a2c8:	e004      	b.n	800a2d4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a2ca:	6839      	ldr	r1, [r7, #0]
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f000 fc88 	bl	800abe2 <USBD_CtlError>
              break;
 800a2d2:	bf00      	nop
          }
          break;
 800a2d4:	e107      	b.n	800a4e6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	2b02      	cmp	r3, #2
 800a2e0:	d002      	beq.n	800a2e8 <USBD_StdEPReq+0x124>
 800a2e2:	2b03      	cmp	r3, #3
 800a2e4:	d016      	beq.n	800a314 <USBD_StdEPReq+0x150>
 800a2e6:	e04b      	b.n	800a380 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a2e8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d00d      	beq.n	800a30a <USBD_StdEPReq+0x146>
 800a2ee:	7bbb      	ldrb	r3, [r7, #14]
 800a2f0:	2b80      	cmp	r3, #128	; 0x80
 800a2f2:	d00a      	beq.n	800a30a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a2f4:	7bbb      	ldrb	r3, [r7, #14]
 800a2f6:	4619      	mov	r1, r3
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f003 ff6f 	bl	800e1dc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a2fe:	2180      	movs	r1, #128	; 0x80
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f003 ff6b 	bl	800e1dc <USBD_LL_StallEP>
 800a306:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a308:	e040      	b.n	800a38c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a30a:	6839      	ldr	r1, [r7, #0]
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f000 fc68 	bl	800abe2 <USBD_CtlError>
              break;
 800a312:	e03b      	b.n	800a38c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	885b      	ldrh	r3, [r3, #2]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d136      	bne.n	800a38a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a31c:	7bbb      	ldrb	r3, [r7, #14]
 800a31e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a322:	2b00      	cmp	r3, #0
 800a324:	d004      	beq.n	800a330 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a326:	7bbb      	ldrb	r3, [r7, #14]
 800a328:	4619      	mov	r1, r3
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f003 ff75 	bl	800e21a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f000 fd21 	bl	800ad78 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a336:	7bbb      	ldrb	r3, [r7, #14]
 800a338:	4619      	mov	r1, r3
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f7ff fde2 	bl	8009f04 <USBD_CoreFindEP>
 800a340:	4603      	mov	r3, r0
 800a342:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a344:	7b7b      	ldrb	r3, [r7, #13]
 800a346:	2bff      	cmp	r3, #255	; 0xff
 800a348:	d01f      	beq.n	800a38a <USBD_StdEPReq+0x1c6>
 800a34a:	7b7b      	ldrb	r3, [r7, #13]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d11c      	bne.n	800a38a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a350:	7b7a      	ldrb	r2, [r7, #13]
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a358:	7b7a      	ldrb	r2, [r7, #13]
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	32ae      	adds	r2, #174	; 0xae
 800a35e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a362:	689b      	ldr	r3, [r3, #8]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d010      	beq.n	800a38a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a368:	7b7a      	ldrb	r2, [r7, #13]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	32ae      	adds	r2, #174	; 0xae
 800a36e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a372:	689b      	ldr	r3, [r3, #8]
 800a374:	6839      	ldr	r1, [r7, #0]
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	4798      	blx	r3
 800a37a:	4603      	mov	r3, r0
 800a37c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a37e:	e004      	b.n	800a38a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a380:	6839      	ldr	r1, [r7, #0]
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f000 fc2d 	bl	800abe2 <USBD_CtlError>
              break;
 800a388:	e000      	b.n	800a38c <USBD_StdEPReq+0x1c8>
              break;
 800a38a:	bf00      	nop
          }
          break;
 800a38c:	e0ab      	b.n	800a4e6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a394:	b2db      	uxtb	r3, r3
 800a396:	2b02      	cmp	r3, #2
 800a398:	d002      	beq.n	800a3a0 <USBD_StdEPReq+0x1dc>
 800a39a:	2b03      	cmp	r3, #3
 800a39c:	d032      	beq.n	800a404 <USBD_StdEPReq+0x240>
 800a39e:	e097      	b.n	800a4d0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3a0:	7bbb      	ldrb	r3, [r7, #14]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d007      	beq.n	800a3b6 <USBD_StdEPReq+0x1f2>
 800a3a6:	7bbb      	ldrb	r3, [r7, #14]
 800a3a8:	2b80      	cmp	r3, #128	; 0x80
 800a3aa:	d004      	beq.n	800a3b6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a3ac:	6839      	ldr	r1, [r7, #0]
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f000 fc17 	bl	800abe2 <USBD_CtlError>
                break;
 800a3b4:	e091      	b.n	800a4da <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	da0b      	bge.n	800a3d6 <USBD_StdEPReq+0x212>
 800a3be:	7bbb      	ldrb	r3, [r7, #14]
 800a3c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a3c4:	4613      	mov	r3, r2
 800a3c6:	009b      	lsls	r3, r3, #2
 800a3c8:	4413      	add	r3, r2
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	3310      	adds	r3, #16
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	4413      	add	r3, r2
 800a3d2:	3304      	adds	r3, #4
 800a3d4:	e00b      	b.n	800a3ee <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a3d6:	7bbb      	ldrb	r3, [r7, #14]
 800a3d8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3dc:	4613      	mov	r3, r2
 800a3de:	009b      	lsls	r3, r3, #2
 800a3e0:	4413      	add	r3, r2
 800a3e2:	009b      	lsls	r3, r3, #2
 800a3e4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	4413      	add	r3, r2
 800a3ec:	3304      	adds	r3, #4
 800a3ee:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	2202      	movs	r2, #2
 800a3fa:	4619      	mov	r1, r3
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f000 fc61 	bl	800acc4 <USBD_CtlSendData>
              break;
 800a402:	e06a      	b.n	800a4da <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a404:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	da11      	bge.n	800a430 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a40c:	7bbb      	ldrb	r3, [r7, #14]
 800a40e:	f003 020f 	and.w	r2, r3, #15
 800a412:	6879      	ldr	r1, [r7, #4]
 800a414:	4613      	mov	r3, r2
 800a416:	009b      	lsls	r3, r3, #2
 800a418:	4413      	add	r3, r2
 800a41a:	009b      	lsls	r3, r3, #2
 800a41c:	440b      	add	r3, r1
 800a41e:	3324      	adds	r3, #36	; 0x24
 800a420:	881b      	ldrh	r3, [r3, #0]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d117      	bne.n	800a456 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a426:	6839      	ldr	r1, [r7, #0]
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f000 fbda 	bl	800abe2 <USBD_CtlError>
                  break;
 800a42e:	e054      	b.n	800a4da <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a430:	7bbb      	ldrb	r3, [r7, #14]
 800a432:	f003 020f 	and.w	r2, r3, #15
 800a436:	6879      	ldr	r1, [r7, #4]
 800a438:	4613      	mov	r3, r2
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	4413      	add	r3, r2
 800a43e:	009b      	lsls	r3, r3, #2
 800a440:	440b      	add	r3, r1
 800a442:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a446:	881b      	ldrh	r3, [r3, #0]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d104      	bne.n	800a456 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a44c:	6839      	ldr	r1, [r7, #0]
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	f000 fbc7 	bl	800abe2 <USBD_CtlError>
                  break;
 800a454:	e041      	b.n	800a4da <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a456:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	da0b      	bge.n	800a476 <USBD_StdEPReq+0x2b2>
 800a45e:	7bbb      	ldrb	r3, [r7, #14]
 800a460:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a464:	4613      	mov	r3, r2
 800a466:	009b      	lsls	r3, r3, #2
 800a468:	4413      	add	r3, r2
 800a46a:	009b      	lsls	r3, r3, #2
 800a46c:	3310      	adds	r3, #16
 800a46e:	687a      	ldr	r2, [r7, #4]
 800a470:	4413      	add	r3, r2
 800a472:	3304      	adds	r3, #4
 800a474:	e00b      	b.n	800a48e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a476:	7bbb      	ldrb	r3, [r7, #14]
 800a478:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a47c:	4613      	mov	r3, r2
 800a47e:	009b      	lsls	r3, r3, #2
 800a480:	4413      	add	r3, r2
 800a482:	009b      	lsls	r3, r3, #2
 800a484:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a488:	687a      	ldr	r2, [r7, #4]
 800a48a:	4413      	add	r3, r2
 800a48c:	3304      	adds	r3, #4
 800a48e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a490:	7bbb      	ldrb	r3, [r7, #14]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d002      	beq.n	800a49c <USBD_StdEPReq+0x2d8>
 800a496:	7bbb      	ldrb	r3, [r7, #14]
 800a498:	2b80      	cmp	r3, #128	; 0x80
 800a49a:	d103      	bne.n	800a4a4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	601a      	str	r2, [r3, #0]
 800a4a2:	e00e      	b.n	800a4c2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a4a4:	7bbb      	ldrb	r3, [r7, #14]
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f003 fed5 	bl	800e258 <USBD_LL_IsStallEP>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d003      	beq.n	800a4bc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	601a      	str	r2, [r3, #0]
 800a4ba:	e002      	b.n	800a4c2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	2202      	movs	r2, #2
 800a4c6:	4619      	mov	r1, r3
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 fbfb 	bl	800acc4 <USBD_CtlSendData>
              break;
 800a4ce:	e004      	b.n	800a4da <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a4d0:	6839      	ldr	r1, [r7, #0]
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f000 fb85 	bl	800abe2 <USBD_CtlError>
              break;
 800a4d8:	bf00      	nop
          }
          break;
 800a4da:	e004      	b.n	800a4e6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a4dc:	6839      	ldr	r1, [r7, #0]
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f000 fb7f 	bl	800abe2 <USBD_CtlError>
          break;
 800a4e4:	bf00      	nop
      }
      break;
 800a4e6:	e005      	b.n	800a4f4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a4e8:	6839      	ldr	r1, [r7, #0]
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f000 fb79 	bl	800abe2 <USBD_CtlError>
      break;
 800a4f0:	e000      	b.n	800a4f4 <USBD_StdEPReq+0x330>
      break;
 800a4f2:	bf00      	nop
  }

  return ret;
 800a4f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3710      	adds	r7, #16
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
	...

0800a500 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b084      	sub	sp, #16
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a50a:	2300      	movs	r3, #0
 800a50c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a50e:	2300      	movs	r3, #0
 800a510:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a512:	2300      	movs	r3, #0
 800a514:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	885b      	ldrh	r3, [r3, #2]
 800a51a:	0a1b      	lsrs	r3, r3, #8
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	3b01      	subs	r3, #1
 800a520:	2b0e      	cmp	r3, #14
 800a522:	f200 8152 	bhi.w	800a7ca <USBD_GetDescriptor+0x2ca>
 800a526:	a201      	add	r2, pc, #4	; (adr r2, 800a52c <USBD_GetDescriptor+0x2c>)
 800a528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a52c:	0800a59d 	.word	0x0800a59d
 800a530:	0800a5b5 	.word	0x0800a5b5
 800a534:	0800a5f5 	.word	0x0800a5f5
 800a538:	0800a7cb 	.word	0x0800a7cb
 800a53c:	0800a7cb 	.word	0x0800a7cb
 800a540:	0800a76b 	.word	0x0800a76b
 800a544:	0800a797 	.word	0x0800a797
 800a548:	0800a7cb 	.word	0x0800a7cb
 800a54c:	0800a7cb 	.word	0x0800a7cb
 800a550:	0800a7cb 	.word	0x0800a7cb
 800a554:	0800a7cb 	.word	0x0800a7cb
 800a558:	0800a7cb 	.word	0x0800a7cb
 800a55c:	0800a7cb 	.word	0x0800a7cb
 800a560:	0800a7cb 	.word	0x0800a7cb
 800a564:	0800a569 	.word	0x0800a569
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a56e:	69db      	ldr	r3, [r3, #28]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d00b      	beq.n	800a58c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a57a:	69db      	ldr	r3, [r3, #28]
 800a57c:	687a      	ldr	r2, [r7, #4]
 800a57e:	7c12      	ldrb	r2, [r2, #16]
 800a580:	f107 0108 	add.w	r1, r7, #8
 800a584:	4610      	mov	r0, r2
 800a586:	4798      	blx	r3
 800a588:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a58a:	e126      	b.n	800a7da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a58c:	6839      	ldr	r1, [r7, #0]
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f000 fb27 	bl	800abe2 <USBD_CtlError>
        err++;
 800a594:	7afb      	ldrb	r3, [r7, #11]
 800a596:	3301      	adds	r3, #1
 800a598:	72fb      	strb	r3, [r7, #11]
      break;
 800a59a:	e11e      	b.n	800a7da <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	687a      	ldr	r2, [r7, #4]
 800a5a6:	7c12      	ldrb	r2, [r2, #16]
 800a5a8:	f107 0108 	add.w	r1, r7, #8
 800a5ac:	4610      	mov	r0, r2
 800a5ae:	4798      	blx	r3
 800a5b0:	60f8      	str	r0, [r7, #12]
      break;
 800a5b2:	e112      	b.n	800a7da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	7c1b      	ldrb	r3, [r3, #16]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d10d      	bne.n	800a5d8 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5c4:	f107 0208 	add.w	r2, r7, #8
 800a5c8:	4610      	mov	r0, r2
 800a5ca:	4798      	blx	r3
 800a5cc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	3301      	adds	r3, #1
 800a5d2:	2202      	movs	r2, #2
 800a5d4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a5d6:	e100      	b.n	800a7da <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5e0:	f107 0208 	add.w	r2, r7, #8
 800a5e4:	4610      	mov	r0, r2
 800a5e6:	4798      	blx	r3
 800a5e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	3301      	adds	r3, #1
 800a5ee:	2202      	movs	r2, #2
 800a5f0:	701a      	strb	r2, [r3, #0]
      break;
 800a5f2:	e0f2      	b.n	800a7da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	885b      	ldrh	r3, [r3, #2]
 800a5f8:	b2db      	uxtb	r3, r3
 800a5fa:	2b05      	cmp	r3, #5
 800a5fc:	f200 80ac 	bhi.w	800a758 <USBD_GetDescriptor+0x258>
 800a600:	a201      	add	r2, pc, #4	; (adr r2, 800a608 <USBD_GetDescriptor+0x108>)
 800a602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a606:	bf00      	nop
 800a608:	0800a621 	.word	0x0800a621
 800a60c:	0800a655 	.word	0x0800a655
 800a610:	0800a689 	.word	0x0800a689
 800a614:	0800a6bd 	.word	0x0800a6bd
 800a618:	0800a6f1 	.word	0x0800a6f1
 800a61c:	0800a725 	.word	0x0800a725
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a626:	685b      	ldr	r3, [r3, #4]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d00b      	beq.n	800a644 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	687a      	ldr	r2, [r7, #4]
 800a636:	7c12      	ldrb	r2, [r2, #16]
 800a638:	f107 0108 	add.w	r1, r7, #8
 800a63c:	4610      	mov	r0, r2
 800a63e:	4798      	blx	r3
 800a640:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a642:	e091      	b.n	800a768 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a644:	6839      	ldr	r1, [r7, #0]
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f000 facb 	bl	800abe2 <USBD_CtlError>
            err++;
 800a64c:	7afb      	ldrb	r3, [r7, #11]
 800a64e:	3301      	adds	r3, #1
 800a650:	72fb      	strb	r3, [r7, #11]
          break;
 800a652:	e089      	b.n	800a768 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a65a:	689b      	ldr	r3, [r3, #8]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d00b      	beq.n	800a678 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a666:	689b      	ldr	r3, [r3, #8]
 800a668:	687a      	ldr	r2, [r7, #4]
 800a66a:	7c12      	ldrb	r2, [r2, #16]
 800a66c:	f107 0108 	add.w	r1, r7, #8
 800a670:	4610      	mov	r0, r2
 800a672:	4798      	blx	r3
 800a674:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a676:	e077      	b.n	800a768 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a678:	6839      	ldr	r1, [r7, #0]
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	f000 fab1 	bl	800abe2 <USBD_CtlError>
            err++;
 800a680:	7afb      	ldrb	r3, [r7, #11]
 800a682:	3301      	adds	r3, #1
 800a684:	72fb      	strb	r3, [r7, #11]
          break;
 800a686:	e06f      	b.n	800a768 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a68e:	68db      	ldr	r3, [r3, #12]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d00b      	beq.n	800a6ac <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a69a:	68db      	ldr	r3, [r3, #12]
 800a69c:	687a      	ldr	r2, [r7, #4]
 800a69e:	7c12      	ldrb	r2, [r2, #16]
 800a6a0:	f107 0108 	add.w	r1, r7, #8
 800a6a4:	4610      	mov	r0, r2
 800a6a6:	4798      	blx	r3
 800a6a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6aa:	e05d      	b.n	800a768 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a6ac:	6839      	ldr	r1, [r7, #0]
 800a6ae:	6878      	ldr	r0, [r7, #4]
 800a6b0:	f000 fa97 	bl	800abe2 <USBD_CtlError>
            err++;
 800a6b4:	7afb      	ldrb	r3, [r7, #11]
 800a6b6:	3301      	adds	r3, #1
 800a6b8:	72fb      	strb	r3, [r7, #11]
          break;
 800a6ba:	e055      	b.n	800a768 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6c2:	691b      	ldr	r3, [r3, #16]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d00b      	beq.n	800a6e0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6ce:	691b      	ldr	r3, [r3, #16]
 800a6d0:	687a      	ldr	r2, [r7, #4]
 800a6d2:	7c12      	ldrb	r2, [r2, #16]
 800a6d4:	f107 0108 	add.w	r1, r7, #8
 800a6d8:	4610      	mov	r0, r2
 800a6da:	4798      	blx	r3
 800a6dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6de:	e043      	b.n	800a768 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a6e0:	6839      	ldr	r1, [r7, #0]
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f000 fa7d 	bl	800abe2 <USBD_CtlError>
            err++;
 800a6e8:	7afb      	ldrb	r3, [r7, #11]
 800a6ea:	3301      	adds	r3, #1
 800a6ec:	72fb      	strb	r3, [r7, #11]
          break;
 800a6ee:	e03b      	b.n	800a768 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6f6:	695b      	ldr	r3, [r3, #20]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d00b      	beq.n	800a714 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a702:	695b      	ldr	r3, [r3, #20]
 800a704:	687a      	ldr	r2, [r7, #4]
 800a706:	7c12      	ldrb	r2, [r2, #16]
 800a708:	f107 0108 	add.w	r1, r7, #8
 800a70c:	4610      	mov	r0, r2
 800a70e:	4798      	blx	r3
 800a710:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a712:	e029      	b.n	800a768 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a714:	6839      	ldr	r1, [r7, #0]
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f000 fa63 	bl	800abe2 <USBD_CtlError>
            err++;
 800a71c:	7afb      	ldrb	r3, [r7, #11]
 800a71e:	3301      	adds	r3, #1
 800a720:	72fb      	strb	r3, [r7, #11]
          break;
 800a722:	e021      	b.n	800a768 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a72a:	699b      	ldr	r3, [r3, #24]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d00b      	beq.n	800a748 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a736:	699b      	ldr	r3, [r3, #24]
 800a738:	687a      	ldr	r2, [r7, #4]
 800a73a:	7c12      	ldrb	r2, [r2, #16]
 800a73c:	f107 0108 	add.w	r1, r7, #8
 800a740:	4610      	mov	r0, r2
 800a742:	4798      	blx	r3
 800a744:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a746:	e00f      	b.n	800a768 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a748:	6839      	ldr	r1, [r7, #0]
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f000 fa49 	bl	800abe2 <USBD_CtlError>
            err++;
 800a750:	7afb      	ldrb	r3, [r7, #11]
 800a752:	3301      	adds	r3, #1
 800a754:	72fb      	strb	r3, [r7, #11]
          break;
 800a756:	e007      	b.n	800a768 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a758:	6839      	ldr	r1, [r7, #0]
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	f000 fa41 	bl	800abe2 <USBD_CtlError>
          err++;
 800a760:	7afb      	ldrb	r3, [r7, #11]
 800a762:	3301      	adds	r3, #1
 800a764:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a766:	bf00      	nop
      }
      break;
 800a768:	e037      	b.n	800a7da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	7c1b      	ldrb	r3, [r3, #16]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d109      	bne.n	800a786 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a77a:	f107 0208 	add.w	r2, r7, #8
 800a77e:	4610      	mov	r0, r2
 800a780:	4798      	blx	r3
 800a782:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a784:	e029      	b.n	800a7da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a786:	6839      	ldr	r1, [r7, #0]
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f000 fa2a 	bl	800abe2 <USBD_CtlError>
        err++;
 800a78e:	7afb      	ldrb	r3, [r7, #11]
 800a790:	3301      	adds	r3, #1
 800a792:	72fb      	strb	r3, [r7, #11]
      break;
 800a794:	e021      	b.n	800a7da <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	7c1b      	ldrb	r3, [r3, #16]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d10d      	bne.n	800a7ba <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7a6:	f107 0208 	add.w	r2, r7, #8
 800a7aa:	4610      	mov	r0, r2
 800a7ac:	4798      	blx	r3
 800a7ae:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	3301      	adds	r3, #1
 800a7b4:	2207      	movs	r2, #7
 800a7b6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a7b8:	e00f      	b.n	800a7da <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a7ba:	6839      	ldr	r1, [r7, #0]
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	f000 fa10 	bl	800abe2 <USBD_CtlError>
        err++;
 800a7c2:	7afb      	ldrb	r3, [r7, #11]
 800a7c4:	3301      	adds	r3, #1
 800a7c6:	72fb      	strb	r3, [r7, #11]
      break;
 800a7c8:	e007      	b.n	800a7da <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a7ca:	6839      	ldr	r1, [r7, #0]
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f000 fa08 	bl	800abe2 <USBD_CtlError>
      err++;
 800a7d2:	7afb      	ldrb	r3, [r7, #11]
 800a7d4:	3301      	adds	r3, #1
 800a7d6:	72fb      	strb	r3, [r7, #11]
      break;
 800a7d8:	bf00      	nop
  }

  if (err != 0U)
 800a7da:	7afb      	ldrb	r3, [r7, #11]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d11e      	bne.n	800a81e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	88db      	ldrh	r3, [r3, #6]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d016      	beq.n	800a816 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a7e8:	893b      	ldrh	r3, [r7, #8]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d00e      	beq.n	800a80c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	88da      	ldrh	r2, [r3, #6]
 800a7f2:	893b      	ldrh	r3, [r7, #8]
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	bf28      	it	cs
 800a7f8:	4613      	movcs	r3, r2
 800a7fa:	b29b      	uxth	r3, r3
 800a7fc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a7fe:	893b      	ldrh	r3, [r7, #8]
 800a800:	461a      	mov	r2, r3
 800a802:	68f9      	ldr	r1, [r7, #12]
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f000 fa5d 	bl	800acc4 <USBD_CtlSendData>
 800a80a:	e009      	b.n	800a820 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a80c:	6839      	ldr	r1, [r7, #0]
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f000 f9e7 	bl	800abe2 <USBD_CtlError>
 800a814:	e004      	b.n	800a820 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f000 faae 	bl	800ad78 <USBD_CtlSendStatus>
 800a81c:	e000      	b.n	800a820 <USBD_GetDescriptor+0x320>
    return;
 800a81e:	bf00      	nop
  }
}
 800a820:	3710      	adds	r7, #16
 800a822:	46bd      	mov	sp, r7
 800a824:	bd80      	pop	{r7, pc}
 800a826:	bf00      	nop

0800a828 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b084      	sub	sp, #16
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
 800a830:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	889b      	ldrh	r3, [r3, #4]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d131      	bne.n	800a89e <USBD_SetAddress+0x76>
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	88db      	ldrh	r3, [r3, #6]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d12d      	bne.n	800a89e <USBD_SetAddress+0x76>
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	885b      	ldrh	r3, [r3, #2]
 800a846:	2b7f      	cmp	r3, #127	; 0x7f
 800a848:	d829      	bhi.n	800a89e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	885b      	ldrh	r3, [r3, #2]
 800a84e:	b2db      	uxtb	r3, r3
 800a850:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a854:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a85c:	b2db      	uxtb	r3, r3
 800a85e:	2b03      	cmp	r3, #3
 800a860:	d104      	bne.n	800a86c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a862:	6839      	ldr	r1, [r7, #0]
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f000 f9bc 	bl	800abe2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a86a:	e01d      	b.n	800a8a8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	7bfa      	ldrb	r2, [r7, #15]
 800a870:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a874:	7bfb      	ldrb	r3, [r7, #15]
 800a876:	4619      	mov	r1, r3
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f003 fd19 	bl	800e2b0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a87e:	6878      	ldr	r0, [r7, #4]
 800a880:	f000 fa7a 	bl	800ad78 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a884:	7bfb      	ldrb	r3, [r7, #15]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d004      	beq.n	800a894 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2202      	movs	r2, #2
 800a88e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a892:	e009      	b.n	800a8a8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2201      	movs	r2, #1
 800a898:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a89c:	e004      	b.n	800a8a8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a89e:	6839      	ldr	r1, [r7, #0]
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 f99e 	bl	800abe2 <USBD_CtlError>
  }
}
 800a8a6:	bf00      	nop
 800a8a8:	bf00      	nop
 800a8aa:	3710      	adds	r7, #16
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b084      	sub	sp, #16
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
 800a8b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	885b      	ldrh	r3, [r3, #2]
 800a8c2:	b2da      	uxtb	r2, r3
 800a8c4:	4b4e      	ldr	r3, [pc, #312]	; (800aa00 <USBD_SetConfig+0x150>)
 800a8c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a8c8:	4b4d      	ldr	r3, [pc, #308]	; (800aa00 <USBD_SetConfig+0x150>)
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	2b01      	cmp	r3, #1
 800a8ce:	d905      	bls.n	800a8dc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a8d0:	6839      	ldr	r1, [r7, #0]
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 f985 	bl	800abe2 <USBD_CtlError>
    return USBD_FAIL;
 800a8d8:	2303      	movs	r3, #3
 800a8da:	e08c      	b.n	800a9f6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8e2:	b2db      	uxtb	r3, r3
 800a8e4:	2b02      	cmp	r3, #2
 800a8e6:	d002      	beq.n	800a8ee <USBD_SetConfig+0x3e>
 800a8e8:	2b03      	cmp	r3, #3
 800a8ea:	d029      	beq.n	800a940 <USBD_SetConfig+0x90>
 800a8ec:	e075      	b.n	800a9da <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a8ee:	4b44      	ldr	r3, [pc, #272]	; (800aa00 <USBD_SetConfig+0x150>)
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d020      	beq.n	800a938 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a8f6:	4b42      	ldr	r3, [pc, #264]	; (800aa00 <USBD_SetConfig+0x150>)
 800a8f8:	781b      	ldrb	r3, [r3, #0]
 800a8fa:	461a      	mov	r2, r3
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a900:	4b3f      	ldr	r3, [pc, #252]	; (800aa00 <USBD_SetConfig+0x150>)
 800a902:	781b      	ldrb	r3, [r3, #0]
 800a904:	4619      	mov	r1, r3
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f7fe ffbd 	bl	8009886 <USBD_SetClassConfig>
 800a90c:	4603      	mov	r3, r0
 800a90e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a910:	7bfb      	ldrb	r3, [r7, #15]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d008      	beq.n	800a928 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a916:	6839      	ldr	r1, [r7, #0]
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f000 f962 	bl	800abe2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2202      	movs	r2, #2
 800a922:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a926:	e065      	b.n	800a9f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f000 fa25 	bl	800ad78 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2203      	movs	r2, #3
 800a932:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a936:	e05d      	b.n	800a9f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f000 fa1d 	bl	800ad78 <USBD_CtlSendStatus>
      break;
 800a93e:	e059      	b.n	800a9f4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a940:	4b2f      	ldr	r3, [pc, #188]	; (800aa00 <USBD_SetConfig+0x150>)
 800a942:	781b      	ldrb	r3, [r3, #0]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d112      	bne.n	800a96e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2202      	movs	r2, #2
 800a94c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a950:	4b2b      	ldr	r3, [pc, #172]	; (800aa00 <USBD_SetConfig+0x150>)
 800a952:	781b      	ldrb	r3, [r3, #0]
 800a954:	461a      	mov	r2, r3
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a95a:	4b29      	ldr	r3, [pc, #164]	; (800aa00 <USBD_SetConfig+0x150>)
 800a95c:	781b      	ldrb	r3, [r3, #0]
 800a95e:	4619      	mov	r1, r3
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	f7fe ffac 	bl	80098be <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a966:	6878      	ldr	r0, [r7, #4]
 800a968:	f000 fa06 	bl	800ad78 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a96c:	e042      	b.n	800a9f4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a96e:	4b24      	ldr	r3, [pc, #144]	; (800aa00 <USBD_SetConfig+0x150>)
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	461a      	mov	r2, r3
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	685b      	ldr	r3, [r3, #4]
 800a978:	429a      	cmp	r2, r3
 800a97a:	d02a      	beq.n	800a9d2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	b2db      	uxtb	r3, r3
 800a982:	4619      	mov	r1, r3
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f7fe ff9a 	bl	80098be <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a98a:	4b1d      	ldr	r3, [pc, #116]	; (800aa00 <USBD_SetConfig+0x150>)
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	461a      	mov	r2, r3
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a994:	4b1a      	ldr	r3, [pc, #104]	; (800aa00 <USBD_SetConfig+0x150>)
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	4619      	mov	r1, r3
 800a99a:	6878      	ldr	r0, [r7, #4]
 800a99c:	f7fe ff73 	bl	8009886 <USBD_SetClassConfig>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a9a4:	7bfb      	ldrb	r3, [r7, #15]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d00f      	beq.n	800a9ca <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a9aa:	6839      	ldr	r1, [r7, #0]
 800a9ac:	6878      	ldr	r0, [r7, #4]
 800a9ae:	f000 f918 	bl	800abe2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	685b      	ldr	r3, [r3, #4]
 800a9b6:	b2db      	uxtb	r3, r3
 800a9b8:	4619      	mov	r1, r3
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f7fe ff7f 	bl	80098be <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2202      	movs	r2, #2
 800a9c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800a9c8:	e014      	b.n	800a9f4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f000 f9d4 	bl	800ad78 <USBD_CtlSendStatus>
      break;
 800a9d0:	e010      	b.n	800a9f4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a9d2:	6878      	ldr	r0, [r7, #4]
 800a9d4:	f000 f9d0 	bl	800ad78 <USBD_CtlSendStatus>
      break;
 800a9d8:	e00c      	b.n	800a9f4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a9da:	6839      	ldr	r1, [r7, #0]
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 f900 	bl	800abe2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a9e2:	4b07      	ldr	r3, [pc, #28]	; (800aa00 <USBD_SetConfig+0x150>)
 800a9e4:	781b      	ldrb	r3, [r3, #0]
 800a9e6:	4619      	mov	r1, r3
 800a9e8:	6878      	ldr	r0, [r7, #4]
 800a9ea:	f7fe ff68 	bl	80098be <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a9ee:	2303      	movs	r3, #3
 800a9f0:	73fb      	strb	r3, [r7, #15]
      break;
 800a9f2:	bf00      	nop
  }

  return ret;
 800a9f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3710      	adds	r7, #16
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}
 800a9fe:	bf00      	nop
 800aa00:	200003b8 	.word	0x200003b8

0800aa04 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b082      	sub	sp, #8
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
 800aa0c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	88db      	ldrh	r3, [r3, #6]
 800aa12:	2b01      	cmp	r3, #1
 800aa14:	d004      	beq.n	800aa20 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800aa16:	6839      	ldr	r1, [r7, #0]
 800aa18:	6878      	ldr	r0, [r7, #4]
 800aa1a:	f000 f8e2 	bl	800abe2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800aa1e:	e023      	b.n	800aa68 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	2b02      	cmp	r3, #2
 800aa2a:	dc02      	bgt.n	800aa32 <USBD_GetConfig+0x2e>
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	dc03      	bgt.n	800aa38 <USBD_GetConfig+0x34>
 800aa30:	e015      	b.n	800aa5e <USBD_GetConfig+0x5a>
 800aa32:	2b03      	cmp	r3, #3
 800aa34:	d00b      	beq.n	800aa4e <USBD_GetConfig+0x4a>
 800aa36:	e012      	b.n	800aa5e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	3308      	adds	r3, #8
 800aa42:	2201      	movs	r2, #1
 800aa44:	4619      	mov	r1, r3
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f000 f93c 	bl	800acc4 <USBD_CtlSendData>
        break;
 800aa4c:	e00c      	b.n	800aa68 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	3304      	adds	r3, #4
 800aa52:	2201      	movs	r2, #1
 800aa54:	4619      	mov	r1, r3
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f000 f934 	bl	800acc4 <USBD_CtlSendData>
        break;
 800aa5c:	e004      	b.n	800aa68 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800aa5e:	6839      	ldr	r1, [r7, #0]
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 f8be 	bl	800abe2 <USBD_CtlError>
        break;
 800aa66:	bf00      	nop
}
 800aa68:	bf00      	nop
 800aa6a:	3708      	adds	r7, #8
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b082      	sub	sp, #8
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa80:	b2db      	uxtb	r3, r3
 800aa82:	3b01      	subs	r3, #1
 800aa84:	2b02      	cmp	r3, #2
 800aa86:	d81e      	bhi.n	800aac6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	88db      	ldrh	r3, [r3, #6]
 800aa8c:	2b02      	cmp	r3, #2
 800aa8e:	d004      	beq.n	800aa9a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800aa90:	6839      	ldr	r1, [r7, #0]
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 f8a5 	bl	800abe2 <USBD_CtlError>
        break;
 800aa98:	e01a      	b.n	800aad0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2201      	movs	r2, #1
 800aa9e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d005      	beq.n	800aab6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	68db      	ldr	r3, [r3, #12]
 800aaae:	f043 0202 	orr.w	r2, r3, #2
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	330c      	adds	r3, #12
 800aaba:	2202      	movs	r2, #2
 800aabc:	4619      	mov	r1, r3
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f000 f900 	bl	800acc4 <USBD_CtlSendData>
      break;
 800aac4:	e004      	b.n	800aad0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800aac6:	6839      	ldr	r1, [r7, #0]
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	f000 f88a 	bl	800abe2 <USBD_CtlError>
      break;
 800aace:	bf00      	nop
  }
}
 800aad0:	bf00      	nop
 800aad2:	3708      	adds	r7, #8
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}

0800aad8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	885b      	ldrh	r3, [r3, #2]
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d107      	bne.n	800aafa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2201      	movs	r2, #1
 800aaee:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f000 f940 	bl	800ad78 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800aaf8:	e013      	b.n	800ab22 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	885b      	ldrh	r3, [r3, #2]
 800aafe:	2b02      	cmp	r3, #2
 800ab00:	d10b      	bne.n	800ab1a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	889b      	ldrh	r3, [r3, #4]
 800ab06:	0a1b      	lsrs	r3, r3, #8
 800ab08:	b29b      	uxth	r3, r3
 800ab0a:	b2da      	uxtb	r2, r3
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ab12:	6878      	ldr	r0, [r7, #4]
 800ab14:	f000 f930 	bl	800ad78 <USBD_CtlSendStatus>
}
 800ab18:	e003      	b.n	800ab22 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ab1a:	6839      	ldr	r1, [r7, #0]
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f000 f860 	bl	800abe2 <USBD_CtlError>
}
 800ab22:	bf00      	nop
 800ab24:	3708      	adds	r7, #8
 800ab26:	46bd      	mov	sp, r7
 800ab28:	bd80      	pop	{r7, pc}

0800ab2a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab2a:	b580      	push	{r7, lr}
 800ab2c:	b082      	sub	sp, #8
 800ab2e:	af00      	add	r7, sp, #0
 800ab30:	6078      	str	r0, [r7, #4]
 800ab32:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab3a:	b2db      	uxtb	r3, r3
 800ab3c:	3b01      	subs	r3, #1
 800ab3e:	2b02      	cmp	r3, #2
 800ab40:	d80b      	bhi.n	800ab5a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	885b      	ldrh	r3, [r3, #2]
 800ab46:	2b01      	cmp	r3, #1
 800ab48:	d10c      	bne.n	800ab64 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f000 f910 	bl	800ad78 <USBD_CtlSendStatus>
      }
      break;
 800ab58:	e004      	b.n	800ab64 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ab5a:	6839      	ldr	r1, [r7, #0]
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f000 f840 	bl	800abe2 <USBD_CtlError>
      break;
 800ab62:	e000      	b.n	800ab66 <USBD_ClrFeature+0x3c>
      break;
 800ab64:	bf00      	nop
  }
}
 800ab66:	bf00      	nop
 800ab68:	3708      	adds	r7, #8
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}

0800ab6e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ab6e:	b580      	push	{r7, lr}
 800ab70:	b084      	sub	sp, #16
 800ab72:	af00      	add	r7, sp, #0
 800ab74:	6078      	str	r0, [r7, #4]
 800ab76:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	781a      	ldrb	r2, [r3, #0]
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	3301      	adds	r3, #1
 800ab88:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	781a      	ldrb	r2, [r3, #0]
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	3301      	adds	r3, #1
 800ab96:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ab98:	68f8      	ldr	r0, [r7, #12]
 800ab9a:	f7ff fa17 	bl	8009fcc <SWAPBYTE>
 800ab9e:	4603      	mov	r3, r0
 800aba0:	461a      	mov	r2, r3
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	3301      	adds	r3, #1
 800abaa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	3301      	adds	r3, #1
 800abb0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800abb2:	68f8      	ldr	r0, [r7, #12]
 800abb4:	f7ff fa0a 	bl	8009fcc <SWAPBYTE>
 800abb8:	4603      	mov	r3, r0
 800abba:	461a      	mov	r2, r3
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	3301      	adds	r3, #1
 800abc4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	3301      	adds	r3, #1
 800abca:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800abcc:	68f8      	ldr	r0, [r7, #12]
 800abce:	f7ff f9fd 	bl	8009fcc <SWAPBYTE>
 800abd2:	4603      	mov	r3, r0
 800abd4:	461a      	mov	r2, r3
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	80da      	strh	r2, [r3, #6]
}
 800abda:	bf00      	nop
 800abdc:	3710      	adds	r7, #16
 800abde:	46bd      	mov	sp, r7
 800abe0:	bd80      	pop	{r7, pc}

0800abe2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abe2:	b580      	push	{r7, lr}
 800abe4:	b082      	sub	sp, #8
 800abe6:	af00      	add	r7, sp, #0
 800abe8:	6078      	str	r0, [r7, #4]
 800abea:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800abec:	2180      	movs	r1, #128	; 0x80
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f003 faf4 	bl	800e1dc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800abf4:	2100      	movs	r1, #0
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	f003 faf0 	bl	800e1dc <USBD_LL_StallEP>
}
 800abfc:	bf00      	nop
 800abfe:	3708      	adds	r7, #8
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}

0800ac04 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b086      	sub	sp, #24
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	60f8      	str	r0, [r7, #12]
 800ac0c:	60b9      	str	r1, [r7, #8]
 800ac0e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ac10:	2300      	movs	r3, #0
 800ac12:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d036      	beq.n	800ac88 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ac1e:	6938      	ldr	r0, [r7, #16]
 800ac20:	f000 f836 	bl	800ac90 <USBD_GetLen>
 800ac24:	4603      	mov	r3, r0
 800ac26:	3301      	adds	r3, #1
 800ac28:	b29b      	uxth	r3, r3
 800ac2a:	005b      	lsls	r3, r3, #1
 800ac2c:	b29a      	uxth	r2, r3
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ac32:	7dfb      	ldrb	r3, [r7, #23]
 800ac34:	68ba      	ldr	r2, [r7, #8]
 800ac36:	4413      	add	r3, r2
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	7812      	ldrb	r2, [r2, #0]
 800ac3c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ac3e:	7dfb      	ldrb	r3, [r7, #23]
 800ac40:	3301      	adds	r3, #1
 800ac42:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ac44:	7dfb      	ldrb	r3, [r7, #23]
 800ac46:	68ba      	ldr	r2, [r7, #8]
 800ac48:	4413      	add	r3, r2
 800ac4a:	2203      	movs	r2, #3
 800ac4c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ac4e:	7dfb      	ldrb	r3, [r7, #23]
 800ac50:	3301      	adds	r3, #1
 800ac52:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ac54:	e013      	b.n	800ac7e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800ac56:	7dfb      	ldrb	r3, [r7, #23]
 800ac58:	68ba      	ldr	r2, [r7, #8]
 800ac5a:	4413      	add	r3, r2
 800ac5c:	693a      	ldr	r2, [r7, #16]
 800ac5e:	7812      	ldrb	r2, [r2, #0]
 800ac60:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	3301      	adds	r3, #1
 800ac66:	613b      	str	r3, [r7, #16]
    idx++;
 800ac68:	7dfb      	ldrb	r3, [r7, #23]
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ac6e:	7dfb      	ldrb	r3, [r7, #23]
 800ac70:	68ba      	ldr	r2, [r7, #8]
 800ac72:	4413      	add	r3, r2
 800ac74:	2200      	movs	r2, #0
 800ac76:	701a      	strb	r2, [r3, #0]
    idx++;
 800ac78:	7dfb      	ldrb	r3, [r7, #23]
 800ac7a:	3301      	adds	r3, #1
 800ac7c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ac7e:	693b      	ldr	r3, [r7, #16]
 800ac80:	781b      	ldrb	r3, [r3, #0]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d1e7      	bne.n	800ac56 <USBD_GetString+0x52>
 800ac86:	e000      	b.n	800ac8a <USBD_GetString+0x86>
    return;
 800ac88:	bf00      	nop
  }
}
 800ac8a:	3718      	adds	r7, #24
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}

0800ac90 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b085      	sub	sp, #20
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ac98:	2300      	movs	r3, #0
 800ac9a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800aca0:	e005      	b.n	800acae <USBD_GetLen+0x1e>
  {
    len++;
 800aca2:	7bfb      	ldrb	r3, [r7, #15]
 800aca4:	3301      	adds	r3, #1
 800aca6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	3301      	adds	r3, #1
 800acac:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d1f5      	bne.n	800aca2 <USBD_GetLen+0x12>
  }

  return len;
 800acb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3714      	adds	r7, #20
 800acbc:	46bd      	mov	sp, r7
 800acbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc2:	4770      	bx	lr

0800acc4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b084      	sub	sp, #16
 800acc8:	af00      	add	r7, sp, #0
 800acca:	60f8      	str	r0, [r7, #12]
 800accc:	60b9      	str	r1, [r7, #8]
 800acce:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	2202      	movs	r2, #2
 800acd4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	687a      	ldr	r2, [r7, #4]
 800acdc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	687a      	ldr	r2, [r7, #4]
 800ace2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	68ba      	ldr	r2, [r7, #8]
 800ace8:	2100      	movs	r1, #0
 800acea:	68f8      	ldr	r0, [r7, #12]
 800acec:	f003 faff 	bl	800e2ee <USBD_LL_Transmit>

  return USBD_OK;
 800acf0:	2300      	movs	r3, #0
}
 800acf2:	4618      	mov	r0, r3
 800acf4:	3710      	adds	r7, #16
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}

0800acfa <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800acfa:	b580      	push	{r7, lr}
 800acfc:	b084      	sub	sp, #16
 800acfe:	af00      	add	r7, sp, #0
 800ad00:	60f8      	str	r0, [r7, #12]
 800ad02:	60b9      	str	r1, [r7, #8]
 800ad04:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	68ba      	ldr	r2, [r7, #8]
 800ad0a:	2100      	movs	r1, #0
 800ad0c:	68f8      	ldr	r0, [r7, #12]
 800ad0e:	f003 faee 	bl	800e2ee <USBD_LL_Transmit>

  return USBD_OK;
 800ad12:	2300      	movs	r3, #0
}
 800ad14:	4618      	mov	r0, r3
 800ad16:	3710      	adds	r7, #16
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}

0800ad1c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b084      	sub	sp, #16
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	60f8      	str	r0, [r7, #12]
 800ad24:	60b9      	str	r1, [r7, #8]
 800ad26:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	2203      	movs	r2, #3
 800ad2c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	687a      	ldr	r2, [r7, #4]
 800ad34:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	687a      	ldr	r2, [r7, #4]
 800ad3c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	68ba      	ldr	r2, [r7, #8]
 800ad44:	2100      	movs	r1, #0
 800ad46:	68f8      	ldr	r0, [r7, #12]
 800ad48:	f003 faf2 	bl	800e330 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad4c:	2300      	movs	r3, #0
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3710      	adds	r7, #16
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}

0800ad56 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ad56:	b580      	push	{r7, lr}
 800ad58:	b084      	sub	sp, #16
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	60f8      	str	r0, [r7, #12]
 800ad5e:	60b9      	str	r1, [r7, #8]
 800ad60:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	68ba      	ldr	r2, [r7, #8]
 800ad66:	2100      	movs	r1, #0
 800ad68:	68f8      	ldr	r0, [r7, #12]
 800ad6a:	f003 fae1 	bl	800e330 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad6e:	2300      	movs	r3, #0
}
 800ad70:	4618      	mov	r0, r3
 800ad72:	3710      	adds	r7, #16
 800ad74:	46bd      	mov	sp, r7
 800ad76:	bd80      	pop	{r7, pc}

0800ad78 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b082      	sub	sp, #8
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2204      	movs	r2, #4
 800ad84:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ad88:	2300      	movs	r3, #0
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	2100      	movs	r1, #0
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f003 faad 	bl	800e2ee <USBD_LL_Transmit>

  return USBD_OK;
 800ad94:	2300      	movs	r3, #0
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	3708      	adds	r7, #8
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}

0800ad9e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ad9e:	b580      	push	{r7, lr}
 800ada0:	b082      	sub	sp, #8
 800ada2:	af00      	add	r7, sp, #0
 800ada4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2205      	movs	r2, #5
 800adaa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800adae:	2300      	movs	r3, #0
 800adb0:	2200      	movs	r2, #0
 800adb2:	2100      	movs	r1, #0
 800adb4:	6878      	ldr	r0, [r7, #4]
 800adb6:	f003 fabb 	bl	800e330 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800adba:	2300      	movs	r3, #0
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3708      	adds	r7, #8
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800adc4:	b480      	push	{r7}
 800adc6:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800adc8:	bf00      	nop
 800adca:	46bd      	mov	sp, r7
 800adcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add0:	4770      	bx	lr
	...

0800add4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800add4:	b480      	push	{r7}
 800add6:	b085      	sub	sp, #20
 800add8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adda:	f3ef 8305 	mrs	r3, IPSR
 800adde:	60bb      	str	r3, [r7, #8]
  return(result);
 800ade0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d10f      	bne.n	800ae06 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ade6:	f3ef 8310 	mrs	r3, PRIMASK
 800adea:	607b      	str	r3, [r7, #4]
  return(result);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d105      	bne.n	800adfe <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800adf2:	f3ef 8311 	mrs	r3, BASEPRI
 800adf6:	603b      	str	r3, [r7, #0]
  return(result);
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d007      	beq.n	800ae0e <osKernelInitialize+0x3a>
 800adfe:	4b0e      	ldr	r3, [pc, #56]	; (800ae38 <osKernelInitialize+0x64>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	2b02      	cmp	r3, #2
 800ae04:	d103      	bne.n	800ae0e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800ae06:	f06f 0305 	mvn.w	r3, #5
 800ae0a:	60fb      	str	r3, [r7, #12]
 800ae0c:	e00c      	b.n	800ae28 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ae0e:	4b0a      	ldr	r3, [pc, #40]	; (800ae38 <osKernelInitialize+0x64>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d105      	bne.n	800ae22 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ae16:	4b08      	ldr	r3, [pc, #32]	; (800ae38 <osKernelInitialize+0x64>)
 800ae18:	2201      	movs	r2, #1
 800ae1a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	60fb      	str	r3, [r7, #12]
 800ae20:	e002      	b.n	800ae28 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800ae22:	f04f 33ff 	mov.w	r3, #4294967295
 800ae26:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800ae28:	68fb      	ldr	r3, [r7, #12]
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3714      	adds	r7, #20
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae34:	4770      	bx	lr
 800ae36:	bf00      	nop
 800ae38:	200003bc 	.word	0x200003bc

0800ae3c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b084      	sub	sp, #16
 800ae40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae42:	f3ef 8305 	mrs	r3, IPSR
 800ae46:	60bb      	str	r3, [r7, #8]
  return(result);
 800ae48:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d10f      	bne.n	800ae6e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae4e:	f3ef 8310 	mrs	r3, PRIMASK
 800ae52:	607b      	str	r3, [r7, #4]
  return(result);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d105      	bne.n	800ae66 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ae5a:	f3ef 8311 	mrs	r3, BASEPRI
 800ae5e:	603b      	str	r3, [r7, #0]
  return(result);
 800ae60:	683b      	ldr	r3, [r7, #0]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d007      	beq.n	800ae76 <osKernelStart+0x3a>
 800ae66:	4b0f      	ldr	r3, [pc, #60]	; (800aea4 <osKernelStart+0x68>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	2b02      	cmp	r3, #2
 800ae6c:	d103      	bne.n	800ae76 <osKernelStart+0x3a>
    stat = osErrorISR;
 800ae6e:	f06f 0305 	mvn.w	r3, #5
 800ae72:	60fb      	str	r3, [r7, #12]
 800ae74:	e010      	b.n	800ae98 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ae76:	4b0b      	ldr	r3, [pc, #44]	; (800aea4 <osKernelStart+0x68>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	2b01      	cmp	r3, #1
 800ae7c:	d109      	bne.n	800ae92 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ae7e:	f7ff ffa1 	bl	800adc4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ae82:	4b08      	ldr	r3, [pc, #32]	; (800aea4 <osKernelStart+0x68>)
 800ae84:	2202      	movs	r2, #2
 800ae86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ae88:	f001 f8b4 	bl	800bff4 <vTaskStartScheduler>
      stat = osOK;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	60fb      	str	r3, [r7, #12]
 800ae90:	e002      	b.n	800ae98 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800ae92:	f04f 33ff 	mov.w	r3, #4294967295
 800ae96:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800ae98:	68fb      	ldr	r3, [r7, #12]
}
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	3710      	adds	r7, #16
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	bd80      	pop	{r7, pc}
 800aea2:	bf00      	nop
 800aea4:	200003bc 	.word	0x200003bc

0800aea8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b090      	sub	sp, #64	; 0x40
 800aeac:	af04      	add	r7, sp, #16
 800aeae:	60f8      	str	r0, [r7, #12]
 800aeb0:	60b9      	str	r1, [r7, #8]
 800aeb2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aeb8:	f3ef 8305 	mrs	r3, IPSR
 800aebc:	61fb      	str	r3, [r7, #28]
  return(result);
 800aebe:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	f040 808f 	bne.w	800afe4 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aec6:	f3ef 8310 	mrs	r3, PRIMASK
 800aeca:	61bb      	str	r3, [r7, #24]
  return(result);
 800aecc:	69bb      	ldr	r3, [r7, #24]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d105      	bne.n	800aede <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800aed2:	f3ef 8311 	mrs	r3, BASEPRI
 800aed6:	617b      	str	r3, [r7, #20]
  return(result);
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d003      	beq.n	800aee6 <osThreadNew+0x3e>
 800aede:	4b44      	ldr	r3, [pc, #272]	; (800aff0 <osThreadNew+0x148>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	2b02      	cmp	r3, #2
 800aee4:	d07e      	beq.n	800afe4 <osThreadNew+0x13c>
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d07b      	beq.n	800afe4 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800aeec:	2380      	movs	r3, #128	; 0x80
 800aeee:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800aef0:	2318      	movs	r3, #24
 800aef2:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800aef4:	2300      	movs	r3, #0
 800aef6:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800aef8:	f04f 33ff 	mov.w	r3, #4294967295
 800aefc:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d045      	beq.n	800af90 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d002      	beq.n	800af12 <osThreadNew+0x6a>
        name = attr->name;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	699b      	ldr	r3, [r3, #24]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d002      	beq.n	800af20 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	699b      	ldr	r3, [r3, #24]
 800af1e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800af20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af22:	2b00      	cmp	r3, #0
 800af24:	d008      	beq.n	800af38 <osThreadNew+0x90>
 800af26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af28:	2b38      	cmp	r3, #56	; 0x38
 800af2a:	d805      	bhi.n	800af38 <osThreadNew+0x90>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	685b      	ldr	r3, [r3, #4]
 800af30:	f003 0301 	and.w	r3, r3, #1
 800af34:	2b00      	cmp	r3, #0
 800af36:	d001      	beq.n	800af3c <osThreadNew+0x94>
        return (NULL);
 800af38:	2300      	movs	r3, #0
 800af3a:	e054      	b.n	800afe6 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	695b      	ldr	r3, [r3, #20]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d003      	beq.n	800af4c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	695b      	ldr	r3, [r3, #20]
 800af48:	089b      	lsrs	r3, r3, #2
 800af4a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	689b      	ldr	r3, [r3, #8]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d00e      	beq.n	800af72 <osThreadNew+0xca>
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	68db      	ldr	r3, [r3, #12]
 800af58:	2b5b      	cmp	r3, #91	; 0x5b
 800af5a:	d90a      	bls.n	800af72 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800af60:	2b00      	cmp	r3, #0
 800af62:	d006      	beq.n	800af72 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	695b      	ldr	r3, [r3, #20]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d002      	beq.n	800af72 <osThreadNew+0xca>
        mem = 1;
 800af6c:	2301      	movs	r3, #1
 800af6e:	623b      	str	r3, [r7, #32]
 800af70:	e010      	b.n	800af94 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	689b      	ldr	r3, [r3, #8]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d10c      	bne.n	800af94 <osThreadNew+0xec>
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	68db      	ldr	r3, [r3, #12]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d108      	bne.n	800af94 <osThreadNew+0xec>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	691b      	ldr	r3, [r3, #16]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d104      	bne.n	800af94 <osThreadNew+0xec>
          mem = 0;
 800af8a:	2300      	movs	r3, #0
 800af8c:	623b      	str	r3, [r7, #32]
 800af8e:	e001      	b.n	800af94 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800af90:	2300      	movs	r3, #0
 800af92:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800af94:	6a3b      	ldr	r3, [r7, #32]
 800af96:	2b01      	cmp	r3, #1
 800af98:	d110      	bne.n	800afbc <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800af9e:	687a      	ldr	r2, [r7, #4]
 800afa0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800afa2:	9202      	str	r2, [sp, #8]
 800afa4:	9301      	str	r3, [sp, #4]
 800afa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa8:	9300      	str	r3, [sp, #0]
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800afae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	f000 fe3f 	bl	800bc34 <xTaskCreateStatic>
 800afb6:	4603      	mov	r3, r0
 800afb8:	613b      	str	r3, [r7, #16]
 800afba:	e013      	b.n	800afe4 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800afbc:	6a3b      	ldr	r3, [r7, #32]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d110      	bne.n	800afe4 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800afc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afc4:	b29a      	uxth	r2, r3
 800afc6:	f107 0310 	add.w	r3, r7, #16
 800afca:	9301      	str	r3, [sp, #4]
 800afcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afce:	9300      	str	r3, [sp, #0]
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800afd4:	68f8      	ldr	r0, [r7, #12]
 800afd6:	f000 fe90 	bl	800bcfa <xTaskCreate>
 800afda:	4603      	mov	r3, r0
 800afdc:	2b01      	cmp	r3, #1
 800afde:	d001      	beq.n	800afe4 <osThreadNew+0x13c>
          hTask = NULL;
 800afe0:	2300      	movs	r3, #0
 800afe2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800afe4:	693b      	ldr	r3, [r7, #16]
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	3730      	adds	r7, #48	; 0x30
 800afea:	46bd      	mov	sp, r7
 800afec:	bd80      	pop	{r7, pc}
 800afee:	bf00      	nop
 800aff0:	200003bc 	.word	0x200003bc

0800aff4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b086      	sub	sp, #24
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800affc:	f3ef 8305 	mrs	r3, IPSR
 800b000:	613b      	str	r3, [r7, #16]
  return(result);
 800b002:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b004:	2b00      	cmp	r3, #0
 800b006:	d10f      	bne.n	800b028 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b008:	f3ef 8310 	mrs	r3, PRIMASK
 800b00c:	60fb      	str	r3, [r7, #12]
  return(result);
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d105      	bne.n	800b020 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b014:	f3ef 8311 	mrs	r3, BASEPRI
 800b018:	60bb      	str	r3, [r7, #8]
  return(result);
 800b01a:	68bb      	ldr	r3, [r7, #8]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d007      	beq.n	800b030 <osDelay+0x3c>
 800b020:	4b0a      	ldr	r3, [pc, #40]	; (800b04c <osDelay+0x58>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	2b02      	cmp	r3, #2
 800b026:	d103      	bne.n	800b030 <osDelay+0x3c>
    stat = osErrorISR;
 800b028:	f06f 0305 	mvn.w	r3, #5
 800b02c:	617b      	str	r3, [r7, #20]
 800b02e:	e007      	b.n	800b040 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800b030:	2300      	movs	r3, #0
 800b032:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d002      	beq.n	800b040 <osDelay+0x4c>
      vTaskDelay(ticks);
 800b03a:	6878      	ldr	r0, [r7, #4]
 800b03c:	f000 ffa4 	bl	800bf88 <vTaskDelay>
    }
  }

  return (stat);
 800b040:	697b      	ldr	r3, [r7, #20]
}
 800b042:	4618      	mov	r0, r3
 800b044:	3718      	adds	r7, #24
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}
 800b04a:	bf00      	nop
 800b04c:	200003bc 	.word	0x200003bc

0800b050 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b050:	b480      	push	{r7}
 800b052:	b085      	sub	sp, #20
 800b054:	af00      	add	r7, sp, #0
 800b056:	60f8      	str	r0, [r7, #12]
 800b058:	60b9      	str	r1, [r7, #8]
 800b05a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	4a07      	ldr	r2, [pc, #28]	; (800b07c <vApplicationGetIdleTaskMemory+0x2c>)
 800b060:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	4a06      	ldr	r2, [pc, #24]	; (800b080 <vApplicationGetIdleTaskMemory+0x30>)
 800b066:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2280      	movs	r2, #128	; 0x80
 800b06c:	601a      	str	r2, [r3, #0]
}
 800b06e:	bf00      	nop
 800b070:	3714      	adds	r7, #20
 800b072:	46bd      	mov	sp, r7
 800b074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b078:	4770      	bx	lr
 800b07a:	bf00      	nop
 800b07c:	200003c0 	.word	0x200003c0
 800b080:	2000041c 	.word	0x2000041c

0800b084 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b084:	b480      	push	{r7}
 800b086:	b085      	sub	sp, #20
 800b088:	af00      	add	r7, sp, #0
 800b08a:	60f8      	str	r0, [r7, #12]
 800b08c:	60b9      	str	r1, [r7, #8]
 800b08e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	4a07      	ldr	r2, [pc, #28]	; (800b0b0 <vApplicationGetTimerTaskMemory+0x2c>)
 800b094:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	4a06      	ldr	r2, [pc, #24]	; (800b0b4 <vApplicationGetTimerTaskMemory+0x30>)
 800b09a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b0a2:	601a      	str	r2, [r3, #0]
}
 800b0a4:	bf00      	nop
 800b0a6:	3714      	adds	r7, #20
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ae:	4770      	bx	lr
 800b0b0:	2000061c 	.word	0x2000061c
 800b0b4:	20000678 	.word	0x20000678

0800b0b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b083      	sub	sp, #12
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	f103 0208 	add.w	r2, r3, #8
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f04f 32ff 	mov.w	r2, #4294967295
 800b0d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	f103 0208 	add.w	r2, r3, #8
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f103 0208 	add.w	r2, r3, #8
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b0ec:	bf00      	nop
 800b0ee:	370c      	adds	r7, #12
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f6:	4770      	bx	lr

0800b0f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b083      	sub	sp, #12
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	2200      	movs	r2, #0
 800b104:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b106:	bf00      	nop
 800b108:	370c      	adds	r7, #12
 800b10a:	46bd      	mov	sp, r7
 800b10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b110:	4770      	bx	lr

0800b112 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b112:	b480      	push	{r7}
 800b114:	b085      	sub	sp, #20
 800b116:	af00      	add	r7, sp, #0
 800b118:	6078      	str	r0, [r7, #4]
 800b11a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	68fa      	ldr	r2, [r7, #12]
 800b126:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	689a      	ldr	r2, [r3, #8]
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	689b      	ldr	r3, [r3, #8]
 800b134:	683a      	ldr	r2, [r7, #0]
 800b136:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	683a      	ldr	r2, [r7, #0]
 800b13c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	687a      	ldr	r2, [r7, #4]
 800b142:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	1c5a      	adds	r2, r3, #1
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	601a      	str	r2, [r3, #0]
}
 800b14e:	bf00      	nop
 800b150:	3714      	adds	r7, #20
 800b152:	46bd      	mov	sp, r7
 800b154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b158:	4770      	bx	lr

0800b15a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b15a:	b480      	push	{r7}
 800b15c:	b085      	sub	sp, #20
 800b15e:	af00      	add	r7, sp, #0
 800b160:	6078      	str	r0, [r7, #4]
 800b162:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b16a:	68bb      	ldr	r3, [r7, #8]
 800b16c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b170:	d103      	bne.n	800b17a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	691b      	ldr	r3, [r3, #16]
 800b176:	60fb      	str	r3, [r7, #12]
 800b178:	e00c      	b.n	800b194 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	3308      	adds	r3, #8
 800b17e:	60fb      	str	r3, [r7, #12]
 800b180:	e002      	b.n	800b188 <vListInsert+0x2e>
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	685b      	ldr	r3, [r3, #4]
 800b186:	60fb      	str	r3, [r7, #12]
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	685b      	ldr	r3, [r3, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	68ba      	ldr	r2, [r7, #8]
 800b190:	429a      	cmp	r2, r3
 800b192:	d2f6      	bcs.n	800b182 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	685a      	ldr	r2, [r3, #4]
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b19c:	683b      	ldr	r3, [r7, #0]
 800b19e:	685b      	ldr	r3, [r3, #4]
 800b1a0:	683a      	ldr	r2, [r7, #0]
 800b1a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	68fa      	ldr	r2, [r7, #12]
 800b1a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	683a      	ldr	r2, [r7, #0]
 800b1ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	687a      	ldr	r2, [r7, #4]
 800b1b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	1c5a      	adds	r2, r3, #1
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	601a      	str	r2, [r3, #0]
}
 800b1c0:	bf00      	nop
 800b1c2:	3714      	adds	r7, #20
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr

0800b1cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b085      	sub	sp, #20
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	691b      	ldr	r3, [r3, #16]
 800b1d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	685b      	ldr	r3, [r3, #4]
 800b1de:	687a      	ldr	r2, [r7, #4]
 800b1e0:	6892      	ldr	r2, [r2, #8]
 800b1e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	689b      	ldr	r3, [r3, #8]
 800b1e8:	687a      	ldr	r2, [r7, #4]
 800b1ea:	6852      	ldr	r2, [r2, #4]
 800b1ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	685b      	ldr	r3, [r3, #4]
 800b1f2:	687a      	ldr	r2, [r7, #4]
 800b1f4:	429a      	cmp	r2, r3
 800b1f6:	d103      	bne.n	800b200 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	689a      	ldr	r2, [r3, #8]
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2200      	movs	r2, #0
 800b204:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	1e5a      	subs	r2, r3, #1
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	681b      	ldr	r3, [r3, #0]
}
 800b214:	4618      	mov	r0, r3
 800b216:	3714      	adds	r7, #20
 800b218:	46bd      	mov	sp, r7
 800b21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21e:	4770      	bx	lr

0800b220 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b084      	sub	sp, #16
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
 800b228:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d10c      	bne.n	800b24e <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b234:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b238:	b672      	cpsid	i
 800b23a:	f383 8811 	msr	BASEPRI, r3
 800b23e:	f3bf 8f6f 	isb	sy
 800b242:	f3bf 8f4f 	dsb	sy
 800b246:	b662      	cpsie	i
 800b248:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b24a:	bf00      	nop
 800b24c:	e7fe      	b.n	800b24c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b24e:	f002 f87d 	bl	800d34c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681a      	ldr	r2, [r3, #0]
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b25a:	68f9      	ldr	r1, [r7, #12]
 800b25c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b25e:	fb01 f303 	mul.w	r3, r1, r3
 800b262:	441a      	add	r2, r3
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	2200      	movs	r2, #0
 800b26c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681a      	ldr	r2, [r3, #0]
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	681a      	ldr	r2, [r3, #0]
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b27e:	3b01      	subs	r3, #1
 800b280:	68f9      	ldr	r1, [r7, #12]
 800b282:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b284:	fb01 f303 	mul.w	r3, r1, r3
 800b288:	441a      	add	r2, r3
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	22ff      	movs	r2, #255	; 0xff
 800b292:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	22ff      	movs	r2, #255	; 0xff
 800b29a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d114      	bne.n	800b2ce <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	691b      	ldr	r3, [r3, #16]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d01a      	beq.n	800b2e2 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	3310      	adds	r3, #16
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	f001 f937 	bl	800c524 <xTaskRemoveFromEventList>
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d012      	beq.n	800b2e2 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b2bc:	4b0c      	ldr	r3, [pc, #48]	; (800b2f0 <xQueueGenericReset+0xd0>)
 800b2be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2c2:	601a      	str	r2, [r3, #0]
 800b2c4:	f3bf 8f4f 	dsb	sy
 800b2c8:	f3bf 8f6f 	isb	sy
 800b2cc:	e009      	b.n	800b2e2 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	3310      	adds	r3, #16
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f7ff fef0 	bl	800b0b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	3324      	adds	r3, #36	; 0x24
 800b2dc:	4618      	mov	r0, r3
 800b2de:	f7ff feeb 	bl	800b0b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b2e2:	f002 f867 	bl	800d3b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b2e6:	2301      	movs	r3, #1
}
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	3710      	adds	r7, #16
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}
 800b2f0:	e000ed04 	.word	0xe000ed04

0800b2f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b08e      	sub	sp, #56	; 0x38
 800b2f8:	af02      	add	r7, sp, #8
 800b2fa:	60f8      	str	r0, [r7, #12]
 800b2fc:	60b9      	str	r1, [r7, #8]
 800b2fe:	607a      	str	r2, [r7, #4]
 800b300:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d10c      	bne.n	800b322 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800b308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b30c:	b672      	cpsid	i
 800b30e:	f383 8811 	msr	BASEPRI, r3
 800b312:	f3bf 8f6f 	isb	sy
 800b316:	f3bf 8f4f 	dsb	sy
 800b31a:	b662      	cpsie	i
 800b31c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b31e:	bf00      	nop
 800b320:	e7fe      	b.n	800b320 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d10c      	bne.n	800b342 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800b328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b32c:	b672      	cpsid	i
 800b32e:	f383 8811 	msr	BASEPRI, r3
 800b332:	f3bf 8f6f 	isb	sy
 800b336:	f3bf 8f4f 	dsb	sy
 800b33a:	b662      	cpsie	i
 800b33c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b33e:	bf00      	nop
 800b340:	e7fe      	b.n	800b340 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d002      	beq.n	800b34e <xQueueGenericCreateStatic+0x5a>
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d001      	beq.n	800b352 <xQueueGenericCreateStatic+0x5e>
 800b34e:	2301      	movs	r3, #1
 800b350:	e000      	b.n	800b354 <xQueueGenericCreateStatic+0x60>
 800b352:	2300      	movs	r3, #0
 800b354:	2b00      	cmp	r3, #0
 800b356:	d10c      	bne.n	800b372 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800b358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b35c:	b672      	cpsid	i
 800b35e:	f383 8811 	msr	BASEPRI, r3
 800b362:	f3bf 8f6f 	isb	sy
 800b366:	f3bf 8f4f 	dsb	sy
 800b36a:	b662      	cpsie	i
 800b36c:	623b      	str	r3, [r7, #32]
}
 800b36e:	bf00      	nop
 800b370:	e7fe      	b.n	800b370 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d102      	bne.n	800b37e <xQueueGenericCreateStatic+0x8a>
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d101      	bne.n	800b382 <xQueueGenericCreateStatic+0x8e>
 800b37e:	2301      	movs	r3, #1
 800b380:	e000      	b.n	800b384 <xQueueGenericCreateStatic+0x90>
 800b382:	2300      	movs	r3, #0
 800b384:	2b00      	cmp	r3, #0
 800b386:	d10c      	bne.n	800b3a2 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800b388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b38c:	b672      	cpsid	i
 800b38e:	f383 8811 	msr	BASEPRI, r3
 800b392:	f3bf 8f6f 	isb	sy
 800b396:	f3bf 8f4f 	dsb	sy
 800b39a:	b662      	cpsie	i
 800b39c:	61fb      	str	r3, [r7, #28]
}
 800b39e:	bf00      	nop
 800b3a0:	e7fe      	b.n	800b3a0 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b3a2:	2350      	movs	r3, #80	; 0x50
 800b3a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	2b50      	cmp	r3, #80	; 0x50
 800b3aa:	d00c      	beq.n	800b3c6 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800b3ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b0:	b672      	cpsid	i
 800b3b2:	f383 8811 	msr	BASEPRI, r3
 800b3b6:	f3bf 8f6f 	isb	sy
 800b3ba:	f3bf 8f4f 	dsb	sy
 800b3be:	b662      	cpsie	i
 800b3c0:	61bb      	str	r3, [r7, #24]
}
 800b3c2:	bf00      	nop
 800b3c4:	e7fe      	b.n	800b3c4 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b3c6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b3cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d00d      	beq.n	800b3ee <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b3d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3d4:	2201      	movs	r2, #1
 800b3d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b3da:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b3de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3e0:	9300      	str	r3, [sp, #0]
 800b3e2:	4613      	mov	r3, r2
 800b3e4:	687a      	ldr	r2, [r7, #4]
 800b3e6:	68b9      	ldr	r1, [r7, #8]
 800b3e8:	68f8      	ldr	r0, [r7, #12]
 800b3ea:	f000 f805 	bl	800b3f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b3ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	3730      	adds	r7, #48	; 0x30
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}

0800b3f8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b084      	sub	sp, #16
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	60f8      	str	r0, [r7, #12]
 800b400:	60b9      	str	r1, [r7, #8]
 800b402:	607a      	str	r2, [r7, #4]
 800b404:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b406:	68bb      	ldr	r3, [r7, #8]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d103      	bne.n	800b414 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b40c:	69bb      	ldr	r3, [r7, #24]
 800b40e:	69ba      	ldr	r2, [r7, #24]
 800b410:	601a      	str	r2, [r3, #0]
 800b412:	e002      	b.n	800b41a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b414:	69bb      	ldr	r3, [r7, #24]
 800b416:	687a      	ldr	r2, [r7, #4]
 800b418:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b41a:	69bb      	ldr	r3, [r7, #24]
 800b41c:	68fa      	ldr	r2, [r7, #12]
 800b41e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b420:	69bb      	ldr	r3, [r7, #24]
 800b422:	68ba      	ldr	r2, [r7, #8]
 800b424:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b426:	2101      	movs	r1, #1
 800b428:	69b8      	ldr	r0, [r7, #24]
 800b42a:	f7ff fef9 	bl	800b220 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b42e:	69bb      	ldr	r3, [r7, #24]
 800b430:	78fa      	ldrb	r2, [r7, #3]
 800b432:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b436:	bf00      	nop
 800b438:	3710      	adds	r7, #16
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}
	...

0800b440 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b08e      	sub	sp, #56	; 0x38
 800b444:	af00      	add	r7, sp, #0
 800b446:	60f8      	str	r0, [r7, #12]
 800b448:	60b9      	str	r1, [r7, #8]
 800b44a:	607a      	str	r2, [r7, #4]
 800b44c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b44e:	2300      	movs	r3, #0
 800b450:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d10c      	bne.n	800b476 <xQueueGenericSend+0x36>
	__asm volatile
 800b45c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b460:	b672      	cpsid	i
 800b462:	f383 8811 	msr	BASEPRI, r3
 800b466:	f3bf 8f6f 	isb	sy
 800b46a:	f3bf 8f4f 	dsb	sy
 800b46e:	b662      	cpsie	i
 800b470:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b472:	bf00      	nop
 800b474:	e7fe      	b.n	800b474 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d103      	bne.n	800b484 <xQueueGenericSend+0x44>
 800b47c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b47e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b480:	2b00      	cmp	r3, #0
 800b482:	d101      	bne.n	800b488 <xQueueGenericSend+0x48>
 800b484:	2301      	movs	r3, #1
 800b486:	e000      	b.n	800b48a <xQueueGenericSend+0x4a>
 800b488:	2300      	movs	r3, #0
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d10c      	bne.n	800b4a8 <xQueueGenericSend+0x68>
	__asm volatile
 800b48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b492:	b672      	cpsid	i
 800b494:	f383 8811 	msr	BASEPRI, r3
 800b498:	f3bf 8f6f 	isb	sy
 800b49c:	f3bf 8f4f 	dsb	sy
 800b4a0:	b662      	cpsie	i
 800b4a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b4a4:	bf00      	nop
 800b4a6:	e7fe      	b.n	800b4a6 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	2b02      	cmp	r3, #2
 800b4ac:	d103      	bne.n	800b4b6 <xQueueGenericSend+0x76>
 800b4ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4b2:	2b01      	cmp	r3, #1
 800b4b4:	d101      	bne.n	800b4ba <xQueueGenericSend+0x7a>
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	e000      	b.n	800b4bc <xQueueGenericSend+0x7c>
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d10c      	bne.n	800b4da <xQueueGenericSend+0x9a>
	__asm volatile
 800b4c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c4:	b672      	cpsid	i
 800b4c6:	f383 8811 	msr	BASEPRI, r3
 800b4ca:	f3bf 8f6f 	isb	sy
 800b4ce:	f3bf 8f4f 	dsb	sy
 800b4d2:	b662      	cpsie	i
 800b4d4:	623b      	str	r3, [r7, #32]
}
 800b4d6:	bf00      	nop
 800b4d8:	e7fe      	b.n	800b4d8 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b4da:	f001 f9e9 	bl	800c8b0 <xTaskGetSchedulerState>
 800b4de:	4603      	mov	r3, r0
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d102      	bne.n	800b4ea <xQueueGenericSend+0xaa>
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d101      	bne.n	800b4ee <xQueueGenericSend+0xae>
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	e000      	b.n	800b4f0 <xQueueGenericSend+0xb0>
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d10c      	bne.n	800b50e <xQueueGenericSend+0xce>
	__asm volatile
 800b4f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4f8:	b672      	cpsid	i
 800b4fa:	f383 8811 	msr	BASEPRI, r3
 800b4fe:	f3bf 8f6f 	isb	sy
 800b502:	f3bf 8f4f 	dsb	sy
 800b506:	b662      	cpsie	i
 800b508:	61fb      	str	r3, [r7, #28]
}
 800b50a:	bf00      	nop
 800b50c:	e7fe      	b.n	800b50c <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b50e:	f001 ff1d 	bl	800d34c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b514:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b51a:	429a      	cmp	r2, r3
 800b51c:	d302      	bcc.n	800b524 <xQueueGenericSend+0xe4>
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	2b02      	cmp	r3, #2
 800b522:	d129      	bne.n	800b578 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b524:	683a      	ldr	r2, [r7, #0]
 800b526:	68b9      	ldr	r1, [r7, #8]
 800b528:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b52a:	f000 fa15 	bl	800b958 <prvCopyDataToQueue>
 800b52e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b534:	2b00      	cmp	r3, #0
 800b536:	d010      	beq.n	800b55a <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b53a:	3324      	adds	r3, #36	; 0x24
 800b53c:	4618      	mov	r0, r3
 800b53e:	f000 fff1 	bl	800c524 <xTaskRemoveFromEventList>
 800b542:	4603      	mov	r3, r0
 800b544:	2b00      	cmp	r3, #0
 800b546:	d013      	beq.n	800b570 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b548:	4b3f      	ldr	r3, [pc, #252]	; (800b648 <xQueueGenericSend+0x208>)
 800b54a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b54e:	601a      	str	r2, [r3, #0]
 800b550:	f3bf 8f4f 	dsb	sy
 800b554:	f3bf 8f6f 	isb	sy
 800b558:	e00a      	b.n	800b570 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b55a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d007      	beq.n	800b570 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b560:	4b39      	ldr	r3, [pc, #228]	; (800b648 <xQueueGenericSend+0x208>)
 800b562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b566:	601a      	str	r2, [r3, #0]
 800b568:	f3bf 8f4f 	dsb	sy
 800b56c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b570:	f001 ff20 	bl	800d3b4 <vPortExitCritical>
				return pdPASS;
 800b574:	2301      	movs	r3, #1
 800b576:	e063      	b.n	800b640 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d103      	bne.n	800b586 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b57e:	f001 ff19 	bl	800d3b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b582:	2300      	movs	r3, #0
 800b584:	e05c      	b.n	800b640 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b586:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d106      	bne.n	800b59a <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b58c:	f107 0314 	add.w	r3, r7, #20
 800b590:	4618      	mov	r0, r3
 800b592:	f001 f82d 	bl	800c5f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b596:	2301      	movs	r3, #1
 800b598:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b59a:	f001 ff0b 	bl	800d3b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b59e:	f000 fd93 	bl	800c0c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b5a2:	f001 fed3 	bl	800d34c <vPortEnterCritical>
 800b5a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b5ac:	b25b      	sxtb	r3, r3
 800b5ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5b2:	d103      	bne.n	800b5bc <xQueueGenericSend+0x17c>
 800b5b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b5bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b5c2:	b25b      	sxtb	r3, r3
 800b5c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5c8:	d103      	bne.n	800b5d2 <xQueueGenericSend+0x192>
 800b5ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b5d2:	f001 feef 	bl	800d3b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b5d6:	1d3a      	adds	r2, r7, #4
 800b5d8:	f107 0314 	add.w	r3, r7, #20
 800b5dc:	4611      	mov	r1, r2
 800b5de:	4618      	mov	r0, r3
 800b5e0:	f001 f81c 	bl	800c61c <xTaskCheckForTimeOut>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d124      	bne.n	800b634 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b5ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b5ec:	f000 faac 	bl	800bb48 <prvIsQueueFull>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d018      	beq.n	800b628 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b5f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f8:	3310      	adds	r3, #16
 800b5fa:	687a      	ldr	r2, [r7, #4]
 800b5fc:	4611      	mov	r1, r2
 800b5fe:	4618      	mov	r0, r3
 800b600:	f000 ff3c 	bl	800c47c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b604:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b606:	f000 fa37 	bl	800ba78 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b60a:	f000 fd6b 	bl	800c0e4 <xTaskResumeAll>
 800b60e:	4603      	mov	r3, r0
 800b610:	2b00      	cmp	r3, #0
 800b612:	f47f af7c 	bne.w	800b50e <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800b616:	4b0c      	ldr	r3, [pc, #48]	; (800b648 <xQueueGenericSend+0x208>)
 800b618:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b61c:	601a      	str	r2, [r3, #0]
 800b61e:	f3bf 8f4f 	dsb	sy
 800b622:	f3bf 8f6f 	isb	sy
 800b626:	e772      	b.n	800b50e <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b628:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b62a:	f000 fa25 	bl	800ba78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b62e:	f000 fd59 	bl	800c0e4 <xTaskResumeAll>
 800b632:	e76c      	b.n	800b50e <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b634:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b636:	f000 fa1f 	bl	800ba78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b63a:	f000 fd53 	bl	800c0e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b63e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b640:	4618      	mov	r0, r3
 800b642:	3738      	adds	r7, #56	; 0x38
 800b644:	46bd      	mov	sp, r7
 800b646:	bd80      	pop	{r7, pc}
 800b648:	e000ed04 	.word	0xe000ed04

0800b64c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b08e      	sub	sp, #56	; 0x38
 800b650:	af00      	add	r7, sp, #0
 800b652:	60f8      	str	r0, [r7, #12]
 800b654:	60b9      	str	r1, [r7, #8]
 800b656:	607a      	str	r2, [r7, #4]
 800b658:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b65e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b660:	2b00      	cmp	r3, #0
 800b662:	d10c      	bne.n	800b67e <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800b664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b668:	b672      	cpsid	i
 800b66a:	f383 8811 	msr	BASEPRI, r3
 800b66e:	f3bf 8f6f 	isb	sy
 800b672:	f3bf 8f4f 	dsb	sy
 800b676:	b662      	cpsie	i
 800b678:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b67a:	bf00      	nop
 800b67c:	e7fe      	b.n	800b67c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b67e:	68bb      	ldr	r3, [r7, #8]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d103      	bne.n	800b68c <xQueueGenericSendFromISR+0x40>
 800b684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d101      	bne.n	800b690 <xQueueGenericSendFromISR+0x44>
 800b68c:	2301      	movs	r3, #1
 800b68e:	e000      	b.n	800b692 <xQueueGenericSendFromISR+0x46>
 800b690:	2300      	movs	r3, #0
 800b692:	2b00      	cmp	r3, #0
 800b694:	d10c      	bne.n	800b6b0 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800b696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b69a:	b672      	cpsid	i
 800b69c:	f383 8811 	msr	BASEPRI, r3
 800b6a0:	f3bf 8f6f 	isb	sy
 800b6a4:	f3bf 8f4f 	dsb	sy
 800b6a8:	b662      	cpsie	i
 800b6aa:	623b      	str	r3, [r7, #32]
}
 800b6ac:	bf00      	nop
 800b6ae:	e7fe      	b.n	800b6ae <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b6b0:	683b      	ldr	r3, [r7, #0]
 800b6b2:	2b02      	cmp	r3, #2
 800b6b4:	d103      	bne.n	800b6be <xQueueGenericSendFromISR+0x72>
 800b6b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6ba:	2b01      	cmp	r3, #1
 800b6bc:	d101      	bne.n	800b6c2 <xQueueGenericSendFromISR+0x76>
 800b6be:	2301      	movs	r3, #1
 800b6c0:	e000      	b.n	800b6c4 <xQueueGenericSendFromISR+0x78>
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d10c      	bne.n	800b6e2 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800b6c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6cc:	b672      	cpsid	i
 800b6ce:	f383 8811 	msr	BASEPRI, r3
 800b6d2:	f3bf 8f6f 	isb	sy
 800b6d6:	f3bf 8f4f 	dsb	sy
 800b6da:	b662      	cpsie	i
 800b6dc:	61fb      	str	r3, [r7, #28]
}
 800b6de:	bf00      	nop
 800b6e0:	e7fe      	b.n	800b6e0 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b6e2:	f001 ff1b 	bl	800d51c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b6e6:	f3ef 8211 	mrs	r2, BASEPRI
 800b6ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ee:	b672      	cpsid	i
 800b6f0:	f383 8811 	msr	BASEPRI, r3
 800b6f4:	f3bf 8f6f 	isb	sy
 800b6f8:	f3bf 8f4f 	dsb	sy
 800b6fc:	b662      	cpsie	i
 800b6fe:	61ba      	str	r2, [r7, #24]
 800b700:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b702:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b704:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b708:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b70a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b70c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b70e:	429a      	cmp	r2, r3
 800b710:	d302      	bcc.n	800b718 <xQueueGenericSendFromISR+0xcc>
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	2b02      	cmp	r3, #2
 800b716:	d12c      	bne.n	800b772 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b71a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b71e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b722:	683a      	ldr	r2, [r7, #0]
 800b724:	68b9      	ldr	r1, [r7, #8]
 800b726:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b728:	f000 f916 	bl	800b958 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b72c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800b730:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b734:	d112      	bne.n	800b75c <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d016      	beq.n	800b76c <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b73e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b740:	3324      	adds	r3, #36	; 0x24
 800b742:	4618      	mov	r0, r3
 800b744:	f000 feee 	bl	800c524 <xTaskRemoveFromEventList>
 800b748:	4603      	mov	r3, r0
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d00e      	beq.n	800b76c <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d00b      	beq.n	800b76c <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2201      	movs	r2, #1
 800b758:	601a      	str	r2, [r3, #0]
 800b75a:	e007      	b.n	800b76c <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b75c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b760:	3301      	adds	r3, #1
 800b762:	b2db      	uxtb	r3, r3
 800b764:	b25a      	sxtb	r2, r3
 800b766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b768:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b76c:	2301      	movs	r3, #1
 800b76e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800b770:	e001      	b.n	800b776 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b772:	2300      	movs	r3, #0
 800b774:	637b      	str	r3, [r7, #52]	; 0x34
 800b776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b778:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b780:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b784:	4618      	mov	r0, r3
 800b786:	3738      	adds	r7, #56	; 0x38
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}

0800b78c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b08c      	sub	sp, #48	; 0x30
 800b790:	af00      	add	r7, sp, #0
 800b792:	60f8      	str	r0, [r7, #12]
 800b794:	60b9      	str	r1, [r7, #8]
 800b796:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b798:	2300      	movs	r3, #0
 800b79a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d10c      	bne.n	800b7c0 <xQueueReceive+0x34>
	__asm volatile
 800b7a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7aa:	b672      	cpsid	i
 800b7ac:	f383 8811 	msr	BASEPRI, r3
 800b7b0:	f3bf 8f6f 	isb	sy
 800b7b4:	f3bf 8f4f 	dsb	sy
 800b7b8:	b662      	cpsie	i
 800b7ba:	623b      	str	r3, [r7, #32]
}
 800b7bc:	bf00      	nop
 800b7be:	e7fe      	b.n	800b7be <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d103      	bne.n	800b7ce <xQueueReceive+0x42>
 800b7c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d101      	bne.n	800b7d2 <xQueueReceive+0x46>
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	e000      	b.n	800b7d4 <xQueueReceive+0x48>
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d10c      	bne.n	800b7f2 <xQueueReceive+0x66>
	__asm volatile
 800b7d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7dc:	b672      	cpsid	i
 800b7de:	f383 8811 	msr	BASEPRI, r3
 800b7e2:	f3bf 8f6f 	isb	sy
 800b7e6:	f3bf 8f4f 	dsb	sy
 800b7ea:	b662      	cpsie	i
 800b7ec:	61fb      	str	r3, [r7, #28]
}
 800b7ee:	bf00      	nop
 800b7f0:	e7fe      	b.n	800b7f0 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b7f2:	f001 f85d 	bl	800c8b0 <xTaskGetSchedulerState>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d102      	bne.n	800b802 <xQueueReceive+0x76>
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d101      	bne.n	800b806 <xQueueReceive+0x7a>
 800b802:	2301      	movs	r3, #1
 800b804:	e000      	b.n	800b808 <xQueueReceive+0x7c>
 800b806:	2300      	movs	r3, #0
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d10c      	bne.n	800b826 <xQueueReceive+0x9a>
	__asm volatile
 800b80c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b810:	b672      	cpsid	i
 800b812:	f383 8811 	msr	BASEPRI, r3
 800b816:	f3bf 8f6f 	isb	sy
 800b81a:	f3bf 8f4f 	dsb	sy
 800b81e:	b662      	cpsie	i
 800b820:	61bb      	str	r3, [r7, #24]
}
 800b822:	bf00      	nop
 800b824:	e7fe      	b.n	800b824 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b826:	f001 fd91 	bl	800d34c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b82a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b82c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b82e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b832:	2b00      	cmp	r3, #0
 800b834:	d01f      	beq.n	800b876 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b836:	68b9      	ldr	r1, [r7, #8]
 800b838:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b83a:	f000 f8f7 	bl	800ba2c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b83e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b840:	1e5a      	subs	r2, r3, #1
 800b842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b844:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b848:	691b      	ldr	r3, [r3, #16]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00f      	beq.n	800b86e <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b84e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b850:	3310      	adds	r3, #16
 800b852:	4618      	mov	r0, r3
 800b854:	f000 fe66 	bl	800c524 <xTaskRemoveFromEventList>
 800b858:	4603      	mov	r3, r0
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d007      	beq.n	800b86e <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b85e:	4b3d      	ldr	r3, [pc, #244]	; (800b954 <xQueueReceive+0x1c8>)
 800b860:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b864:	601a      	str	r2, [r3, #0]
 800b866:	f3bf 8f4f 	dsb	sy
 800b86a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b86e:	f001 fda1 	bl	800d3b4 <vPortExitCritical>
				return pdPASS;
 800b872:	2301      	movs	r3, #1
 800b874:	e069      	b.n	800b94a <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d103      	bne.n	800b884 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b87c:	f001 fd9a 	bl	800d3b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b880:	2300      	movs	r3, #0
 800b882:	e062      	b.n	800b94a <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b886:	2b00      	cmp	r3, #0
 800b888:	d106      	bne.n	800b898 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b88a:	f107 0310 	add.w	r3, r7, #16
 800b88e:	4618      	mov	r0, r3
 800b890:	f000 feae 	bl	800c5f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b894:	2301      	movs	r3, #1
 800b896:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b898:	f001 fd8c 	bl	800d3b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b89c:	f000 fc14 	bl	800c0c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b8a0:	f001 fd54 	bl	800d34c <vPortEnterCritical>
 800b8a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b8aa:	b25b      	sxtb	r3, r3
 800b8ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8b0:	d103      	bne.n	800b8ba <xQueueReceive+0x12e>
 800b8b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b8ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b8c0:	b25b      	sxtb	r3, r3
 800b8c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8c6:	d103      	bne.n	800b8d0 <xQueueReceive+0x144>
 800b8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b8d0:	f001 fd70 	bl	800d3b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b8d4:	1d3a      	adds	r2, r7, #4
 800b8d6:	f107 0310 	add.w	r3, r7, #16
 800b8da:	4611      	mov	r1, r2
 800b8dc:	4618      	mov	r0, r3
 800b8de:	f000 fe9d 	bl	800c61c <xTaskCheckForTimeOut>
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d123      	bne.n	800b930 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b8e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8ea:	f000 f917 	bl	800bb1c <prvIsQueueEmpty>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d017      	beq.n	800b924 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b8f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8f6:	3324      	adds	r3, #36	; 0x24
 800b8f8:	687a      	ldr	r2, [r7, #4]
 800b8fa:	4611      	mov	r1, r2
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f000 fdbd 	bl	800c47c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b902:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b904:	f000 f8b8 	bl	800ba78 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b908:	f000 fbec 	bl	800c0e4 <xTaskResumeAll>
 800b90c:	4603      	mov	r3, r0
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d189      	bne.n	800b826 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800b912:	4b10      	ldr	r3, [pc, #64]	; (800b954 <xQueueReceive+0x1c8>)
 800b914:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b918:	601a      	str	r2, [r3, #0]
 800b91a:	f3bf 8f4f 	dsb	sy
 800b91e:	f3bf 8f6f 	isb	sy
 800b922:	e780      	b.n	800b826 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b924:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b926:	f000 f8a7 	bl	800ba78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b92a:	f000 fbdb 	bl	800c0e4 <xTaskResumeAll>
 800b92e:	e77a      	b.n	800b826 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b930:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b932:	f000 f8a1 	bl	800ba78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b936:	f000 fbd5 	bl	800c0e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b93a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b93c:	f000 f8ee 	bl	800bb1c <prvIsQueueEmpty>
 800b940:	4603      	mov	r3, r0
 800b942:	2b00      	cmp	r3, #0
 800b944:	f43f af6f 	beq.w	800b826 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b948:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3730      	adds	r7, #48	; 0x30
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}
 800b952:	bf00      	nop
 800b954:	e000ed04 	.word	0xe000ed04

0800b958 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b086      	sub	sp, #24
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	60f8      	str	r0, [r7, #12]
 800b960:	60b9      	str	r1, [r7, #8]
 800b962:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b964:	2300      	movs	r3, #0
 800b966:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b96c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b972:	2b00      	cmp	r3, #0
 800b974:	d10d      	bne.n	800b992 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d14d      	bne.n	800ba1a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	689b      	ldr	r3, [r3, #8]
 800b982:	4618      	mov	r0, r3
 800b984:	f000 ffb2 	bl	800c8ec <xTaskPriorityDisinherit>
 800b988:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	2200      	movs	r2, #0
 800b98e:	609a      	str	r2, [r3, #8]
 800b990:	e043      	b.n	800ba1a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d119      	bne.n	800b9cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	6858      	ldr	r0, [r3, #4]
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9a0:	461a      	mov	r2, r3
 800b9a2:	68b9      	ldr	r1, [r7, #8]
 800b9a4:	f002 fe98 	bl	800e6d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	685a      	ldr	r2, [r3, #4]
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9b0:	441a      	add	r2, r3
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	685a      	ldr	r2, [r3, #4]
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	689b      	ldr	r3, [r3, #8]
 800b9be:	429a      	cmp	r2, r3
 800b9c0:	d32b      	bcc.n	800ba1a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	605a      	str	r2, [r3, #4]
 800b9ca:	e026      	b.n	800ba1a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	68d8      	ldr	r0, [r3, #12]
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9d4:	461a      	mov	r2, r3
 800b9d6:	68b9      	ldr	r1, [r7, #8]
 800b9d8:	f002 fe7e 	bl	800e6d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	68da      	ldr	r2, [r3, #12]
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9e4:	425b      	negs	r3, r3
 800b9e6:	441a      	add	r2, r3
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	68da      	ldr	r2, [r3, #12]
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	429a      	cmp	r2, r3
 800b9f6:	d207      	bcs.n	800ba08 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	689a      	ldr	r2, [r3, #8]
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba00:	425b      	negs	r3, r3
 800ba02:	441a      	add	r2, r3
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2b02      	cmp	r3, #2
 800ba0c:	d105      	bne.n	800ba1a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ba0e:	693b      	ldr	r3, [r7, #16]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d002      	beq.n	800ba1a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	3b01      	subs	r3, #1
 800ba18:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ba1a:	693b      	ldr	r3, [r7, #16]
 800ba1c:	1c5a      	adds	r2, r3, #1
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ba22:	697b      	ldr	r3, [r7, #20]
}
 800ba24:	4618      	mov	r0, r3
 800ba26:	3718      	adds	r7, #24
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	bd80      	pop	{r7, pc}

0800ba2c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b082      	sub	sp, #8
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
 800ba34:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d018      	beq.n	800ba70 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	68da      	ldr	r2, [r3, #12]
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba46:	441a      	add	r2, r3
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	68da      	ldr	r2, [r3, #12]
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	689b      	ldr	r3, [r3, #8]
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d303      	bcc.n	800ba60 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681a      	ldr	r2, [r3, #0]
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	68d9      	ldr	r1, [r3, #12]
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba68:	461a      	mov	r2, r3
 800ba6a:	6838      	ldr	r0, [r7, #0]
 800ba6c:	f002 fe34 	bl	800e6d8 <memcpy>
	}
}
 800ba70:	bf00      	nop
 800ba72:	3708      	adds	r7, #8
 800ba74:	46bd      	mov	sp, r7
 800ba76:	bd80      	pop	{r7, pc}

0800ba78 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b084      	sub	sp, #16
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ba80:	f001 fc64 	bl	800d34c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba8a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ba8c:	e011      	b.n	800bab2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d012      	beq.n	800babc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	3324      	adds	r3, #36	; 0x24
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f000 fd42 	bl	800c524 <xTaskRemoveFromEventList>
 800baa0:	4603      	mov	r3, r0
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d001      	beq.n	800baaa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800baa6:	f000 fe1f 	bl	800c6e8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800baaa:	7bfb      	ldrb	r3, [r7, #15]
 800baac:	3b01      	subs	r3, #1
 800baae:	b2db      	uxtb	r3, r3
 800bab0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	dce9      	bgt.n	800ba8e <prvUnlockQueue+0x16>
 800baba:	e000      	b.n	800babe <prvUnlockQueue+0x46>
					break;
 800babc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	22ff      	movs	r2, #255	; 0xff
 800bac2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bac6:	f001 fc75 	bl	800d3b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800baca:	f001 fc3f 	bl	800d34c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bad4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bad6:	e011      	b.n	800bafc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	691b      	ldr	r3, [r3, #16]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d012      	beq.n	800bb06 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	3310      	adds	r3, #16
 800bae4:	4618      	mov	r0, r3
 800bae6:	f000 fd1d 	bl	800c524 <xTaskRemoveFromEventList>
 800baea:	4603      	mov	r3, r0
 800baec:	2b00      	cmp	r3, #0
 800baee:	d001      	beq.n	800baf4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800baf0:	f000 fdfa 	bl	800c6e8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800baf4:	7bbb      	ldrb	r3, [r7, #14]
 800baf6:	3b01      	subs	r3, #1
 800baf8:	b2db      	uxtb	r3, r3
 800bafa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bafc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	dce9      	bgt.n	800bad8 <prvUnlockQueue+0x60>
 800bb04:	e000      	b.n	800bb08 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bb06:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	22ff      	movs	r2, #255	; 0xff
 800bb0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bb10:	f001 fc50 	bl	800d3b4 <vPortExitCritical>
}
 800bb14:	bf00      	nop
 800bb16:	3710      	adds	r7, #16
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb24:	f001 fc12 	bl	800d34c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d102      	bne.n	800bb36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bb30:	2301      	movs	r3, #1
 800bb32:	60fb      	str	r3, [r7, #12]
 800bb34:	e001      	b.n	800bb3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bb36:	2300      	movs	r3, #0
 800bb38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb3a:	f001 fc3b 	bl	800d3b4 <vPortExitCritical>

	return xReturn;
 800bb3e:	68fb      	ldr	r3, [r7, #12]
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3710      	adds	r7, #16
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b084      	sub	sp, #16
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb50:	f001 fbfc 	bl	800d34c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	d102      	bne.n	800bb66 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bb60:	2301      	movs	r3, #1
 800bb62:	60fb      	str	r3, [r7, #12]
 800bb64:	e001      	b.n	800bb6a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bb66:	2300      	movs	r3, #0
 800bb68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb6a:	f001 fc23 	bl	800d3b4 <vPortExitCritical>

	return xReturn;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
}
 800bb70:	4618      	mov	r0, r3
 800bb72:	3710      	adds	r7, #16
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}

0800bb78 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bb78:	b480      	push	{r7}
 800bb7a:	b085      	sub	sp, #20
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
 800bb80:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bb82:	2300      	movs	r3, #0
 800bb84:	60fb      	str	r3, [r7, #12]
 800bb86:	e014      	b.n	800bbb2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bb88:	4a0f      	ldr	r2, [pc, #60]	; (800bbc8 <vQueueAddToRegistry+0x50>)
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d10b      	bne.n	800bbac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bb94:	490c      	ldr	r1, [pc, #48]	; (800bbc8 <vQueueAddToRegistry+0x50>)
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	683a      	ldr	r2, [r7, #0]
 800bb9a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bb9e:	4a0a      	ldr	r2, [pc, #40]	; (800bbc8 <vQueueAddToRegistry+0x50>)
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	00db      	lsls	r3, r3, #3
 800bba4:	4413      	add	r3, r2
 800bba6:	687a      	ldr	r2, [r7, #4]
 800bba8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bbaa:	e006      	b.n	800bbba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	3301      	adds	r3, #1
 800bbb0:	60fb      	str	r3, [r7, #12]
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	2b07      	cmp	r3, #7
 800bbb6:	d9e7      	bls.n	800bb88 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bbb8:	bf00      	nop
 800bbba:	bf00      	nop
 800bbbc:	3714      	adds	r7, #20
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc4:	4770      	bx	lr
 800bbc6:	bf00      	nop
 800bbc8:	20000a78 	.word	0x20000a78

0800bbcc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b086      	sub	sp, #24
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	60f8      	str	r0, [r7, #12]
 800bbd4:	60b9      	str	r1, [r7, #8]
 800bbd6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bbdc:	f001 fbb6 	bl	800d34c <vPortEnterCritical>
 800bbe0:	697b      	ldr	r3, [r7, #20]
 800bbe2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bbe6:	b25b      	sxtb	r3, r3
 800bbe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbec:	d103      	bne.n	800bbf6 <vQueueWaitForMessageRestricted+0x2a>
 800bbee:	697b      	ldr	r3, [r7, #20]
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bbf6:	697b      	ldr	r3, [r7, #20]
 800bbf8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbfc:	b25b      	sxtb	r3, r3
 800bbfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc02:	d103      	bne.n	800bc0c <vQueueWaitForMessageRestricted+0x40>
 800bc04:	697b      	ldr	r3, [r7, #20]
 800bc06:	2200      	movs	r2, #0
 800bc08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bc0c:	f001 fbd2 	bl	800d3b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d106      	bne.n	800bc26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bc18:	697b      	ldr	r3, [r7, #20]
 800bc1a:	3324      	adds	r3, #36	; 0x24
 800bc1c:	687a      	ldr	r2, [r7, #4]
 800bc1e:	68b9      	ldr	r1, [r7, #8]
 800bc20:	4618      	mov	r0, r3
 800bc22:	f000 fc51 	bl	800c4c8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bc26:	6978      	ldr	r0, [r7, #20]
 800bc28:	f7ff ff26 	bl	800ba78 <prvUnlockQueue>
	}
 800bc2c:	bf00      	nop
 800bc2e:	3718      	adds	r7, #24
 800bc30:	46bd      	mov	sp, r7
 800bc32:	bd80      	pop	{r7, pc}

0800bc34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b08e      	sub	sp, #56	; 0x38
 800bc38:	af04      	add	r7, sp, #16
 800bc3a:	60f8      	str	r0, [r7, #12]
 800bc3c:	60b9      	str	r1, [r7, #8]
 800bc3e:	607a      	str	r2, [r7, #4]
 800bc40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bc42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d10c      	bne.n	800bc62 <xTaskCreateStatic+0x2e>
	__asm volatile
 800bc48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc4c:	b672      	cpsid	i
 800bc4e:	f383 8811 	msr	BASEPRI, r3
 800bc52:	f3bf 8f6f 	isb	sy
 800bc56:	f3bf 8f4f 	dsb	sy
 800bc5a:	b662      	cpsie	i
 800bc5c:	623b      	str	r3, [r7, #32]
}
 800bc5e:	bf00      	nop
 800bc60:	e7fe      	b.n	800bc60 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800bc62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d10c      	bne.n	800bc82 <xTaskCreateStatic+0x4e>
	__asm volatile
 800bc68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc6c:	b672      	cpsid	i
 800bc6e:	f383 8811 	msr	BASEPRI, r3
 800bc72:	f3bf 8f6f 	isb	sy
 800bc76:	f3bf 8f4f 	dsb	sy
 800bc7a:	b662      	cpsie	i
 800bc7c:	61fb      	str	r3, [r7, #28]
}
 800bc7e:	bf00      	nop
 800bc80:	e7fe      	b.n	800bc80 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bc82:	235c      	movs	r3, #92	; 0x5c
 800bc84:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bc86:	693b      	ldr	r3, [r7, #16]
 800bc88:	2b5c      	cmp	r3, #92	; 0x5c
 800bc8a:	d00c      	beq.n	800bca6 <xTaskCreateStatic+0x72>
	__asm volatile
 800bc8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc90:	b672      	cpsid	i
 800bc92:	f383 8811 	msr	BASEPRI, r3
 800bc96:	f3bf 8f6f 	isb	sy
 800bc9a:	f3bf 8f4f 	dsb	sy
 800bc9e:	b662      	cpsie	i
 800bca0:	61bb      	str	r3, [r7, #24]
}
 800bca2:	bf00      	nop
 800bca4:	e7fe      	b.n	800bca4 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bca6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d01e      	beq.n	800bcec <xTaskCreateStatic+0xb8>
 800bcae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d01b      	beq.n	800bcec <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bcb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcb6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bcb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bcbc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bcbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcc0:	2202      	movs	r2, #2
 800bcc2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	9303      	str	r3, [sp, #12]
 800bcca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bccc:	9302      	str	r3, [sp, #8]
 800bcce:	f107 0314 	add.w	r3, r7, #20
 800bcd2:	9301      	str	r3, [sp, #4]
 800bcd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcd6:	9300      	str	r3, [sp, #0]
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	687a      	ldr	r2, [r7, #4]
 800bcdc:	68b9      	ldr	r1, [r7, #8]
 800bcde:	68f8      	ldr	r0, [r7, #12]
 800bce0:	f000 f850 	bl	800bd84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bce4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bce6:	f000 f8df 	bl	800bea8 <prvAddNewTaskToReadyList>
 800bcea:	e001      	b.n	800bcf0 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800bcec:	2300      	movs	r3, #0
 800bcee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bcf0:	697b      	ldr	r3, [r7, #20]
	}
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	3728      	adds	r7, #40	; 0x28
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bd80      	pop	{r7, pc}

0800bcfa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bcfa:	b580      	push	{r7, lr}
 800bcfc:	b08c      	sub	sp, #48	; 0x30
 800bcfe:	af04      	add	r7, sp, #16
 800bd00:	60f8      	str	r0, [r7, #12]
 800bd02:	60b9      	str	r1, [r7, #8]
 800bd04:	603b      	str	r3, [r7, #0]
 800bd06:	4613      	mov	r3, r2
 800bd08:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bd0a:	88fb      	ldrh	r3, [r7, #6]
 800bd0c:	009b      	lsls	r3, r3, #2
 800bd0e:	4618      	mov	r0, r3
 800bd10:	f001 fc48 	bl	800d5a4 <pvPortMalloc>
 800bd14:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bd16:	697b      	ldr	r3, [r7, #20]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d00e      	beq.n	800bd3a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bd1c:	205c      	movs	r0, #92	; 0x5c
 800bd1e:	f001 fc41 	bl	800d5a4 <pvPortMalloc>
 800bd22:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bd24:	69fb      	ldr	r3, [r7, #28]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d003      	beq.n	800bd32 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bd2a:	69fb      	ldr	r3, [r7, #28]
 800bd2c:	697a      	ldr	r2, [r7, #20]
 800bd2e:	631a      	str	r2, [r3, #48]	; 0x30
 800bd30:	e005      	b.n	800bd3e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bd32:	6978      	ldr	r0, [r7, #20]
 800bd34:	f001 fd00 	bl	800d738 <vPortFree>
 800bd38:	e001      	b.n	800bd3e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bd3e:	69fb      	ldr	r3, [r7, #28]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d017      	beq.n	800bd74 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bd44:	69fb      	ldr	r3, [r7, #28]
 800bd46:	2200      	movs	r2, #0
 800bd48:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bd4c:	88fa      	ldrh	r2, [r7, #6]
 800bd4e:	2300      	movs	r3, #0
 800bd50:	9303      	str	r3, [sp, #12]
 800bd52:	69fb      	ldr	r3, [r7, #28]
 800bd54:	9302      	str	r3, [sp, #8]
 800bd56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd58:	9301      	str	r3, [sp, #4]
 800bd5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd5c:	9300      	str	r3, [sp, #0]
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	68b9      	ldr	r1, [r7, #8]
 800bd62:	68f8      	ldr	r0, [r7, #12]
 800bd64:	f000 f80e 	bl	800bd84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bd68:	69f8      	ldr	r0, [r7, #28]
 800bd6a:	f000 f89d 	bl	800bea8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bd6e:	2301      	movs	r3, #1
 800bd70:	61bb      	str	r3, [r7, #24]
 800bd72:	e002      	b.n	800bd7a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bd74:	f04f 33ff 	mov.w	r3, #4294967295
 800bd78:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bd7a:	69bb      	ldr	r3, [r7, #24]
	}
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	3720      	adds	r7, #32
 800bd80:	46bd      	mov	sp, r7
 800bd82:	bd80      	pop	{r7, pc}

0800bd84 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b088      	sub	sp, #32
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	60f8      	str	r0, [r7, #12]
 800bd8c:	60b9      	str	r1, [r7, #8]
 800bd8e:	607a      	str	r2, [r7, #4]
 800bd90:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bd92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd94:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	009b      	lsls	r3, r3, #2
 800bd9a:	461a      	mov	r2, r3
 800bd9c:	21a5      	movs	r1, #165	; 0xa5
 800bd9e:	f002 fc57 	bl	800e650 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bda2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bda6:	6879      	ldr	r1, [r7, #4]
 800bda8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800bdac:	440b      	add	r3, r1
 800bdae:	009b      	lsls	r3, r3, #2
 800bdb0:	4413      	add	r3, r2
 800bdb2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bdb4:	69bb      	ldr	r3, [r7, #24]
 800bdb6:	f023 0307 	bic.w	r3, r3, #7
 800bdba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bdbc:	69bb      	ldr	r3, [r7, #24]
 800bdbe:	f003 0307 	and.w	r3, r3, #7
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d00c      	beq.n	800bde0 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800bdc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdca:	b672      	cpsid	i
 800bdcc:	f383 8811 	msr	BASEPRI, r3
 800bdd0:	f3bf 8f6f 	isb	sy
 800bdd4:	f3bf 8f4f 	dsb	sy
 800bdd8:	b662      	cpsie	i
 800bdda:	617b      	str	r3, [r7, #20]
}
 800bddc:	bf00      	nop
 800bdde:	e7fe      	b.n	800bdde <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d01f      	beq.n	800be26 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bde6:	2300      	movs	r3, #0
 800bde8:	61fb      	str	r3, [r7, #28]
 800bdea:	e012      	b.n	800be12 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bdec:	68ba      	ldr	r2, [r7, #8]
 800bdee:	69fb      	ldr	r3, [r7, #28]
 800bdf0:	4413      	add	r3, r2
 800bdf2:	7819      	ldrb	r1, [r3, #0]
 800bdf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdf6:	69fb      	ldr	r3, [r7, #28]
 800bdf8:	4413      	add	r3, r2
 800bdfa:	3334      	adds	r3, #52	; 0x34
 800bdfc:	460a      	mov	r2, r1
 800bdfe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800be00:	68ba      	ldr	r2, [r7, #8]
 800be02:	69fb      	ldr	r3, [r7, #28]
 800be04:	4413      	add	r3, r2
 800be06:	781b      	ldrb	r3, [r3, #0]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d006      	beq.n	800be1a <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800be0c:	69fb      	ldr	r3, [r7, #28]
 800be0e:	3301      	adds	r3, #1
 800be10:	61fb      	str	r3, [r7, #28]
 800be12:	69fb      	ldr	r3, [r7, #28]
 800be14:	2b0f      	cmp	r3, #15
 800be16:	d9e9      	bls.n	800bdec <prvInitialiseNewTask+0x68>
 800be18:	e000      	b.n	800be1c <prvInitialiseNewTask+0x98>
			{
				break;
 800be1a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800be1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be1e:	2200      	movs	r2, #0
 800be20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800be24:	e003      	b.n	800be2e <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800be26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be28:	2200      	movs	r2, #0
 800be2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800be2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be30:	2b37      	cmp	r3, #55	; 0x37
 800be32:	d901      	bls.n	800be38 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800be34:	2337      	movs	r3, #55	; 0x37
 800be36:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800be38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be3c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800be3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be42:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800be44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be46:	2200      	movs	r2, #0
 800be48:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800be4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be4c:	3304      	adds	r3, #4
 800be4e:	4618      	mov	r0, r3
 800be50:	f7ff f952 	bl	800b0f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800be54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be56:	3318      	adds	r3, #24
 800be58:	4618      	mov	r0, r3
 800be5a:	f7ff f94d 	bl	800b0f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800be5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be62:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be66:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800be6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be6c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800be6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be72:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800be74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be76:	2200      	movs	r2, #0
 800be78:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800be7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be7c:	2200      	movs	r2, #0
 800be7e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800be82:	683a      	ldr	r2, [r7, #0]
 800be84:	68f9      	ldr	r1, [r7, #12]
 800be86:	69b8      	ldr	r0, [r7, #24]
 800be88:	f001 f952 	bl	800d130 <pxPortInitialiseStack>
 800be8c:	4602      	mov	r2, r0
 800be8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be90:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800be92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be94:	2b00      	cmp	r3, #0
 800be96:	d002      	beq.n	800be9e <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800be98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be9e:	bf00      	nop
 800bea0:	3720      	adds	r7, #32
 800bea2:	46bd      	mov	sp, r7
 800bea4:	bd80      	pop	{r7, pc}
	...

0800bea8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b082      	sub	sp, #8
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800beb0:	f001 fa4c 	bl	800d34c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800beb4:	4b2d      	ldr	r3, [pc, #180]	; (800bf6c <prvAddNewTaskToReadyList+0xc4>)
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	3301      	adds	r3, #1
 800beba:	4a2c      	ldr	r2, [pc, #176]	; (800bf6c <prvAddNewTaskToReadyList+0xc4>)
 800bebc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bebe:	4b2c      	ldr	r3, [pc, #176]	; (800bf70 <prvAddNewTaskToReadyList+0xc8>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d109      	bne.n	800beda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bec6:	4a2a      	ldr	r2, [pc, #168]	; (800bf70 <prvAddNewTaskToReadyList+0xc8>)
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800becc:	4b27      	ldr	r3, [pc, #156]	; (800bf6c <prvAddNewTaskToReadyList+0xc4>)
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	2b01      	cmp	r3, #1
 800bed2:	d110      	bne.n	800bef6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bed4:	f000 fc2c 	bl	800c730 <prvInitialiseTaskLists>
 800bed8:	e00d      	b.n	800bef6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800beda:	4b26      	ldr	r3, [pc, #152]	; (800bf74 <prvAddNewTaskToReadyList+0xcc>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d109      	bne.n	800bef6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bee2:	4b23      	ldr	r3, [pc, #140]	; (800bf70 <prvAddNewTaskToReadyList+0xc8>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800beec:	429a      	cmp	r2, r3
 800beee:	d802      	bhi.n	800bef6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bef0:	4a1f      	ldr	r2, [pc, #124]	; (800bf70 <prvAddNewTaskToReadyList+0xc8>)
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bef6:	4b20      	ldr	r3, [pc, #128]	; (800bf78 <prvAddNewTaskToReadyList+0xd0>)
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	3301      	adds	r3, #1
 800befc:	4a1e      	ldr	r2, [pc, #120]	; (800bf78 <prvAddNewTaskToReadyList+0xd0>)
 800befe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bf00:	4b1d      	ldr	r3, [pc, #116]	; (800bf78 <prvAddNewTaskToReadyList+0xd0>)
 800bf02:	681a      	ldr	r2, [r3, #0]
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf0c:	4b1b      	ldr	r3, [pc, #108]	; (800bf7c <prvAddNewTaskToReadyList+0xd4>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	429a      	cmp	r2, r3
 800bf12:	d903      	bls.n	800bf1c <prvAddNewTaskToReadyList+0x74>
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf18:	4a18      	ldr	r2, [pc, #96]	; (800bf7c <prvAddNewTaskToReadyList+0xd4>)
 800bf1a:	6013      	str	r3, [r2, #0]
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf20:	4613      	mov	r3, r2
 800bf22:	009b      	lsls	r3, r3, #2
 800bf24:	4413      	add	r3, r2
 800bf26:	009b      	lsls	r3, r3, #2
 800bf28:	4a15      	ldr	r2, [pc, #84]	; (800bf80 <prvAddNewTaskToReadyList+0xd8>)
 800bf2a:	441a      	add	r2, r3
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	3304      	adds	r3, #4
 800bf30:	4619      	mov	r1, r3
 800bf32:	4610      	mov	r0, r2
 800bf34:	f7ff f8ed 	bl	800b112 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bf38:	f001 fa3c 	bl	800d3b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bf3c:	4b0d      	ldr	r3, [pc, #52]	; (800bf74 <prvAddNewTaskToReadyList+0xcc>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d00e      	beq.n	800bf62 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bf44:	4b0a      	ldr	r3, [pc, #40]	; (800bf70 <prvAddNewTaskToReadyList+0xc8>)
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	d207      	bcs.n	800bf62 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bf52:	4b0c      	ldr	r3, [pc, #48]	; (800bf84 <prvAddNewTaskToReadyList+0xdc>)
 800bf54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf58:	601a      	str	r2, [r3, #0]
 800bf5a:	f3bf 8f4f 	dsb	sy
 800bf5e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bf62:	bf00      	nop
 800bf64:	3708      	adds	r7, #8
 800bf66:	46bd      	mov	sp, r7
 800bf68:	bd80      	pop	{r7, pc}
 800bf6a:	bf00      	nop
 800bf6c:	20000f8c 	.word	0x20000f8c
 800bf70:	20000ab8 	.word	0x20000ab8
 800bf74:	20000f98 	.word	0x20000f98
 800bf78:	20000fa8 	.word	0x20000fa8
 800bf7c:	20000f94 	.word	0x20000f94
 800bf80:	20000abc 	.word	0x20000abc
 800bf84:	e000ed04 	.word	0xe000ed04

0800bf88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b084      	sub	sp, #16
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bf90:	2300      	movs	r3, #0
 800bf92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d019      	beq.n	800bfce <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bf9a:	4b14      	ldr	r3, [pc, #80]	; (800bfec <vTaskDelay+0x64>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d00c      	beq.n	800bfbc <vTaskDelay+0x34>
	__asm volatile
 800bfa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfa6:	b672      	cpsid	i
 800bfa8:	f383 8811 	msr	BASEPRI, r3
 800bfac:	f3bf 8f6f 	isb	sy
 800bfb0:	f3bf 8f4f 	dsb	sy
 800bfb4:	b662      	cpsie	i
 800bfb6:	60bb      	str	r3, [r7, #8]
}
 800bfb8:	bf00      	nop
 800bfba:	e7fe      	b.n	800bfba <vTaskDelay+0x32>
			vTaskSuspendAll();
 800bfbc:	f000 f884 	bl	800c0c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bfc0:	2100      	movs	r1, #0
 800bfc2:	6878      	ldr	r0, [r7, #4]
 800bfc4:	f000 fd04 	bl	800c9d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bfc8:	f000 f88c 	bl	800c0e4 <xTaskResumeAll>
 800bfcc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d107      	bne.n	800bfe4 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800bfd4:	4b06      	ldr	r3, [pc, #24]	; (800bff0 <vTaskDelay+0x68>)
 800bfd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfda:	601a      	str	r2, [r3, #0]
 800bfdc:	f3bf 8f4f 	dsb	sy
 800bfe0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bfe4:	bf00      	nop
 800bfe6:	3710      	adds	r7, #16
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	bd80      	pop	{r7, pc}
 800bfec:	20000fb4 	.word	0x20000fb4
 800bff0:	e000ed04 	.word	0xe000ed04

0800bff4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b08a      	sub	sp, #40	; 0x28
 800bff8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bffa:	2300      	movs	r3, #0
 800bffc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bffe:	2300      	movs	r3, #0
 800c000:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c002:	463a      	mov	r2, r7
 800c004:	1d39      	adds	r1, r7, #4
 800c006:	f107 0308 	add.w	r3, r7, #8
 800c00a:	4618      	mov	r0, r3
 800c00c:	f7ff f820 	bl	800b050 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c010:	6839      	ldr	r1, [r7, #0]
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	68ba      	ldr	r2, [r7, #8]
 800c016:	9202      	str	r2, [sp, #8]
 800c018:	9301      	str	r3, [sp, #4]
 800c01a:	2300      	movs	r3, #0
 800c01c:	9300      	str	r3, [sp, #0]
 800c01e:	2300      	movs	r3, #0
 800c020:	460a      	mov	r2, r1
 800c022:	4923      	ldr	r1, [pc, #140]	; (800c0b0 <vTaskStartScheduler+0xbc>)
 800c024:	4823      	ldr	r0, [pc, #140]	; (800c0b4 <vTaskStartScheduler+0xc0>)
 800c026:	f7ff fe05 	bl	800bc34 <xTaskCreateStatic>
 800c02a:	4603      	mov	r3, r0
 800c02c:	4a22      	ldr	r2, [pc, #136]	; (800c0b8 <vTaskStartScheduler+0xc4>)
 800c02e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c030:	4b21      	ldr	r3, [pc, #132]	; (800c0b8 <vTaskStartScheduler+0xc4>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d002      	beq.n	800c03e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c038:	2301      	movs	r3, #1
 800c03a:	617b      	str	r3, [r7, #20]
 800c03c:	e001      	b.n	800c042 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c03e:	2300      	movs	r3, #0
 800c040:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c042:	697b      	ldr	r3, [r7, #20]
 800c044:	2b01      	cmp	r3, #1
 800c046:	d102      	bne.n	800c04e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c048:	f000 fd16 	bl	800ca78 <xTimerCreateTimerTask>
 800c04c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c04e:	697b      	ldr	r3, [r7, #20]
 800c050:	2b01      	cmp	r3, #1
 800c052:	d118      	bne.n	800c086 <vTaskStartScheduler+0x92>
	__asm volatile
 800c054:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c058:	b672      	cpsid	i
 800c05a:	f383 8811 	msr	BASEPRI, r3
 800c05e:	f3bf 8f6f 	isb	sy
 800c062:	f3bf 8f4f 	dsb	sy
 800c066:	b662      	cpsie	i
 800c068:	613b      	str	r3, [r7, #16]
}
 800c06a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c06c:	4b13      	ldr	r3, [pc, #76]	; (800c0bc <vTaskStartScheduler+0xc8>)
 800c06e:	f04f 32ff 	mov.w	r2, #4294967295
 800c072:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c074:	4b12      	ldr	r3, [pc, #72]	; (800c0c0 <vTaskStartScheduler+0xcc>)
 800c076:	2201      	movs	r2, #1
 800c078:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c07a:	4b12      	ldr	r3, [pc, #72]	; (800c0c4 <vTaskStartScheduler+0xd0>)
 800c07c:	2200      	movs	r2, #0
 800c07e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c080:	f001 f8e6 	bl	800d250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c084:	e010      	b.n	800c0a8 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c086:	697b      	ldr	r3, [r7, #20]
 800c088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c08c:	d10c      	bne.n	800c0a8 <vTaskStartScheduler+0xb4>
	__asm volatile
 800c08e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c092:	b672      	cpsid	i
 800c094:	f383 8811 	msr	BASEPRI, r3
 800c098:	f3bf 8f6f 	isb	sy
 800c09c:	f3bf 8f4f 	dsb	sy
 800c0a0:	b662      	cpsie	i
 800c0a2:	60fb      	str	r3, [r7, #12]
}
 800c0a4:	bf00      	nop
 800c0a6:	e7fe      	b.n	800c0a6 <vTaskStartScheduler+0xb2>
}
 800c0a8:	bf00      	nop
 800c0aa:	3718      	adds	r7, #24
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	bd80      	pop	{r7, pc}
 800c0b0:	0800ee48 	.word	0x0800ee48
 800c0b4:	0800c701 	.word	0x0800c701
 800c0b8:	20000fb0 	.word	0x20000fb0
 800c0bc:	20000fac 	.word	0x20000fac
 800c0c0:	20000f98 	.word	0x20000f98
 800c0c4:	20000f90 	.word	0x20000f90

0800c0c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c0c8:	b480      	push	{r7}
 800c0ca:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c0cc:	4b04      	ldr	r3, [pc, #16]	; (800c0e0 <vTaskSuspendAll+0x18>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	3301      	adds	r3, #1
 800c0d2:	4a03      	ldr	r2, [pc, #12]	; (800c0e0 <vTaskSuspendAll+0x18>)
 800c0d4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800c0d6:	bf00      	nop
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0de:	4770      	bx	lr
 800c0e0:	20000fb4 	.word	0x20000fb4

0800c0e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b084      	sub	sp, #16
 800c0e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c0f2:	4b43      	ldr	r3, [pc, #268]	; (800c200 <xTaskResumeAll+0x11c>)
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d10c      	bne.n	800c114 <xTaskResumeAll+0x30>
	__asm volatile
 800c0fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0fe:	b672      	cpsid	i
 800c100:	f383 8811 	msr	BASEPRI, r3
 800c104:	f3bf 8f6f 	isb	sy
 800c108:	f3bf 8f4f 	dsb	sy
 800c10c:	b662      	cpsie	i
 800c10e:	603b      	str	r3, [r7, #0]
}
 800c110:	bf00      	nop
 800c112:	e7fe      	b.n	800c112 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c114:	f001 f91a 	bl	800d34c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c118:	4b39      	ldr	r3, [pc, #228]	; (800c200 <xTaskResumeAll+0x11c>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	3b01      	subs	r3, #1
 800c11e:	4a38      	ldr	r2, [pc, #224]	; (800c200 <xTaskResumeAll+0x11c>)
 800c120:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c122:	4b37      	ldr	r3, [pc, #220]	; (800c200 <xTaskResumeAll+0x11c>)
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d162      	bne.n	800c1f0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c12a:	4b36      	ldr	r3, [pc, #216]	; (800c204 <xTaskResumeAll+0x120>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d05e      	beq.n	800c1f0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c132:	e02f      	b.n	800c194 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c134:	4b34      	ldr	r3, [pc, #208]	; (800c208 <xTaskResumeAll+0x124>)
 800c136:	68db      	ldr	r3, [r3, #12]
 800c138:	68db      	ldr	r3, [r3, #12]
 800c13a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	3318      	adds	r3, #24
 800c140:	4618      	mov	r0, r3
 800c142:	f7ff f843 	bl	800b1cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	3304      	adds	r3, #4
 800c14a:	4618      	mov	r0, r3
 800c14c:	f7ff f83e 	bl	800b1cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c154:	4b2d      	ldr	r3, [pc, #180]	; (800c20c <xTaskResumeAll+0x128>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	429a      	cmp	r2, r3
 800c15a:	d903      	bls.n	800c164 <xTaskResumeAll+0x80>
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c160:	4a2a      	ldr	r2, [pc, #168]	; (800c20c <xTaskResumeAll+0x128>)
 800c162:	6013      	str	r3, [r2, #0]
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c168:	4613      	mov	r3, r2
 800c16a:	009b      	lsls	r3, r3, #2
 800c16c:	4413      	add	r3, r2
 800c16e:	009b      	lsls	r3, r3, #2
 800c170:	4a27      	ldr	r2, [pc, #156]	; (800c210 <xTaskResumeAll+0x12c>)
 800c172:	441a      	add	r2, r3
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	3304      	adds	r3, #4
 800c178:	4619      	mov	r1, r3
 800c17a:	4610      	mov	r0, r2
 800c17c:	f7fe ffc9 	bl	800b112 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c184:	4b23      	ldr	r3, [pc, #140]	; (800c214 <xTaskResumeAll+0x130>)
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c18a:	429a      	cmp	r2, r3
 800c18c:	d302      	bcc.n	800c194 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800c18e:	4b22      	ldr	r3, [pc, #136]	; (800c218 <xTaskResumeAll+0x134>)
 800c190:	2201      	movs	r2, #1
 800c192:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c194:	4b1c      	ldr	r3, [pc, #112]	; (800c208 <xTaskResumeAll+0x124>)
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d1cb      	bne.n	800c134 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d001      	beq.n	800c1a6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c1a2:	f000 fb65 	bl	800c870 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c1a6:	4b1d      	ldr	r3, [pc, #116]	; (800c21c <xTaskResumeAll+0x138>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d010      	beq.n	800c1d4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c1b2:	f000 f847 	bl	800c244 <xTaskIncrementTick>
 800c1b6:	4603      	mov	r3, r0
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d002      	beq.n	800c1c2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800c1bc:	4b16      	ldr	r3, [pc, #88]	; (800c218 <xTaskResumeAll+0x134>)
 800c1be:	2201      	movs	r2, #1
 800c1c0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	3b01      	subs	r3, #1
 800c1c6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d1f1      	bne.n	800c1b2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800c1ce:	4b13      	ldr	r3, [pc, #76]	; (800c21c <xTaskResumeAll+0x138>)
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c1d4:	4b10      	ldr	r3, [pc, #64]	; (800c218 <xTaskResumeAll+0x134>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d009      	beq.n	800c1f0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c1dc:	2301      	movs	r3, #1
 800c1de:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c1e0:	4b0f      	ldr	r3, [pc, #60]	; (800c220 <xTaskResumeAll+0x13c>)
 800c1e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1e6:	601a      	str	r2, [r3, #0]
 800c1e8:	f3bf 8f4f 	dsb	sy
 800c1ec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c1f0:	f001 f8e0 	bl	800d3b4 <vPortExitCritical>

	return xAlreadyYielded;
 800c1f4:	68bb      	ldr	r3, [r7, #8]
}
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	3710      	adds	r7, #16
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	bd80      	pop	{r7, pc}
 800c1fe:	bf00      	nop
 800c200:	20000fb4 	.word	0x20000fb4
 800c204:	20000f8c 	.word	0x20000f8c
 800c208:	20000f4c 	.word	0x20000f4c
 800c20c:	20000f94 	.word	0x20000f94
 800c210:	20000abc 	.word	0x20000abc
 800c214:	20000ab8 	.word	0x20000ab8
 800c218:	20000fa0 	.word	0x20000fa0
 800c21c:	20000f9c 	.word	0x20000f9c
 800c220:	e000ed04 	.word	0xe000ed04

0800c224 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c224:	b480      	push	{r7}
 800c226:	b083      	sub	sp, #12
 800c228:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c22a:	4b05      	ldr	r3, [pc, #20]	; (800c240 <xTaskGetTickCount+0x1c>)
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c230:	687b      	ldr	r3, [r7, #4]
}
 800c232:	4618      	mov	r0, r3
 800c234:	370c      	adds	r7, #12
 800c236:	46bd      	mov	sp, r7
 800c238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23c:	4770      	bx	lr
 800c23e:	bf00      	nop
 800c240:	20000f90 	.word	0x20000f90

0800c244 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b086      	sub	sp, #24
 800c248:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c24a:	2300      	movs	r3, #0
 800c24c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c24e:	4b50      	ldr	r3, [pc, #320]	; (800c390 <xTaskIncrementTick+0x14c>)
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	2b00      	cmp	r3, #0
 800c254:	f040 808b 	bne.w	800c36e <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c258:	4b4e      	ldr	r3, [pc, #312]	; (800c394 <xTaskIncrementTick+0x150>)
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	3301      	adds	r3, #1
 800c25e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c260:	4a4c      	ldr	r2, [pc, #304]	; (800c394 <xTaskIncrementTick+0x150>)
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c266:	693b      	ldr	r3, [r7, #16]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d122      	bne.n	800c2b2 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800c26c:	4b4a      	ldr	r3, [pc, #296]	; (800c398 <xTaskIncrementTick+0x154>)
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d00c      	beq.n	800c290 <xTaskIncrementTick+0x4c>
	__asm volatile
 800c276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c27a:	b672      	cpsid	i
 800c27c:	f383 8811 	msr	BASEPRI, r3
 800c280:	f3bf 8f6f 	isb	sy
 800c284:	f3bf 8f4f 	dsb	sy
 800c288:	b662      	cpsie	i
 800c28a:	603b      	str	r3, [r7, #0]
}
 800c28c:	bf00      	nop
 800c28e:	e7fe      	b.n	800c28e <xTaskIncrementTick+0x4a>
 800c290:	4b41      	ldr	r3, [pc, #260]	; (800c398 <xTaskIncrementTick+0x154>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	60fb      	str	r3, [r7, #12]
 800c296:	4b41      	ldr	r3, [pc, #260]	; (800c39c <xTaskIncrementTick+0x158>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	4a3f      	ldr	r2, [pc, #252]	; (800c398 <xTaskIncrementTick+0x154>)
 800c29c:	6013      	str	r3, [r2, #0]
 800c29e:	4a3f      	ldr	r2, [pc, #252]	; (800c39c <xTaskIncrementTick+0x158>)
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	6013      	str	r3, [r2, #0]
 800c2a4:	4b3e      	ldr	r3, [pc, #248]	; (800c3a0 <xTaskIncrementTick+0x15c>)
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	3301      	adds	r3, #1
 800c2aa:	4a3d      	ldr	r2, [pc, #244]	; (800c3a0 <xTaskIncrementTick+0x15c>)
 800c2ac:	6013      	str	r3, [r2, #0]
 800c2ae:	f000 fadf 	bl	800c870 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c2b2:	4b3c      	ldr	r3, [pc, #240]	; (800c3a4 <xTaskIncrementTick+0x160>)
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	693a      	ldr	r2, [r7, #16]
 800c2b8:	429a      	cmp	r2, r3
 800c2ba:	d349      	bcc.n	800c350 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c2bc:	4b36      	ldr	r3, [pc, #216]	; (800c398 <xTaskIncrementTick+0x154>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d104      	bne.n	800c2d0 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2c6:	4b37      	ldr	r3, [pc, #220]	; (800c3a4 <xTaskIncrementTick+0x160>)
 800c2c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c2cc:	601a      	str	r2, [r3, #0]
					break;
 800c2ce:	e03f      	b.n	800c350 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2d0:	4b31      	ldr	r3, [pc, #196]	; (800c398 <xTaskIncrementTick+0x154>)
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	68db      	ldr	r3, [r3, #12]
 800c2d6:	68db      	ldr	r3, [r3, #12]
 800c2d8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c2da:	68bb      	ldr	r3, [r7, #8]
 800c2dc:	685b      	ldr	r3, [r3, #4]
 800c2de:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c2e0:	693a      	ldr	r2, [r7, #16]
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	429a      	cmp	r2, r3
 800c2e6:	d203      	bcs.n	800c2f0 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c2e8:	4a2e      	ldr	r2, [pc, #184]	; (800c3a4 <xTaskIncrementTick+0x160>)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c2ee:	e02f      	b.n	800c350 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c2f0:	68bb      	ldr	r3, [r7, #8]
 800c2f2:	3304      	adds	r3, #4
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	f7fe ff69 	bl	800b1cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c2fa:	68bb      	ldr	r3, [r7, #8]
 800c2fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d004      	beq.n	800c30c <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	3318      	adds	r3, #24
 800c306:	4618      	mov	r0, r3
 800c308:	f7fe ff60 	bl	800b1cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c30c:	68bb      	ldr	r3, [r7, #8]
 800c30e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c310:	4b25      	ldr	r3, [pc, #148]	; (800c3a8 <xTaskIncrementTick+0x164>)
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	429a      	cmp	r2, r3
 800c316:	d903      	bls.n	800c320 <xTaskIncrementTick+0xdc>
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c31c:	4a22      	ldr	r2, [pc, #136]	; (800c3a8 <xTaskIncrementTick+0x164>)
 800c31e:	6013      	str	r3, [r2, #0]
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c324:	4613      	mov	r3, r2
 800c326:	009b      	lsls	r3, r3, #2
 800c328:	4413      	add	r3, r2
 800c32a:	009b      	lsls	r3, r3, #2
 800c32c:	4a1f      	ldr	r2, [pc, #124]	; (800c3ac <xTaskIncrementTick+0x168>)
 800c32e:	441a      	add	r2, r3
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	3304      	adds	r3, #4
 800c334:	4619      	mov	r1, r3
 800c336:	4610      	mov	r0, r2
 800c338:	f7fe feeb 	bl	800b112 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c33c:	68bb      	ldr	r3, [r7, #8]
 800c33e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c340:	4b1b      	ldr	r3, [pc, #108]	; (800c3b0 <xTaskIncrementTick+0x16c>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c346:	429a      	cmp	r2, r3
 800c348:	d3b8      	bcc.n	800c2bc <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800c34a:	2301      	movs	r3, #1
 800c34c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c34e:	e7b5      	b.n	800c2bc <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c350:	4b17      	ldr	r3, [pc, #92]	; (800c3b0 <xTaskIncrementTick+0x16c>)
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c356:	4915      	ldr	r1, [pc, #84]	; (800c3ac <xTaskIncrementTick+0x168>)
 800c358:	4613      	mov	r3, r2
 800c35a:	009b      	lsls	r3, r3, #2
 800c35c:	4413      	add	r3, r2
 800c35e:	009b      	lsls	r3, r3, #2
 800c360:	440b      	add	r3, r1
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	2b01      	cmp	r3, #1
 800c366:	d907      	bls.n	800c378 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800c368:	2301      	movs	r3, #1
 800c36a:	617b      	str	r3, [r7, #20]
 800c36c:	e004      	b.n	800c378 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800c36e:	4b11      	ldr	r3, [pc, #68]	; (800c3b4 <xTaskIncrementTick+0x170>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	3301      	adds	r3, #1
 800c374:	4a0f      	ldr	r2, [pc, #60]	; (800c3b4 <xTaskIncrementTick+0x170>)
 800c376:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c378:	4b0f      	ldr	r3, [pc, #60]	; (800c3b8 <xTaskIncrementTick+0x174>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d001      	beq.n	800c384 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800c380:	2301      	movs	r3, #1
 800c382:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c384:	697b      	ldr	r3, [r7, #20]
}
 800c386:	4618      	mov	r0, r3
 800c388:	3718      	adds	r7, #24
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}
 800c38e:	bf00      	nop
 800c390:	20000fb4 	.word	0x20000fb4
 800c394:	20000f90 	.word	0x20000f90
 800c398:	20000f44 	.word	0x20000f44
 800c39c:	20000f48 	.word	0x20000f48
 800c3a0:	20000fa4 	.word	0x20000fa4
 800c3a4:	20000fac 	.word	0x20000fac
 800c3a8:	20000f94 	.word	0x20000f94
 800c3ac:	20000abc 	.word	0x20000abc
 800c3b0:	20000ab8 	.word	0x20000ab8
 800c3b4:	20000f9c 	.word	0x20000f9c
 800c3b8:	20000fa0 	.word	0x20000fa0

0800c3bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c3bc:	b480      	push	{r7}
 800c3be:	b085      	sub	sp, #20
 800c3c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c3c2:	4b29      	ldr	r3, [pc, #164]	; (800c468 <vTaskSwitchContext+0xac>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d003      	beq.n	800c3d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c3ca:	4b28      	ldr	r3, [pc, #160]	; (800c46c <vTaskSwitchContext+0xb0>)
 800c3cc:	2201      	movs	r2, #1
 800c3ce:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c3d0:	e043      	b.n	800c45a <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 800c3d2:	4b26      	ldr	r3, [pc, #152]	; (800c46c <vTaskSwitchContext+0xb0>)
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3d8:	4b25      	ldr	r3, [pc, #148]	; (800c470 <vTaskSwitchContext+0xb4>)
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	60fb      	str	r3, [r7, #12]
 800c3de:	e012      	b.n	800c406 <vTaskSwitchContext+0x4a>
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d10c      	bne.n	800c400 <vTaskSwitchContext+0x44>
	__asm volatile
 800c3e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ea:	b672      	cpsid	i
 800c3ec:	f383 8811 	msr	BASEPRI, r3
 800c3f0:	f3bf 8f6f 	isb	sy
 800c3f4:	f3bf 8f4f 	dsb	sy
 800c3f8:	b662      	cpsie	i
 800c3fa:	607b      	str	r3, [r7, #4]
}
 800c3fc:	bf00      	nop
 800c3fe:	e7fe      	b.n	800c3fe <vTaskSwitchContext+0x42>
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	3b01      	subs	r3, #1
 800c404:	60fb      	str	r3, [r7, #12]
 800c406:	491b      	ldr	r1, [pc, #108]	; (800c474 <vTaskSwitchContext+0xb8>)
 800c408:	68fa      	ldr	r2, [r7, #12]
 800c40a:	4613      	mov	r3, r2
 800c40c:	009b      	lsls	r3, r3, #2
 800c40e:	4413      	add	r3, r2
 800c410:	009b      	lsls	r3, r3, #2
 800c412:	440b      	add	r3, r1
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d0e2      	beq.n	800c3e0 <vTaskSwitchContext+0x24>
 800c41a:	68fa      	ldr	r2, [r7, #12]
 800c41c:	4613      	mov	r3, r2
 800c41e:	009b      	lsls	r3, r3, #2
 800c420:	4413      	add	r3, r2
 800c422:	009b      	lsls	r3, r3, #2
 800c424:	4a13      	ldr	r2, [pc, #76]	; (800c474 <vTaskSwitchContext+0xb8>)
 800c426:	4413      	add	r3, r2
 800c428:	60bb      	str	r3, [r7, #8]
 800c42a:	68bb      	ldr	r3, [r7, #8]
 800c42c:	685b      	ldr	r3, [r3, #4]
 800c42e:	685a      	ldr	r2, [r3, #4]
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	605a      	str	r2, [r3, #4]
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	685a      	ldr	r2, [r3, #4]
 800c438:	68bb      	ldr	r3, [r7, #8]
 800c43a:	3308      	adds	r3, #8
 800c43c:	429a      	cmp	r2, r3
 800c43e:	d104      	bne.n	800c44a <vTaskSwitchContext+0x8e>
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	685b      	ldr	r3, [r3, #4]
 800c444:	685a      	ldr	r2, [r3, #4]
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	605a      	str	r2, [r3, #4]
 800c44a:	68bb      	ldr	r3, [r7, #8]
 800c44c:	685b      	ldr	r3, [r3, #4]
 800c44e:	68db      	ldr	r3, [r3, #12]
 800c450:	4a09      	ldr	r2, [pc, #36]	; (800c478 <vTaskSwitchContext+0xbc>)
 800c452:	6013      	str	r3, [r2, #0]
 800c454:	4a06      	ldr	r2, [pc, #24]	; (800c470 <vTaskSwitchContext+0xb4>)
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	6013      	str	r3, [r2, #0]
}
 800c45a:	bf00      	nop
 800c45c:	3714      	adds	r7, #20
 800c45e:	46bd      	mov	sp, r7
 800c460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c464:	4770      	bx	lr
 800c466:	bf00      	nop
 800c468:	20000fb4 	.word	0x20000fb4
 800c46c:	20000fa0 	.word	0x20000fa0
 800c470:	20000f94 	.word	0x20000f94
 800c474:	20000abc 	.word	0x20000abc
 800c478:	20000ab8 	.word	0x20000ab8

0800c47c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b084      	sub	sp, #16
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
 800c484:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d10c      	bne.n	800c4a6 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800c48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c490:	b672      	cpsid	i
 800c492:	f383 8811 	msr	BASEPRI, r3
 800c496:	f3bf 8f6f 	isb	sy
 800c49a:	f3bf 8f4f 	dsb	sy
 800c49e:	b662      	cpsie	i
 800c4a0:	60fb      	str	r3, [r7, #12]
}
 800c4a2:	bf00      	nop
 800c4a4:	e7fe      	b.n	800c4a4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c4a6:	4b07      	ldr	r3, [pc, #28]	; (800c4c4 <vTaskPlaceOnEventList+0x48>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	3318      	adds	r3, #24
 800c4ac:	4619      	mov	r1, r3
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f7fe fe53 	bl	800b15a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c4b4:	2101      	movs	r1, #1
 800c4b6:	6838      	ldr	r0, [r7, #0]
 800c4b8:	f000 fa8a 	bl	800c9d0 <prvAddCurrentTaskToDelayedList>
}
 800c4bc:	bf00      	nop
 800c4be:	3710      	adds	r7, #16
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	bd80      	pop	{r7, pc}
 800c4c4:	20000ab8 	.word	0x20000ab8

0800c4c8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b086      	sub	sp, #24
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	60f8      	str	r0, [r7, #12]
 800c4d0:	60b9      	str	r1, [r7, #8]
 800c4d2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d10c      	bne.n	800c4f4 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800c4da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4de:	b672      	cpsid	i
 800c4e0:	f383 8811 	msr	BASEPRI, r3
 800c4e4:	f3bf 8f6f 	isb	sy
 800c4e8:	f3bf 8f4f 	dsb	sy
 800c4ec:	b662      	cpsie	i
 800c4ee:	617b      	str	r3, [r7, #20]
}
 800c4f0:	bf00      	nop
 800c4f2:	e7fe      	b.n	800c4f2 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c4f4:	4b0a      	ldr	r3, [pc, #40]	; (800c520 <vTaskPlaceOnEventListRestricted+0x58>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	3318      	adds	r3, #24
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	68f8      	ldr	r0, [r7, #12]
 800c4fe:	f7fe fe08 	bl	800b112 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d002      	beq.n	800c50e <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800c508:	f04f 33ff 	mov.w	r3, #4294967295
 800c50c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c50e:	6879      	ldr	r1, [r7, #4]
 800c510:	68b8      	ldr	r0, [r7, #8]
 800c512:	f000 fa5d 	bl	800c9d0 <prvAddCurrentTaskToDelayedList>
	}
 800c516:	bf00      	nop
 800c518:	3718      	adds	r7, #24
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}
 800c51e:	bf00      	nop
 800c520:	20000ab8 	.word	0x20000ab8

0800c524 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b086      	sub	sp, #24
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	68db      	ldr	r3, [r3, #12]
 800c530:	68db      	ldr	r3, [r3, #12]
 800c532:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d10c      	bne.n	800c554 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800c53a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c53e:	b672      	cpsid	i
 800c540:	f383 8811 	msr	BASEPRI, r3
 800c544:	f3bf 8f6f 	isb	sy
 800c548:	f3bf 8f4f 	dsb	sy
 800c54c:	b662      	cpsie	i
 800c54e:	60fb      	str	r3, [r7, #12]
}
 800c550:	bf00      	nop
 800c552:	e7fe      	b.n	800c552 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	3318      	adds	r3, #24
 800c558:	4618      	mov	r0, r3
 800c55a:	f7fe fe37 	bl	800b1cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c55e:	4b1e      	ldr	r3, [pc, #120]	; (800c5d8 <xTaskRemoveFromEventList+0xb4>)
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d11d      	bne.n	800c5a2 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c566:	693b      	ldr	r3, [r7, #16]
 800c568:	3304      	adds	r3, #4
 800c56a:	4618      	mov	r0, r3
 800c56c:	f7fe fe2e 	bl	800b1cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c570:	693b      	ldr	r3, [r7, #16]
 800c572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c574:	4b19      	ldr	r3, [pc, #100]	; (800c5dc <xTaskRemoveFromEventList+0xb8>)
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	429a      	cmp	r2, r3
 800c57a:	d903      	bls.n	800c584 <xTaskRemoveFromEventList+0x60>
 800c57c:	693b      	ldr	r3, [r7, #16]
 800c57e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c580:	4a16      	ldr	r2, [pc, #88]	; (800c5dc <xTaskRemoveFromEventList+0xb8>)
 800c582:	6013      	str	r3, [r2, #0]
 800c584:	693b      	ldr	r3, [r7, #16]
 800c586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c588:	4613      	mov	r3, r2
 800c58a:	009b      	lsls	r3, r3, #2
 800c58c:	4413      	add	r3, r2
 800c58e:	009b      	lsls	r3, r3, #2
 800c590:	4a13      	ldr	r2, [pc, #76]	; (800c5e0 <xTaskRemoveFromEventList+0xbc>)
 800c592:	441a      	add	r2, r3
 800c594:	693b      	ldr	r3, [r7, #16]
 800c596:	3304      	adds	r3, #4
 800c598:	4619      	mov	r1, r3
 800c59a:	4610      	mov	r0, r2
 800c59c:	f7fe fdb9 	bl	800b112 <vListInsertEnd>
 800c5a0:	e005      	b.n	800c5ae <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c5a2:	693b      	ldr	r3, [r7, #16]
 800c5a4:	3318      	adds	r3, #24
 800c5a6:	4619      	mov	r1, r3
 800c5a8:	480e      	ldr	r0, [pc, #56]	; (800c5e4 <xTaskRemoveFromEventList+0xc0>)
 800c5aa:	f7fe fdb2 	bl	800b112 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c5ae:	693b      	ldr	r3, [r7, #16]
 800c5b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5b2:	4b0d      	ldr	r3, [pc, #52]	; (800c5e8 <xTaskRemoveFromEventList+0xc4>)
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5b8:	429a      	cmp	r2, r3
 800c5ba:	d905      	bls.n	800c5c8 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c5bc:	2301      	movs	r3, #1
 800c5be:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c5c0:	4b0a      	ldr	r3, [pc, #40]	; (800c5ec <xTaskRemoveFromEventList+0xc8>)
 800c5c2:	2201      	movs	r2, #1
 800c5c4:	601a      	str	r2, [r3, #0]
 800c5c6:	e001      	b.n	800c5cc <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c5cc:	697b      	ldr	r3, [r7, #20]
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	3718      	adds	r7, #24
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}
 800c5d6:	bf00      	nop
 800c5d8:	20000fb4 	.word	0x20000fb4
 800c5dc:	20000f94 	.word	0x20000f94
 800c5e0:	20000abc 	.word	0x20000abc
 800c5e4:	20000f4c 	.word	0x20000f4c
 800c5e8:	20000ab8 	.word	0x20000ab8
 800c5ec:	20000fa0 	.word	0x20000fa0

0800c5f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c5f0:	b480      	push	{r7}
 800c5f2:	b083      	sub	sp, #12
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c5f8:	4b06      	ldr	r3, [pc, #24]	; (800c614 <vTaskInternalSetTimeOutState+0x24>)
 800c5fa:	681a      	ldr	r2, [r3, #0]
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c600:	4b05      	ldr	r3, [pc, #20]	; (800c618 <vTaskInternalSetTimeOutState+0x28>)
 800c602:	681a      	ldr	r2, [r3, #0]
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	605a      	str	r2, [r3, #4]
}
 800c608:	bf00      	nop
 800c60a:	370c      	adds	r7, #12
 800c60c:	46bd      	mov	sp, r7
 800c60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c612:	4770      	bx	lr
 800c614:	20000fa4 	.word	0x20000fa4
 800c618:	20000f90 	.word	0x20000f90

0800c61c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b088      	sub	sp, #32
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
 800c624:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d10c      	bne.n	800c646 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800c62c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c630:	b672      	cpsid	i
 800c632:	f383 8811 	msr	BASEPRI, r3
 800c636:	f3bf 8f6f 	isb	sy
 800c63a:	f3bf 8f4f 	dsb	sy
 800c63e:	b662      	cpsie	i
 800c640:	613b      	str	r3, [r7, #16]
}
 800c642:	bf00      	nop
 800c644:	e7fe      	b.n	800c644 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d10c      	bne.n	800c666 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800c64c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c650:	b672      	cpsid	i
 800c652:	f383 8811 	msr	BASEPRI, r3
 800c656:	f3bf 8f6f 	isb	sy
 800c65a:	f3bf 8f4f 	dsb	sy
 800c65e:	b662      	cpsie	i
 800c660:	60fb      	str	r3, [r7, #12]
}
 800c662:	bf00      	nop
 800c664:	e7fe      	b.n	800c664 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800c666:	f000 fe71 	bl	800d34c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c66a:	4b1d      	ldr	r3, [pc, #116]	; (800c6e0 <xTaskCheckForTimeOut+0xc4>)
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	685b      	ldr	r3, [r3, #4]
 800c674:	69ba      	ldr	r2, [r7, #24]
 800c676:	1ad3      	subs	r3, r2, r3
 800c678:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c682:	d102      	bne.n	800c68a <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c684:	2300      	movs	r3, #0
 800c686:	61fb      	str	r3, [r7, #28]
 800c688:	e023      	b.n	800c6d2 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681a      	ldr	r2, [r3, #0]
 800c68e:	4b15      	ldr	r3, [pc, #84]	; (800c6e4 <xTaskCheckForTimeOut+0xc8>)
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	429a      	cmp	r2, r3
 800c694:	d007      	beq.n	800c6a6 <xTaskCheckForTimeOut+0x8a>
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	685b      	ldr	r3, [r3, #4]
 800c69a:	69ba      	ldr	r2, [r7, #24]
 800c69c:	429a      	cmp	r2, r3
 800c69e:	d302      	bcc.n	800c6a6 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c6a0:	2301      	movs	r3, #1
 800c6a2:	61fb      	str	r3, [r7, #28]
 800c6a4:	e015      	b.n	800c6d2 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	697a      	ldr	r2, [r7, #20]
 800c6ac:	429a      	cmp	r2, r3
 800c6ae:	d20b      	bcs.n	800c6c8 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	681a      	ldr	r2, [r3, #0]
 800c6b4:	697b      	ldr	r3, [r7, #20]
 800c6b6:	1ad2      	subs	r2, r2, r3
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c6bc:	6878      	ldr	r0, [r7, #4]
 800c6be:	f7ff ff97 	bl	800c5f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	61fb      	str	r3, [r7, #28]
 800c6c6:	e004      	b.n	800c6d2 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c6ce:	2301      	movs	r3, #1
 800c6d0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c6d2:	f000 fe6f 	bl	800d3b4 <vPortExitCritical>

	return xReturn;
 800c6d6:	69fb      	ldr	r3, [r7, #28]
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3720      	adds	r7, #32
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}
 800c6e0:	20000f90 	.word	0x20000f90
 800c6e4:	20000fa4 	.word	0x20000fa4

0800c6e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c6e8:	b480      	push	{r7}
 800c6ea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c6ec:	4b03      	ldr	r3, [pc, #12]	; (800c6fc <vTaskMissedYield+0x14>)
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	601a      	str	r2, [r3, #0]
}
 800c6f2:	bf00      	nop
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fa:	4770      	bx	lr
 800c6fc:	20000fa0 	.word	0x20000fa0

0800c700 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b082      	sub	sp, #8
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c708:	f000 f852 	bl	800c7b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c70c:	4b06      	ldr	r3, [pc, #24]	; (800c728 <prvIdleTask+0x28>)
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	2b01      	cmp	r3, #1
 800c712:	d9f9      	bls.n	800c708 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c714:	4b05      	ldr	r3, [pc, #20]	; (800c72c <prvIdleTask+0x2c>)
 800c716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c71a:	601a      	str	r2, [r3, #0]
 800c71c:	f3bf 8f4f 	dsb	sy
 800c720:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c724:	e7f0      	b.n	800c708 <prvIdleTask+0x8>
 800c726:	bf00      	nop
 800c728:	20000abc 	.word	0x20000abc
 800c72c:	e000ed04 	.word	0xe000ed04

0800c730 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b082      	sub	sp, #8
 800c734:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c736:	2300      	movs	r3, #0
 800c738:	607b      	str	r3, [r7, #4]
 800c73a:	e00c      	b.n	800c756 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c73c:	687a      	ldr	r2, [r7, #4]
 800c73e:	4613      	mov	r3, r2
 800c740:	009b      	lsls	r3, r3, #2
 800c742:	4413      	add	r3, r2
 800c744:	009b      	lsls	r3, r3, #2
 800c746:	4a12      	ldr	r2, [pc, #72]	; (800c790 <prvInitialiseTaskLists+0x60>)
 800c748:	4413      	add	r3, r2
 800c74a:	4618      	mov	r0, r3
 800c74c:	f7fe fcb4 	bl	800b0b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	3301      	adds	r3, #1
 800c754:	607b      	str	r3, [r7, #4]
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	2b37      	cmp	r3, #55	; 0x37
 800c75a:	d9ef      	bls.n	800c73c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c75c:	480d      	ldr	r0, [pc, #52]	; (800c794 <prvInitialiseTaskLists+0x64>)
 800c75e:	f7fe fcab 	bl	800b0b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c762:	480d      	ldr	r0, [pc, #52]	; (800c798 <prvInitialiseTaskLists+0x68>)
 800c764:	f7fe fca8 	bl	800b0b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c768:	480c      	ldr	r0, [pc, #48]	; (800c79c <prvInitialiseTaskLists+0x6c>)
 800c76a:	f7fe fca5 	bl	800b0b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c76e:	480c      	ldr	r0, [pc, #48]	; (800c7a0 <prvInitialiseTaskLists+0x70>)
 800c770:	f7fe fca2 	bl	800b0b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c774:	480b      	ldr	r0, [pc, #44]	; (800c7a4 <prvInitialiseTaskLists+0x74>)
 800c776:	f7fe fc9f 	bl	800b0b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c77a:	4b0b      	ldr	r3, [pc, #44]	; (800c7a8 <prvInitialiseTaskLists+0x78>)
 800c77c:	4a05      	ldr	r2, [pc, #20]	; (800c794 <prvInitialiseTaskLists+0x64>)
 800c77e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c780:	4b0a      	ldr	r3, [pc, #40]	; (800c7ac <prvInitialiseTaskLists+0x7c>)
 800c782:	4a05      	ldr	r2, [pc, #20]	; (800c798 <prvInitialiseTaskLists+0x68>)
 800c784:	601a      	str	r2, [r3, #0]
}
 800c786:	bf00      	nop
 800c788:	3708      	adds	r7, #8
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd80      	pop	{r7, pc}
 800c78e:	bf00      	nop
 800c790:	20000abc 	.word	0x20000abc
 800c794:	20000f1c 	.word	0x20000f1c
 800c798:	20000f30 	.word	0x20000f30
 800c79c:	20000f4c 	.word	0x20000f4c
 800c7a0:	20000f60 	.word	0x20000f60
 800c7a4:	20000f78 	.word	0x20000f78
 800c7a8:	20000f44 	.word	0x20000f44
 800c7ac:	20000f48 	.word	0x20000f48

0800c7b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b082      	sub	sp, #8
 800c7b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c7b6:	e019      	b.n	800c7ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c7b8:	f000 fdc8 	bl	800d34c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7bc:	4b10      	ldr	r3, [pc, #64]	; (800c800 <prvCheckTasksWaitingTermination+0x50>)
 800c7be:	68db      	ldr	r3, [r3, #12]
 800c7c0:	68db      	ldr	r3, [r3, #12]
 800c7c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	3304      	adds	r3, #4
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f7fe fcff 	bl	800b1cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c7ce:	4b0d      	ldr	r3, [pc, #52]	; (800c804 <prvCheckTasksWaitingTermination+0x54>)
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	3b01      	subs	r3, #1
 800c7d4:	4a0b      	ldr	r2, [pc, #44]	; (800c804 <prvCheckTasksWaitingTermination+0x54>)
 800c7d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c7d8:	4b0b      	ldr	r3, [pc, #44]	; (800c808 <prvCheckTasksWaitingTermination+0x58>)
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	3b01      	subs	r3, #1
 800c7de:	4a0a      	ldr	r2, [pc, #40]	; (800c808 <prvCheckTasksWaitingTermination+0x58>)
 800c7e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c7e2:	f000 fde7 	bl	800d3b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c7e6:	6878      	ldr	r0, [r7, #4]
 800c7e8:	f000 f810 	bl	800c80c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c7ec:	4b06      	ldr	r3, [pc, #24]	; (800c808 <prvCheckTasksWaitingTermination+0x58>)
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d1e1      	bne.n	800c7b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c7f4:	bf00      	nop
 800c7f6:	bf00      	nop
 800c7f8:	3708      	adds	r7, #8
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	bd80      	pop	{r7, pc}
 800c7fe:	bf00      	nop
 800c800:	20000f60 	.word	0x20000f60
 800c804:	20000f8c 	.word	0x20000f8c
 800c808:	20000f74 	.word	0x20000f74

0800c80c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b084      	sub	sp, #16
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d108      	bne.n	800c830 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c822:	4618      	mov	r0, r3
 800c824:	f000 ff88 	bl	800d738 <vPortFree>
				vPortFree( pxTCB );
 800c828:	6878      	ldr	r0, [r7, #4]
 800c82a:	f000 ff85 	bl	800d738 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c82e:	e01a      	b.n	800c866 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c836:	2b01      	cmp	r3, #1
 800c838:	d103      	bne.n	800c842 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c83a:	6878      	ldr	r0, [r7, #4]
 800c83c:	f000 ff7c 	bl	800d738 <vPortFree>
	}
 800c840:	e011      	b.n	800c866 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c848:	2b02      	cmp	r3, #2
 800c84a:	d00c      	beq.n	800c866 <prvDeleteTCB+0x5a>
	__asm volatile
 800c84c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c850:	b672      	cpsid	i
 800c852:	f383 8811 	msr	BASEPRI, r3
 800c856:	f3bf 8f6f 	isb	sy
 800c85a:	f3bf 8f4f 	dsb	sy
 800c85e:	b662      	cpsie	i
 800c860:	60fb      	str	r3, [r7, #12]
}
 800c862:	bf00      	nop
 800c864:	e7fe      	b.n	800c864 <prvDeleteTCB+0x58>
	}
 800c866:	bf00      	nop
 800c868:	3710      	adds	r7, #16
 800c86a:	46bd      	mov	sp, r7
 800c86c:	bd80      	pop	{r7, pc}
	...

0800c870 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c870:	b480      	push	{r7}
 800c872:	b083      	sub	sp, #12
 800c874:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c876:	4b0c      	ldr	r3, [pc, #48]	; (800c8a8 <prvResetNextTaskUnblockTime+0x38>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d104      	bne.n	800c88a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c880:	4b0a      	ldr	r3, [pc, #40]	; (800c8ac <prvResetNextTaskUnblockTime+0x3c>)
 800c882:	f04f 32ff 	mov.w	r2, #4294967295
 800c886:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c888:	e008      	b.n	800c89c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c88a:	4b07      	ldr	r3, [pc, #28]	; (800c8a8 <prvResetNextTaskUnblockTime+0x38>)
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	68db      	ldr	r3, [r3, #12]
 800c890:	68db      	ldr	r3, [r3, #12]
 800c892:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	685b      	ldr	r3, [r3, #4]
 800c898:	4a04      	ldr	r2, [pc, #16]	; (800c8ac <prvResetNextTaskUnblockTime+0x3c>)
 800c89a:	6013      	str	r3, [r2, #0]
}
 800c89c:	bf00      	nop
 800c89e:	370c      	adds	r7, #12
 800c8a0:	46bd      	mov	sp, r7
 800c8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a6:	4770      	bx	lr
 800c8a8:	20000f44 	.word	0x20000f44
 800c8ac:	20000fac 	.word	0x20000fac

0800c8b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c8b0:	b480      	push	{r7}
 800c8b2:	b083      	sub	sp, #12
 800c8b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c8b6:	4b0b      	ldr	r3, [pc, #44]	; (800c8e4 <xTaskGetSchedulerState+0x34>)
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d102      	bne.n	800c8c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c8be:	2301      	movs	r3, #1
 800c8c0:	607b      	str	r3, [r7, #4]
 800c8c2:	e008      	b.n	800c8d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c8c4:	4b08      	ldr	r3, [pc, #32]	; (800c8e8 <xTaskGetSchedulerState+0x38>)
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d102      	bne.n	800c8d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c8cc:	2302      	movs	r3, #2
 800c8ce:	607b      	str	r3, [r7, #4]
 800c8d0:	e001      	b.n	800c8d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c8d6:	687b      	ldr	r3, [r7, #4]
	}
 800c8d8:	4618      	mov	r0, r3
 800c8da:	370c      	adds	r7, #12
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e2:	4770      	bx	lr
 800c8e4:	20000f98 	.word	0x20000f98
 800c8e8:	20000fb4 	.word	0x20000fb4

0800c8ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c8ec:	b580      	push	{r7, lr}
 800c8ee:	b086      	sub	sp, #24
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d05a      	beq.n	800c9b8 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c902:	4b30      	ldr	r3, [pc, #192]	; (800c9c4 <xTaskPriorityDisinherit+0xd8>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	693a      	ldr	r2, [r7, #16]
 800c908:	429a      	cmp	r2, r3
 800c90a:	d00c      	beq.n	800c926 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800c90c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c910:	b672      	cpsid	i
 800c912:	f383 8811 	msr	BASEPRI, r3
 800c916:	f3bf 8f6f 	isb	sy
 800c91a:	f3bf 8f4f 	dsb	sy
 800c91e:	b662      	cpsie	i
 800c920:	60fb      	str	r3, [r7, #12]
}
 800c922:	bf00      	nop
 800c924:	e7fe      	b.n	800c924 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800c926:	693b      	ldr	r3, [r7, #16]
 800c928:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d10c      	bne.n	800c948 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800c92e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c932:	b672      	cpsid	i
 800c934:	f383 8811 	msr	BASEPRI, r3
 800c938:	f3bf 8f6f 	isb	sy
 800c93c:	f3bf 8f4f 	dsb	sy
 800c940:	b662      	cpsie	i
 800c942:	60bb      	str	r3, [r7, #8]
}
 800c944:	bf00      	nop
 800c946:	e7fe      	b.n	800c946 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800c948:	693b      	ldr	r3, [r7, #16]
 800c94a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c94c:	1e5a      	subs	r2, r3, #1
 800c94e:	693b      	ldr	r3, [r7, #16]
 800c950:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c952:	693b      	ldr	r3, [r7, #16]
 800c954:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c956:	693b      	ldr	r3, [r7, #16]
 800c958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c95a:	429a      	cmp	r2, r3
 800c95c:	d02c      	beq.n	800c9b8 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c95e:	693b      	ldr	r3, [r7, #16]
 800c960:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c962:	2b00      	cmp	r3, #0
 800c964:	d128      	bne.n	800c9b8 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c966:	693b      	ldr	r3, [r7, #16]
 800c968:	3304      	adds	r3, #4
 800c96a:	4618      	mov	r0, r3
 800c96c:	f7fe fc2e 	bl	800b1cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c970:	693b      	ldr	r3, [r7, #16]
 800c972:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c974:	693b      	ldr	r3, [r7, #16]
 800c976:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c978:	693b      	ldr	r3, [r7, #16]
 800c97a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c97c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c980:	693b      	ldr	r3, [r7, #16]
 800c982:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c984:	693b      	ldr	r3, [r7, #16]
 800c986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c988:	4b0f      	ldr	r3, [pc, #60]	; (800c9c8 <xTaskPriorityDisinherit+0xdc>)
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	429a      	cmp	r2, r3
 800c98e:	d903      	bls.n	800c998 <xTaskPriorityDisinherit+0xac>
 800c990:	693b      	ldr	r3, [r7, #16]
 800c992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c994:	4a0c      	ldr	r2, [pc, #48]	; (800c9c8 <xTaskPriorityDisinherit+0xdc>)
 800c996:	6013      	str	r3, [r2, #0]
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c99c:	4613      	mov	r3, r2
 800c99e:	009b      	lsls	r3, r3, #2
 800c9a0:	4413      	add	r3, r2
 800c9a2:	009b      	lsls	r3, r3, #2
 800c9a4:	4a09      	ldr	r2, [pc, #36]	; (800c9cc <xTaskPriorityDisinherit+0xe0>)
 800c9a6:	441a      	add	r2, r3
 800c9a8:	693b      	ldr	r3, [r7, #16]
 800c9aa:	3304      	adds	r3, #4
 800c9ac:	4619      	mov	r1, r3
 800c9ae:	4610      	mov	r0, r2
 800c9b0:	f7fe fbaf 	bl	800b112 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c9b4:	2301      	movs	r3, #1
 800c9b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c9b8:	697b      	ldr	r3, [r7, #20]
	}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	3718      	adds	r7, #24
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	bd80      	pop	{r7, pc}
 800c9c2:	bf00      	nop
 800c9c4:	20000ab8 	.word	0x20000ab8
 800c9c8:	20000f94 	.word	0x20000f94
 800c9cc:	20000abc 	.word	0x20000abc

0800c9d0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b084      	sub	sp, #16
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
 800c9d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c9da:	4b21      	ldr	r3, [pc, #132]	; (800ca60 <prvAddCurrentTaskToDelayedList+0x90>)
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c9e0:	4b20      	ldr	r3, [pc, #128]	; (800ca64 <prvAddCurrentTaskToDelayedList+0x94>)
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	3304      	adds	r3, #4
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	f7fe fbf0 	bl	800b1cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9f2:	d10a      	bne.n	800ca0a <prvAddCurrentTaskToDelayedList+0x3a>
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d007      	beq.n	800ca0a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c9fa:	4b1a      	ldr	r3, [pc, #104]	; (800ca64 <prvAddCurrentTaskToDelayedList+0x94>)
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	3304      	adds	r3, #4
 800ca00:	4619      	mov	r1, r3
 800ca02:	4819      	ldr	r0, [pc, #100]	; (800ca68 <prvAddCurrentTaskToDelayedList+0x98>)
 800ca04:	f7fe fb85 	bl	800b112 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ca08:	e026      	b.n	800ca58 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ca0a:	68fa      	ldr	r2, [r7, #12]
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	4413      	add	r3, r2
 800ca10:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ca12:	4b14      	ldr	r3, [pc, #80]	; (800ca64 <prvAddCurrentTaskToDelayedList+0x94>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	68ba      	ldr	r2, [r7, #8]
 800ca18:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ca1a:	68ba      	ldr	r2, [r7, #8]
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	429a      	cmp	r2, r3
 800ca20:	d209      	bcs.n	800ca36 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca22:	4b12      	ldr	r3, [pc, #72]	; (800ca6c <prvAddCurrentTaskToDelayedList+0x9c>)
 800ca24:	681a      	ldr	r2, [r3, #0]
 800ca26:	4b0f      	ldr	r3, [pc, #60]	; (800ca64 <prvAddCurrentTaskToDelayedList+0x94>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	3304      	adds	r3, #4
 800ca2c:	4619      	mov	r1, r3
 800ca2e:	4610      	mov	r0, r2
 800ca30:	f7fe fb93 	bl	800b15a <vListInsert>
}
 800ca34:	e010      	b.n	800ca58 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca36:	4b0e      	ldr	r3, [pc, #56]	; (800ca70 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ca38:	681a      	ldr	r2, [r3, #0]
 800ca3a:	4b0a      	ldr	r3, [pc, #40]	; (800ca64 <prvAddCurrentTaskToDelayedList+0x94>)
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	3304      	adds	r3, #4
 800ca40:	4619      	mov	r1, r3
 800ca42:	4610      	mov	r0, r2
 800ca44:	f7fe fb89 	bl	800b15a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ca48:	4b0a      	ldr	r3, [pc, #40]	; (800ca74 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	68ba      	ldr	r2, [r7, #8]
 800ca4e:	429a      	cmp	r2, r3
 800ca50:	d202      	bcs.n	800ca58 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ca52:	4a08      	ldr	r2, [pc, #32]	; (800ca74 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ca54:	68bb      	ldr	r3, [r7, #8]
 800ca56:	6013      	str	r3, [r2, #0]
}
 800ca58:	bf00      	nop
 800ca5a:	3710      	adds	r7, #16
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	bd80      	pop	{r7, pc}
 800ca60:	20000f90 	.word	0x20000f90
 800ca64:	20000ab8 	.word	0x20000ab8
 800ca68:	20000f78 	.word	0x20000f78
 800ca6c:	20000f48 	.word	0x20000f48
 800ca70:	20000f44 	.word	0x20000f44
 800ca74:	20000fac 	.word	0x20000fac

0800ca78 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b08a      	sub	sp, #40	; 0x28
 800ca7c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ca82:	f000 fb15 	bl	800d0b0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ca86:	4b1d      	ldr	r3, [pc, #116]	; (800cafc <xTimerCreateTimerTask+0x84>)
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d021      	beq.n	800cad2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ca8e:	2300      	movs	r3, #0
 800ca90:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ca92:	2300      	movs	r3, #0
 800ca94:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ca96:	1d3a      	adds	r2, r7, #4
 800ca98:	f107 0108 	add.w	r1, r7, #8
 800ca9c:	f107 030c 	add.w	r3, r7, #12
 800caa0:	4618      	mov	r0, r3
 800caa2:	f7fe faef 	bl	800b084 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800caa6:	6879      	ldr	r1, [r7, #4]
 800caa8:	68bb      	ldr	r3, [r7, #8]
 800caaa:	68fa      	ldr	r2, [r7, #12]
 800caac:	9202      	str	r2, [sp, #8]
 800caae:	9301      	str	r3, [sp, #4]
 800cab0:	2302      	movs	r3, #2
 800cab2:	9300      	str	r3, [sp, #0]
 800cab4:	2300      	movs	r3, #0
 800cab6:	460a      	mov	r2, r1
 800cab8:	4911      	ldr	r1, [pc, #68]	; (800cb00 <xTimerCreateTimerTask+0x88>)
 800caba:	4812      	ldr	r0, [pc, #72]	; (800cb04 <xTimerCreateTimerTask+0x8c>)
 800cabc:	f7ff f8ba 	bl	800bc34 <xTaskCreateStatic>
 800cac0:	4603      	mov	r3, r0
 800cac2:	4a11      	ldr	r2, [pc, #68]	; (800cb08 <xTimerCreateTimerTask+0x90>)
 800cac4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cac6:	4b10      	ldr	r3, [pc, #64]	; (800cb08 <xTimerCreateTimerTask+0x90>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d001      	beq.n	800cad2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cace:	2301      	movs	r3, #1
 800cad0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cad2:	697b      	ldr	r3, [r7, #20]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d10c      	bne.n	800caf2 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800cad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cadc:	b672      	cpsid	i
 800cade:	f383 8811 	msr	BASEPRI, r3
 800cae2:	f3bf 8f6f 	isb	sy
 800cae6:	f3bf 8f4f 	dsb	sy
 800caea:	b662      	cpsie	i
 800caec:	613b      	str	r3, [r7, #16]
}
 800caee:	bf00      	nop
 800caf0:	e7fe      	b.n	800caf0 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800caf2:	697b      	ldr	r3, [r7, #20]
}
 800caf4:	4618      	mov	r0, r3
 800caf6:	3718      	adds	r7, #24
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bd80      	pop	{r7, pc}
 800cafc:	20000fe8 	.word	0x20000fe8
 800cb00:	0800ee50 	.word	0x0800ee50
 800cb04:	0800cc49 	.word	0x0800cc49
 800cb08:	20000fec 	.word	0x20000fec

0800cb0c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b08a      	sub	sp, #40	; 0x28
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	60f8      	str	r0, [r7, #12]
 800cb14:	60b9      	str	r1, [r7, #8]
 800cb16:	607a      	str	r2, [r7, #4]
 800cb18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d10c      	bne.n	800cb3e <xTimerGenericCommand+0x32>
	__asm volatile
 800cb24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb28:	b672      	cpsid	i
 800cb2a:	f383 8811 	msr	BASEPRI, r3
 800cb2e:	f3bf 8f6f 	isb	sy
 800cb32:	f3bf 8f4f 	dsb	sy
 800cb36:	b662      	cpsie	i
 800cb38:	623b      	str	r3, [r7, #32]
}
 800cb3a:	bf00      	nop
 800cb3c:	e7fe      	b.n	800cb3c <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cb3e:	4b1a      	ldr	r3, [pc, #104]	; (800cba8 <xTimerGenericCommand+0x9c>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d02a      	beq.n	800cb9c <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cb46:	68bb      	ldr	r3, [r7, #8]
 800cb48:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cb52:	68bb      	ldr	r3, [r7, #8]
 800cb54:	2b05      	cmp	r3, #5
 800cb56:	dc18      	bgt.n	800cb8a <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cb58:	f7ff feaa 	bl	800c8b0 <xTaskGetSchedulerState>
 800cb5c:	4603      	mov	r3, r0
 800cb5e:	2b02      	cmp	r3, #2
 800cb60:	d109      	bne.n	800cb76 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cb62:	4b11      	ldr	r3, [pc, #68]	; (800cba8 <xTimerGenericCommand+0x9c>)
 800cb64:	6818      	ldr	r0, [r3, #0]
 800cb66:	f107 0110 	add.w	r1, r7, #16
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb6e:	f7fe fc67 	bl	800b440 <xQueueGenericSend>
 800cb72:	6278      	str	r0, [r7, #36]	; 0x24
 800cb74:	e012      	b.n	800cb9c <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cb76:	4b0c      	ldr	r3, [pc, #48]	; (800cba8 <xTimerGenericCommand+0x9c>)
 800cb78:	6818      	ldr	r0, [r3, #0]
 800cb7a:	f107 0110 	add.w	r1, r7, #16
 800cb7e:	2300      	movs	r3, #0
 800cb80:	2200      	movs	r2, #0
 800cb82:	f7fe fc5d 	bl	800b440 <xQueueGenericSend>
 800cb86:	6278      	str	r0, [r7, #36]	; 0x24
 800cb88:	e008      	b.n	800cb9c <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cb8a:	4b07      	ldr	r3, [pc, #28]	; (800cba8 <xTimerGenericCommand+0x9c>)
 800cb8c:	6818      	ldr	r0, [r3, #0]
 800cb8e:	f107 0110 	add.w	r1, r7, #16
 800cb92:	2300      	movs	r3, #0
 800cb94:	683a      	ldr	r2, [r7, #0]
 800cb96:	f7fe fd59 	bl	800b64c <xQueueGenericSendFromISR>
 800cb9a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cb9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cb9e:	4618      	mov	r0, r3
 800cba0:	3728      	adds	r7, #40	; 0x28
 800cba2:	46bd      	mov	sp, r7
 800cba4:	bd80      	pop	{r7, pc}
 800cba6:	bf00      	nop
 800cba8:	20000fe8 	.word	0x20000fe8

0800cbac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b088      	sub	sp, #32
 800cbb0:	af02      	add	r7, sp, #8
 800cbb2:	6078      	str	r0, [r7, #4]
 800cbb4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbb6:	4b23      	ldr	r3, [pc, #140]	; (800cc44 <prvProcessExpiredTimer+0x98>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	68db      	ldr	r3, [r3, #12]
 800cbbc:	68db      	ldr	r3, [r3, #12]
 800cbbe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cbc0:	697b      	ldr	r3, [r7, #20]
 800cbc2:	3304      	adds	r3, #4
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	f7fe fb01 	bl	800b1cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cbca:	697b      	ldr	r3, [r7, #20]
 800cbcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cbd0:	f003 0304 	and.w	r3, r3, #4
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d024      	beq.n	800cc22 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cbd8:	697b      	ldr	r3, [r7, #20]
 800cbda:	699a      	ldr	r2, [r3, #24]
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	18d1      	adds	r1, r2, r3
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	683a      	ldr	r2, [r7, #0]
 800cbe4:	6978      	ldr	r0, [r7, #20]
 800cbe6:	f000 f8d3 	bl	800cd90 <prvInsertTimerInActiveList>
 800cbea:	4603      	mov	r3, r0
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d021      	beq.n	800cc34 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	9300      	str	r3, [sp, #0]
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	687a      	ldr	r2, [r7, #4]
 800cbf8:	2100      	movs	r1, #0
 800cbfa:	6978      	ldr	r0, [r7, #20]
 800cbfc:	f7ff ff86 	bl	800cb0c <xTimerGenericCommand>
 800cc00:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d115      	bne.n	800cc34 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800cc08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc0c:	b672      	cpsid	i
 800cc0e:	f383 8811 	msr	BASEPRI, r3
 800cc12:	f3bf 8f6f 	isb	sy
 800cc16:	f3bf 8f4f 	dsb	sy
 800cc1a:	b662      	cpsie	i
 800cc1c:	60fb      	str	r3, [r7, #12]
}
 800cc1e:	bf00      	nop
 800cc20:	e7fe      	b.n	800cc20 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cc22:	697b      	ldr	r3, [r7, #20]
 800cc24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc28:	f023 0301 	bic.w	r3, r3, #1
 800cc2c:	b2da      	uxtb	r2, r3
 800cc2e:	697b      	ldr	r3, [r7, #20]
 800cc30:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cc34:	697b      	ldr	r3, [r7, #20]
 800cc36:	6a1b      	ldr	r3, [r3, #32]
 800cc38:	6978      	ldr	r0, [r7, #20]
 800cc3a:	4798      	blx	r3
}
 800cc3c:	bf00      	nop
 800cc3e:	3718      	adds	r7, #24
 800cc40:	46bd      	mov	sp, r7
 800cc42:	bd80      	pop	{r7, pc}
 800cc44:	20000fe0 	.word	0x20000fe0

0800cc48 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b084      	sub	sp, #16
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc50:	f107 0308 	add.w	r3, r7, #8
 800cc54:	4618      	mov	r0, r3
 800cc56:	f000 f857 	bl	800cd08 <prvGetNextExpireTime>
 800cc5a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cc5c:	68bb      	ldr	r3, [r7, #8]
 800cc5e:	4619      	mov	r1, r3
 800cc60:	68f8      	ldr	r0, [r7, #12]
 800cc62:	f000 f803 	bl	800cc6c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cc66:	f000 f8d5 	bl	800ce14 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc6a:	e7f1      	b.n	800cc50 <prvTimerTask+0x8>

0800cc6c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b084      	sub	sp, #16
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
 800cc74:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cc76:	f7ff fa27 	bl	800c0c8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cc7a:	f107 0308 	add.w	r3, r7, #8
 800cc7e:	4618      	mov	r0, r3
 800cc80:	f000 f866 	bl	800cd50 <prvSampleTimeNow>
 800cc84:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cc86:	68bb      	ldr	r3, [r7, #8]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d130      	bne.n	800ccee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d10a      	bne.n	800cca8 <prvProcessTimerOrBlockTask+0x3c>
 800cc92:	687a      	ldr	r2, [r7, #4]
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	429a      	cmp	r2, r3
 800cc98:	d806      	bhi.n	800cca8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cc9a:	f7ff fa23 	bl	800c0e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cc9e:	68f9      	ldr	r1, [r7, #12]
 800cca0:	6878      	ldr	r0, [r7, #4]
 800cca2:	f7ff ff83 	bl	800cbac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cca6:	e024      	b.n	800ccf2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d008      	beq.n	800ccc0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ccae:	4b13      	ldr	r3, [pc, #76]	; (800ccfc <prvProcessTimerOrBlockTask+0x90>)
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d101      	bne.n	800ccbc <prvProcessTimerOrBlockTask+0x50>
 800ccb8:	2301      	movs	r3, #1
 800ccba:	e000      	b.n	800ccbe <prvProcessTimerOrBlockTask+0x52>
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ccc0:	4b0f      	ldr	r3, [pc, #60]	; (800cd00 <prvProcessTimerOrBlockTask+0x94>)
 800ccc2:	6818      	ldr	r0, [r3, #0]
 800ccc4:	687a      	ldr	r2, [r7, #4]
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	1ad3      	subs	r3, r2, r3
 800ccca:	683a      	ldr	r2, [r7, #0]
 800cccc:	4619      	mov	r1, r3
 800ccce:	f7fe ff7d 	bl	800bbcc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ccd2:	f7ff fa07 	bl	800c0e4 <xTaskResumeAll>
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d10a      	bne.n	800ccf2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ccdc:	4b09      	ldr	r3, [pc, #36]	; (800cd04 <prvProcessTimerOrBlockTask+0x98>)
 800ccde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cce2:	601a      	str	r2, [r3, #0]
 800cce4:	f3bf 8f4f 	dsb	sy
 800cce8:	f3bf 8f6f 	isb	sy
}
 800ccec:	e001      	b.n	800ccf2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ccee:	f7ff f9f9 	bl	800c0e4 <xTaskResumeAll>
}
 800ccf2:	bf00      	nop
 800ccf4:	3710      	adds	r7, #16
 800ccf6:	46bd      	mov	sp, r7
 800ccf8:	bd80      	pop	{r7, pc}
 800ccfa:	bf00      	nop
 800ccfc:	20000fe4 	.word	0x20000fe4
 800cd00:	20000fe8 	.word	0x20000fe8
 800cd04:	e000ed04 	.word	0xe000ed04

0800cd08 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b085      	sub	sp, #20
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cd10:	4b0e      	ldr	r3, [pc, #56]	; (800cd4c <prvGetNextExpireTime+0x44>)
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d101      	bne.n	800cd1e <prvGetNextExpireTime+0x16>
 800cd1a:	2201      	movs	r2, #1
 800cd1c:	e000      	b.n	800cd20 <prvGetNextExpireTime+0x18>
 800cd1e:	2200      	movs	r2, #0
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d105      	bne.n	800cd38 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cd2c:	4b07      	ldr	r3, [pc, #28]	; (800cd4c <prvGetNextExpireTime+0x44>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	68db      	ldr	r3, [r3, #12]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	60fb      	str	r3, [r7, #12]
 800cd36:	e001      	b.n	800cd3c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cd38:	2300      	movs	r3, #0
 800cd3a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
}
 800cd3e:	4618      	mov	r0, r3
 800cd40:	3714      	adds	r7, #20
 800cd42:	46bd      	mov	sp, r7
 800cd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd48:	4770      	bx	lr
 800cd4a:	bf00      	nop
 800cd4c:	20000fe0 	.word	0x20000fe0

0800cd50 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cd50:	b580      	push	{r7, lr}
 800cd52:	b084      	sub	sp, #16
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cd58:	f7ff fa64 	bl	800c224 <xTaskGetTickCount>
 800cd5c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cd5e:	4b0b      	ldr	r3, [pc, #44]	; (800cd8c <prvSampleTimeNow+0x3c>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	68fa      	ldr	r2, [r7, #12]
 800cd64:	429a      	cmp	r2, r3
 800cd66:	d205      	bcs.n	800cd74 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cd68:	f000 f93c 	bl	800cfe4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2201      	movs	r2, #1
 800cd70:	601a      	str	r2, [r3, #0]
 800cd72:	e002      	b.n	800cd7a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	2200      	movs	r2, #0
 800cd78:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cd7a:	4a04      	ldr	r2, [pc, #16]	; (800cd8c <prvSampleTimeNow+0x3c>)
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cd80:	68fb      	ldr	r3, [r7, #12]
}
 800cd82:	4618      	mov	r0, r3
 800cd84:	3710      	adds	r7, #16
 800cd86:	46bd      	mov	sp, r7
 800cd88:	bd80      	pop	{r7, pc}
 800cd8a:	bf00      	nop
 800cd8c:	20000ff0 	.word	0x20000ff0

0800cd90 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b086      	sub	sp, #24
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	60f8      	str	r0, [r7, #12]
 800cd98:	60b9      	str	r1, [r7, #8]
 800cd9a:	607a      	str	r2, [r7, #4]
 800cd9c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cd9e:	2300      	movs	r3, #0
 800cda0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	68ba      	ldr	r2, [r7, #8]
 800cda6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	68fa      	ldr	r2, [r7, #12]
 800cdac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cdae:	68ba      	ldr	r2, [r7, #8]
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	429a      	cmp	r2, r3
 800cdb4:	d812      	bhi.n	800cddc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdb6:	687a      	ldr	r2, [r7, #4]
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	1ad2      	subs	r2, r2, r3
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	699b      	ldr	r3, [r3, #24]
 800cdc0:	429a      	cmp	r2, r3
 800cdc2:	d302      	bcc.n	800cdca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cdc4:	2301      	movs	r3, #1
 800cdc6:	617b      	str	r3, [r7, #20]
 800cdc8:	e01b      	b.n	800ce02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cdca:	4b10      	ldr	r3, [pc, #64]	; (800ce0c <prvInsertTimerInActiveList+0x7c>)
 800cdcc:	681a      	ldr	r2, [r3, #0]
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	3304      	adds	r3, #4
 800cdd2:	4619      	mov	r1, r3
 800cdd4:	4610      	mov	r0, r2
 800cdd6:	f7fe f9c0 	bl	800b15a <vListInsert>
 800cdda:	e012      	b.n	800ce02 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cddc:	687a      	ldr	r2, [r7, #4]
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	429a      	cmp	r2, r3
 800cde2:	d206      	bcs.n	800cdf2 <prvInsertTimerInActiveList+0x62>
 800cde4:	68ba      	ldr	r2, [r7, #8]
 800cde6:	683b      	ldr	r3, [r7, #0]
 800cde8:	429a      	cmp	r2, r3
 800cdea:	d302      	bcc.n	800cdf2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cdec:	2301      	movs	r3, #1
 800cdee:	617b      	str	r3, [r7, #20]
 800cdf0:	e007      	b.n	800ce02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cdf2:	4b07      	ldr	r3, [pc, #28]	; (800ce10 <prvInsertTimerInActiveList+0x80>)
 800cdf4:	681a      	ldr	r2, [r3, #0]
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	3304      	adds	r3, #4
 800cdfa:	4619      	mov	r1, r3
 800cdfc:	4610      	mov	r0, r2
 800cdfe:	f7fe f9ac 	bl	800b15a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ce02:	697b      	ldr	r3, [r7, #20]
}
 800ce04:	4618      	mov	r0, r3
 800ce06:	3718      	adds	r7, #24
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}
 800ce0c:	20000fe4 	.word	0x20000fe4
 800ce10:	20000fe0 	.word	0x20000fe0

0800ce14 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b08e      	sub	sp, #56	; 0x38
 800ce18:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ce1a:	e0d0      	b.n	800cfbe <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	da1a      	bge.n	800ce58 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ce22:	1d3b      	adds	r3, r7, #4
 800ce24:	3304      	adds	r3, #4
 800ce26:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ce28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d10c      	bne.n	800ce48 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800ce2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce32:	b672      	cpsid	i
 800ce34:	f383 8811 	msr	BASEPRI, r3
 800ce38:	f3bf 8f6f 	isb	sy
 800ce3c:	f3bf 8f4f 	dsb	sy
 800ce40:	b662      	cpsie	i
 800ce42:	61fb      	str	r3, [r7, #28]
}
 800ce44:	bf00      	nop
 800ce46:	e7fe      	b.n	800ce46 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ce48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce4e:	6850      	ldr	r0, [r2, #4]
 800ce50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce52:	6892      	ldr	r2, [r2, #8]
 800ce54:	4611      	mov	r1, r2
 800ce56:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	f2c0 80af 	blt.w	800cfbe <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ce64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce66:	695b      	ldr	r3, [r3, #20]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d004      	beq.n	800ce76 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ce6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce6e:	3304      	adds	r3, #4
 800ce70:	4618      	mov	r0, r3
 800ce72:	f7fe f9ab 	bl	800b1cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ce76:	463b      	mov	r3, r7
 800ce78:	4618      	mov	r0, r3
 800ce7a:	f7ff ff69 	bl	800cd50 <prvSampleTimeNow>
 800ce7e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	2b09      	cmp	r3, #9
 800ce84:	f200 809a 	bhi.w	800cfbc <prvProcessReceivedCommands+0x1a8>
 800ce88:	a201      	add	r2, pc, #4	; (adr r2, 800ce90 <prvProcessReceivedCommands+0x7c>)
 800ce8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce8e:	bf00      	nop
 800ce90:	0800ceb9 	.word	0x0800ceb9
 800ce94:	0800ceb9 	.word	0x0800ceb9
 800ce98:	0800ceb9 	.word	0x0800ceb9
 800ce9c:	0800cf31 	.word	0x0800cf31
 800cea0:	0800cf45 	.word	0x0800cf45
 800cea4:	0800cf93 	.word	0x0800cf93
 800cea8:	0800ceb9 	.word	0x0800ceb9
 800ceac:	0800ceb9 	.word	0x0800ceb9
 800ceb0:	0800cf31 	.word	0x0800cf31
 800ceb4:	0800cf45 	.word	0x0800cf45
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ceb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cebe:	f043 0301 	orr.w	r3, r3, #1
 800cec2:	b2da      	uxtb	r2, r3
 800cec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cec6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ceca:	68ba      	ldr	r2, [r7, #8]
 800cecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cece:	699b      	ldr	r3, [r3, #24]
 800ced0:	18d1      	adds	r1, r2, r3
 800ced2:	68bb      	ldr	r3, [r7, #8]
 800ced4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ced6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ced8:	f7ff ff5a 	bl	800cd90 <prvInsertTimerInActiveList>
 800cedc:	4603      	mov	r3, r0
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d06d      	beq.n	800cfbe <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cee4:	6a1b      	ldr	r3, [r3, #32]
 800cee6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cee8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ceea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cef0:	f003 0304 	and.w	r3, r3, #4
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d062      	beq.n	800cfbe <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cef8:	68ba      	ldr	r2, [r7, #8]
 800cefa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cefc:	699b      	ldr	r3, [r3, #24]
 800cefe:	441a      	add	r2, r3
 800cf00:	2300      	movs	r3, #0
 800cf02:	9300      	str	r3, [sp, #0]
 800cf04:	2300      	movs	r3, #0
 800cf06:	2100      	movs	r1, #0
 800cf08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf0a:	f7ff fdff 	bl	800cb0c <xTimerGenericCommand>
 800cf0e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cf10:	6a3b      	ldr	r3, [r7, #32]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d153      	bne.n	800cfbe <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800cf16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf1a:	b672      	cpsid	i
 800cf1c:	f383 8811 	msr	BASEPRI, r3
 800cf20:	f3bf 8f6f 	isb	sy
 800cf24:	f3bf 8f4f 	dsb	sy
 800cf28:	b662      	cpsie	i
 800cf2a:	61bb      	str	r3, [r7, #24]
}
 800cf2c:	bf00      	nop
 800cf2e:	e7fe      	b.n	800cf2e <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cf30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf32:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf36:	f023 0301 	bic.w	r3, r3, #1
 800cf3a:	b2da      	uxtb	r2, r3
 800cf3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800cf42:	e03c      	b.n	800cfbe <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cf44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf46:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf4a:	f043 0301 	orr.w	r3, r3, #1
 800cf4e:	b2da      	uxtb	r2, r3
 800cf50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf52:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cf56:	68ba      	ldr	r2, [r7, #8]
 800cf58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf5a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cf5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf5e:	699b      	ldr	r3, [r3, #24]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d10c      	bne.n	800cf7e <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800cf64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf68:	b672      	cpsid	i
 800cf6a:	f383 8811 	msr	BASEPRI, r3
 800cf6e:	f3bf 8f6f 	isb	sy
 800cf72:	f3bf 8f4f 	dsb	sy
 800cf76:	b662      	cpsie	i
 800cf78:	617b      	str	r3, [r7, #20]
}
 800cf7a:	bf00      	nop
 800cf7c:	e7fe      	b.n	800cf7c <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cf7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf80:	699a      	ldr	r2, [r3, #24]
 800cf82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf84:	18d1      	adds	r1, r2, r3
 800cf86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf8c:	f7ff ff00 	bl	800cd90 <prvInsertTimerInActiveList>
					break;
 800cf90:	e015      	b.n	800cfbe <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cf92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf98:	f003 0302 	and.w	r3, r3, #2
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d103      	bne.n	800cfa8 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800cfa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfa2:	f000 fbc9 	bl	800d738 <vPortFree>
 800cfa6:	e00a      	b.n	800cfbe <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cfa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfaa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cfae:	f023 0301 	bic.w	r3, r3, #1
 800cfb2:	b2da      	uxtb	r2, r3
 800cfb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cfba:	e000      	b.n	800cfbe <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 800cfbc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cfbe:	4b08      	ldr	r3, [pc, #32]	; (800cfe0 <prvProcessReceivedCommands+0x1cc>)
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	1d39      	adds	r1, r7, #4
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	f7fe fbe0 	bl	800b78c <xQueueReceive>
 800cfcc:	4603      	mov	r3, r0
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	f47f af24 	bne.w	800ce1c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800cfd4:	bf00      	nop
 800cfd6:	bf00      	nop
 800cfd8:	3730      	adds	r7, #48	; 0x30
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	bd80      	pop	{r7, pc}
 800cfde:	bf00      	nop
 800cfe0:	20000fe8 	.word	0x20000fe8

0800cfe4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cfe4:	b580      	push	{r7, lr}
 800cfe6:	b088      	sub	sp, #32
 800cfe8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cfea:	e04a      	b.n	800d082 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cfec:	4b2e      	ldr	r3, [pc, #184]	; (800d0a8 <prvSwitchTimerLists+0xc4>)
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	68db      	ldr	r3, [r3, #12]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cff6:	4b2c      	ldr	r3, [pc, #176]	; (800d0a8 <prvSwitchTimerLists+0xc4>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	68db      	ldr	r3, [r3, #12]
 800cffc:	68db      	ldr	r3, [r3, #12]
 800cffe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	3304      	adds	r3, #4
 800d004:	4618      	mov	r0, r3
 800d006:	f7fe f8e1 	bl	800b1cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	6a1b      	ldr	r3, [r3, #32]
 800d00e:	68f8      	ldr	r0, [r7, #12]
 800d010:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d018:	f003 0304 	and.w	r3, r3, #4
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d030      	beq.n	800d082 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	699b      	ldr	r3, [r3, #24]
 800d024:	693a      	ldr	r2, [r7, #16]
 800d026:	4413      	add	r3, r2
 800d028:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d02a:	68ba      	ldr	r2, [r7, #8]
 800d02c:	693b      	ldr	r3, [r7, #16]
 800d02e:	429a      	cmp	r2, r3
 800d030:	d90e      	bls.n	800d050 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	68ba      	ldr	r2, [r7, #8]
 800d036:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	68fa      	ldr	r2, [r7, #12]
 800d03c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d03e:	4b1a      	ldr	r3, [pc, #104]	; (800d0a8 <prvSwitchTimerLists+0xc4>)
 800d040:	681a      	ldr	r2, [r3, #0]
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	3304      	adds	r3, #4
 800d046:	4619      	mov	r1, r3
 800d048:	4610      	mov	r0, r2
 800d04a:	f7fe f886 	bl	800b15a <vListInsert>
 800d04e:	e018      	b.n	800d082 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d050:	2300      	movs	r3, #0
 800d052:	9300      	str	r3, [sp, #0]
 800d054:	2300      	movs	r3, #0
 800d056:	693a      	ldr	r2, [r7, #16]
 800d058:	2100      	movs	r1, #0
 800d05a:	68f8      	ldr	r0, [r7, #12]
 800d05c:	f7ff fd56 	bl	800cb0c <xTimerGenericCommand>
 800d060:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d10c      	bne.n	800d082 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800d068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d06c:	b672      	cpsid	i
 800d06e:	f383 8811 	msr	BASEPRI, r3
 800d072:	f3bf 8f6f 	isb	sy
 800d076:	f3bf 8f4f 	dsb	sy
 800d07a:	b662      	cpsie	i
 800d07c:	603b      	str	r3, [r7, #0]
}
 800d07e:	bf00      	nop
 800d080:	e7fe      	b.n	800d080 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d082:	4b09      	ldr	r3, [pc, #36]	; (800d0a8 <prvSwitchTimerLists+0xc4>)
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d1af      	bne.n	800cfec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d08c:	4b06      	ldr	r3, [pc, #24]	; (800d0a8 <prvSwitchTimerLists+0xc4>)
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d092:	4b06      	ldr	r3, [pc, #24]	; (800d0ac <prvSwitchTimerLists+0xc8>)
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	4a04      	ldr	r2, [pc, #16]	; (800d0a8 <prvSwitchTimerLists+0xc4>)
 800d098:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d09a:	4a04      	ldr	r2, [pc, #16]	; (800d0ac <prvSwitchTimerLists+0xc8>)
 800d09c:	697b      	ldr	r3, [r7, #20]
 800d09e:	6013      	str	r3, [r2, #0]
}
 800d0a0:	bf00      	nop
 800d0a2:	3718      	adds	r7, #24
 800d0a4:	46bd      	mov	sp, r7
 800d0a6:	bd80      	pop	{r7, pc}
 800d0a8:	20000fe0 	.word	0x20000fe0
 800d0ac:	20000fe4 	.word	0x20000fe4

0800d0b0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b082      	sub	sp, #8
 800d0b4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d0b6:	f000 f949 	bl	800d34c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d0ba:	4b15      	ldr	r3, [pc, #84]	; (800d110 <prvCheckForValidListAndQueue+0x60>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d120      	bne.n	800d104 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d0c2:	4814      	ldr	r0, [pc, #80]	; (800d114 <prvCheckForValidListAndQueue+0x64>)
 800d0c4:	f7fd fff8 	bl	800b0b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d0c8:	4813      	ldr	r0, [pc, #76]	; (800d118 <prvCheckForValidListAndQueue+0x68>)
 800d0ca:	f7fd fff5 	bl	800b0b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d0ce:	4b13      	ldr	r3, [pc, #76]	; (800d11c <prvCheckForValidListAndQueue+0x6c>)
 800d0d0:	4a10      	ldr	r2, [pc, #64]	; (800d114 <prvCheckForValidListAndQueue+0x64>)
 800d0d2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d0d4:	4b12      	ldr	r3, [pc, #72]	; (800d120 <prvCheckForValidListAndQueue+0x70>)
 800d0d6:	4a10      	ldr	r2, [pc, #64]	; (800d118 <prvCheckForValidListAndQueue+0x68>)
 800d0d8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d0da:	2300      	movs	r3, #0
 800d0dc:	9300      	str	r3, [sp, #0]
 800d0de:	4b11      	ldr	r3, [pc, #68]	; (800d124 <prvCheckForValidListAndQueue+0x74>)
 800d0e0:	4a11      	ldr	r2, [pc, #68]	; (800d128 <prvCheckForValidListAndQueue+0x78>)
 800d0e2:	2110      	movs	r1, #16
 800d0e4:	200a      	movs	r0, #10
 800d0e6:	f7fe f905 	bl	800b2f4 <xQueueGenericCreateStatic>
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	4a08      	ldr	r2, [pc, #32]	; (800d110 <prvCheckForValidListAndQueue+0x60>)
 800d0ee:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d0f0:	4b07      	ldr	r3, [pc, #28]	; (800d110 <prvCheckForValidListAndQueue+0x60>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d005      	beq.n	800d104 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d0f8:	4b05      	ldr	r3, [pc, #20]	; (800d110 <prvCheckForValidListAndQueue+0x60>)
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	490b      	ldr	r1, [pc, #44]	; (800d12c <prvCheckForValidListAndQueue+0x7c>)
 800d0fe:	4618      	mov	r0, r3
 800d100:	f7fe fd3a 	bl	800bb78 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d104:	f000 f956 	bl	800d3b4 <vPortExitCritical>
}
 800d108:	bf00      	nop
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd80      	pop	{r7, pc}
 800d10e:	bf00      	nop
 800d110:	20000fe8 	.word	0x20000fe8
 800d114:	20000fb8 	.word	0x20000fb8
 800d118:	20000fcc 	.word	0x20000fcc
 800d11c:	20000fe0 	.word	0x20000fe0
 800d120:	20000fe4 	.word	0x20000fe4
 800d124:	20001094 	.word	0x20001094
 800d128:	20000ff4 	.word	0x20000ff4
 800d12c:	0800ee58 	.word	0x0800ee58

0800d130 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d130:	b480      	push	{r7}
 800d132:	b085      	sub	sp, #20
 800d134:	af00      	add	r7, sp, #0
 800d136:	60f8      	str	r0, [r7, #12]
 800d138:	60b9      	str	r1, [r7, #8]
 800d13a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	3b04      	subs	r3, #4
 800d140:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d148:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	3b04      	subs	r3, #4
 800d14e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	f023 0201 	bic.w	r2, r3, #1
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	3b04      	subs	r3, #4
 800d15e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d160:	4a0c      	ldr	r2, [pc, #48]	; (800d194 <pxPortInitialiseStack+0x64>)
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	3b14      	subs	r3, #20
 800d16a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d16c:	687a      	ldr	r2, [r7, #4]
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	3b04      	subs	r3, #4
 800d176:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	f06f 0202 	mvn.w	r2, #2
 800d17e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	3b20      	subs	r3, #32
 800d184:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d186:	68fb      	ldr	r3, [r7, #12]
}
 800d188:	4618      	mov	r0, r3
 800d18a:	3714      	adds	r7, #20
 800d18c:	46bd      	mov	sp, r7
 800d18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d192:	4770      	bx	lr
 800d194:	0800d199 	.word	0x0800d199

0800d198 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d198:	b480      	push	{r7}
 800d19a:	b085      	sub	sp, #20
 800d19c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d19e:	2300      	movs	r3, #0
 800d1a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d1a2:	4b14      	ldr	r3, [pc, #80]	; (800d1f4 <prvTaskExitError+0x5c>)
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1aa:	d00c      	beq.n	800d1c6 <prvTaskExitError+0x2e>
	__asm volatile
 800d1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b0:	b672      	cpsid	i
 800d1b2:	f383 8811 	msr	BASEPRI, r3
 800d1b6:	f3bf 8f6f 	isb	sy
 800d1ba:	f3bf 8f4f 	dsb	sy
 800d1be:	b662      	cpsie	i
 800d1c0:	60fb      	str	r3, [r7, #12]
}
 800d1c2:	bf00      	nop
 800d1c4:	e7fe      	b.n	800d1c4 <prvTaskExitError+0x2c>
	__asm volatile
 800d1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ca:	b672      	cpsid	i
 800d1cc:	f383 8811 	msr	BASEPRI, r3
 800d1d0:	f3bf 8f6f 	isb	sy
 800d1d4:	f3bf 8f4f 	dsb	sy
 800d1d8:	b662      	cpsie	i
 800d1da:	60bb      	str	r3, [r7, #8]
}
 800d1dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d1de:	bf00      	nop
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d0fc      	beq.n	800d1e0 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d1e6:	bf00      	nop
 800d1e8:	bf00      	nop
 800d1ea:	3714      	adds	r7, #20
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f2:	4770      	bx	lr
 800d1f4:	20000098 	.word	0x20000098
	...

0800d200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d200:	4b07      	ldr	r3, [pc, #28]	; (800d220 <pxCurrentTCBConst2>)
 800d202:	6819      	ldr	r1, [r3, #0]
 800d204:	6808      	ldr	r0, [r1, #0]
 800d206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d20a:	f380 8809 	msr	PSP, r0
 800d20e:	f3bf 8f6f 	isb	sy
 800d212:	f04f 0000 	mov.w	r0, #0
 800d216:	f380 8811 	msr	BASEPRI, r0
 800d21a:	4770      	bx	lr
 800d21c:	f3af 8000 	nop.w

0800d220 <pxCurrentTCBConst2>:
 800d220:	20000ab8 	.word	0x20000ab8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d224:	bf00      	nop
 800d226:	bf00      	nop

0800d228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d228:	4808      	ldr	r0, [pc, #32]	; (800d24c <prvPortStartFirstTask+0x24>)
 800d22a:	6800      	ldr	r0, [r0, #0]
 800d22c:	6800      	ldr	r0, [r0, #0]
 800d22e:	f380 8808 	msr	MSP, r0
 800d232:	f04f 0000 	mov.w	r0, #0
 800d236:	f380 8814 	msr	CONTROL, r0
 800d23a:	b662      	cpsie	i
 800d23c:	b661      	cpsie	f
 800d23e:	f3bf 8f4f 	dsb	sy
 800d242:	f3bf 8f6f 	isb	sy
 800d246:	df00      	svc	0
 800d248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d24a:	bf00      	nop
 800d24c:	e000ed08 	.word	0xe000ed08

0800d250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b084      	sub	sp, #16
 800d254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d256:	4b37      	ldr	r3, [pc, #220]	; (800d334 <xPortStartScheduler+0xe4>)
 800d258:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	781b      	ldrb	r3, [r3, #0]
 800d25e:	b2db      	uxtb	r3, r3
 800d260:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	22ff      	movs	r2, #255	; 0xff
 800d266:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	781b      	ldrb	r3, [r3, #0]
 800d26c:	b2db      	uxtb	r3, r3
 800d26e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d270:	78fb      	ldrb	r3, [r7, #3]
 800d272:	b2db      	uxtb	r3, r3
 800d274:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d278:	b2da      	uxtb	r2, r3
 800d27a:	4b2f      	ldr	r3, [pc, #188]	; (800d338 <xPortStartScheduler+0xe8>)
 800d27c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d27e:	4b2f      	ldr	r3, [pc, #188]	; (800d33c <xPortStartScheduler+0xec>)
 800d280:	2207      	movs	r2, #7
 800d282:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d284:	e009      	b.n	800d29a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d286:	4b2d      	ldr	r3, [pc, #180]	; (800d33c <xPortStartScheduler+0xec>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	3b01      	subs	r3, #1
 800d28c:	4a2b      	ldr	r2, [pc, #172]	; (800d33c <xPortStartScheduler+0xec>)
 800d28e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d290:	78fb      	ldrb	r3, [r7, #3]
 800d292:	b2db      	uxtb	r3, r3
 800d294:	005b      	lsls	r3, r3, #1
 800d296:	b2db      	uxtb	r3, r3
 800d298:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d29a:	78fb      	ldrb	r3, [r7, #3]
 800d29c:	b2db      	uxtb	r3, r3
 800d29e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2a2:	2b80      	cmp	r3, #128	; 0x80
 800d2a4:	d0ef      	beq.n	800d286 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d2a6:	4b25      	ldr	r3, [pc, #148]	; (800d33c <xPortStartScheduler+0xec>)
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	f1c3 0307 	rsb	r3, r3, #7
 800d2ae:	2b04      	cmp	r3, #4
 800d2b0:	d00c      	beq.n	800d2cc <xPortStartScheduler+0x7c>
	__asm volatile
 800d2b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2b6:	b672      	cpsid	i
 800d2b8:	f383 8811 	msr	BASEPRI, r3
 800d2bc:	f3bf 8f6f 	isb	sy
 800d2c0:	f3bf 8f4f 	dsb	sy
 800d2c4:	b662      	cpsie	i
 800d2c6:	60bb      	str	r3, [r7, #8]
}
 800d2c8:	bf00      	nop
 800d2ca:	e7fe      	b.n	800d2ca <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d2cc:	4b1b      	ldr	r3, [pc, #108]	; (800d33c <xPortStartScheduler+0xec>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	021b      	lsls	r3, r3, #8
 800d2d2:	4a1a      	ldr	r2, [pc, #104]	; (800d33c <xPortStartScheduler+0xec>)
 800d2d4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d2d6:	4b19      	ldr	r3, [pc, #100]	; (800d33c <xPortStartScheduler+0xec>)
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d2de:	4a17      	ldr	r2, [pc, #92]	; (800d33c <xPortStartScheduler+0xec>)
 800d2e0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	b2da      	uxtb	r2, r3
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d2ea:	4b15      	ldr	r3, [pc, #84]	; (800d340 <xPortStartScheduler+0xf0>)
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	4a14      	ldr	r2, [pc, #80]	; (800d340 <xPortStartScheduler+0xf0>)
 800d2f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d2f4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d2f6:	4b12      	ldr	r3, [pc, #72]	; (800d340 <xPortStartScheduler+0xf0>)
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	4a11      	ldr	r2, [pc, #68]	; (800d340 <xPortStartScheduler+0xf0>)
 800d2fc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d300:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d302:	f000 f8dd 	bl	800d4c0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d306:	4b0f      	ldr	r3, [pc, #60]	; (800d344 <xPortStartScheduler+0xf4>)
 800d308:	2200      	movs	r2, #0
 800d30a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d30c:	f000 f8fc 	bl	800d508 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d310:	4b0d      	ldr	r3, [pc, #52]	; (800d348 <xPortStartScheduler+0xf8>)
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	4a0c      	ldr	r2, [pc, #48]	; (800d348 <xPortStartScheduler+0xf8>)
 800d316:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d31a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d31c:	f7ff ff84 	bl	800d228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d320:	f7ff f84c 	bl	800c3bc <vTaskSwitchContext>
	prvTaskExitError();
 800d324:	f7ff ff38 	bl	800d198 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d328:	2300      	movs	r3, #0
}
 800d32a:	4618      	mov	r0, r3
 800d32c:	3710      	adds	r7, #16
 800d32e:	46bd      	mov	sp, r7
 800d330:	bd80      	pop	{r7, pc}
 800d332:	bf00      	nop
 800d334:	e000e400 	.word	0xe000e400
 800d338:	200010e4 	.word	0x200010e4
 800d33c:	200010e8 	.word	0x200010e8
 800d340:	e000ed20 	.word	0xe000ed20
 800d344:	20000098 	.word	0x20000098
 800d348:	e000ef34 	.word	0xe000ef34

0800d34c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d34c:	b480      	push	{r7}
 800d34e:	b083      	sub	sp, #12
 800d350:	af00      	add	r7, sp, #0
	__asm volatile
 800d352:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d356:	b672      	cpsid	i
 800d358:	f383 8811 	msr	BASEPRI, r3
 800d35c:	f3bf 8f6f 	isb	sy
 800d360:	f3bf 8f4f 	dsb	sy
 800d364:	b662      	cpsie	i
 800d366:	607b      	str	r3, [r7, #4]
}
 800d368:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d36a:	4b10      	ldr	r3, [pc, #64]	; (800d3ac <vPortEnterCritical+0x60>)
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	3301      	adds	r3, #1
 800d370:	4a0e      	ldr	r2, [pc, #56]	; (800d3ac <vPortEnterCritical+0x60>)
 800d372:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d374:	4b0d      	ldr	r3, [pc, #52]	; (800d3ac <vPortEnterCritical+0x60>)
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	2b01      	cmp	r3, #1
 800d37a:	d111      	bne.n	800d3a0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d37c:	4b0c      	ldr	r3, [pc, #48]	; (800d3b0 <vPortEnterCritical+0x64>)
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	b2db      	uxtb	r3, r3
 800d382:	2b00      	cmp	r3, #0
 800d384:	d00c      	beq.n	800d3a0 <vPortEnterCritical+0x54>
	__asm volatile
 800d386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d38a:	b672      	cpsid	i
 800d38c:	f383 8811 	msr	BASEPRI, r3
 800d390:	f3bf 8f6f 	isb	sy
 800d394:	f3bf 8f4f 	dsb	sy
 800d398:	b662      	cpsie	i
 800d39a:	603b      	str	r3, [r7, #0]
}
 800d39c:	bf00      	nop
 800d39e:	e7fe      	b.n	800d39e <vPortEnterCritical+0x52>
	}
}
 800d3a0:	bf00      	nop
 800d3a2:	370c      	adds	r7, #12
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3aa:	4770      	bx	lr
 800d3ac:	20000098 	.word	0x20000098
 800d3b0:	e000ed04 	.word	0xe000ed04

0800d3b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d3b4:	b480      	push	{r7}
 800d3b6:	b083      	sub	sp, #12
 800d3b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d3ba:	4b13      	ldr	r3, [pc, #76]	; (800d408 <vPortExitCritical+0x54>)
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d10c      	bne.n	800d3dc <vPortExitCritical+0x28>
	__asm volatile
 800d3c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3c6:	b672      	cpsid	i
 800d3c8:	f383 8811 	msr	BASEPRI, r3
 800d3cc:	f3bf 8f6f 	isb	sy
 800d3d0:	f3bf 8f4f 	dsb	sy
 800d3d4:	b662      	cpsie	i
 800d3d6:	607b      	str	r3, [r7, #4]
}
 800d3d8:	bf00      	nop
 800d3da:	e7fe      	b.n	800d3da <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800d3dc:	4b0a      	ldr	r3, [pc, #40]	; (800d408 <vPortExitCritical+0x54>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	3b01      	subs	r3, #1
 800d3e2:	4a09      	ldr	r2, [pc, #36]	; (800d408 <vPortExitCritical+0x54>)
 800d3e4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d3e6:	4b08      	ldr	r3, [pc, #32]	; (800d408 <vPortExitCritical+0x54>)
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d105      	bne.n	800d3fa <vPortExitCritical+0x46>
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d3f2:	683b      	ldr	r3, [r7, #0]
 800d3f4:	f383 8811 	msr	BASEPRI, r3
}
 800d3f8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d3fa:	bf00      	nop
 800d3fc:	370c      	adds	r7, #12
 800d3fe:	46bd      	mov	sp, r7
 800d400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d404:	4770      	bx	lr
 800d406:	bf00      	nop
 800d408:	20000098 	.word	0x20000098
 800d40c:	00000000 	.word	0x00000000

0800d410 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d410:	f3ef 8009 	mrs	r0, PSP
 800d414:	f3bf 8f6f 	isb	sy
 800d418:	4b15      	ldr	r3, [pc, #84]	; (800d470 <pxCurrentTCBConst>)
 800d41a:	681a      	ldr	r2, [r3, #0]
 800d41c:	f01e 0f10 	tst.w	lr, #16
 800d420:	bf08      	it	eq
 800d422:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d426:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d42a:	6010      	str	r0, [r2, #0]
 800d42c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d430:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d434:	b672      	cpsid	i
 800d436:	f380 8811 	msr	BASEPRI, r0
 800d43a:	f3bf 8f4f 	dsb	sy
 800d43e:	f3bf 8f6f 	isb	sy
 800d442:	b662      	cpsie	i
 800d444:	f7fe ffba 	bl	800c3bc <vTaskSwitchContext>
 800d448:	f04f 0000 	mov.w	r0, #0
 800d44c:	f380 8811 	msr	BASEPRI, r0
 800d450:	bc09      	pop	{r0, r3}
 800d452:	6819      	ldr	r1, [r3, #0]
 800d454:	6808      	ldr	r0, [r1, #0]
 800d456:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d45a:	f01e 0f10 	tst.w	lr, #16
 800d45e:	bf08      	it	eq
 800d460:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d464:	f380 8809 	msr	PSP, r0
 800d468:	f3bf 8f6f 	isb	sy
 800d46c:	4770      	bx	lr
 800d46e:	bf00      	nop

0800d470 <pxCurrentTCBConst>:
 800d470:	20000ab8 	.word	0x20000ab8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d474:	bf00      	nop
 800d476:	bf00      	nop

0800d478 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b082      	sub	sp, #8
 800d47c:	af00      	add	r7, sp, #0
	__asm volatile
 800d47e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d482:	b672      	cpsid	i
 800d484:	f383 8811 	msr	BASEPRI, r3
 800d488:	f3bf 8f6f 	isb	sy
 800d48c:	f3bf 8f4f 	dsb	sy
 800d490:	b662      	cpsie	i
 800d492:	607b      	str	r3, [r7, #4]
}
 800d494:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d496:	f7fe fed5 	bl	800c244 <xTaskIncrementTick>
 800d49a:	4603      	mov	r3, r0
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d003      	beq.n	800d4a8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d4a0:	4b06      	ldr	r3, [pc, #24]	; (800d4bc <SysTick_Handler+0x44>)
 800d4a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d4a6:	601a      	str	r2, [r3, #0]
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	f383 8811 	msr	BASEPRI, r3
}
 800d4b2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d4b4:	bf00      	nop
 800d4b6:	3708      	adds	r7, #8
 800d4b8:	46bd      	mov	sp, r7
 800d4ba:	bd80      	pop	{r7, pc}
 800d4bc:	e000ed04 	.word	0xe000ed04

0800d4c0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d4c0:	b480      	push	{r7}
 800d4c2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d4c4:	4b0b      	ldr	r3, [pc, #44]	; (800d4f4 <vPortSetupTimerInterrupt+0x34>)
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d4ca:	4b0b      	ldr	r3, [pc, #44]	; (800d4f8 <vPortSetupTimerInterrupt+0x38>)
 800d4cc:	2200      	movs	r2, #0
 800d4ce:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d4d0:	4b0a      	ldr	r3, [pc, #40]	; (800d4fc <vPortSetupTimerInterrupt+0x3c>)
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	4a0a      	ldr	r2, [pc, #40]	; (800d500 <vPortSetupTimerInterrupt+0x40>)
 800d4d6:	fba2 2303 	umull	r2, r3, r2, r3
 800d4da:	099b      	lsrs	r3, r3, #6
 800d4dc:	4a09      	ldr	r2, [pc, #36]	; (800d504 <vPortSetupTimerInterrupt+0x44>)
 800d4de:	3b01      	subs	r3, #1
 800d4e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d4e2:	4b04      	ldr	r3, [pc, #16]	; (800d4f4 <vPortSetupTimerInterrupt+0x34>)
 800d4e4:	2207      	movs	r2, #7
 800d4e6:	601a      	str	r2, [r3, #0]
}
 800d4e8:	bf00      	nop
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f0:	4770      	bx	lr
 800d4f2:	bf00      	nop
 800d4f4:	e000e010 	.word	0xe000e010
 800d4f8:	e000e018 	.word	0xe000e018
 800d4fc:	20000000 	.word	0x20000000
 800d500:	10624dd3 	.word	0x10624dd3
 800d504:	e000e014 	.word	0xe000e014

0800d508 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d508:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d518 <vPortEnableVFP+0x10>
 800d50c:	6801      	ldr	r1, [r0, #0]
 800d50e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d512:	6001      	str	r1, [r0, #0]
 800d514:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d516:	bf00      	nop
 800d518:	e000ed88 	.word	0xe000ed88

0800d51c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d51c:	b480      	push	{r7}
 800d51e:	b085      	sub	sp, #20
 800d520:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d522:	f3ef 8305 	mrs	r3, IPSR
 800d526:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	2b0f      	cmp	r3, #15
 800d52c:	d916      	bls.n	800d55c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d52e:	4a19      	ldr	r2, [pc, #100]	; (800d594 <vPortValidateInterruptPriority+0x78>)
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	4413      	add	r3, r2
 800d534:	781b      	ldrb	r3, [r3, #0]
 800d536:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d538:	4b17      	ldr	r3, [pc, #92]	; (800d598 <vPortValidateInterruptPriority+0x7c>)
 800d53a:	781b      	ldrb	r3, [r3, #0]
 800d53c:	7afa      	ldrb	r2, [r7, #11]
 800d53e:	429a      	cmp	r2, r3
 800d540:	d20c      	bcs.n	800d55c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800d542:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d546:	b672      	cpsid	i
 800d548:	f383 8811 	msr	BASEPRI, r3
 800d54c:	f3bf 8f6f 	isb	sy
 800d550:	f3bf 8f4f 	dsb	sy
 800d554:	b662      	cpsie	i
 800d556:	607b      	str	r3, [r7, #4]
}
 800d558:	bf00      	nop
 800d55a:	e7fe      	b.n	800d55a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d55c:	4b0f      	ldr	r3, [pc, #60]	; (800d59c <vPortValidateInterruptPriority+0x80>)
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d564:	4b0e      	ldr	r3, [pc, #56]	; (800d5a0 <vPortValidateInterruptPriority+0x84>)
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	429a      	cmp	r2, r3
 800d56a:	d90c      	bls.n	800d586 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800d56c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d570:	b672      	cpsid	i
 800d572:	f383 8811 	msr	BASEPRI, r3
 800d576:	f3bf 8f6f 	isb	sy
 800d57a:	f3bf 8f4f 	dsb	sy
 800d57e:	b662      	cpsie	i
 800d580:	603b      	str	r3, [r7, #0]
}
 800d582:	bf00      	nop
 800d584:	e7fe      	b.n	800d584 <vPortValidateInterruptPriority+0x68>
	}
 800d586:	bf00      	nop
 800d588:	3714      	adds	r7, #20
 800d58a:	46bd      	mov	sp, r7
 800d58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d590:	4770      	bx	lr
 800d592:	bf00      	nop
 800d594:	e000e3f0 	.word	0xe000e3f0
 800d598:	200010e4 	.word	0x200010e4
 800d59c:	e000ed0c 	.word	0xe000ed0c
 800d5a0:	200010e8 	.word	0x200010e8

0800d5a4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b08a      	sub	sp, #40	; 0x28
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d5b0:	f7fe fd8a 	bl	800c0c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d5b4:	4b5b      	ldr	r3, [pc, #364]	; (800d724 <pvPortMalloc+0x180>)
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d101      	bne.n	800d5c0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d5bc:	f000 f91a 	bl	800d7f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d5c0:	4b59      	ldr	r3, [pc, #356]	; (800d728 <pvPortMalloc+0x184>)
 800d5c2:	681a      	ldr	r2, [r3, #0]
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	4013      	ands	r3, r2
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	f040 8092 	bne.w	800d6f2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d01f      	beq.n	800d614 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800d5d4:	2208      	movs	r2, #8
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	4413      	add	r3, r2
 800d5da:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	f003 0307 	and.w	r3, r3, #7
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d016      	beq.n	800d614 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	f023 0307 	bic.w	r3, r3, #7
 800d5ec:	3308      	adds	r3, #8
 800d5ee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	f003 0307 	and.w	r3, r3, #7
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d00c      	beq.n	800d614 <pvPortMalloc+0x70>
	__asm volatile
 800d5fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5fe:	b672      	cpsid	i
 800d600:	f383 8811 	msr	BASEPRI, r3
 800d604:	f3bf 8f6f 	isb	sy
 800d608:	f3bf 8f4f 	dsb	sy
 800d60c:	b662      	cpsie	i
 800d60e:	617b      	str	r3, [r7, #20]
}
 800d610:	bf00      	nop
 800d612:	e7fe      	b.n	800d612 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d06b      	beq.n	800d6f2 <pvPortMalloc+0x14e>
 800d61a:	4b44      	ldr	r3, [pc, #272]	; (800d72c <pvPortMalloc+0x188>)
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	687a      	ldr	r2, [r7, #4]
 800d620:	429a      	cmp	r2, r3
 800d622:	d866      	bhi.n	800d6f2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d624:	4b42      	ldr	r3, [pc, #264]	; (800d730 <pvPortMalloc+0x18c>)
 800d626:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d628:	4b41      	ldr	r3, [pc, #260]	; (800d730 <pvPortMalloc+0x18c>)
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d62e:	e004      	b.n	800d63a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800d630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d632:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d63c:	685b      	ldr	r3, [r3, #4]
 800d63e:	687a      	ldr	r2, [r7, #4]
 800d640:	429a      	cmp	r2, r3
 800d642:	d903      	bls.n	800d64c <pvPortMalloc+0xa8>
 800d644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d1f1      	bne.n	800d630 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d64c:	4b35      	ldr	r3, [pc, #212]	; (800d724 <pvPortMalloc+0x180>)
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d652:	429a      	cmp	r2, r3
 800d654:	d04d      	beq.n	800d6f2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d656:	6a3b      	ldr	r3, [r7, #32]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	2208      	movs	r2, #8
 800d65c:	4413      	add	r3, r2
 800d65e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d662:	681a      	ldr	r2, [r3, #0]
 800d664:	6a3b      	ldr	r3, [r7, #32]
 800d666:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d66a:	685a      	ldr	r2, [r3, #4]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	1ad2      	subs	r2, r2, r3
 800d670:	2308      	movs	r3, #8
 800d672:	005b      	lsls	r3, r3, #1
 800d674:	429a      	cmp	r2, r3
 800d676:	d921      	bls.n	800d6bc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	4413      	add	r3, r2
 800d67e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d680:	69bb      	ldr	r3, [r7, #24]
 800d682:	f003 0307 	and.w	r3, r3, #7
 800d686:	2b00      	cmp	r3, #0
 800d688:	d00c      	beq.n	800d6a4 <pvPortMalloc+0x100>
	__asm volatile
 800d68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d68e:	b672      	cpsid	i
 800d690:	f383 8811 	msr	BASEPRI, r3
 800d694:	f3bf 8f6f 	isb	sy
 800d698:	f3bf 8f4f 	dsb	sy
 800d69c:	b662      	cpsie	i
 800d69e:	613b      	str	r3, [r7, #16]
}
 800d6a0:	bf00      	nop
 800d6a2:	e7fe      	b.n	800d6a2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d6a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6a6:	685a      	ldr	r2, [r3, #4]
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	1ad2      	subs	r2, r2, r3
 800d6ac:	69bb      	ldr	r3, [r7, #24]
 800d6ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d6b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6b2:	687a      	ldr	r2, [r7, #4]
 800d6b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d6b6:	69b8      	ldr	r0, [r7, #24]
 800d6b8:	f000 f8fe 	bl	800d8b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d6bc:	4b1b      	ldr	r3, [pc, #108]	; (800d72c <pvPortMalloc+0x188>)
 800d6be:	681a      	ldr	r2, [r3, #0]
 800d6c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6c2:	685b      	ldr	r3, [r3, #4]
 800d6c4:	1ad3      	subs	r3, r2, r3
 800d6c6:	4a19      	ldr	r2, [pc, #100]	; (800d72c <pvPortMalloc+0x188>)
 800d6c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d6ca:	4b18      	ldr	r3, [pc, #96]	; (800d72c <pvPortMalloc+0x188>)
 800d6cc:	681a      	ldr	r2, [r3, #0]
 800d6ce:	4b19      	ldr	r3, [pc, #100]	; (800d734 <pvPortMalloc+0x190>)
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	429a      	cmp	r2, r3
 800d6d4:	d203      	bcs.n	800d6de <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d6d6:	4b15      	ldr	r3, [pc, #84]	; (800d72c <pvPortMalloc+0x188>)
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	4a16      	ldr	r2, [pc, #88]	; (800d734 <pvPortMalloc+0x190>)
 800d6dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d6de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6e0:	685a      	ldr	r2, [r3, #4]
 800d6e2:	4b11      	ldr	r3, [pc, #68]	; (800d728 <pvPortMalloc+0x184>)
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	431a      	orrs	r2, r3
 800d6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ee:	2200      	movs	r2, #0
 800d6f0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d6f2:	f7fe fcf7 	bl	800c0e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d6f6:	69fb      	ldr	r3, [r7, #28]
 800d6f8:	f003 0307 	and.w	r3, r3, #7
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d00c      	beq.n	800d71a <pvPortMalloc+0x176>
	__asm volatile
 800d700:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d704:	b672      	cpsid	i
 800d706:	f383 8811 	msr	BASEPRI, r3
 800d70a:	f3bf 8f6f 	isb	sy
 800d70e:	f3bf 8f4f 	dsb	sy
 800d712:	b662      	cpsie	i
 800d714:	60fb      	str	r3, [r7, #12]
}
 800d716:	bf00      	nop
 800d718:	e7fe      	b.n	800d718 <pvPortMalloc+0x174>
	return pvReturn;
 800d71a:	69fb      	ldr	r3, [r7, #28]
}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3728      	adds	r7, #40	; 0x28
 800d720:	46bd      	mov	sp, r7
 800d722:	bd80      	pop	{r7, pc}
 800d724:	20004cf4 	.word	0x20004cf4
 800d728:	20004d00 	.word	0x20004d00
 800d72c:	20004cf8 	.word	0x20004cf8
 800d730:	20004cec 	.word	0x20004cec
 800d734:	20004cfc 	.word	0x20004cfc

0800d738 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b086      	sub	sp, #24
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d04c      	beq.n	800d7e4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d74a:	2308      	movs	r3, #8
 800d74c:	425b      	negs	r3, r3
 800d74e:	697a      	ldr	r2, [r7, #20]
 800d750:	4413      	add	r3, r2
 800d752:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d754:	697b      	ldr	r3, [r7, #20]
 800d756:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d758:	693b      	ldr	r3, [r7, #16]
 800d75a:	685a      	ldr	r2, [r3, #4]
 800d75c:	4b23      	ldr	r3, [pc, #140]	; (800d7ec <vPortFree+0xb4>)
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	4013      	ands	r3, r2
 800d762:	2b00      	cmp	r3, #0
 800d764:	d10c      	bne.n	800d780 <vPortFree+0x48>
	__asm volatile
 800d766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d76a:	b672      	cpsid	i
 800d76c:	f383 8811 	msr	BASEPRI, r3
 800d770:	f3bf 8f6f 	isb	sy
 800d774:	f3bf 8f4f 	dsb	sy
 800d778:	b662      	cpsie	i
 800d77a:	60fb      	str	r3, [r7, #12]
}
 800d77c:	bf00      	nop
 800d77e:	e7fe      	b.n	800d77e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d00c      	beq.n	800d7a2 <vPortFree+0x6a>
	__asm volatile
 800d788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d78c:	b672      	cpsid	i
 800d78e:	f383 8811 	msr	BASEPRI, r3
 800d792:	f3bf 8f6f 	isb	sy
 800d796:	f3bf 8f4f 	dsb	sy
 800d79a:	b662      	cpsie	i
 800d79c:	60bb      	str	r3, [r7, #8]
}
 800d79e:	bf00      	nop
 800d7a0:	e7fe      	b.n	800d7a0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d7a2:	693b      	ldr	r3, [r7, #16]
 800d7a4:	685a      	ldr	r2, [r3, #4]
 800d7a6:	4b11      	ldr	r3, [pc, #68]	; (800d7ec <vPortFree+0xb4>)
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	4013      	ands	r3, r2
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d019      	beq.n	800d7e4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d7b0:	693b      	ldr	r3, [r7, #16]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d115      	bne.n	800d7e4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d7b8:	693b      	ldr	r3, [r7, #16]
 800d7ba:	685a      	ldr	r2, [r3, #4]
 800d7bc:	4b0b      	ldr	r3, [pc, #44]	; (800d7ec <vPortFree+0xb4>)
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	43db      	mvns	r3, r3
 800d7c2:	401a      	ands	r2, r3
 800d7c4:	693b      	ldr	r3, [r7, #16]
 800d7c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d7c8:	f7fe fc7e 	bl	800c0c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	685a      	ldr	r2, [r3, #4]
 800d7d0:	4b07      	ldr	r3, [pc, #28]	; (800d7f0 <vPortFree+0xb8>)
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	4413      	add	r3, r2
 800d7d6:	4a06      	ldr	r2, [pc, #24]	; (800d7f0 <vPortFree+0xb8>)
 800d7d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d7da:	6938      	ldr	r0, [r7, #16]
 800d7dc:	f000 f86c 	bl	800d8b8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d7e0:	f7fe fc80 	bl	800c0e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d7e4:	bf00      	nop
 800d7e6:	3718      	adds	r7, #24
 800d7e8:	46bd      	mov	sp, r7
 800d7ea:	bd80      	pop	{r7, pc}
 800d7ec:	20004d00 	.word	0x20004d00
 800d7f0:	20004cf8 	.word	0x20004cf8

0800d7f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d7f4:	b480      	push	{r7}
 800d7f6:	b085      	sub	sp, #20
 800d7f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d7fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d7fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d800:	4b27      	ldr	r3, [pc, #156]	; (800d8a0 <prvHeapInit+0xac>)
 800d802:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	f003 0307 	and.w	r3, r3, #7
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d00c      	beq.n	800d828 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	3307      	adds	r3, #7
 800d812:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	f023 0307 	bic.w	r3, r3, #7
 800d81a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d81c:	68ba      	ldr	r2, [r7, #8]
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	1ad3      	subs	r3, r2, r3
 800d822:	4a1f      	ldr	r2, [pc, #124]	; (800d8a0 <prvHeapInit+0xac>)
 800d824:	4413      	add	r3, r2
 800d826:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d82c:	4a1d      	ldr	r2, [pc, #116]	; (800d8a4 <prvHeapInit+0xb0>)
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d832:	4b1c      	ldr	r3, [pc, #112]	; (800d8a4 <prvHeapInit+0xb0>)
 800d834:	2200      	movs	r2, #0
 800d836:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	68ba      	ldr	r2, [r7, #8]
 800d83c:	4413      	add	r3, r2
 800d83e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d840:	2208      	movs	r2, #8
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	1a9b      	subs	r3, r3, r2
 800d846:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	f023 0307 	bic.w	r3, r3, #7
 800d84e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	4a15      	ldr	r2, [pc, #84]	; (800d8a8 <prvHeapInit+0xb4>)
 800d854:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d856:	4b14      	ldr	r3, [pc, #80]	; (800d8a8 <prvHeapInit+0xb4>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	2200      	movs	r2, #0
 800d85c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d85e:	4b12      	ldr	r3, [pc, #72]	; (800d8a8 <prvHeapInit+0xb4>)
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	2200      	movs	r2, #0
 800d864:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d86a:	683b      	ldr	r3, [r7, #0]
 800d86c:	68fa      	ldr	r2, [r7, #12]
 800d86e:	1ad2      	subs	r2, r2, r3
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d874:	4b0c      	ldr	r3, [pc, #48]	; (800d8a8 <prvHeapInit+0xb4>)
 800d876:	681a      	ldr	r2, [r3, #0]
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	685b      	ldr	r3, [r3, #4]
 800d880:	4a0a      	ldr	r2, [pc, #40]	; (800d8ac <prvHeapInit+0xb8>)
 800d882:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d884:	683b      	ldr	r3, [r7, #0]
 800d886:	685b      	ldr	r3, [r3, #4]
 800d888:	4a09      	ldr	r2, [pc, #36]	; (800d8b0 <prvHeapInit+0xbc>)
 800d88a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d88c:	4b09      	ldr	r3, [pc, #36]	; (800d8b4 <prvHeapInit+0xc0>)
 800d88e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d892:	601a      	str	r2, [r3, #0]
}
 800d894:	bf00      	nop
 800d896:	3714      	adds	r7, #20
 800d898:	46bd      	mov	sp, r7
 800d89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89e:	4770      	bx	lr
 800d8a0:	200010ec 	.word	0x200010ec
 800d8a4:	20004cec 	.word	0x20004cec
 800d8a8:	20004cf4 	.word	0x20004cf4
 800d8ac:	20004cfc 	.word	0x20004cfc
 800d8b0:	20004cf8 	.word	0x20004cf8
 800d8b4:	20004d00 	.word	0x20004d00

0800d8b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d8b8:	b480      	push	{r7}
 800d8ba:	b085      	sub	sp, #20
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d8c0:	4b28      	ldr	r3, [pc, #160]	; (800d964 <prvInsertBlockIntoFreeList+0xac>)
 800d8c2:	60fb      	str	r3, [r7, #12]
 800d8c4:	e002      	b.n	800d8cc <prvInsertBlockIntoFreeList+0x14>
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	60fb      	str	r3, [r7, #12]
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	687a      	ldr	r2, [r7, #4]
 800d8d2:	429a      	cmp	r2, r3
 800d8d4:	d8f7      	bhi.n	800d8c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	685b      	ldr	r3, [r3, #4]
 800d8de:	68ba      	ldr	r2, [r7, #8]
 800d8e0:	4413      	add	r3, r2
 800d8e2:	687a      	ldr	r2, [r7, #4]
 800d8e4:	429a      	cmp	r2, r3
 800d8e6:	d108      	bne.n	800d8fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	685a      	ldr	r2, [r3, #4]
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	685b      	ldr	r3, [r3, #4]
 800d8f0:	441a      	add	r2, r3
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	685b      	ldr	r3, [r3, #4]
 800d902:	68ba      	ldr	r2, [r7, #8]
 800d904:	441a      	add	r2, r3
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	429a      	cmp	r2, r3
 800d90c:	d118      	bne.n	800d940 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	681a      	ldr	r2, [r3, #0]
 800d912:	4b15      	ldr	r3, [pc, #84]	; (800d968 <prvInsertBlockIntoFreeList+0xb0>)
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	429a      	cmp	r2, r3
 800d918:	d00d      	beq.n	800d936 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	685a      	ldr	r2, [r3, #4]
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	685b      	ldr	r3, [r3, #4]
 800d924:	441a      	add	r2, r3
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	681a      	ldr	r2, [r3, #0]
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	601a      	str	r2, [r3, #0]
 800d934:	e008      	b.n	800d948 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d936:	4b0c      	ldr	r3, [pc, #48]	; (800d968 <prvInsertBlockIntoFreeList+0xb0>)
 800d938:	681a      	ldr	r2, [r3, #0]
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	601a      	str	r2, [r3, #0]
 800d93e:	e003      	b.n	800d948 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	681a      	ldr	r2, [r3, #0]
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d948:	68fa      	ldr	r2, [r7, #12]
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	429a      	cmp	r2, r3
 800d94e:	d002      	beq.n	800d956 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	687a      	ldr	r2, [r7, #4]
 800d954:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d956:	bf00      	nop
 800d958:	3714      	adds	r7, #20
 800d95a:	46bd      	mov	sp, r7
 800d95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d960:	4770      	bx	lr
 800d962:	bf00      	nop
 800d964:	20004cec 	.word	0x20004cec
 800d968:	20004cf4 	.word	0x20004cf4

0800d96c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d970:	2200      	movs	r2, #0
 800d972:	4912      	ldr	r1, [pc, #72]	; (800d9bc <MX_USB_DEVICE_Init+0x50>)
 800d974:	4812      	ldr	r0, [pc, #72]	; (800d9c0 <MX_USB_DEVICE_Init+0x54>)
 800d976:	f7fb ff09 	bl	800978c <USBD_Init>
 800d97a:	4603      	mov	r3, r0
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d001      	beq.n	800d984 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d980:	f7f3 f920 	bl	8000bc4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d984:	490f      	ldr	r1, [pc, #60]	; (800d9c4 <MX_USB_DEVICE_Init+0x58>)
 800d986:	480e      	ldr	r0, [pc, #56]	; (800d9c0 <MX_USB_DEVICE_Init+0x54>)
 800d988:	f7fb ff30 	bl	80097ec <USBD_RegisterClass>
 800d98c:	4603      	mov	r3, r0
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d001      	beq.n	800d996 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d992:	f7f3 f917 	bl	8000bc4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d996:	490c      	ldr	r1, [pc, #48]	; (800d9c8 <MX_USB_DEVICE_Init+0x5c>)
 800d998:	4809      	ldr	r0, [pc, #36]	; (800d9c0 <MX_USB_DEVICE_Init+0x54>)
 800d99a:	f7fb fe27 	bl	80095ec <USBD_CDC_RegisterInterface>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d001      	beq.n	800d9a8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d9a4:	f7f3 f90e 	bl	8000bc4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d9a8:	4805      	ldr	r0, [pc, #20]	; (800d9c0 <MX_USB_DEVICE_Init+0x54>)
 800d9aa:	f7fb ff55 	bl	8009858 <USBD_Start>
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d001      	beq.n	800d9b8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d9b4:	f7f3 f906 	bl	8000bc4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d9b8:	bf00      	nop
 800d9ba:	bd80      	pop	{r7, pc}
 800d9bc:	200000b0 	.word	0x200000b0
 800d9c0:	20004d04 	.word	0x20004d04
 800d9c4:	20000018 	.word	0x20000018
 800d9c8:	2000009c 	.word	0x2000009c

0800d9cc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d9cc:	b580      	push	{r7, lr}
 800d9ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	4905      	ldr	r1, [pc, #20]	; (800d9e8 <CDC_Init_FS+0x1c>)
 800d9d4:	4805      	ldr	r0, [pc, #20]	; (800d9ec <CDC_Init_FS+0x20>)
 800d9d6:	f7fb fe23 	bl	8009620 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d9da:	4905      	ldr	r1, [pc, #20]	; (800d9f0 <CDC_Init_FS+0x24>)
 800d9dc:	4803      	ldr	r0, [pc, #12]	; (800d9ec <CDC_Init_FS+0x20>)
 800d9de:	f7fb fe41 	bl	8009664 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d9e2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	bd80      	pop	{r7, pc}
 800d9e8:	200057e0 	.word	0x200057e0
 800d9ec:	20004d04 	.word	0x20004d04
 800d9f0:	20004fe0 	.word	0x20004fe0

0800d9f4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d9f4:	b480      	push	{r7}
 800d9f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d9f8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da02:	4770      	bx	lr

0800da04 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800da04:	b480      	push	{r7}
 800da06:	b083      	sub	sp, #12
 800da08:	af00      	add	r7, sp, #0
 800da0a:	4603      	mov	r3, r0
 800da0c:	6039      	str	r1, [r7, #0]
 800da0e:	71fb      	strb	r3, [r7, #7]
 800da10:	4613      	mov	r3, r2
 800da12:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800da14:	79fb      	ldrb	r3, [r7, #7]
 800da16:	2b23      	cmp	r3, #35	; 0x23
 800da18:	d84a      	bhi.n	800dab0 <CDC_Control_FS+0xac>
 800da1a:	a201      	add	r2, pc, #4	; (adr r2, 800da20 <CDC_Control_FS+0x1c>)
 800da1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da20:	0800dab1 	.word	0x0800dab1
 800da24:	0800dab1 	.word	0x0800dab1
 800da28:	0800dab1 	.word	0x0800dab1
 800da2c:	0800dab1 	.word	0x0800dab1
 800da30:	0800dab1 	.word	0x0800dab1
 800da34:	0800dab1 	.word	0x0800dab1
 800da38:	0800dab1 	.word	0x0800dab1
 800da3c:	0800dab1 	.word	0x0800dab1
 800da40:	0800dab1 	.word	0x0800dab1
 800da44:	0800dab1 	.word	0x0800dab1
 800da48:	0800dab1 	.word	0x0800dab1
 800da4c:	0800dab1 	.word	0x0800dab1
 800da50:	0800dab1 	.word	0x0800dab1
 800da54:	0800dab1 	.word	0x0800dab1
 800da58:	0800dab1 	.word	0x0800dab1
 800da5c:	0800dab1 	.word	0x0800dab1
 800da60:	0800dab1 	.word	0x0800dab1
 800da64:	0800dab1 	.word	0x0800dab1
 800da68:	0800dab1 	.word	0x0800dab1
 800da6c:	0800dab1 	.word	0x0800dab1
 800da70:	0800dab1 	.word	0x0800dab1
 800da74:	0800dab1 	.word	0x0800dab1
 800da78:	0800dab1 	.word	0x0800dab1
 800da7c:	0800dab1 	.word	0x0800dab1
 800da80:	0800dab1 	.word	0x0800dab1
 800da84:	0800dab1 	.word	0x0800dab1
 800da88:	0800dab1 	.word	0x0800dab1
 800da8c:	0800dab1 	.word	0x0800dab1
 800da90:	0800dab1 	.word	0x0800dab1
 800da94:	0800dab1 	.word	0x0800dab1
 800da98:	0800dab1 	.word	0x0800dab1
 800da9c:	0800dab1 	.word	0x0800dab1
 800daa0:	0800dab1 	.word	0x0800dab1
 800daa4:	0800dab1 	.word	0x0800dab1
 800daa8:	0800dab1 	.word	0x0800dab1
 800daac:	0800dab1 	.word	0x0800dab1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dab0:	bf00      	nop
  }

  return (USBD_OK);
 800dab2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800dab4:	4618      	mov	r0, r3
 800dab6:	370c      	adds	r7, #12
 800dab8:	46bd      	mov	sp, r7
 800daba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dabe:	4770      	bx	lr

0800dac0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b082      	sub	sp, #8
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
 800dac8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800daca:	6879      	ldr	r1, [r7, #4]
 800dacc:	4805      	ldr	r0, [pc, #20]	; (800dae4 <CDC_Receive_FS+0x24>)
 800dace:	f7fb fdc9 	bl	8009664 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800dad2:	4804      	ldr	r0, [pc, #16]	; (800dae4 <CDC_Receive_FS+0x24>)
 800dad4:	f7fb fe24 	bl	8009720 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800dad8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800dada:	4618      	mov	r0, r3
 800dadc:	3708      	adds	r7, #8
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}
 800dae2:	bf00      	nop
 800dae4:	20004d04 	.word	0x20004d04

0800dae8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800dae8:	b580      	push	{r7, lr}
 800daea:	b084      	sub	sp, #16
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
 800daf0:	460b      	mov	r3, r1
 800daf2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800daf4:	2300      	movs	r3, #0
 800daf6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800daf8:	4b0d      	ldr	r3, [pc, #52]	; (800db30 <CDC_Transmit_FS+0x48>)
 800dafa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dafe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800db00:	68bb      	ldr	r3, [r7, #8]
 800db02:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800db06:	2b00      	cmp	r3, #0
 800db08:	d001      	beq.n	800db0e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800db0a:	2301      	movs	r3, #1
 800db0c:	e00b      	b.n	800db26 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800db0e:	887b      	ldrh	r3, [r7, #2]
 800db10:	461a      	mov	r2, r3
 800db12:	6879      	ldr	r1, [r7, #4]
 800db14:	4806      	ldr	r0, [pc, #24]	; (800db30 <CDC_Transmit_FS+0x48>)
 800db16:	f7fb fd83 	bl	8009620 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800db1a:	4805      	ldr	r0, [pc, #20]	; (800db30 <CDC_Transmit_FS+0x48>)
 800db1c:	f7fb fdc0 	bl	80096a0 <USBD_CDC_TransmitPacket>
 800db20:	4603      	mov	r3, r0
 800db22:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800db24:	7bfb      	ldrb	r3, [r7, #15]
}
 800db26:	4618      	mov	r0, r3
 800db28:	3710      	adds	r7, #16
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}
 800db2e:	bf00      	nop
 800db30:	20004d04 	.word	0x20004d04

0800db34 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800db34:	b480      	push	{r7}
 800db36:	b087      	sub	sp, #28
 800db38:	af00      	add	r7, sp, #0
 800db3a:	60f8      	str	r0, [r7, #12]
 800db3c:	60b9      	str	r1, [r7, #8]
 800db3e:	4613      	mov	r3, r2
 800db40:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800db42:	2300      	movs	r3, #0
 800db44:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800db46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db4a:	4618      	mov	r0, r3
 800db4c:	371c      	adds	r7, #28
 800db4e:	46bd      	mov	sp, r7
 800db50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db54:	4770      	bx	lr
	...

0800db58 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db58:	b480      	push	{r7}
 800db5a:	b083      	sub	sp, #12
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	4603      	mov	r3, r0
 800db60:	6039      	str	r1, [r7, #0]
 800db62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800db64:	683b      	ldr	r3, [r7, #0]
 800db66:	2212      	movs	r2, #18
 800db68:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800db6a:	4b03      	ldr	r3, [pc, #12]	; (800db78 <USBD_FS_DeviceDescriptor+0x20>)
}
 800db6c:	4618      	mov	r0, r3
 800db6e:	370c      	adds	r7, #12
 800db70:	46bd      	mov	sp, r7
 800db72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db76:	4770      	bx	lr
 800db78:	200000d0 	.word	0x200000d0

0800db7c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db7c:	b480      	push	{r7}
 800db7e:	b083      	sub	sp, #12
 800db80:	af00      	add	r7, sp, #0
 800db82:	4603      	mov	r3, r0
 800db84:	6039      	str	r1, [r7, #0]
 800db86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800db88:	683b      	ldr	r3, [r7, #0]
 800db8a:	2204      	movs	r2, #4
 800db8c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800db8e:	4b03      	ldr	r3, [pc, #12]	; (800db9c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800db90:	4618      	mov	r0, r3
 800db92:	370c      	adds	r7, #12
 800db94:	46bd      	mov	sp, r7
 800db96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9a:	4770      	bx	lr
 800db9c:	200000f0 	.word	0x200000f0

0800dba0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b082      	sub	sp, #8
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	4603      	mov	r3, r0
 800dba8:	6039      	str	r1, [r7, #0]
 800dbaa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dbac:	79fb      	ldrb	r3, [r7, #7]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d105      	bne.n	800dbbe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dbb2:	683a      	ldr	r2, [r7, #0]
 800dbb4:	4907      	ldr	r1, [pc, #28]	; (800dbd4 <USBD_FS_ProductStrDescriptor+0x34>)
 800dbb6:	4808      	ldr	r0, [pc, #32]	; (800dbd8 <USBD_FS_ProductStrDescriptor+0x38>)
 800dbb8:	f7fd f824 	bl	800ac04 <USBD_GetString>
 800dbbc:	e004      	b.n	800dbc8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dbbe:	683a      	ldr	r2, [r7, #0]
 800dbc0:	4904      	ldr	r1, [pc, #16]	; (800dbd4 <USBD_FS_ProductStrDescriptor+0x34>)
 800dbc2:	4805      	ldr	r0, [pc, #20]	; (800dbd8 <USBD_FS_ProductStrDescriptor+0x38>)
 800dbc4:	f7fd f81e 	bl	800ac04 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dbc8:	4b02      	ldr	r3, [pc, #8]	; (800dbd4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dbca:	4618      	mov	r0, r3
 800dbcc:	3708      	adds	r7, #8
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	bd80      	pop	{r7, pc}
 800dbd2:	bf00      	nop
 800dbd4:	20005fe0 	.word	0x20005fe0
 800dbd8:	0800ee60 	.word	0x0800ee60

0800dbdc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b082      	sub	sp, #8
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	6039      	str	r1, [r7, #0]
 800dbe6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dbe8:	683a      	ldr	r2, [r7, #0]
 800dbea:	4904      	ldr	r1, [pc, #16]	; (800dbfc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dbec:	4804      	ldr	r0, [pc, #16]	; (800dc00 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dbee:	f7fd f809 	bl	800ac04 <USBD_GetString>
  return USBD_StrDesc;
 800dbf2:	4b02      	ldr	r3, [pc, #8]	; (800dbfc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	3708      	adds	r7, #8
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	bd80      	pop	{r7, pc}
 800dbfc:	20005fe0 	.word	0x20005fe0
 800dc00:	0800ee78 	.word	0x0800ee78

0800dc04 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b082      	sub	sp, #8
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	6039      	str	r1, [r7, #0]
 800dc0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	221a      	movs	r2, #26
 800dc14:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800dc16:	f000 f855 	bl	800dcc4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800dc1a:	4b02      	ldr	r3, [pc, #8]	; (800dc24 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	3708      	adds	r7, #8
 800dc20:	46bd      	mov	sp, r7
 800dc22:	bd80      	pop	{r7, pc}
 800dc24:	200000f4 	.word	0x200000f4

0800dc28 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc28:	b580      	push	{r7, lr}
 800dc2a:	b082      	sub	sp, #8
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	4603      	mov	r3, r0
 800dc30:	6039      	str	r1, [r7, #0]
 800dc32:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800dc34:	79fb      	ldrb	r3, [r7, #7]
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d105      	bne.n	800dc46 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc3a:	683a      	ldr	r2, [r7, #0]
 800dc3c:	4907      	ldr	r1, [pc, #28]	; (800dc5c <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc3e:	4808      	ldr	r0, [pc, #32]	; (800dc60 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc40:	f7fc ffe0 	bl	800ac04 <USBD_GetString>
 800dc44:	e004      	b.n	800dc50 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800dc46:	683a      	ldr	r2, [r7, #0]
 800dc48:	4904      	ldr	r1, [pc, #16]	; (800dc5c <USBD_FS_ConfigStrDescriptor+0x34>)
 800dc4a:	4805      	ldr	r0, [pc, #20]	; (800dc60 <USBD_FS_ConfigStrDescriptor+0x38>)
 800dc4c:	f7fc ffda 	bl	800ac04 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc50:	4b02      	ldr	r3, [pc, #8]	; (800dc5c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800dc52:	4618      	mov	r0, r3
 800dc54:	3708      	adds	r7, #8
 800dc56:	46bd      	mov	sp, r7
 800dc58:	bd80      	pop	{r7, pc}
 800dc5a:	bf00      	nop
 800dc5c:	20005fe0 	.word	0x20005fe0
 800dc60:	0800ee8c 	.word	0x0800ee8c

0800dc64 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b082      	sub	sp, #8
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	6039      	str	r1, [r7, #0]
 800dc6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dc70:	79fb      	ldrb	r3, [r7, #7]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d105      	bne.n	800dc82 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc76:	683a      	ldr	r2, [r7, #0]
 800dc78:	4907      	ldr	r1, [pc, #28]	; (800dc98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc7a:	4808      	ldr	r0, [pc, #32]	; (800dc9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc7c:	f7fc ffc2 	bl	800ac04 <USBD_GetString>
 800dc80:	e004      	b.n	800dc8c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800dc82:	683a      	ldr	r2, [r7, #0]
 800dc84:	4904      	ldr	r1, [pc, #16]	; (800dc98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dc86:	4805      	ldr	r0, [pc, #20]	; (800dc9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dc88:	f7fc ffbc 	bl	800ac04 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dc8c:	4b02      	ldr	r3, [pc, #8]	; (800dc98 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800dc8e:	4618      	mov	r0, r3
 800dc90:	3708      	adds	r7, #8
 800dc92:	46bd      	mov	sp, r7
 800dc94:	bd80      	pop	{r7, pc}
 800dc96:	bf00      	nop
 800dc98:	20005fe0 	.word	0x20005fe0
 800dc9c:	0800ee98 	.word	0x0800ee98

0800dca0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dca0:	b480      	push	{r7}
 800dca2:	b083      	sub	sp, #12
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	4603      	mov	r3, r0
 800dca8:	6039      	str	r1, [r7, #0]
 800dcaa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	220c      	movs	r2, #12
 800dcb0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800dcb2:	4b03      	ldr	r3, [pc, #12]	; (800dcc0 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	370c      	adds	r7, #12
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbe:	4770      	bx	lr
 800dcc0:	200000e4 	.word	0x200000e4

0800dcc4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b084      	sub	sp, #16
 800dcc8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dcca:	4b0f      	ldr	r3, [pc, #60]	; (800dd08 <Get_SerialNum+0x44>)
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dcd0:	4b0e      	ldr	r3, [pc, #56]	; (800dd0c <Get_SerialNum+0x48>)
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dcd6:	4b0e      	ldr	r3, [pc, #56]	; (800dd10 <Get_SerialNum+0x4c>)
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dcdc:	68fa      	ldr	r2, [r7, #12]
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	4413      	add	r3, r2
 800dce2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d009      	beq.n	800dcfe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dcea:	2208      	movs	r2, #8
 800dcec:	4909      	ldr	r1, [pc, #36]	; (800dd14 <Get_SerialNum+0x50>)
 800dcee:	68f8      	ldr	r0, [r7, #12]
 800dcf0:	f000 f814 	bl	800dd1c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dcf4:	2204      	movs	r2, #4
 800dcf6:	4908      	ldr	r1, [pc, #32]	; (800dd18 <Get_SerialNum+0x54>)
 800dcf8:	68b8      	ldr	r0, [r7, #8]
 800dcfa:	f000 f80f 	bl	800dd1c <IntToUnicode>
  }
}
 800dcfe:	bf00      	nop
 800dd00:	3710      	adds	r7, #16
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}
 800dd06:	bf00      	nop
 800dd08:	1ff0f420 	.word	0x1ff0f420
 800dd0c:	1ff0f424 	.word	0x1ff0f424
 800dd10:	1ff0f428 	.word	0x1ff0f428
 800dd14:	200000f6 	.word	0x200000f6
 800dd18:	20000106 	.word	0x20000106

0800dd1c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b087      	sub	sp, #28
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	60f8      	str	r0, [r7, #12]
 800dd24:	60b9      	str	r1, [r7, #8]
 800dd26:	4613      	mov	r3, r2
 800dd28:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dd2e:	2300      	movs	r3, #0
 800dd30:	75fb      	strb	r3, [r7, #23]
 800dd32:	e027      	b.n	800dd84 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	0f1b      	lsrs	r3, r3, #28
 800dd38:	2b09      	cmp	r3, #9
 800dd3a:	d80b      	bhi.n	800dd54 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	0f1b      	lsrs	r3, r3, #28
 800dd40:	b2da      	uxtb	r2, r3
 800dd42:	7dfb      	ldrb	r3, [r7, #23]
 800dd44:	005b      	lsls	r3, r3, #1
 800dd46:	4619      	mov	r1, r3
 800dd48:	68bb      	ldr	r3, [r7, #8]
 800dd4a:	440b      	add	r3, r1
 800dd4c:	3230      	adds	r2, #48	; 0x30
 800dd4e:	b2d2      	uxtb	r2, r2
 800dd50:	701a      	strb	r2, [r3, #0]
 800dd52:	e00a      	b.n	800dd6a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	0f1b      	lsrs	r3, r3, #28
 800dd58:	b2da      	uxtb	r2, r3
 800dd5a:	7dfb      	ldrb	r3, [r7, #23]
 800dd5c:	005b      	lsls	r3, r3, #1
 800dd5e:	4619      	mov	r1, r3
 800dd60:	68bb      	ldr	r3, [r7, #8]
 800dd62:	440b      	add	r3, r1
 800dd64:	3237      	adds	r2, #55	; 0x37
 800dd66:	b2d2      	uxtb	r2, r2
 800dd68:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	011b      	lsls	r3, r3, #4
 800dd6e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dd70:	7dfb      	ldrb	r3, [r7, #23]
 800dd72:	005b      	lsls	r3, r3, #1
 800dd74:	3301      	adds	r3, #1
 800dd76:	68ba      	ldr	r2, [r7, #8]
 800dd78:	4413      	add	r3, r2
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dd7e:	7dfb      	ldrb	r3, [r7, #23]
 800dd80:	3301      	adds	r3, #1
 800dd82:	75fb      	strb	r3, [r7, #23]
 800dd84:	7dfa      	ldrb	r2, [r7, #23]
 800dd86:	79fb      	ldrb	r3, [r7, #7]
 800dd88:	429a      	cmp	r2, r3
 800dd8a:	d3d3      	bcc.n	800dd34 <IntToUnicode+0x18>
  }
}
 800dd8c:	bf00      	nop
 800dd8e:	bf00      	nop
 800dd90:	371c      	adds	r7, #28
 800dd92:	46bd      	mov	sp, r7
 800dd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd98:	4770      	bx	lr
	...

0800dd9c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800dd9c:	b580      	push	{r7, lr}
 800dd9e:	b0ae      	sub	sp, #184	; 0xb8
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dda4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800dda8:	2200      	movs	r2, #0
 800ddaa:	601a      	str	r2, [r3, #0]
 800ddac:	605a      	str	r2, [r3, #4]
 800ddae:	609a      	str	r2, [r3, #8]
 800ddb0:	60da      	str	r2, [r3, #12]
 800ddb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800ddb4:	f107 0314 	add.w	r3, r7, #20
 800ddb8:	2290      	movs	r2, #144	; 0x90
 800ddba:	2100      	movs	r1, #0
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	f000 fc47 	bl	800e650 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ddca:	d161      	bne.n	800de90 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800ddcc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800ddd0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ddd8:	f107 0314 	add.w	r3, r7, #20
 800dddc:	4618      	mov	r0, r3
 800ddde:	f7f7 fc0f 	bl	8005600 <HAL_RCCEx_PeriphCLKConfig>
 800dde2:	4603      	mov	r3, r0
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d001      	beq.n	800ddec <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800dde8:	f7f2 feec 	bl	8000bc4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ddec:	4b2a      	ldr	r3, [pc, #168]	; (800de98 <HAL_PCD_MspInit+0xfc>)
 800ddee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddf0:	4a29      	ldr	r2, [pc, #164]	; (800de98 <HAL_PCD_MspInit+0xfc>)
 800ddf2:	f043 0301 	orr.w	r3, r3, #1
 800ddf6:	6313      	str	r3, [r2, #48]	; 0x30
 800ddf8:	4b27      	ldr	r3, [pc, #156]	; (800de98 <HAL_PCD_MspInit+0xfc>)
 800ddfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddfc:	f003 0301 	and.w	r3, r3, #1
 800de00:	613b      	str	r3, [r7, #16]
 800de02:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800de04:	f44f 7300 	mov.w	r3, #512	; 0x200
 800de08:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800de0c:	2300      	movs	r3, #0
 800de0e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800de12:	2300      	movs	r3, #0
 800de14:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800de18:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800de1c:	4619      	mov	r1, r3
 800de1e:	481f      	ldr	r0, [pc, #124]	; (800de9c <HAL_PCD_MspInit+0x100>)
 800de20:	f7f5 fa5a 	bl	80032d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800de24:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800de28:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800de2c:	2302      	movs	r3, #2
 800de2e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800de32:	2300      	movs	r3, #0
 800de34:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800de38:	2303      	movs	r3, #3
 800de3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800de3e:	230a      	movs	r3, #10
 800de40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800de44:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800de48:	4619      	mov	r1, r3
 800de4a:	4814      	ldr	r0, [pc, #80]	; (800de9c <HAL_PCD_MspInit+0x100>)
 800de4c:	f7f5 fa44 	bl	80032d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800de50:	4b11      	ldr	r3, [pc, #68]	; (800de98 <HAL_PCD_MspInit+0xfc>)
 800de52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de54:	4a10      	ldr	r2, [pc, #64]	; (800de98 <HAL_PCD_MspInit+0xfc>)
 800de56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de5a:	6353      	str	r3, [r2, #52]	; 0x34
 800de5c:	4b0e      	ldr	r3, [pc, #56]	; (800de98 <HAL_PCD_MspInit+0xfc>)
 800de5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800de64:	60fb      	str	r3, [r7, #12]
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	4b0b      	ldr	r3, [pc, #44]	; (800de98 <HAL_PCD_MspInit+0xfc>)
 800de6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de6c:	4a0a      	ldr	r2, [pc, #40]	; (800de98 <HAL_PCD_MspInit+0xfc>)
 800de6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800de72:	6453      	str	r3, [r2, #68]	; 0x44
 800de74:	4b08      	ldr	r3, [pc, #32]	; (800de98 <HAL_PCD_MspInit+0xfc>)
 800de76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800de78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800de7c:	60bb      	str	r3, [r7, #8]
 800de7e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800de80:	2200      	movs	r2, #0
 800de82:	2105      	movs	r1, #5
 800de84:	2043      	movs	r0, #67	; 0x43
 800de86:	f7f4 fdf3 	bl	8002a70 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800de8a:	2043      	movs	r0, #67	; 0x43
 800de8c:	f7f4 fe0c 	bl	8002aa8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800de90:	bf00      	nop
 800de92:	37b8      	adds	r7, #184	; 0xb8
 800de94:	46bd      	mov	sp, r7
 800de96:	bd80      	pop	{r7, pc}
 800de98:	40023800 	.word	0x40023800
 800de9c:	40020000 	.word	0x40020000

0800dea0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	b082      	sub	sp, #8
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800deb4:	4619      	mov	r1, r3
 800deb6:	4610      	mov	r0, r2
 800deb8:	f7fb fd1b 	bl	80098f2 <USBD_LL_SetupStage>
}
 800debc:	bf00      	nop
 800debe:	3708      	adds	r7, #8
 800dec0:	46bd      	mov	sp, r7
 800dec2:	bd80      	pop	{r7, pc}

0800dec4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b082      	sub	sp, #8
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
 800decc:	460b      	mov	r3, r1
 800dece:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800ded6:	78fa      	ldrb	r2, [r7, #3]
 800ded8:	6879      	ldr	r1, [r7, #4]
 800deda:	4613      	mov	r3, r2
 800dedc:	00db      	lsls	r3, r3, #3
 800dede:	4413      	add	r3, r2
 800dee0:	009b      	lsls	r3, r3, #2
 800dee2:	440b      	add	r3, r1
 800dee4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800dee8:	681a      	ldr	r2, [r3, #0]
 800deea:	78fb      	ldrb	r3, [r7, #3]
 800deec:	4619      	mov	r1, r3
 800deee:	f7fb fd55 	bl	800999c <USBD_LL_DataOutStage>
}
 800def2:	bf00      	nop
 800def4:	3708      	adds	r7, #8
 800def6:	46bd      	mov	sp, r7
 800def8:	bd80      	pop	{r7, pc}

0800defa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800defa:	b580      	push	{r7, lr}
 800defc:	b082      	sub	sp, #8
 800defe:	af00      	add	r7, sp, #0
 800df00:	6078      	str	r0, [r7, #4]
 800df02:	460b      	mov	r3, r1
 800df04:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 800df0c:	78fa      	ldrb	r2, [r7, #3]
 800df0e:	6879      	ldr	r1, [r7, #4]
 800df10:	4613      	mov	r3, r2
 800df12:	00db      	lsls	r3, r3, #3
 800df14:	4413      	add	r3, r2
 800df16:	009b      	lsls	r3, r3, #2
 800df18:	440b      	add	r3, r1
 800df1a:	334c      	adds	r3, #76	; 0x4c
 800df1c:	681a      	ldr	r2, [r3, #0]
 800df1e:	78fb      	ldrb	r3, [r7, #3]
 800df20:	4619      	mov	r1, r3
 800df22:	f7fb fdee 	bl	8009b02 <USBD_LL_DataInStage>
}
 800df26:	bf00      	nop
 800df28:	3708      	adds	r7, #8
 800df2a:	46bd      	mov	sp, r7
 800df2c:	bd80      	pop	{r7, pc}

0800df2e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df2e:	b580      	push	{r7, lr}
 800df30:	b082      	sub	sp, #8
 800df32:	af00      	add	r7, sp, #0
 800df34:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800df3c:	4618      	mov	r0, r3
 800df3e:	f7fb ff22 	bl	8009d86 <USBD_LL_SOF>
}
 800df42:	bf00      	nop
 800df44:	3708      	adds	r7, #8
 800df46:	46bd      	mov	sp, r7
 800df48:	bd80      	pop	{r7, pc}

0800df4a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df4a:	b580      	push	{r7, lr}
 800df4c:	b084      	sub	sp, #16
 800df4e:	af00      	add	r7, sp, #0
 800df50:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800df52:	2301      	movs	r3, #1
 800df54:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	68db      	ldr	r3, [r3, #12]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d102      	bne.n	800df64 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800df5e:	2300      	movs	r3, #0
 800df60:	73fb      	strb	r3, [r7, #15]
 800df62:	e008      	b.n	800df76 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	68db      	ldr	r3, [r3, #12]
 800df68:	2b02      	cmp	r3, #2
 800df6a:	d102      	bne.n	800df72 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800df6c:	2301      	movs	r3, #1
 800df6e:	73fb      	strb	r3, [r7, #15]
 800df70:	e001      	b.n	800df76 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800df72:	f7f2 fe27 	bl	8000bc4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800df7c:	7bfa      	ldrb	r2, [r7, #15]
 800df7e:	4611      	mov	r1, r2
 800df80:	4618      	mov	r0, r3
 800df82:	f7fb fec2 	bl	8009d0a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800df8c:	4618      	mov	r0, r3
 800df8e:	f7fb fe6a 	bl	8009c66 <USBD_LL_Reset>
}
 800df92:	bf00      	nop
 800df94:	3710      	adds	r7, #16
 800df96:	46bd      	mov	sp, r7
 800df98:	bd80      	pop	{r7, pc}
	...

0800df9c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b082      	sub	sp, #8
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800dfaa:	4618      	mov	r0, r3
 800dfac:	f7fb febd 	bl	8009d2a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	687a      	ldr	r2, [r7, #4]
 800dfbc:	6812      	ldr	r2, [r2, #0]
 800dfbe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800dfc2:	f043 0301 	orr.w	r3, r3, #1
 800dfc6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	6a1b      	ldr	r3, [r3, #32]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d005      	beq.n	800dfdc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dfd0:	4b04      	ldr	r3, [pc, #16]	; (800dfe4 <HAL_PCD_SuspendCallback+0x48>)
 800dfd2:	691b      	ldr	r3, [r3, #16]
 800dfd4:	4a03      	ldr	r2, [pc, #12]	; (800dfe4 <HAL_PCD_SuspendCallback+0x48>)
 800dfd6:	f043 0306 	orr.w	r3, r3, #6
 800dfda:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800dfdc:	bf00      	nop
 800dfde:	3708      	adds	r7, #8
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bd80      	pop	{r7, pc}
 800dfe4:	e000ed00 	.word	0xe000ed00

0800dfe8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b082      	sub	sp, #8
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800dff6:	4618      	mov	r0, r3
 800dff8:	f7fb fead 	bl	8009d56 <USBD_LL_Resume>
}
 800dffc:	bf00      	nop
 800dffe:	3708      	adds	r7, #8
 800e000:	46bd      	mov	sp, r7
 800e002:	bd80      	pop	{r7, pc}

0800e004 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b082      	sub	sp, #8
 800e008:	af00      	add	r7, sp, #0
 800e00a:	6078      	str	r0, [r7, #4]
 800e00c:	460b      	mov	r3, r1
 800e00e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e016:	78fa      	ldrb	r2, [r7, #3]
 800e018:	4611      	mov	r1, r2
 800e01a:	4618      	mov	r0, r3
 800e01c:	f7fb ff05 	bl	8009e2a <USBD_LL_IsoOUTIncomplete>
}
 800e020:	bf00      	nop
 800e022:	3708      	adds	r7, #8
 800e024:	46bd      	mov	sp, r7
 800e026:	bd80      	pop	{r7, pc}

0800e028 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b082      	sub	sp, #8
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
 800e030:	460b      	mov	r3, r1
 800e032:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e03a:	78fa      	ldrb	r2, [r7, #3]
 800e03c:	4611      	mov	r1, r2
 800e03e:	4618      	mov	r0, r3
 800e040:	f7fb fec1 	bl	8009dc6 <USBD_LL_IsoINIncomplete>
}
 800e044:	bf00      	nop
 800e046:	3708      	adds	r7, #8
 800e048:	46bd      	mov	sp, r7
 800e04a:	bd80      	pop	{r7, pc}

0800e04c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e04c:	b580      	push	{r7, lr}
 800e04e:	b082      	sub	sp, #8
 800e050:	af00      	add	r7, sp, #0
 800e052:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e05a:	4618      	mov	r0, r3
 800e05c:	f7fb ff17 	bl	8009e8e <USBD_LL_DevConnected>
}
 800e060:	bf00      	nop
 800e062:	3708      	adds	r7, #8
 800e064:	46bd      	mov	sp, r7
 800e066:	bd80      	pop	{r7, pc}

0800e068 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e068:	b580      	push	{r7, lr}
 800e06a:	b082      	sub	sp, #8
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e076:	4618      	mov	r0, r3
 800e078:	f7fb ff14 	bl	8009ea4 <USBD_LL_DevDisconnected>
}
 800e07c:	bf00      	nop
 800e07e:	3708      	adds	r7, #8
 800e080:	46bd      	mov	sp, r7
 800e082:	bd80      	pop	{r7, pc}

0800e084 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b082      	sub	sp, #8
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	781b      	ldrb	r3, [r3, #0]
 800e090:	2b00      	cmp	r3, #0
 800e092:	d13c      	bne.n	800e10e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e094:	4a20      	ldr	r2, [pc, #128]	; (800e118 <USBD_LL_Init+0x94>)
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
  pdev->pData = &hpcd_USB_OTG_FS;
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	4a1e      	ldr	r2, [pc, #120]	; (800e118 <USBD_LL_Init+0x94>)
 800e0a0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e0a4:	4b1c      	ldr	r3, [pc, #112]	; (800e118 <USBD_LL_Init+0x94>)
 800e0a6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800e0aa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800e0ac:	4b1a      	ldr	r3, [pc, #104]	; (800e118 <USBD_LL_Init+0x94>)
 800e0ae:	2206      	movs	r2, #6
 800e0b0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e0b2:	4b19      	ldr	r3, [pc, #100]	; (800e118 <USBD_LL_Init+0x94>)
 800e0b4:	2202      	movs	r2, #2
 800e0b6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e0b8:	4b17      	ldr	r3, [pc, #92]	; (800e118 <USBD_LL_Init+0x94>)
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e0be:	4b16      	ldr	r3, [pc, #88]	; (800e118 <USBD_LL_Init+0x94>)
 800e0c0:	2202      	movs	r2, #2
 800e0c2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e0c4:	4b14      	ldr	r3, [pc, #80]	; (800e118 <USBD_LL_Init+0x94>)
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e0ca:	4b13      	ldr	r3, [pc, #76]	; (800e118 <USBD_LL_Init+0x94>)
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e0d0:	4b11      	ldr	r3, [pc, #68]	; (800e118 <USBD_LL_Init+0x94>)
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800e0d6:	4b10      	ldr	r3, [pc, #64]	; (800e118 <USBD_LL_Init+0x94>)
 800e0d8:	2201      	movs	r2, #1
 800e0da:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e0dc:	4b0e      	ldr	r3, [pc, #56]	; (800e118 <USBD_LL_Init+0x94>)
 800e0de:	2200      	movs	r2, #0
 800e0e0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e0e2:	480d      	ldr	r0, [pc, #52]	; (800e118 <USBD_LL_Init+0x94>)
 800e0e4:	f7f5 fabe 	bl	8003664 <HAL_PCD_Init>
 800e0e8:	4603      	mov	r3, r0
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d001      	beq.n	800e0f2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e0ee:	f7f2 fd69 	bl	8000bc4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e0f2:	2180      	movs	r1, #128	; 0x80
 800e0f4:	4808      	ldr	r0, [pc, #32]	; (800e118 <USBD_LL_Init+0x94>)
 800e0f6:	f7f6 fd38 	bl	8004b6a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e0fa:	2240      	movs	r2, #64	; 0x40
 800e0fc:	2100      	movs	r1, #0
 800e0fe:	4806      	ldr	r0, [pc, #24]	; (800e118 <USBD_LL_Init+0x94>)
 800e100:	f7f6 fcec 	bl	8004adc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e104:	2280      	movs	r2, #128	; 0x80
 800e106:	2101      	movs	r1, #1
 800e108:	4803      	ldr	r0, [pc, #12]	; (800e118 <USBD_LL_Init+0x94>)
 800e10a:	f7f6 fce7 	bl	8004adc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e10e:	2300      	movs	r3, #0
}
 800e110:	4618      	mov	r0, r3
 800e112:	3708      	adds	r7, #8
 800e114:	46bd      	mov	sp, r7
 800e116:	bd80      	pop	{r7, pc}
 800e118:	200061e0 	.word	0x200061e0

0800e11c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b084      	sub	sp, #16
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e124:	2300      	movs	r3, #0
 800e126:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e128:	2300      	movs	r3, #0
 800e12a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e132:	4618      	mov	r0, r3
 800e134:	f7f5 fbba 	bl	80038ac <HAL_PCD_Start>
 800e138:	4603      	mov	r3, r0
 800e13a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e13c:	7bfb      	ldrb	r3, [r7, #15]
 800e13e:	4618      	mov	r0, r3
 800e140:	f000 f97e 	bl	800e440 <USBD_Get_USB_Status>
 800e144:	4603      	mov	r3, r0
 800e146:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e148:	7bbb      	ldrb	r3, [r7, #14]
}
 800e14a:	4618      	mov	r0, r3
 800e14c:	3710      	adds	r7, #16
 800e14e:	46bd      	mov	sp, r7
 800e150:	bd80      	pop	{r7, pc}

0800e152 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e152:	b580      	push	{r7, lr}
 800e154:	b084      	sub	sp, #16
 800e156:	af00      	add	r7, sp, #0
 800e158:	6078      	str	r0, [r7, #4]
 800e15a:	4608      	mov	r0, r1
 800e15c:	4611      	mov	r1, r2
 800e15e:	461a      	mov	r2, r3
 800e160:	4603      	mov	r3, r0
 800e162:	70fb      	strb	r3, [r7, #3]
 800e164:	460b      	mov	r3, r1
 800e166:	70bb      	strb	r3, [r7, #2]
 800e168:	4613      	mov	r3, r2
 800e16a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e16c:	2300      	movs	r3, #0
 800e16e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e170:	2300      	movs	r3, #0
 800e172:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e17a:	78bb      	ldrb	r3, [r7, #2]
 800e17c:	883a      	ldrh	r2, [r7, #0]
 800e17e:	78f9      	ldrb	r1, [r7, #3]
 800e180:	f7f6 f8a7 	bl	80042d2 <HAL_PCD_EP_Open>
 800e184:	4603      	mov	r3, r0
 800e186:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e188:	7bfb      	ldrb	r3, [r7, #15]
 800e18a:	4618      	mov	r0, r3
 800e18c:	f000 f958 	bl	800e440 <USBD_Get_USB_Status>
 800e190:	4603      	mov	r3, r0
 800e192:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e194:	7bbb      	ldrb	r3, [r7, #14]
}
 800e196:	4618      	mov	r0, r3
 800e198:	3710      	adds	r7, #16
 800e19a:	46bd      	mov	sp, r7
 800e19c:	bd80      	pop	{r7, pc}

0800e19e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e19e:	b580      	push	{r7, lr}
 800e1a0:	b084      	sub	sp, #16
 800e1a2:	af00      	add	r7, sp, #0
 800e1a4:	6078      	str	r0, [r7, #4]
 800e1a6:	460b      	mov	r3, r1
 800e1a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e1b8:	78fa      	ldrb	r2, [r7, #3]
 800e1ba:	4611      	mov	r1, r2
 800e1bc:	4618      	mov	r0, r3
 800e1be:	f7f6 f8f0 	bl	80043a2 <HAL_PCD_EP_Close>
 800e1c2:	4603      	mov	r3, r0
 800e1c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1c6:	7bfb      	ldrb	r3, [r7, #15]
 800e1c8:	4618      	mov	r0, r3
 800e1ca:	f000 f939 	bl	800e440 <USBD_Get_USB_Status>
 800e1ce:	4603      	mov	r3, r0
 800e1d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e1d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	3710      	adds	r7, #16
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bd80      	pop	{r7, pc}

0800e1dc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b084      	sub	sp, #16
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
 800e1e4:	460b      	mov	r3, r1
 800e1e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1e8:	2300      	movs	r3, #0
 800e1ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e1f6:	78fa      	ldrb	r2, [r7, #3]
 800e1f8:	4611      	mov	r1, r2
 800e1fa:	4618      	mov	r0, r3
 800e1fc:	f7f6 f9c8 	bl	8004590 <HAL_PCD_EP_SetStall>
 800e200:	4603      	mov	r3, r0
 800e202:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e204:	7bfb      	ldrb	r3, [r7, #15]
 800e206:	4618      	mov	r0, r3
 800e208:	f000 f91a 	bl	800e440 <USBD_Get_USB_Status>
 800e20c:	4603      	mov	r3, r0
 800e20e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e210:	7bbb      	ldrb	r3, [r7, #14]
}
 800e212:	4618      	mov	r0, r3
 800e214:	3710      	adds	r7, #16
 800e216:	46bd      	mov	sp, r7
 800e218:	bd80      	pop	{r7, pc}

0800e21a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e21a:	b580      	push	{r7, lr}
 800e21c:	b084      	sub	sp, #16
 800e21e:	af00      	add	r7, sp, #0
 800e220:	6078      	str	r0, [r7, #4]
 800e222:	460b      	mov	r3, r1
 800e224:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e226:	2300      	movs	r3, #0
 800e228:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e22a:	2300      	movs	r3, #0
 800e22c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e234:	78fa      	ldrb	r2, [r7, #3]
 800e236:	4611      	mov	r1, r2
 800e238:	4618      	mov	r0, r3
 800e23a:	f7f6 fa0d 	bl	8004658 <HAL_PCD_EP_ClrStall>
 800e23e:	4603      	mov	r3, r0
 800e240:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e242:	7bfb      	ldrb	r3, [r7, #15]
 800e244:	4618      	mov	r0, r3
 800e246:	f000 f8fb 	bl	800e440 <USBD_Get_USB_Status>
 800e24a:	4603      	mov	r3, r0
 800e24c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e24e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e250:	4618      	mov	r0, r3
 800e252:	3710      	adds	r7, #16
 800e254:	46bd      	mov	sp, r7
 800e256:	bd80      	pop	{r7, pc}

0800e258 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e258:	b480      	push	{r7}
 800e25a:	b085      	sub	sp, #20
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	6078      	str	r0, [r7, #4]
 800e260:	460b      	mov	r3, r1
 800e262:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e26a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e26c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e270:	2b00      	cmp	r3, #0
 800e272:	da0b      	bge.n	800e28c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e274:	78fb      	ldrb	r3, [r7, #3]
 800e276:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e27a:	68f9      	ldr	r1, [r7, #12]
 800e27c:	4613      	mov	r3, r2
 800e27e:	00db      	lsls	r3, r3, #3
 800e280:	4413      	add	r3, r2
 800e282:	009b      	lsls	r3, r3, #2
 800e284:	440b      	add	r3, r1
 800e286:	333e      	adds	r3, #62	; 0x3e
 800e288:	781b      	ldrb	r3, [r3, #0]
 800e28a:	e00b      	b.n	800e2a4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e28c:	78fb      	ldrb	r3, [r7, #3]
 800e28e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e292:	68f9      	ldr	r1, [r7, #12]
 800e294:	4613      	mov	r3, r2
 800e296:	00db      	lsls	r3, r3, #3
 800e298:	4413      	add	r3, r2
 800e29a:	009b      	lsls	r3, r3, #2
 800e29c:	440b      	add	r3, r1
 800e29e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e2a2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	3714      	adds	r7, #20
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ae:	4770      	bx	lr

0800e2b0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e2b0:	b580      	push	{r7, lr}
 800e2b2:	b084      	sub	sp, #16
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	6078      	str	r0, [r7, #4]
 800e2b8:	460b      	mov	r3, r1
 800e2ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2bc:	2300      	movs	r3, #0
 800e2be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e2ca:	78fa      	ldrb	r2, [r7, #3]
 800e2cc:	4611      	mov	r1, r2
 800e2ce:	4618      	mov	r0, r3
 800e2d0:	f7f5 ffda 	bl	8004288 <HAL_PCD_SetAddress>
 800e2d4:	4603      	mov	r3, r0
 800e2d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2d8:	7bfb      	ldrb	r3, [r7, #15]
 800e2da:	4618      	mov	r0, r3
 800e2dc:	f000 f8b0 	bl	800e440 <USBD_Get_USB_Status>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	3710      	adds	r7, #16
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	bd80      	pop	{r7, pc}

0800e2ee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e2ee:	b580      	push	{r7, lr}
 800e2f0:	b086      	sub	sp, #24
 800e2f2:	af00      	add	r7, sp, #0
 800e2f4:	60f8      	str	r0, [r7, #12]
 800e2f6:	607a      	str	r2, [r7, #4]
 800e2f8:	603b      	str	r3, [r7, #0]
 800e2fa:	460b      	mov	r3, r1
 800e2fc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2fe:	2300      	movs	r3, #0
 800e300:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e302:	2300      	movs	r3, #0
 800e304:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e30c:	7af9      	ldrb	r1, [r7, #11]
 800e30e:	683b      	ldr	r3, [r7, #0]
 800e310:	687a      	ldr	r2, [r7, #4]
 800e312:	f7f6 f8f3 	bl	80044fc <HAL_PCD_EP_Transmit>
 800e316:	4603      	mov	r3, r0
 800e318:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e31a:	7dfb      	ldrb	r3, [r7, #23]
 800e31c:	4618      	mov	r0, r3
 800e31e:	f000 f88f 	bl	800e440 <USBD_Get_USB_Status>
 800e322:	4603      	mov	r3, r0
 800e324:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e326:	7dbb      	ldrb	r3, [r7, #22]
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3718      	adds	r7, #24
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}

0800e330 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e330:	b580      	push	{r7, lr}
 800e332:	b086      	sub	sp, #24
 800e334:	af00      	add	r7, sp, #0
 800e336:	60f8      	str	r0, [r7, #12]
 800e338:	607a      	str	r2, [r7, #4]
 800e33a:	603b      	str	r3, [r7, #0]
 800e33c:	460b      	mov	r3, r1
 800e33e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e340:	2300      	movs	r3, #0
 800e342:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e344:	2300      	movs	r3, #0
 800e346:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e34e:	7af9      	ldrb	r1, [r7, #11]
 800e350:	683b      	ldr	r3, [r7, #0]
 800e352:	687a      	ldr	r2, [r7, #4]
 800e354:	f7f6 f86f 	bl	8004436 <HAL_PCD_EP_Receive>
 800e358:	4603      	mov	r3, r0
 800e35a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e35c:	7dfb      	ldrb	r3, [r7, #23]
 800e35e:	4618      	mov	r0, r3
 800e360:	f000 f86e 	bl	800e440 <USBD_Get_USB_Status>
 800e364:	4603      	mov	r3, r0
 800e366:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e368:	7dbb      	ldrb	r3, [r7, #22]
}
 800e36a:	4618      	mov	r0, r3
 800e36c:	3718      	adds	r7, #24
 800e36e:	46bd      	mov	sp, r7
 800e370:	bd80      	pop	{r7, pc}

0800e372 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e372:	b580      	push	{r7, lr}
 800e374:	b082      	sub	sp, #8
 800e376:	af00      	add	r7, sp, #0
 800e378:	6078      	str	r0, [r7, #4]
 800e37a:	460b      	mov	r3, r1
 800e37c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e384:	78fa      	ldrb	r2, [r7, #3]
 800e386:	4611      	mov	r1, r2
 800e388:	4618      	mov	r0, r3
 800e38a:	f7f6 f89f 	bl	80044cc <HAL_PCD_EP_GetRxCount>
 800e38e:	4603      	mov	r3, r0
}
 800e390:	4618      	mov	r0, r3
 800e392:	3708      	adds	r7, #8
 800e394:	46bd      	mov	sp, r7
 800e396:	bd80      	pop	{r7, pc}

0800e398 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b082      	sub	sp, #8
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
 800e3a0:	460b      	mov	r3, r1
 800e3a2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800e3a4:	78fb      	ldrb	r3, [r7, #3]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d002      	beq.n	800e3b0 <HAL_PCDEx_LPM_Callback+0x18>
 800e3aa:	2b01      	cmp	r3, #1
 800e3ac:	d01f      	beq.n	800e3ee <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800e3ae:	e03b      	b.n	800e428 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	6a1b      	ldr	r3, [r3, #32]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d007      	beq.n	800e3c8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e3b8:	f000 f83c 	bl	800e434 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e3bc:	4b1c      	ldr	r3, [pc, #112]	; (800e430 <HAL_PCDEx_LPM_Callback+0x98>)
 800e3be:	691b      	ldr	r3, [r3, #16]
 800e3c0:	4a1b      	ldr	r2, [pc, #108]	; (800e430 <HAL_PCDEx_LPM_Callback+0x98>)
 800e3c2:	f023 0306 	bic.w	r3, r3, #6
 800e3c6:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	687a      	ldr	r2, [r7, #4]
 800e3d4:	6812      	ldr	r2, [r2, #0]
 800e3d6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e3da:	f023 0301 	bic.w	r3, r3, #1
 800e3de:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e3e6:	4618      	mov	r0, r3
 800e3e8:	f7fb fcb5 	bl	8009d56 <USBD_LL_Resume>
    break;
 800e3ec:	e01c      	b.n	800e428 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	687a      	ldr	r2, [r7, #4]
 800e3fa:	6812      	ldr	r2, [r2, #0]
 800e3fc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e400:	f043 0301 	orr.w	r3, r3, #1
 800e404:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 800e40c:	4618      	mov	r0, r3
 800e40e:	f7fb fc8c 	bl	8009d2a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	6a1b      	ldr	r3, [r3, #32]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d005      	beq.n	800e426 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e41a:	4b05      	ldr	r3, [pc, #20]	; (800e430 <HAL_PCDEx_LPM_Callback+0x98>)
 800e41c:	691b      	ldr	r3, [r3, #16]
 800e41e:	4a04      	ldr	r2, [pc, #16]	; (800e430 <HAL_PCDEx_LPM_Callback+0x98>)
 800e420:	f043 0306 	orr.w	r3, r3, #6
 800e424:	6113      	str	r3, [r2, #16]
    break;
 800e426:	bf00      	nop
}
 800e428:	bf00      	nop
 800e42a:	3708      	adds	r7, #8
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}
 800e430:	e000ed00 	.word	0xe000ed00

0800e434 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e438:	f7f2 f988 	bl	800074c <SystemClock_Config>
}
 800e43c:	bf00      	nop
 800e43e:	bd80      	pop	{r7, pc}

0800e440 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e440:	b480      	push	{r7}
 800e442:	b085      	sub	sp, #20
 800e444:	af00      	add	r7, sp, #0
 800e446:	4603      	mov	r3, r0
 800e448:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e44a:	2300      	movs	r3, #0
 800e44c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e44e:	79fb      	ldrb	r3, [r7, #7]
 800e450:	2b03      	cmp	r3, #3
 800e452:	d817      	bhi.n	800e484 <USBD_Get_USB_Status+0x44>
 800e454:	a201      	add	r2, pc, #4	; (adr r2, 800e45c <USBD_Get_USB_Status+0x1c>)
 800e456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e45a:	bf00      	nop
 800e45c:	0800e46d 	.word	0x0800e46d
 800e460:	0800e473 	.word	0x0800e473
 800e464:	0800e479 	.word	0x0800e479
 800e468:	0800e47f 	.word	0x0800e47f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e46c:	2300      	movs	r3, #0
 800e46e:	73fb      	strb	r3, [r7, #15]
    break;
 800e470:	e00b      	b.n	800e48a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e472:	2303      	movs	r3, #3
 800e474:	73fb      	strb	r3, [r7, #15]
    break;
 800e476:	e008      	b.n	800e48a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e478:	2301      	movs	r3, #1
 800e47a:	73fb      	strb	r3, [r7, #15]
    break;
 800e47c:	e005      	b.n	800e48a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e47e:	2303      	movs	r3, #3
 800e480:	73fb      	strb	r3, [r7, #15]
    break;
 800e482:	e002      	b.n	800e48a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e484:	2303      	movs	r3, #3
 800e486:	73fb      	strb	r3, [r7, #15]
    break;
 800e488:	bf00      	nop
  }
  return usb_status;
 800e48a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e48c:	4618      	mov	r0, r3
 800e48e:	3714      	adds	r7, #20
 800e490:	46bd      	mov	sp, r7
 800e492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e496:	4770      	bx	lr

0800e498 <malloc>:
 800e498:	4b02      	ldr	r3, [pc, #8]	; (800e4a4 <malloc+0xc>)
 800e49a:	4601      	mov	r1, r0
 800e49c:	6818      	ldr	r0, [r3, #0]
 800e49e:	f000 b82b 	b.w	800e4f8 <_malloc_r>
 800e4a2:	bf00      	nop
 800e4a4:	2000015c 	.word	0x2000015c

0800e4a8 <free>:
 800e4a8:	4b02      	ldr	r3, [pc, #8]	; (800e4b4 <free+0xc>)
 800e4aa:	4601      	mov	r1, r0
 800e4ac:	6818      	ldr	r0, [r3, #0]
 800e4ae:	f000 b921 	b.w	800e6f4 <_free_r>
 800e4b2:	bf00      	nop
 800e4b4:	2000015c 	.word	0x2000015c

0800e4b8 <sbrk_aligned>:
 800e4b8:	b570      	push	{r4, r5, r6, lr}
 800e4ba:	4e0e      	ldr	r6, [pc, #56]	; (800e4f4 <sbrk_aligned+0x3c>)
 800e4bc:	460c      	mov	r4, r1
 800e4be:	6831      	ldr	r1, [r6, #0]
 800e4c0:	4605      	mov	r5, r0
 800e4c2:	b911      	cbnz	r1, 800e4ca <sbrk_aligned+0x12>
 800e4c4:	f000 f8cc 	bl	800e660 <_sbrk_r>
 800e4c8:	6030      	str	r0, [r6, #0]
 800e4ca:	4621      	mov	r1, r4
 800e4cc:	4628      	mov	r0, r5
 800e4ce:	f000 f8c7 	bl	800e660 <_sbrk_r>
 800e4d2:	1c43      	adds	r3, r0, #1
 800e4d4:	d00a      	beq.n	800e4ec <sbrk_aligned+0x34>
 800e4d6:	1cc4      	adds	r4, r0, #3
 800e4d8:	f024 0403 	bic.w	r4, r4, #3
 800e4dc:	42a0      	cmp	r0, r4
 800e4de:	d007      	beq.n	800e4f0 <sbrk_aligned+0x38>
 800e4e0:	1a21      	subs	r1, r4, r0
 800e4e2:	4628      	mov	r0, r5
 800e4e4:	f000 f8bc 	bl	800e660 <_sbrk_r>
 800e4e8:	3001      	adds	r0, #1
 800e4ea:	d101      	bne.n	800e4f0 <sbrk_aligned+0x38>
 800e4ec:	f04f 34ff 	mov.w	r4, #4294967295
 800e4f0:	4620      	mov	r0, r4
 800e4f2:	bd70      	pop	{r4, r5, r6, pc}
 800e4f4:	200066ec 	.word	0x200066ec

0800e4f8 <_malloc_r>:
 800e4f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e4fc:	1ccd      	adds	r5, r1, #3
 800e4fe:	f025 0503 	bic.w	r5, r5, #3
 800e502:	3508      	adds	r5, #8
 800e504:	2d0c      	cmp	r5, #12
 800e506:	bf38      	it	cc
 800e508:	250c      	movcc	r5, #12
 800e50a:	2d00      	cmp	r5, #0
 800e50c:	4607      	mov	r7, r0
 800e50e:	db01      	blt.n	800e514 <_malloc_r+0x1c>
 800e510:	42a9      	cmp	r1, r5
 800e512:	d905      	bls.n	800e520 <_malloc_r+0x28>
 800e514:	230c      	movs	r3, #12
 800e516:	603b      	str	r3, [r7, #0]
 800e518:	2600      	movs	r6, #0
 800e51a:	4630      	mov	r0, r6
 800e51c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e520:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800e5f4 <_malloc_r+0xfc>
 800e524:	f000 f868 	bl	800e5f8 <__malloc_lock>
 800e528:	f8d8 3000 	ldr.w	r3, [r8]
 800e52c:	461c      	mov	r4, r3
 800e52e:	bb5c      	cbnz	r4, 800e588 <_malloc_r+0x90>
 800e530:	4629      	mov	r1, r5
 800e532:	4638      	mov	r0, r7
 800e534:	f7ff ffc0 	bl	800e4b8 <sbrk_aligned>
 800e538:	1c43      	adds	r3, r0, #1
 800e53a:	4604      	mov	r4, r0
 800e53c:	d155      	bne.n	800e5ea <_malloc_r+0xf2>
 800e53e:	f8d8 4000 	ldr.w	r4, [r8]
 800e542:	4626      	mov	r6, r4
 800e544:	2e00      	cmp	r6, #0
 800e546:	d145      	bne.n	800e5d4 <_malloc_r+0xdc>
 800e548:	2c00      	cmp	r4, #0
 800e54a:	d048      	beq.n	800e5de <_malloc_r+0xe6>
 800e54c:	6823      	ldr	r3, [r4, #0]
 800e54e:	4631      	mov	r1, r6
 800e550:	4638      	mov	r0, r7
 800e552:	eb04 0903 	add.w	r9, r4, r3
 800e556:	f000 f883 	bl	800e660 <_sbrk_r>
 800e55a:	4581      	cmp	r9, r0
 800e55c:	d13f      	bne.n	800e5de <_malloc_r+0xe6>
 800e55e:	6821      	ldr	r1, [r4, #0]
 800e560:	1a6d      	subs	r5, r5, r1
 800e562:	4629      	mov	r1, r5
 800e564:	4638      	mov	r0, r7
 800e566:	f7ff ffa7 	bl	800e4b8 <sbrk_aligned>
 800e56a:	3001      	adds	r0, #1
 800e56c:	d037      	beq.n	800e5de <_malloc_r+0xe6>
 800e56e:	6823      	ldr	r3, [r4, #0]
 800e570:	442b      	add	r3, r5
 800e572:	6023      	str	r3, [r4, #0]
 800e574:	f8d8 3000 	ldr.w	r3, [r8]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d038      	beq.n	800e5ee <_malloc_r+0xf6>
 800e57c:	685a      	ldr	r2, [r3, #4]
 800e57e:	42a2      	cmp	r2, r4
 800e580:	d12b      	bne.n	800e5da <_malloc_r+0xe2>
 800e582:	2200      	movs	r2, #0
 800e584:	605a      	str	r2, [r3, #4]
 800e586:	e00f      	b.n	800e5a8 <_malloc_r+0xb0>
 800e588:	6822      	ldr	r2, [r4, #0]
 800e58a:	1b52      	subs	r2, r2, r5
 800e58c:	d41f      	bmi.n	800e5ce <_malloc_r+0xd6>
 800e58e:	2a0b      	cmp	r2, #11
 800e590:	d917      	bls.n	800e5c2 <_malloc_r+0xca>
 800e592:	1961      	adds	r1, r4, r5
 800e594:	42a3      	cmp	r3, r4
 800e596:	6025      	str	r5, [r4, #0]
 800e598:	bf18      	it	ne
 800e59a:	6059      	strne	r1, [r3, #4]
 800e59c:	6863      	ldr	r3, [r4, #4]
 800e59e:	bf08      	it	eq
 800e5a0:	f8c8 1000 	streq.w	r1, [r8]
 800e5a4:	5162      	str	r2, [r4, r5]
 800e5a6:	604b      	str	r3, [r1, #4]
 800e5a8:	4638      	mov	r0, r7
 800e5aa:	f104 060b 	add.w	r6, r4, #11
 800e5ae:	f000 f829 	bl	800e604 <__malloc_unlock>
 800e5b2:	f026 0607 	bic.w	r6, r6, #7
 800e5b6:	1d23      	adds	r3, r4, #4
 800e5b8:	1af2      	subs	r2, r6, r3
 800e5ba:	d0ae      	beq.n	800e51a <_malloc_r+0x22>
 800e5bc:	1b9b      	subs	r3, r3, r6
 800e5be:	50a3      	str	r3, [r4, r2]
 800e5c0:	e7ab      	b.n	800e51a <_malloc_r+0x22>
 800e5c2:	42a3      	cmp	r3, r4
 800e5c4:	6862      	ldr	r2, [r4, #4]
 800e5c6:	d1dd      	bne.n	800e584 <_malloc_r+0x8c>
 800e5c8:	f8c8 2000 	str.w	r2, [r8]
 800e5cc:	e7ec      	b.n	800e5a8 <_malloc_r+0xb0>
 800e5ce:	4623      	mov	r3, r4
 800e5d0:	6864      	ldr	r4, [r4, #4]
 800e5d2:	e7ac      	b.n	800e52e <_malloc_r+0x36>
 800e5d4:	4634      	mov	r4, r6
 800e5d6:	6876      	ldr	r6, [r6, #4]
 800e5d8:	e7b4      	b.n	800e544 <_malloc_r+0x4c>
 800e5da:	4613      	mov	r3, r2
 800e5dc:	e7cc      	b.n	800e578 <_malloc_r+0x80>
 800e5de:	230c      	movs	r3, #12
 800e5e0:	603b      	str	r3, [r7, #0]
 800e5e2:	4638      	mov	r0, r7
 800e5e4:	f000 f80e 	bl	800e604 <__malloc_unlock>
 800e5e8:	e797      	b.n	800e51a <_malloc_r+0x22>
 800e5ea:	6025      	str	r5, [r4, #0]
 800e5ec:	e7dc      	b.n	800e5a8 <_malloc_r+0xb0>
 800e5ee:	605b      	str	r3, [r3, #4]
 800e5f0:	deff      	udf	#255	; 0xff
 800e5f2:	bf00      	nop
 800e5f4:	200066e8 	.word	0x200066e8

0800e5f8 <__malloc_lock>:
 800e5f8:	4801      	ldr	r0, [pc, #4]	; (800e600 <__malloc_lock+0x8>)
 800e5fa:	f000 b86b 	b.w	800e6d4 <__retarget_lock_acquire_recursive>
 800e5fe:	bf00      	nop
 800e600:	2000682c 	.word	0x2000682c

0800e604 <__malloc_unlock>:
 800e604:	4801      	ldr	r0, [pc, #4]	; (800e60c <__malloc_unlock+0x8>)
 800e606:	f000 b866 	b.w	800e6d6 <__retarget_lock_release_recursive>
 800e60a:	bf00      	nop
 800e60c:	2000682c 	.word	0x2000682c

0800e610 <siprintf>:
 800e610:	b40e      	push	{r1, r2, r3}
 800e612:	b500      	push	{lr}
 800e614:	b09c      	sub	sp, #112	; 0x70
 800e616:	ab1d      	add	r3, sp, #116	; 0x74
 800e618:	9002      	str	r0, [sp, #8]
 800e61a:	9006      	str	r0, [sp, #24]
 800e61c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e620:	4809      	ldr	r0, [pc, #36]	; (800e648 <siprintf+0x38>)
 800e622:	9107      	str	r1, [sp, #28]
 800e624:	9104      	str	r1, [sp, #16]
 800e626:	4909      	ldr	r1, [pc, #36]	; (800e64c <siprintf+0x3c>)
 800e628:	f853 2b04 	ldr.w	r2, [r3], #4
 800e62c:	9105      	str	r1, [sp, #20]
 800e62e:	6800      	ldr	r0, [r0, #0]
 800e630:	9301      	str	r3, [sp, #4]
 800e632:	a902      	add	r1, sp, #8
 800e634:	f000 f904 	bl	800e840 <_svfiprintf_r>
 800e638:	9b02      	ldr	r3, [sp, #8]
 800e63a:	2200      	movs	r2, #0
 800e63c:	701a      	strb	r2, [r3, #0]
 800e63e:	b01c      	add	sp, #112	; 0x70
 800e640:	f85d eb04 	ldr.w	lr, [sp], #4
 800e644:	b003      	add	sp, #12
 800e646:	4770      	bx	lr
 800e648:	2000015c 	.word	0x2000015c
 800e64c:	ffff0208 	.word	0xffff0208

0800e650 <memset>:
 800e650:	4402      	add	r2, r0
 800e652:	4603      	mov	r3, r0
 800e654:	4293      	cmp	r3, r2
 800e656:	d100      	bne.n	800e65a <memset+0xa>
 800e658:	4770      	bx	lr
 800e65a:	f803 1b01 	strb.w	r1, [r3], #1
 800e65e:	e7f9      	b.n	800e654 <memset+0x4>

0800e660 <_sbrk_r>:
 800e660:	b538      	push	{r3, r4, r5, lr}
 800e662:	4d06      	ldr	r5, [pc, #24]	; (800e67c <_sbrk_r+0x1c>)
 800e664:	2300      	movs	r3, #0
 800e666:	4604      	mov	r4, r0
 800e668:	4608      	mov	r0, r1
 800e66a:	602b      	str	r3, [r5, #0]
 800e66c:	f7f2 fce4 	bl	8001038 <_sbrk>
 800e670:	1c43      	adds	r3, r0, #1
 800e672:	d102      	bne.n	800e67a <_sbrk_r+0x1a>
 800e674:	682b      	ldr	r3, [r5, #0]
 800e676:	b103      	cbz	r3, 800e67a <_sbrk_r+0x1a>
 800e678:	6023      	str	r3, [r4, #0]
 800e67a:	bd38      	pop	{r3, r4, r5, pc}
 800e67c:	20006828 	.word	0x20006828

0800e680 <__errno>:
 800e680:	4b01      	ldr	r3, [pc, #4]	; (800e688 <__errno+0x8>)
 800e682:	6818      	ldr	r0, [r3, #0]
 800e684:	4770      	bx	lr
 800e686:	bf00      	nop
 800e688:	2000015c 	.word	0x2000015c

0800e68c <__libc_init_array>:
 800e68c:	b570      	push	{r4, r5, r6, lr}
 800e68e:	4d0d      	ldr	r5, [pc, #52]	; (800e6c4 <__libc_init_array+0x38>)
 800e690:	4c0d      	ldr	r4, [pc, #52]	; (800e6c8 <__libc_init_array+0x3c>)
 800e692:	1b64      	subs	r4, r4, r5
 800e694:	10a4      	asrs	r4, r4, #2
 800e696:	2600      	movs	r6, #0
 800e698:	42a6      	cmp	r6, r4
 800e69a:	d109      	bne.n	800e6b0 <__libc_init_array+0x24>
 800e69c:	4d0b      	ldr	r5, [pc, #44]	; (800e6cc <__libc_init_array+0x40>)
 800e69e:	4c0c      	ldr	r4, [pc, #48]	; (800e6d0 <__libc_init_array+0x44>)
 800e6a0:	f000 fbae 	bl	800ee00 <_init>
 800e6a4:	1b64      	subs	r4, r4, r5
 800e6a6:	10a4      	asrs	r4, r4, #2
 800e6a8:	2600      	movs	r6, #0
 800e6aa:	42a6      	cmp	r6, r4
 800e6ac:	d105      	bne.n	800e6ba <__libc_init_array+0x2e>
 800e6ae:	bd70      	pop	{r4, r5, r6, pc}
 800e6b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e6b4:	4798      	blx	r3
 800e6b6:	3601      	adds	r6, #1
 800e6b8:	e7ee      	b.n	800e698 <__libc_init_array+0xc>
 800e6ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800e6be:	4798      	blx	r3
 800e6c0:	3601      	adds	r6, #1
 800e6c2:	e7f2      	b.n	800e6aa <__libc_init_array+0x1e>
 800e6c4:	0800ef70 	.word	0x0800ef70
 800e6c8:	0800ef70 	.word	0x0800ef70
 800e6cc:	0800ef70 	.word	0x0800ef70
 800e6d0:	0800ef74 	.word	0x0800ef74

0800e6d4 <__retarget_lock_acquire_recursive>:
 800e6d4:	4770      	bx	lr

0800e6d6 <__retarget_lock_release_recursive>:
 800e6d6:	4770      	bx	lr

0800e6d8 <memcpy>:
 800e6d8:	440a      	add	r2, r1
 800e6da:	4291      	cmp	r1, r2
 800e6dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800e6e0:	d100      	bne.n	800e6e4 <memcpy+0xc>
 800e6e2:	4770      	bx	lr
 800e6e4:	b510      	push	{r4, lr}
 800e6e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e6ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e6ee:	4291      	cmp	r1, r2
 800e6f0:	d1f9      	bne.n	800e6e6 <memcpy+0xe>
 800e6f2:	bd10      	pop	{r4, pc}

0800e6f4 <_free_r>:
 800e6f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e6f6:	2900      	cmp	r1, #0
 800e6f8:	d044      	beq.n	800e784 <_free_r+0x90>
 800e6fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6fe:	9001      	str	r0, [sp, #4]
 800e700:	2b00      	cmp	r3, #0
 800e702:	f1a1 0404 	sub.w	r4, r1, #4
 800e706:	bfb8      	it	lt
 800e708:	18e4      	addlt	r4, r4, r3
 800e70a:	f7ff ff75 	bl	800e5f8 <__malloc_lock>
 800e70e:	4a1e      	ldr	r2, [pc, #120]	; (800e788 <_free_r+0x94>)
 800e710:	9801      	ldr	r0, [sp, #4]
 800e712:	6813      	ldr	r3, [r2, #0]
 800e714:	b933      	cbnz	r3, 800e724 <_free_r+0x30>
 800e716:	6063      	str	r3, [r4, #4]
 800e718:	6014      	str	r4, [r2, #0]
 800e71a:	b003      	add	sp, #12
 800e71c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e720:	f7ff bf70 	b.w	800e604 <__malloc_unlock>
 800e724:	42a3      	cmp	r3, r4
 800e726:	d908      	bls.n	800e73a <_free_r+0x46>
 800e728:	6825      	ldr	r5, [r4, #0]
 800e72a:	1961      	adds	r1, r4, r5
 800e72c:	428b      	cmp	r3, r1
 800e72e:	bf01      	itttt	eq
 800e730:	6819      	ldreq	r1, [r3, #0]
 800e732:	685b      	ldreq	r3, [r3, #4]
 800e734:	1949      	addeq	r1, r1, r5
 800e736:	6021      	streq	r1, [r4, #0]
 800e738:	e7ed      	b.n	800e716 <_free_r+0x22>
 800e73a:	461a      	mov	r2, r3
 800e73c:	685b      	ldr	r3, [r3, #4]
 800e73e:	b10b      	cbz	r3, 800e744 <_free_r+0x50>
 800e740:	42a3      	cmp	r3, r4
 800e742:	d9fa      	bls.n	800e73a <_free_r+0x46>
 800e744:	6811      	ldr	r1, [r2, #0]
 800e746:	1855      	adds	r5, r2, r1
 800e748:	42a5      	cmp	r5, r4
 800e74a:	d10b      	bne.n	800e764 <_free_r+0x70>
 800e74c:	6824      	ldr	r4, [r4, #0]
 800e74e:	4421      	add	r1, r4
 800e750:	1854      	adds	r4, r2, r1
 800e752:	42a3      	cmp	r3, r4
 800e754:	6011      	str	r1, [r2, #0]
 800e756:	d1e0      	bne.n	800e71a <_free_r+0x26>
 800e758:	681c      	ldr	r4, [r3, #0]
 800e75a:	685b      	ldr	r3, [r3, #4]
 800e75c:	6053      	str	r3, [r2, #4]
 800e75e:	440c      	add	r4, r1
 800e760:	6014      	str	r4, [r2, #0]
 800e762:	e7da      	b.n	800e71a <_free_r+0x26>
 800e764:	d902      	bls.n	800e76c <_free_r+0x78>
 800e766:	230c      	movs	r3, #12
 800e768:	6003      	str	r3, [r0, #0]
 800e76a:	e7d6      	b.n	800e71a <_free_r+0x26>
 800e76c:	6825      	ldr	r5, [r4, #0]
 800e76e:	1961      	adds	r1, r4, r5
 800e770:	428b      	cmp	r3, r1
 800e772:	bf04      	itt	eq
 800e774:	6819      	ldreq	r1, [r3, #0]
 800e776:	685b      	ldreq	r3, [r3, #4]
 800e778:	6063      	str	r3, [r4, #4]
 800e77a:	bf04      	itt	eq
 800e77c:	1949      	addeq	r1, r1, r5
 800e77e:	6021      	streq	r1, [r4, #0]
 800e780:	6054      	str	r4, [r2, #4]
 800e782:	e7ca      	b.n	800e71a <_free_r+0x26>
 800e784:	b003      	add	sp, #12
 800e786:	bd30      	pop	{r4, r5, pc}
 800e788:	200066e8 	.word	0x200066e8

0800e78c <__ssputs_r>:
 800e78c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e790:	688e      	ldr	r6, [r1, #8]
 800e792:	461f      	mov	r7, r3
 800e794:	42be      	cmp	r6, r7
 800e796:	680b      	ldr	r3, [r1, #0]
 800e798:	4682      	mov	sl, r0
 800e79a:	460c      	mov	r4, r1
 800e79c:	4690      	mov	r8, r2
 800e79e:	d82c      	bhi.n	800e7fa <__ssputs_r+0x6e>
 800e7a0:	898a      	ldrh	r2, [r1, #12]
 800e7a2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e7a6:	d026      	beq.n	800e7f6 <__ssputs_r+0x6a>
 800e7a8:	6965      	ldr	r5, [r4, #20]
 800e7aa:	6909      	ldr	r1, [r1, #16]
 800e7ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e7b0:	eba3 0901 	sub.w	r9, r3, r1
 800e7b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e7b8:	1c7b      	adds	r3, r7, #1
 800e7ba:	444b      	add	r3, r9
 800e7bc:	106d      	asrs	r5, r5, #1
 800e7be:	429d      	cmp	r5, r3
 800e7c0:	bf38      	it	cc
 800e7c2:	461d      	movcc	r5, r3
 800e7c4:	0553      	lsls	r3, r2, #21
 800e7c6:	d527      	bpl.n	800e818 <__ssputs_r+0x8c>
 800e7c8:	4629      	mov	r1, r5
 800e7ca:	f7ff fe95 	bl	800e4f8 <_malloc_r>
 800e7ce:	4606      	mov	r6, r0
 800e7d0:	b360      	cbz	r0, 800e82c <__ssputs_r+0xa0>
 800e7d2:	6921      	ldr	r1, [r4, #16]
 800e7d4:	464a      	mov	r2, r9
 800e7d6:	f7ff ff7f 	bl	800e6d8 <memcpy>
 800e7da:	89a3      	ldrh	r3, [r4, #12]
 800e7dc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e7e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e7e4:	81a3      	strh	r3, [r4, #12]
 800e7e6:	6126      	str	r6, [r4, #16]
 800e7e8:	6165      	str	r5, [r4, #20]
 800e7ea:	444e      	add	r6, r9
 800e7ec:	eba5 0509 	sub.w	r5, r5, r9
 800e7f0:	6026      	str	r6, [r4, #0]
 800e7f2:	60a5      	str	r5, [r4, #8]
 800e7f4:	463e      	mov	r6, r7
 800e7f6:	42be      	cmp	r6, r7
 800e7f8:	d900      	bls.n	800e7fc <__ssputs_r+0x70>
 800e7fa:	463e      	mov	r6, r7
 800e7fc:	6820      	ldr	r0, [r4, #0]
 800e7fe:	4632      	mov	r2, r6
 800e800:	4641      	mov	r1, r8
 800e802:	f000 faab 	bl	800ed5c <memmove>
 800e806:	68a3      	ldr	r3, [r4, #8]
 800e808:	1b9b      	subs	r3, r3, r6
 800e80a:	60a3      	str	r3, [r4, #8]
 800e80c:	6823      	ldr	r3, [r4, #0]
 800e80e:	4433      	add	r3, r6
 800e810:	6023      	str	r3, [r4, #0]
 800e812:	2000      	movs	r0, #0
 800e814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e818:	462a      	mov	r2, r5
 800e81a:	f000 fab9 	bl	800ed90 <_realloc_r>
 800e81e:	4606      	mov	r6, r0
 800e820:	2800      	cmp	r0, #0
 800e822:	d1e0      	bne.n	800e7e6 <__ssputs_r+0x5a>
 800e824:	6921      	ldr	r1, [r4, #16]
 800e826:	4650      	mov	r0, sl
 800e828:	f7ff ff64 	bl	800e6f4 <_free_r>
 800e82c:	230c      	movs	r3, #12
 800e82e:	f8ca 3000 	str.w	r3, [sl]
 800e832:	89a3      	ldrh	r3, [r4, #12]
 800e834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e838:	81a3      	strh	r3, [r4, #12]
 800e83a:	f04f 30ff 	mov.w	r0, #4294967295
 800e83e:	e7e9      	b.n	800e814 <__ssputs_r+0x88>

0800e840 <_svfiprintf_r>:
 800e840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e844:	4698      	mov	r8, r3
 800e846:	898b      	ldrh	r3, [r1, #12]
 800e848:	061b      	lsls	r3, r3, #24
 800e84a:	b09d      	sub	sp, #116	; 0x74
 800e84c:	4607      	mov	r7, r0
 800e84e:	460d      	mov	r5, r1
 800e850:	4614      	mov	r4, r2
 800e852:	d50e      	bpl.n	800e872 <_svfiprintf_r+0x32>
 800e854:	690b      	ldr	r3, [r1, #16]
 800e856:	b963      	cbnz	r3, 800e872 <_svfiprintf_r+0x32>
 800e858:	2140      	movs	r1, #64	; 0x40
 800e85a:	f7ff fe4d 	bl	800e4f8 <_malloc_r>
 800e85e:	6028      	str	r0, [r5, #0]
 800e860:	6128      	str	r0, [r5, #16]
 800e862:	b920      	cbnz	r0, 800e86e <_svfiprintf_r+0x2e>
 800e864:	230c      	movs	r3, #12
 800e866:	603b      	str	r3, [r7, #0]
 800e868:	f04f 30ff 	mov.w	r0, #4294967295
 800e86c:	e0d0      	b.n	800ea10 <_svfiprintf_r+0x1d0>
 800e86e:	2340      	movs	r3, #64	; 0x40
 800e870:	616b      	str	r3, [r5, #20]
 800e872:	2300      	movs	r3, #0
 800e874:	9309      	str	r3, [sp, #36]	; 0x24
 800e876:	2320      	movs	r3, #32
 800e878:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e87c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e880:	2330      	movs	r3, #48	; 0x30
 800e882:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ea28 <_svfiprintf_r+0x1e8>
 800e886:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e88a:	f04f 0901 	mov.w	r9, #1
 800e88e:	4623      	mov	r3, r4
 800e890:	469a      	mov	sl, r3
 800e892:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e896:	b10a      	cbz	r2, 800e89c <_svfiprintf_r+0x5c>
 800e898:	2a25      	cmp	r2, #37	; 0x25
 800e89a:	d1f9      	bne.n	800e890 <_svfiprintf_r+0x50>
 800e89c:	ebba 0b04 	subs.w	fp, sl, r4
 800e8a0:	d00b      	beq.n	800e8ba <_svfiprintf_r+0x7a>
 800e8a2:	465b      	mov	r3, fp
 800e8a4:	4622      	mov	r2, r4
 800e8a6:	4629      	mov	r1, r5
 800e8a8:	4638      	mov	r0, r7
 800e8aa:	f7ff ff6f 	bl	800e78c <__ssputs_r>
 800e8ae:	3001      	adds	r0, #1
 800e8b0:	f000 80a9 	beq.w	800ea06 <_svfiprintf_r+0x1c6>
 800e8b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e8b6:	445a      	add	r2, fp
 800e8b8:	9209      	str	r2, [sp, #36]	; 0x24
 800e8ba:	f89a 3000 	ldrb.w	r3, [sl]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	f000 80a1 	beq.w	800ea06 <_svfiprintf_r+0x1c6>
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	f04f 32ff 	mov.w	r2, #4294967295
 800e8ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8ce:	f10a 0a01 	add.w	sl, sl, #1
 800e8d2:	9304      	str	r3, [sp, #16]
 800e8d4:	9307      	str	r3, [sp, #28]
 800e8d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e8da:	931a      	str	r3, [sp, #104]	; 0x68
 800e8dc:	4654      	mov	r4, sl
 800e8de:	2205      	movs	r2, #5
 800e8e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8e4:	4850      	ldr	r0, [pc, #320]	; (800ea28 <_svfiprintf_r+0x1e8>)
 800e8e6:	f7f1 fcb3 	bl	8000250 <memchr>
 800e8ea:	9a04      	ldr	r2, [sp, #16]
 800e8ec:	b9d8      	cbnz	r0, 800e926 <_svfiprintf_r+0xe6>
 800e8ee:	06d0      	lsls	r0, r2, #27
 800e8f0:	bf44      	itt	mi
 800e8f2:	2320      	movmi	r3, #32
 800e8f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e8f8:	0711      	lsls	r1, r2, #28
 800e8fa:	bf44      	itt	mi
 800e8fc:	232b      	movmi	r3, #43	; 0x2b
 800e8fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e902:	f89a 3000 	ldrb.w	r3, [sl]
 800e906:	2b2a      	cmp	r3, #42	; 0x2a
 800e908:	d015      	beq.n	800e936 <_svfiprintf_r+0xf6>
 800e90a:	9a07      	ldr	r2, [sp, #28]
 800e90c:	4654      	mov	r4, sl
 800e90e:	2000      	movs	r0, #0
 800e910:	f04f 0c0a 	mov.w	ip, #10
 800e914:	4621      	mov	r1, r4
 800e916:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e91a:	3b30      	subs	r3, #48	; 0x30
 800e91c:	2b09      	cmp	r3, #9
 800e91e:	d94d      	bls.n	800e9bc <_svfiprintf_r+0x17c>
 800e920:	b1b0      	cbz	r0, 800e950 <_svfiprintf_r+0x110>
 800e922:	9207      	str	r2, [sp, #28]
 800e924:	e014      	b.n	800e950 <_svfiprintf_r+0x110>
 800e926:	eba0 0308 	sub.w	r3, r0, r8
 800e92a:	fa09 f303 	lsl.w	r3, r9, r3
 800e92e:	4313      	orrs	r3, r2
 800e930:	9304      	str	r3, [sp, #16]
 800e932:	46a2      	mov	sl, r4
 800e934:	e7d2      	b.n	800e8dc <_svfiprintf_r+0x9c>
 800e936:	9b03      	ldr	r3, [sp, #12]
 800e938:	1d19      	adds	r1, r3, #4
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	9103      	str	r1, [sp, #12]
 800e93e:	2b00      	cmp	r3, #0
 800e940:	bfbb      	ittet	lt
 800e942:	425b      	neglt	r3, r3
 800e944:	f042 0202 	orrlt.w	r2, r2, #2
 800e948:	9307      	strge	r3, [sp, #28]
 800e94a:	9307      	strlt	r3, [sp, #28]
 800e94c:	bfb8      	it	lt
 800e94e:	9204      	strlt	r2, [sp, #16]
 800e950:	7823      	ldrb	r3, [r4, #0]
 800e952:	2b2e      	cmp	r3, #46	; 0x2e
 800e954:	d10c      	bne.n	800e970 <_svfiprintf_r+0x130>
 800e956:	7863      	ldrb	r3, [r4, #1]
 800e958:	2b2a      	cmp	r3, #42	; 0x2a
 800e95a:	d134      	bne.n	800e9c6 <_svfiprintf_r+0x186>
 800e95c:	9b03      	ldr	r3, [sp, #12]
 800e95e:	1d1a      	adds	r2, r3, #4
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	9203      	str	r2, [sp, #12]
 800e964:	2b00      	cmp	r3, #0
 800e966:	bfb8      	it	lt
 800e968:	f04f 33ff 	movlt.w	r3, #4294967295
 800e96c:	3402      	adds	r4, #2
 800e96e:	9305      	str	r3, [sp, #20]
 800e970:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800ea38 <_svfiprintf_r+0x1f8>
 800e974:	7821      	ldrb	r1, [r4, #0]
 800e976:	2203      	movs	r2, #3
 800e978:	4650      	mov	r0, sl
 800e97a:	f7f1 fc69 	bl	8000250 <memchr>
 800e97e:	b138      	cbz	r0, 800e990 <_svfiprintf_r+0x150>
 800e980:	9b04      	ldr	r3, [sp, #16]
 800e982:	eba0 000a 	sub.w	r0, r0, sl
 800e986:	2240      	movs	r2, #64	; 0x40
 800e988:	4082      	lsls	r2, r0
 800e98a:	4313      	orrs	r3, r2
 800e98c:	3401      	adds	r4, #1
 800e98e:	9304      	str	r3, [sp, #16]
 800e990:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e994:	4825      	ldr	r0, [pc, #148]	; (800ea2c <_svfiprintf_r+0x1ec>)
 800e996:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e99a:	2206      	movs	r2, #6
 800e99c:	f7f1 fc58 	bl	8000250 <memchr>
 800e9a0:	2800      	cmp	r0, #0
 800e9a2:	d038      	beq.n	800ea16 <_svfiprintf_r+0x1d6>
 800e9a4:	4b22      	ldr	r3, [pc, #136]	; (800ea30 <_svfiprintf_r+0x1f0>)
 800e9a6:	bb1b      	cbnz	r3, 800e9f0 <_svfiprintf_r+0x1b0>
 800e9a8:	9b03      	ldr	r3, [sp, #12]
 800e9aa:	3307      	adds	r3, #7
 800e9ac:	f023 0307 	bic.w	r3, r3, #7
 800e9b0:	3308      	adds	r3, #8
 800e9b2:	9303      	str	r3, [sp, #12]
 800e9b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9b6:	4433      	add	r3, r6
 800e9b8:	9309      	str	r3, [sp, #36]	; 0x24
 800e9ba:	e768      	b.n	800e88e <_svfiprintf_r+0x4e>
 800e9bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800e9c0:	460c      	mov	r4, r1
 800e9c2:	2001      	movs	r0, #1
 800e9c4:	e7a6      	b.n	800e914 <_svfiprintf_r+0xd4>
 800e9c6:	2300      	movs	r3, #0
 800e9c8:	3401      	adds	r4, #1
 800e9ca:	9305      	str	r3, [sp, #20]
 800e9cc:	4619      	mov	r1, r3
 800e9ce:	f04f 0c0a 	mov.w	ip, #10
 800e9d2:	4620      	mov	r0, r4
 800e9d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e9d8:	3a30      	subs	r2, #48	; 0x30
 800e9da:	2a09      	cmp	r2, #9
 800e9dc:	d903      	bls.n	800e9e6 <_svfiprintf_r+0x1a6>
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d0c6      	beq.n	800e970 <_svfiprintf_r+0x130>
 800e9e2:	9105      	str	r1, [sp, #20]
 800e9e4:	e7c4      	b.n	800e970 <_svfiprintf_r+0x130>
 800e9e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e9ea:	4604      	mov	r4, r0
 800e9ec:	2301      	movs	r3, #1
 800e9ee:	e7f0      	b.n	800e9d2 <_svfiprintf_r+0x192>
 800e9f0:	ab03      	add	r3, sp, #12
 800e9f2:	9300      	str	r3, [sp, #0]
 800e9f4:	462a      	mov	r2, r5
 800e9f6:	4b0f      	ldr	r3, [pc, #60]	; (800ea34 <_svfiprintf_r+0x1f4>)
 800e9f8:	a904      	add	r1, sp, #16
 800e9fa:	4638      	mov	r0, r7
 800e9fc:	f3af 8000 	nop.w
 800ea00:	1c42      	adds	r2, r0, #1
 800ea02:	4606      	mov	r6, r0
 800ea04:	d1d6      	bne.n	800e9b4 <_svfiprintf_r+0x174>
 800ea06:	89ab      	ldrh	r3, [r5, #12]
 800ea08:	065b      	lsls	r3, r3, #25
 800ea0a:	f53f af2d 	bmi.w	800e868 <_svfiprintf_r+0x28>
 800ea0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ea10:	b01d      	add	sp, #116	; 0x74
 800ea12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea16:	ab03      	add	r3, sp, #12
 800ea18:	9300      	str	r3, [sp, #0]
 800ea1a:	462a      	mov	r2, r5
 800ea1c:	4b05      	ldr	r3, [pc, #20]	; (800ea34 <_svfiprintf_r+0x1f4>)
 800ea1e:	a904      	add	r1, sp, #16
 800ea20:	4638      	mov	r0, r7
 800ea22:	f000 f879 	bl	800eb18 <_printf_i>
 800ea26:	e7eb      	b.n	800ea00 <_svfiprintf_r+0x1c0>
 800ea28:	0800ef34 	.word	0x0800ef34
 800ea2c:	0800ef3e 	.word	0x0800ef3e
 800ea30:	00000000 	.word	0x00000000
 800ea34:	0800e78d 	.word	0x0800e78d
 800ea38:	0800ef3a 	.word	0x0800ef3a

0800ea3c <_printf_common>:
 800ea3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea40:	4616      	mov	r6, r2
 800ea42:	4699      	mov	r9, r3
 800ea44:	688a      	ldr	r2, [r1, #8]
 800ea46:	690b      	ldr	r3, [r1, #16]
 800ea48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ea4c:	4293      	cmp	r3, r2
 800ea4e:	bfb8      	it	lt
 800ea50:	4613      	movlt	r3, r2
 800ea52:	6033      	str	r3, [r6, #0]
 800ea54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ea58:	4607      	mov	r7, r0
 800ea5a:	460c      	mov	r4, r1
 800ea5c:	b10a      	cbz	r2, 800ea62 <_printf_common+0x26>
 800ea5e:	3301      	adds	r3, #1
 800ea60:	6033      	str	r3, [r6, #0]
 800ea62:	6823      	ldr	r3, [r4, #0]
 800ea64:	0699      	lsls	r1, r3, #26
 800ea66:	bf42      	ittt	mi
 800ea68:	6833      	ldrmi	r3, [r6, #0]
 800ea6a:	3302      	addmi	r3, #2
 800ea6c:	6033      	strmi	r3, [r6, #0]
 800ea6e:	6825      	ldr	r5, [r4, #0]
 800ea70:	f015 0506 	ands.w	r5, r5, #6
 800ea74:	d106      	bne.n	800ea84 <_printf_common+0x48>
 800ea76:	f104 0a19 	add.w	sl, r4, #25
 800ea7a:	68e3      	ldr	r3, [r4, #12]
 800ea7c:	6832      	ldr	r2, [r6, #0]
 800ea7e:	1a9b      	subs	r3, r3, r2
 800ea80:	42ab      	cmp	r3, r5
 800ea82:	dc26      	bgt.n	800ead2 <_printf_common+0x96>
 800ea84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ea88:	1e13      	subs	r3, r2, #0
 800ea8a:	6822      	ldr	r2, [r4, #0]
 800ea8c:	bf18      	it	ne
 800ea8e:	2301      	movne	r3, #1
 800ea90:	0692      	lsls	r2, r2, #26
 800ea92:	d42b      	bmi.n	800eaec <_printf_common+0xb0>
 800ea94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ea98:	4649      	mov	r1, r9
 800ea9a:	4638      	mov	r0, r7
 800ea9c:	47c0      	blx	r8
 800ea9e:	3001      	adds	r0, #1
 800eaa0:	d01e      	beq.n	800eae0 <_printf_common+0xa4>
 800eaa2:	6823      	ldr	r3, [r4, #0]
 800eaa4:	6922      	ldr	r2, [r4, #16]
 800eaa6:	f003 0306 	and.w	r3, r3, #6
 800eaaa:	2b04      	cmp	r3, #4
 800eaac:	bf02      	ittt	eq
 800eaae:	68e5      	ldreq	r5, [r4, #12]
 800eab0:	6833      	ldreq	r3, [r6, #0]
 800eab2:	1aed      	subeq	r5, r5, r3
 800eab4:	68a3      	ldr	r3, [r4, #8]
 800eab6:	bf0c      	ite	eq
 800eab8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eabc:	2500      	movne	r5, #0
 800eabe:	4293      	cmp	r3, r2
 800eac0:	bfc4      	itt	gt
 800eac2:	1a9b      	subgt	r3, r3, r2
 800eac4:	18ed      	addgt	r5, r5, r3
 800eac6:	2600      	movs	r6, #0
 800eac8:	341a      	adds	r4, #26
 800eaca:	42b5      	cmp	r5, r6
 800eacc:	d11a      	bne.n	800eb04 <_printf_common+0xc8>
 800eace:	2000      	movs	r0, #0
 800ead0:	e008      	b.n	800eae4 <_printf_common+0xa8>
 800ead2:	2301      	movs	r3, #1
 800ead4:	4652      	mov	r2, sl
 800ead6:	4649      	mov	r1, r9
 800ead8:	4638      	mov	r0, r7
 800eada:	47c0      	blx	r8
 800eadc:	3001      	adds	r0, #1
 800eade:	d103      	bne.n	800eae8 <_printf_common+0xac>
 800eae0:	f04f 30ff 	mov.w	r0, #4294967295
 800eae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eae8:	3501      	adds	r5, #1
 800eaea:	e7c6      	b.n	800ea7a <_printf_common+0x3e>
 800eaec:	18e1      	adds	r1, r4, r3
 800eaee:	1c5a      	adds	r2, r3, #1
 800eaf0:	2030      	movs	r0, #48	; 0x30
 800eaf2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800eaf6:	4422      	add	r2, r4
 800eaf8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800eafc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800eb00:	3302      	adds	r3, #2
 800eb02:	e7c7      	b.n	800ea94 <_printf_common+0x58>
 800eb04:	2301      	movs	r3, #1
 800eb06:	4622      	mov	r2, r4
 800eb08:	4649      	mov	r1, r9
 800eb0a:	4638      	mov	r0, r7
 800eb0c:	47c0      	blx	r8
 800eb0e:	3001      	adds	r0, #1
 800eb10:	d0e6      	beq.n	800eae0 <_printf_common+0xa4>
 800eb12:	3601      	adds	r6, #1
 800eb14:	e7d9      	b.n	800eaca <_printf_common+0x8e>
	...

0800eb18 <_printf_i>:
 800eb18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eb1c:	7e0f      	ldrb	r7, [r1, #24]
 800eb1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800eb20:	2f78      	cmp	r7, #120	; 0x78
 800eb22:	4691      	mov	r9, r2
 800eb24:	4680      	mov	r8, r0
 800eb26:	460c      	mov	r4, r1
 800eb28:	469a      	mov	sl, r3
 800eb2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800eb2e:	d807      	bhi.n	800eb40 <_printf_i+0x28>
 800eb30:	2f62      	cmp	r7, #98	; 0x62
 800eb32:	d80a      	bhi.n	800eb4a <_printf_i+0x32>
 800eb34:	2f00      	cmp	r7, #0
 800eb36:	f000 80d4 	beq.w	800ece2 <_printf_i+0x1ca>
 800eb3a:	2f58      	cmp	r7, #88	; 0x58
 800eb3c:	f000 80c0 	beq.w	800ecc0 <_printf_i+0x1a8>
 800eb40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eb44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800eb48:	e03a      	b.n	800ebc0 <_printf_i+0xa8>
 800eb4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800eb4e:	2b15      	cmp	r3, #21
 800eb50:	d8f6      	bhi.n	800eb40 <_printf_i+0x28>
 800eb52:	a101      	add	r1, pc, #4	; (adr r1, 800eb58 <_printf_i+0x40>)
 800eb54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800eb58:	0800ebb1 	.word	0x0800ebb1
 800eb5c:	0800ebc5 	.word	0x0800ebc5
 800eb60:	0800eb41 	.word	0x0800eb41
 800eb64:	0800eb41 	.word	0x0800eb41
 800eb68:	0800eb41 	.word	0x0800eb41
 800eb6c:	0800eb41 	.word	0x0800eb41
 800eb70:	0800ebc5 	.word	0x0800ebc5
 800eb74:	0800eb41 	.word	0x0800eb41
 800eb78:	0800eb41 	.word	0x0800eb41
 800eb7c:	0800eb41 	.word	0x0800eb41
 800eb80:	0800eb41 	.word	0x0800eb41
 800eb84:	0800ecc9 	.word	0x0800ecc9
 800eb88:	0800ebf1 	.word	0x0800ebf1
 800eb8c:	0800ec83 	.word	0x0800ec83
 800eb90:	0800eb41 	.word	0x0800eb41
 800eb94:	0800eb41 	.word	0x0800eb41
 800eb98:	0800eceb 	.word	0x0800eceb
 800eb9c:	0800eb41 	.word	0x0800eb41
 800eba0:	0800ebf1 	.word	0x0800ebf1
 800eba4:	0800eb41 	.word	0x0800eb41
 800eba8:	0800eb41 	.word	0x0800eb41
 800ebac:	0800ec8b 	.word	0x0800ec8b
 800ebb0:	682b      	ldr	r3, [r5, #0]
 800ebb2:	1d1a      	adds	r2, r3, #4
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	602a      	str	r2, [r5, #0]
 800ebb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ebbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ebc0:	2301      	movs	r3, #1
 800ebc2:	e09f      	b.n	800ed04 <_printf_i+0x1ec>
 800ebc4:	6820      	ldr	r0, [r4, #0]
 800ebc6:	682b      	ldr	r3, [r5, #0]
 800ebc8:	0607      	lsls	r7, r0, #24
 800ebca:	f103 0104 	add.w	r1, r3, #4
 800ebce:	6029      	str	r1, [r5, #0]
 800ebd0:	d501      	bpl.n	800ebd6 <_printf_i+0xbe>
 800ebd2:	681e      	ldr	r6, [r3, #0]
 800ebd4:	e003      	b.n	800ebde <_printf_i+0xc6>
 800ebd6:	0646      	lsls	r6, r0, #25
 800ebd8:	d5fb      	bpl.n	800ebd2 <_printf_i+0xba>
 800ebda:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ebde:	2e00      	cmp	r6, #0
 800ebe0:	da03      	bge.n	800ebea <_printf_i+0xd2>
 800ebe2:	232d      	movs	r3, #45	; 0x2d
 800ebe4:	4276      	negs	r6, r6
 800ebe6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ebea:	485a      	ldr	r0, [pc, #360]	; (800ed54 <_printf_i+0x23c>)
 800ebec:	230a      	movs	r3, #10
 800ebee:	e012      	b.n	800ec16 <_printf_i+0xfe>
 800ebf0:	682b      	ldr	r3, [r5, #0]
 800ebf2:	6820      	ldr	r0, [r4, #0]
 800ebf4:	1d19      	adds	r1, r3, #4
 800ebf6:	6029      	str	r1, [r5, #0]
 800ebf8:	0605      	lsls	r5, r0, #24
 800ebfa:	d501      	bpl.n	800ec00 <_printf_i+0xe8>
 800ebfc:	681e      	ldr	r6, [r3, #0]
 800ebfe:	e002      	b.n	800ec06 <_printf_i+0xee>
 800ec00:	0641      	lsls	r1, r0, #25
 800ec02:	d5fb      	bpl.n	800ebfc <_printf_i+0xe4>
 800ec04:	881e      	ldrh	r6, [r3, #0]
 800ec06:	4853      	ldr	r0, [pc, #332]	; (800ed54 <_printf_i+0x23c>)
 800ec08:	2f6f      	cmp	r7, #111	; 0x6f
 800ec0a:	bf0c      	ite	eq
 800ec0c:	2308      	moveq	r3, #8
 800ec0e:	230a      	movne	r3, #10
 800ec10:	2100      	movs	r1, #0
 800ec12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ec16:	6865      	ldr	r5, [r4, #4]
 800ec18:	60a5      	str	r5, [r4, #8]
 800ec1a:	2d00      	cmp	r5, #0
 800ec1c:	bfa2      	ittt	ge
 800ec1e:	6821      	ldrge	r1, [r4, #0]
 800ec20:	f021 0104 	bicge.w	r1, r1, #4
 800ec24:	6021      	strge	r1, [r4, #0]
 800ec26:	b90e      	cbnz	r6, 800ec2c <_printf_i+0x114>
 800ec28:	2d00      	cmp	r5, #0
 800ec2a:	d04b      	beq.n	800ecc4 <_printf_i+0x1ac>
 800ec2c:	4615      	mov	r5, r2
 800ec2e:	fbb6 f1f3 	udiv	r1, r6, r3
 800ec32:	fb03 6711 	mls	r7, r3, r1, r6
 800ec36:	5dc7      	ldrb	r7, [r0, r7]
 800ec38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ec3c:	4637      	mov	r7, r6
 800ec3e:	42bb      	cmp	r3, r7
 800ec40:	460e      	mov	r6, r1
 800ec42:	d9f4      	bls.n	800ec2e <_printf_i+0x116>
 800ec44:	2b08      	cmp	r3, #8
 800ec46:	d10b      	bne.n	800ec60 <_printf_i+0x148>
 800ec48:	6823      	ldr	r3, [r4, #0]
 800ec4a:	07de      	lsls	r6, r3, #31
 800ec4c:	d508      	bpl.n	800ec60 <_printf_i+0x148>
 800ec4e:	6923      	ldr	r3, [r4, #16]
 800ec50:	6861      	ldr	r1, [r4, #4]
 800ec52:	4299      	cmp	r1, r3
 800ec54:	bfde      	ittt	le
 800ec56:	2330      	movle	r3, #48	; 0x30
 800ec58:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ec5c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ec60:	1b52      	subs	r2, r2, r5
 800ec62:	6122      	str	r2, [r4, #16]
 800ec64:	f8cd a000 	str.w	sl, [sp]
 800ec68:	464b      	mov	r3, r9
 800ec6a:	aa03      	add	r2, sp, #12
 800ec6c:	4621      	mov	r1, r4
 800ec6e:	4640      	mov	r0, r8
 800ec70:	f7ff fee4 	bl	800ea3c <_printf_common>
 800ec74:	3001      	adds	r0, #1
 800ec76:	d14a      	bne.n	800ed0e <_printf_i+0x1f6>
 800ec78:	f04f 30ff 	mov.w	r0, #4294967295
 800ec7c:	b004      	add	sp, #16
 800ec7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec82:	6823      	ldr	r3, [r4, #0]
 800ec84:	f043 0320 	orr.w	r3, r3, #32
 800ec88:	6023      	str	r3, [r4, #0]
 800ec8a:	4833      	ldr	r0, [pc, #204]	; (800ed58 <_printf_i+0x240>)
 800ec8c:	2778      	movs	r7, #120	; 0x78
 800ec8e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ec92:	6823      	ldr	r3, [r4, #0]
 800ec94:	6829      	ldr	r1, [r5, #0]
 800ec96:	061f      	lsls	r7, r3, #24
 800ec98:	f851 6b04 	ldr.w	r6, [r1], #4
 800ec9c:	d402      	bmi.n	800eca4 <_printf_i+0x18c>
 800ec9e:	065f      	lsls	r7, r3, #25
 800eca0:	bf48      	it	mi
 800eca2:	b2b6      	uxthmi	r6, r6
 800eca4:	07df      	lsls	r7, r3, #31
 800eca6:	bf48      	it	mi
 800eca8:	f043 0320 	orrmi.w	r3, r3, #32
 800ecac:	6029      	str	r1, [r5, #0]
 800ecae:	bf48      	it	mi
 800ecb0:	6023      	strmi	r3, [r4, #0]
 800ecb2:	b91e      	cbnz	r6, 800ecbc <_printf_i+0x1a4>
 800ecb4:	6823      	ldr	r3, [r4, #0]
 800ecb6:	f023 0320 	bic.w	r3, r3, #32
 800ecba:	6023      	str	r3, [r4, #0]
 800ecbc:	2310      	movs	r3, #16
 800ecbe:	e7a7      	b.n	800ec10 <_printf_i+0xf8>
 800ecc0:	4824      	ldr	r0, [pc, #144]	; (800ed54 <_printf_i+0x23c>)
 800ecc2:	e7e4      	b.n	800ec8e <_printf_i+0x176>
 800ecc4:	4615      	mov	r5, r2
 800ecc6:	e7bd      	b.n	800ec44 <_printf_i+0x12c>
 800ecc8:	682b      	ldr	r3, [r5, #0]
 800ecca:	6826      	ldr	r6, [r4, #0]
 800eccc:	6961      	ldr	r1, [r4, #20]
 800ecce:	1d18      	adds	r0, r3, #4
 800ecd0:	6028      	str	r0, [r5, #0]
 800ecd2:	0635      	lsls	r5, r6, #24
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	d501      	bpl.n	800ecdc <_printf_i+0x1c4>
 800ecd8:	6019      	str	r1, [r3, #0]
 800ecda:	e002      	b.n	800ece2 <_printf_i+0x1ca>
 800ecdc:	0670      	lsls	r0, r6, #25
 800ecde:	d5fb      	bpl.n	800ecd8 <_printf_i+0x1c0>
 800ece0:	8019      	strh	r1, [r3, #0]
 800ece2:	2300      	movs	r3, #0
 800ece4:	6123      	str	r3, [r4, #16]
 800ece6:	4615      	mov	r5, r2
 800ece8:	e7bc      	b.n	800ec64 <_printf_i+0x14c>
 800ecea:	682b      	ldr	r3, [r5, #0]
 800ecec:	1d1a      	adds	r2, r3, #4
 800ecee:	602a      	str	r2, [r5, #0]
 800ecf0:	681d      	ldr	r5, [r3, #0]
 800ecf2:	6862      	ldr	r2, [r4, #4]
 800ecf4:	2100      	movs	r1, #0
 800ecf6:	4628      	mov	r0, r5
 800ecf8:	f7f1 faaa 	bl	8000250 <memchr>
 800ecfc:	b108      	cbz	r0, 800ed02 <_printf_i+0x1ea>
 800ecfe:	1b40      	subs	r0, r0, r5
 800ed00:	6060      	str	r0, [r4, #4]
 800ed02:	6863      	ldr	r3, [r4, #4]
 800ed04:	6123      	str	r3, [r4, #16]
 800ed06:	2300      	movs	r3, #0
 800ed08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ed0c:	e7aa      	b.n	800ec64 <_printf_i+0x14c>
 800ed0e:	6923      	ldr	r3, [r4, #16]
 800ed10:	462a      	mov	r2, r5
 800ed12:	4649      	mov	r1, r9
 800ed14:	4640      	mov	r0, r8
 800ed16:	47d0      	blx	sl
 800ed18:	3001      	adds	r0, #1
 800ed1a:	d0ad      	beq.n	800ec78 <_printf_i+0x160>
 800ed1c:	6823      	ldr	r3, [r4, #0]
 800ed1e:	079b      	lsls	r3, r3, #30
 800ed20:	d413      	bmi.n	800ed4a <_printf_i+0x232>
 800ed22:	68e0      	ldr	r0, [r4, #12]
 800ed24:	9b03      	ldr	r3, [sp, #12]
 800ed26:	4298      	cmp	r0, r3
 800ed28:	bfb8      	it	lt
 800ed2a:	4618      	movlt	r0, r3
 800ed2c:	e7a6      	b.n	800ec7c <_printf_i+0x164>
 800ed2e:	2301      	movs	r3, #1
 800ed30:	4632      	mov	r2, r6
 800ed32:	4649      	mov	r1, r9
 800ed34:	4640      	mov	r0, r8
 800ed36:	47d0      	blx	sl
 800ed38:	3001      	adds	r0, #1
 800ed3a:	d09d      	beq.n	800ec78 <_printf_i+0x160>
 800ed3c:	3501      	adds	r5, #1
 800ed3e:	68e3      	ldr	r3, [r4, #12]
 800ed40:	9903      	ldr	r1, [sp, #12]
 800ed42:	1a5b      	subs	r3, r3, r1
 800ed44:	42ab      	cmp	r3, r5
 800ed46:	dcf2      	bgt.n	800ed2e <_printf_i+0x216>
 800ed48:	e7eb      	b.n	800ed22 <_printf_i+0x20a>
 800ed4a:	2500      	movs	r5, #0
 800ed4c:	f104 0619 	add.w	r6, r4, #25
 800ed50:	e7f5      	b.n	800ed3e <_printf_i+0x226>
 800ed52:	bf00      	nop
 800ed54:	0800ef45 	.word	0x0800ef45
 800ed58:	0800ef56 	.word	0x0800ef56

0800ed5c <memmove>:
 800ed5c:	4288      	cmp	r0, r1
 800ed5e:	b510      	push	{r4, lr}
 800ed60:	eb01 0402 	add.w	r4, r1, r2
 800ed64:	d902      	bls.n	800ed6c <memmove+0x10>
 800ed66:	4284      	cmp	r4, r0
 800ed68:	4623      	mov	r3, r4
 800ed6a:	d807      	bhi.n	800ed7c <memmove+0x20>
 800ed6c:	1e43      	subs	r3, r0, #1
 800ed6e:	42a1      	cmp	r1, r4
 800ed70:	d008      	beq.n	800ed84 <memmove+0x28>
 800ed72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ed76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ed7a:	e7f8      	b.n	800ed6e <memmove+0x12>
 800ed7c:	4402      	add	r2, r0
 800ed7e:	4601      	mov	r1, r0
 800ed80:	428a      	cmp	r2, r1
 800ed82:	d100      	bne.n	800ed86 <memmove+0x2a>
 800ed84:	bd10      	pop	{r4, pc}
 800ed86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ed8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ed8e:	e7f7      	b.n	800ed80 <memmove+0x24>

0800ed90 <_realloc_r>:
 800ed90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed94:	4680      	mov	r8, r0
 800ed96:	4614      	mov	r4, r2
 800ed98:	460e      	mov	r6, r1
 800ed9a:	b921      	cbnz	r1, 800eda6 <_realloc_r+0x16>
 800ed9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eda0:	4611      	mov	r1, r2
 800eda2:	f7ff bba9 	b.w	800e4f8 <_malloc_r>
 800eda6:	b92a      	cbnz	r2, 800edb4 <_realloc_r+0x24>
 800eda8:	f7ff fca4 	bl	800e6f4 <_free_r>
 800edac:	4625      	mov	r5, r4
 800edae:	4628      	mov	r0, r5
 800edb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edb4:	f000 f81b 	bl	800edee <_malloc_usable_size_r>
 800edb8:	4284      	cmp	r4, r0
 800edba:	4607      	mov	r7, r0
 800edbc:	d802      	bhi.n	800edc4 <_realloc_r+0x34>
 800edbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800edc2:	d812      	bhi.n	800edea <_realloc_r+0x5a>
 800edc4:	4621      	mov	r1, r4
 800edc6:	4640      	mov	r0, r8
 800edc8:	f7ff fb96 	bl	800e4f8 <_malloc_r>
 800edcc:	4605      	mov	r5, r0
 800edce:	2800      	cmp	r0, #0
 800edd0:	d0ed      	beq.n	800edae <_realloc_r+0x1e>
 800edd2:	42bc      	cmp	r4, r7
 800edd4:	4622      	mov	r2, r4
 800edd6:	4631      	mov	r1, r6
 800edd8:	bf28      	it	cs
 800edda:	463a      	movcs	r2, r7
 800eddc:	f7ff fc7c 	bl	800e6d8 <memcpy>
 800ede0:	4631      	mov	r1, r6
 800ede2:	4640      	mov	r0, r8
 800ede4:	f7ff fc86 	bl	800e6f4 <_free_r>
 800ede8:	e7e1      	b.n	800edae <_realloc_r+0x1e>
 800edea:	4635      	mov	r5, r6
 800edec:	e7df      	b.n	800edae <_realloc_r+0x1e>

0800edee <_malloc_usable_size_r>:
 800edee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800edf2:	1f18      	subs	r0, r3, #4
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	bfbc      	itt	lt
 800edf8:	580b      	ldrlt	r3, [r1, r0]
 800edfa:	18c0      	addlt	r0, r0, r3
 800edfc:	4770      	bx	lr
	...

0800ee00 <_init>:
 800ee00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee02:	bf00      	nop
 800ee04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee06:	bc08      	pop	{r3}
 800ee08:	469e      	mov	lr, r3
 800ee0a:	4770      	bx	lr

0800ee0c <_fini>:
 800ee0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee0e:	bf00      	nop
 800ee10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee12:	bc08      	pop	{r3}
 800ee14:	469e      	mov	lr, r3
 800ee16:	4770      	bx	lr
