#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Nov 14 01:25:57 2014
# Process ID: 4732
# Log file: C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/zynq_design_wrapper.vds
# Journal file: C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source zynq_design_wrapper.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# set_msg_config  -id {Chipscope 16-111}  -suppress 
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language VHDL [current_project]
# set_property board_part em.avnet.com:zed:part0:0.9 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths C:/Users/onlybecool/Thesis/git_videopasstrough/vivado_ip_repo [current_fileset]
# add_files C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/zynq_design.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/onlybecool/Thesis/git_videopasstrough/vivado_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'zynq_design_v_rgb2ycrcb_0_0' generated file not found 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/cmodel/v_rgb2ycrcb_v7_1_bitacc_cmodel_lin64.zip'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zynq_design_v_rgb2ycrcb_0_0' generated file not found 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/cmodel/v_rgb2ycrcb_v7_1_bitacc_cmodel_lin.zip'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zynq_design_v_rgb2ycrcb_0_0' generated file not found 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/cmodel/v_rgb2ycrcb_v7_1_bitacc_cmodel_nt.zip'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zynq_design_v_rgb2ycrcb_0_0' generated file not found 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/cmodel/v_rgb2ycrcb_v7_1_bitacc_cmodel_nt64.zip'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 202.922 ; gain = 25.770
# set_property used_in_implementation false [get_files -all c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/zynq_design_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tpg_0_0/zynq_design_v_tpg_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tpg_0_0/zynq_design_v_tpg_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/zynq_design_v_rgb2ycrcb_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/zynq_design_v_rgb2ycrcb_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tc_0_0/zynq_design_v_tc_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tc_0_0/zynq_design_v_tc_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/zynq_design_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/zynq_design.bd]
# read_vhdl -library xil_defaultlib C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design_wrapper.vhd
# read_xdc C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/constrs_1/new/cons.xdc
# set_property used_in_implementation false [get_files C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/constrs_1/new/cons.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.cache/wt [current_project]
# set_property parent.project_dir C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01 [current_project]
# catch { write_hwdef -file zynq_design_wrapper.hwdef }
# synth_design -top zynq_design_wrapper -part xc7z020clg484-1 -flatten_hierarchy none
Command: synth_design -top zynq_design_wrapper -part xc7z020clg484-1 -flatten_hierarchy none

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 256.895 ; gain = 124.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_design_wrapper' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design_wrapper.vhd:45]
INFO: [Synth 8-3491] module 'zynq_design' declared at 'C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:14' bound to instance 'zynq_design_i' of component 'zynq_design' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design_wrapper.vhd:77]
INFO: [Synth 8-638] synthesizing module 'zynq_design' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:47]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:370]
INFO: [Synth 8-3491] module 'zynq_design_bitcrop_0_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_bitcrop_0_0/synth/zynq_design_bitcrop_0_0.vhd:59' bound to instance 'bitcrop_0' of component 'zynq_design_bitcrop_0_0' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:374]
INFO: [Synth 8-638] synthesizing module 'zynq_design_bitcrop_0_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_bitcrop_0_0/synth/zynq_design_bitcrop_0_0.vhd:76]
	Parameter C_S_AXI_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXI_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'bitcrop_v1_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/bitcrop_v1_0/1777fa7e/hdl/bitcrop_v1_0.vhd:6' bound to instance 'U0' of component 'bitcrop_v1_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_bitcrop_0_0/synth/zynq_design_bitcrop_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'bitcrop_v1_0__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/bitcrop_v1_0/1777fa7e/hdl/bitcrop_v1_0.vhd:35]
	Parameter C_S_AXI_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXI_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bitcrop_v1_0__parameterized0' (1#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/bitcrop_v1_0/1777fa7e/hdl/bitcrop_v1_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_bitcrop_0_0' (2#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_bitcrop_0_0/synth/zynq_design_bitcrop_0_0.vhd:76]
INFO: [Synth 8-3491] module 'zynq_design_bitcrop_1_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_bitcrop_1_0/synth/zynq_design_bitcrop_1_0.vhd:59' bound to instance 'bitcrop_1' of component 'zynq_design_bitcrop_1_0' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:389]
INFO: [Synth 8-638] synthesizing module 'zynq_design_bitcrop_1_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_bitcrop_1_0/synth/zynq_design_bitcrop_1_0.vhd:76]
	Parameter C_S_AXI_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_TDATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'bitcrop_v1_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/bitcrop_v1_0/1777fa7e/hdl/bitcrop_v1_0.vhd:6' bound to instance 'U0' of component 'bitcrop_v1_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_bitcrop_1_0/synth/zynq_design_bitcrop_1_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'bitcrop_v1_0__parameterized2' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/bitcrop_v1_0/1777fa7e/hdl/bitcrop_v1_0.vhd:35]
	Parameter C_S_AXI_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_TDATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bitcrop_v1_0__parameterized2' (2#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/bitcrop_v1_0/1777fa7e/hdl/bitcrop_v1_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_bitcrop_1_0' (3#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_bitcrop_1_0/synth/zynq_design_bitcrop_1_0.vhd:76]
INFO: [Synth 8-3491] module 'zynq_design_processing_system7_0_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/synth/zynq_design_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'zynq_design_processing_system7_0_0' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:404]
INFO: [Synth 8-638] synthesizing module 'zynq_design_processing_system7_0_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/synth/zynq_design_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_4_processing_system7' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2217]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (5#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2218]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2219]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2220]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2221]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2222]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2223]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2224]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2225]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2226]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2228]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2229]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2230]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2247]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2253]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:2259]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (6#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:212]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:213]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:229]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:243]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:244]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:258]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1300]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1301]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:405]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1048]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1049]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1057]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1058]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1068]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1069]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_4_processing_system7' (7#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_4_processing_system7' requires 686 connections, but only 673 given [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/synth/zynq_design_processing_system7_0_0.v:305]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_processing_system7_0_0' (8#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/synth/zynq_design_processing_system7_0_0.v:57]
INFO: [Synth 8-3491] module 'zynq_design_v_axi4s_vid_out_0_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/synth/zynq_design_v_axi4s_vid_out_0_0.v:57' bound to instance 'v_axi4s_vid_out_0' of component 'zynq_design_v_axi4s_vid_out_0_0' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:530]
INFO: [Synth 8-638] synthesizing module 'zynq_design_v_axi4s_vid_out_0_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/synth/zynq_design_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_axi4s_vid_out_top' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v:61]
	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 0 - type: integer 
	Parameter VID_OUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter FILL_GUARDBAND bound to: 3 - type: integer 
	Parameter VTG_MASTER_SLAVE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_out_coupler' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v:68]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
	Parameter FILL_GUARDBAND bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_bridge_async_fifo_2' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:67]
	Parameter RAM_WIDTH bound to: 19 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:97]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:98]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:99]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:100]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:127]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:129]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_bridge_async_fifo_2' (9#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_out_coupler' (10#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v:68]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_out_sync' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v:99]
	Parameter RAM_ADDR_BITS bound to: 10 - type: integer 
	Parameter HYSTERESIS_LEVEL bound to: 12 - type: integer 
	Parameter VTG_MASTER_SLAVE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_out_sync' (11#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v:99]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_vid_out_formatter' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v:64]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_vid_out_formatter' (12#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v:64]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_axi4s_vid_out_top' (13#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_axi4s_vid_out_v3_0/8c2d01a7/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_v_axi4s_vid_out_0_0' (14#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/synth/zynq_design_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-3491] module 'zynq_design_v_rgb2ycrcb_0_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/synth/zynq_design_v_rgb2ycrcb_0_0.vhd:59' bound to instance 'v_rgb2ycrcb_0' of component 'zynq_design_v_rgb2ycrcb_0_0' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:562]
INFO: [Synth 8-638] synthesizing module 'zynq_design_v_rgb2ycrcb_0_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/synth/zynq_design_v_rgb2ycrcb_0_0.vhd:77]
	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_VIDEO_FORMAT bound to: 1 - type: integer 
	Parameter C_M_AXIS_VIDEO_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter c_s_axi_addr_width bound to: 9 - type: integer 
	Parameter c_s_axi_data_width bound to: 32 - type: integer 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_DEBUG bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_MAX_COLS bound to: 1920 - type: integer 
	Parameter C_ACTIVE_COLS bound to: 1920 - type: integer 
	Parameter C_ACTIVE_ROWS bound to: 1080 - type: integer 
	Parameter C_HAS_CLIP bound to: 1 - type: integer 
	Parameter C_HAS_CLAMP bound to: 1 - type: integer 
	Parameter C_ACOEF bound to: 16829 - type: integer 
	Parameter C_BCOEF bound to: 6415 - type: integer 
	Parameter C_CCOEF bound to: 38731 - type: integer 
	Parameter C_DCOEF bound to: 37827 - type: integer 
	Parameter C_YOFFSET bound to: 16 - type: integer 
	Parameter C_CBOFFSET bound to: 128 - type: integer 
	Parameter C_CROFFSET bound to: 128 - type: integer 
	Parameter C_YMAX bound to: 255 - type: integer 
	Parameter C_YMIN bound to: 0 - type: integer 
	Parameter C_CBMAX bound to: 255 - type: integer 
	Parameter C_CBMIN bound to: 0 - type: integer 
	Parameter C_CRMAX bound to: 255 - type: integer 
	Parameter C_CRMIN bound to: 0 - type: integer 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'v_rgb2ycrcb' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/v_rgb2ycrcb.vhd:117' bound to instance 'U0' of component 'v_rgb2ycrcb' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/synth/zynq_design_v_rgb2ycrcb_0_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/v_rgb2ycrcb.vhd:220]
	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_VIDEO_FORMAT bound to: 1 - type: integer 
	Parameter C_M_AXIS_VIDEO_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_DEBUG bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_MAX_COLS bound to: 1920 - type: integer 
	Parameter C_ACTIVE_COLS bound to: 1920 - type: integer 
	Parameter C_ACTIVE_ROWS bound to: 1080 - type: integer 
	Parameter C_HAS_CLIP bound to: 1 - type: integer 
	Parameter C_HAS_CLAMP bound to: 1 - type: integer 
	Parameter C_ACOEF bound to: 16829 - type: integer 
	Parameter C_BCOEF bound to: 6415 - type: integer 
	Parameter C_CCOEF bound to: 38731 - type: integer 
	Parameter C_DCOEF bound to: 37827 - type: integer 
	Parameter C_YOFFSET bound to: 16 - type: integer 
	Parameter C_CBOFFSET bound to: 128 - type: integer 
	Parameter C_CROFFSET bound to: 128 - type: integer 
	Parameter C_YMAX bound to: 255 - type: integer 
	Parameter C_YMIN bound to: 0 - type: integer 
	Parameter C_CBMAX bound to: 255 - type: integer 
	Parameter C_CBMIN bound to: 0 - type: integer 
	Parameter C_CRMAX bound to: 255 - type: integer 
	Parameter C_CRMIN bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:652]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_IRQ bound to: 1 - type: integer 
	Parameter C_SRESET_LENGTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_EVAL bound to: 0 - type: bool 
	Parameter C_GENR_NUM_REGS bound to: 8 - type: integer 
	Parameter C_TIME_NUM_REGS bound to: 2 - type: integer 
	Parameter C_CORE_NUM_REGS bound to: 13 - type: integer 
	Parameter C_GENR_AXI_WRITE bound to: 256'b1100000000000000000000000011111100000000000000010000000000001111000000000000000000000000000011110000000000000001000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_AXI_WRITE bound to: 64'b1111111111111111111111111111111100000000000000000000000000000111 
	Parameter C_CORE_AXI_WRITE bound to: 416'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000111111111111111111000000000000001111111111111111110000000000000011111111111111111100000000000000111111111111111111 
	Parameter C_GENR_SELFCLR bound to: 256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_GENR_DEFAULT bound to: 256'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DEFAULT bound to: 64'b0000010000111000000001111000000000000000000000000000000000000000 
	Parameter C_CORE_DEFAULT bound to: 416'b00000000000000000000000011111111000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000001000000000000000000000000100000110111101000000000000000000011001000011110000000000000000100101110100101100000000000000001001001111000011 
	Parameter C_GENR_DBUFFER bound to: 256'b0000000000000000000000000010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DBUFFER bound to: 64'b1111111111111111111111111111111100000000000000000000000000000111 
	Parameter C_CORE_DBUFFER bound to: 416'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000011111111111111111 
	Parameter C_TIMEOUT_HOURS bound to: 8 - type: integer 
	Parameter C_TIMEOUT_MINS bound to: 0 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 7 - type: integer 
	Parameter C_VERSION_MINOR bound to: 1 - type: integer 
	Parameter C_VERSION_REVISION bound to: 0 - type: integer 
	Parameter C_COREGEN_PATCH bound to: 0 - type: integer 
	Parameter C_REVISION_NUMBER bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:756]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity video_ctrl does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:624]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity video_ctrl does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:630]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity video_ctrl does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:632]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity video_ctrl does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:633]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity video_ctrl does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:640]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity video_ctrl does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:641]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity video_ctrl does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (15#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:652]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_top' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/rgb2ycrcb_top.vhd:195]
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_DEBUG bound to: 0 - type: integer 
	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_VIDEO_FORMAT bound to: 1 - type: integer 
	Parameter C_M_AXIS_VIDEO_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_ACTIVE_COLS bound to: 1920 - type: integer 
	Parameter C_ACTIVE_ROWS bound to: 1080 - type: integer 
	Parameter C_HAS_CLIP bound to: 1 - type: integer 
	Parameter C_HAS_CLAMP bound to: 1 - type: integer 
	Parameter C_ACOEF bound to: 16829 - type: integer 
	Parameter C_BCOEF bound to: 6415 - type: integer 
	Parameter C_CCOEF bound to: 38731 - type: integer 
	Parameter C_DCOEF bound to: 37827 - type: integer 
	Parameter C_YOFFSET bound to: 16 - type: integer 
	Parameter C_CBOFFSET bound to: 128 - type: integer 
	Parameter C_CROFFSET bound to: 128 - type: integer 
	Parameter C_YMAX bound to: 255 - type: integer 
	Parameter C_YMIN bound to: 0 - type: integer 
	Parameter C_CBMAX bound to: 255 - type: integer 
	Parameter C_CBMIN bound to: 0 - type: integer 
	Parameter C_CRMAX bound to: 255 - type: integer 
	Parameter C_CRMIN bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_axis_input_buffer' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/axis_input_buffer.vhd:144]
	Parameter C_AXIS_BUFFER_DEPTH bound to: 16 - type: integer 
	Parameter C_AXIS_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/MemXLib_arch.vhd:690]
	Parameter input_reg bound to: 0 - type: integer 
	Parameter fallthru bound to: 0 - type: integer 
	Parameter dwidth bound to: 26 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter aempty_count bound to: 1 - type: integer 
	Parameter afull_count bound to: 2 - type: integer 
	Parameter mem_type bound to: distributed - type: string 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_dp_ram' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/MemXLib_arch.vhd:200]
	Parameter input_reg bound to: 0 - type: integer 
	Parameter dwidth bound to: 26 - type: integer 
	Parameter mem_size bound to: 16 - type: integer 
	Parameter mem_type bound to: distributed - type: string 
	Parameter write_mode_a bound to: WRITE_FIRST - type: string 
	Parameter write_mode_b bound to: WRITE_FIRST - type: string 
	Parameter mem_init bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_dp_ram' (16#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/MemXLib_arch.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo' (17#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/MemXLib_arch.vhd:690]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_axis_input_buffer' (18#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/axis_input_buffer.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi4s_control' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/axi4s_control.vhd:157]
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter LINE_FLUSH_CLKS bound to: 12 - type: integer 
	Parameter DATA_VALID_CLKS bound to: 12 - type: integer 
	Parameter FRAME_FLUSH_LINES bound to: 0 - type: integer 
	Parameter DATA_VALID_LINES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi4s_control' (19#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/axi4s_control.vhd:157]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_core' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/rgb2ycrcb_core.vhd:180]
	Parameter FAMILY_HAS_MAC bound to: 1 - type: integer 
	Parameter C_FABRIC_ADDS bound to: 1 - type: integer 
	Parameter C_IWIDTH bound to: 8 - type: integer 
	Parameter C_CWIDTH bound to: 17 - type: integer 
	Parameter C_MWIDTH bound to: 17 - type: integer 
	Parameter C_OWIDTH bound to: 8 - type: integer 
	Parameter C_HAS_CLIP bound to: 1 - type: integer 
	Parameter C_HAS_CLAMP bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'radd_sub_sclr' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:387]
	Parameter width bound to: 8 - type: integer 
	Parameter delay bound to: 1 - type: integer 
	Parameter fabric bound to: 1 - type: integer 
	Parameter add bound to: 0 - type: bool 
	Parameter a_signed bound to: 0 - type: bool 
	Parameter b_signed bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:333]
	Parameter width bound to: 8 - type: integer 
	Parameter delay bound to: 1 - type: integer 
	Parameter add bound to: 0 - type: bool 
	Parameter a_signed bound to: 0 - type: bool 
	Parameter b_signed bound to: 0 - type: bool 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:337]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:207]
	Parameter width bound to: 9 - type: integer 
	Parameter delay bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr' (20#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no' (21#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:333]
INFO: [Synth 8-256] done synthesizing module 'radd_sub_sclr' (22#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:387]
INFO: [Synth 8-638] synthesizing module 'mult' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:584]
	Parameter IWIDTHA bound to: 9 - type: integer 
	Parameter IWIDTHB bound to: 17 - type: integer 
	Parameter delay bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:207]
	Parameter width bound to: 26 - type: integer 
	Parameter delay bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized0' (22#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'mult' (23#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:584]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_mac' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:639]
	Parameter IWIDTHA bound to: 9 - type: integer 
	Parameter IWIDTHB bound to: 17 - type: integer 
	Parameter OWIDTH bound to: 26 - type: integer 
	Parameter ROUND_MODE bound to: 0 - type: integer 
	Parameter HAS_C bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:457]
	Parameter IWIDTH bound to: 26 - type: integer 
	Parameter OWIDTH bound to: 26 - type: integer 
	Parameter has_offset bound to: 1 - type: integer 
	Parameter mode bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend' (24#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_mac' (25#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:639]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:140]
	Parameter width bound to: 8 - type: integer 
	Parameter delay bound to: 4 - type: integer 
	Parameter vector bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net q1 in module/entity v_rgb2ycrcb_v7_1_delay does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:140]
INFO: [Synth 8-638] synthesizing module 'radd_sub_sclr__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:387]
	Parameter width bound to: 9 - type: integer 
	Parameter delay bound to: 1 - type: integer 
	Parameter fabric bound to: 1 - type: integer 
	Parameter add bound to: 1 - type: bool 
	Parameter a_signed bound to: 1 - type: bool 
	Parameter b_signed bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:333]
	Parameter width bound to: 9 - type: integer 
	Parameter delay bound to: 1 - type: integer 
	Parameter add bound to: 1 - type: bool 
	Parameter a_signed bound to: 1 - type: bool 
	Parameter b_signed bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized1' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:207]
	Parameter width bound to: 10 - type: integer 
	Parameter delay bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized1' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:333]
INFO: [Synth 8-256] done synthesizing module 'radd_sub_sclr__parameterized0' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:387]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:140]
	Parameter width bound to: 8 - type: integer 
	Parameter delay bound to: 5 - type: integer 
	Parameter vector bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net q1 in module/entity v_rgb2ycrcb_v7_1_delay__parameterized0 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized0' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:140]
INFO: [Synth 8-638] synthesizing module 'radd_sub_sclr__parameterized1' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:387]
	Parameter width bound to: 10 - type: integer 
	Parameter delay bound to: 1 - type: integer 
	Parameter fabric bound to: 1 - type: integer 
	Parameter add bound to: 0 - type: bool 
	Parameter a_signed bound to: 1 - type: bool 
	Parameter b_signed bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:333]
	Parameter width bound to: 10 - type: integer 
	Parameter delay bound to: 1 - type: integer 
	Parameter add bound to: 0 - type: bool 
	Parameter a_signed bound to: 1 - type: bool 
	Parameter b_signed bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized2' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:207]
	Parameter width bound to: 11 - type: integer 
	Parameter delay bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized2' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:333]
INFO: [Synth 8-256] done synthesizing module 'radd_sub_sclr__parameterized1' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:387]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_mac__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:639]
	Parameter IWIDTHA bound to: 11 - type: integer 
	Parameter IWIDTHB bound to: 17 - type: integer 
	Parameter OWIDTH bound to: 12 - type: integer 
	Parameter ROUND_MODE bound to: 0 - type: integer 
	Parameter HAS_C bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:457]
	Parameter IWIDTH bound to: 28 - type: integer 
	Parameter OWIDTH bound to: 12 - type: integer 
	Parameter has_offset bound to: 1 - type: integer 
	Parameter mode bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized0' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_mac__parameterized0' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:639]
INFO: [Synth 8-638] synthesizing module 'round' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:523]
	Parameter iwidth bound to: 10 - type: integer 
	Parameter owidth bound to: 10 - type: integer 
	Parameter has_offset bound to: 1 - type: integer 
	Parameter mode bound to: 0 - type: integer 
	Parameter delay bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized1' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:457]
	Parameter IWIDTH bound to: 10 - type: integer 
	Parameter OWIDTH bound to: 10 - type: integer 
	Parameter has_offset bound to: 1 - type: integer 
	Parameter mode bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized1' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:457]
INFO: [Synth 8-638] synthesizing module 'radd_sub_sclr__parameterized2' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:387]
	Parameter width bound to: 10 - type: integer 
	Parameter delay bound to: 1 - type: integer 
	Parameter fabric bound to: 1 - type: integer 
	Parameter add bound to: 1 - type: bool 
	Parameter a_signed bound to: 1 - type: bool 
	Parameter b_signed bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:333]
	Parameter width bound to: 10 - type: integer 
	Parameter delay bound to: 1 - type: integer 
	Parameter add bound to: 1 - type: bool 
	Parameter a_signed bound to: 1 - type: bool 
	Parameter b_signed bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:333]
INFO: [Synth 8-256] done synthesizing module 'radd_sub_sclr__parameterized2' (26#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:387]
INFO: [Synth 8-256] done synthesizing module 'round' (27#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:523]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized1' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:140]
	Parameter width bound to: 10 - type: integer 
	Parameter delay bound to: 3 - type: integer 
	Parameter vector bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net q1 in module/entity v_rgb2ycrcb_v7_1_delay__parameterized1 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized1' (27#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:140]
INFO: [Synth 8-638] synthesizing module 'max_sat' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:728]
	Parameter width bound to: 10 - type: integer 
	Parameter delay bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_sat' (28#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:728]
INFO: [Synth 8-638] synthesizing module 'min_sat' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:767]
	Parameter width bound to: 10 - type: integer 
	Parameter delay bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'min_sat' (29#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:767]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_core' (30#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/rgb2ycrcb_core.vhd:180]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_axis_output_buffer' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/axis_output_buffer.vhd:144]
	Parameter C_AXIS_BUFFER_DEPTH bound to: 16 - type: integer 
	Parameter C_AXIS_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo_fallthru' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/MemXLib_arch.vhd:2885]
	Parameter input_reg bound to: 0 - type: integer 
	Parameter dwidth bound to: 26 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter aempty_count bound to: 1 - type: integer 
	Parameter afull_count bound to: 2 - type: integer 
	Parameter mem_type bound to: distributed - type: string 
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/MemXLib_arch.vhd:3039]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo_fallthru' (31#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/MemXLib_arch.vhd:2885]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_axis_output_buffer' (32#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/axis_output_buffer.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_top' (33#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/rgb2ycrcb_top.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb__parameterized0' (34#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/v_rgb2ycrcb.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_v_rgb2ycrcb_0_0' (35#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/synth/zynq_design_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-3491] module 'zynq_design_v_tc_0_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tc_0_0/synth/zynq_design_v_tc_0_0.vhd:59' bound to instance 'v_tc_0' of component 'zynq_design_v_tc_0_0' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:578]
INFO: [Synth 8-638] synthesizing module 'zynq_design_v_tc_0_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tc_0_0/synth/zynq_design_v_tc_0_0.vhd:74]
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1920 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 1080 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 2200 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 1125 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 1125 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 2008 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 2052 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 1083 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 1088 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 1083 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 1088 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1920 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/v_tc.vhd:228' bound to instance 'U0' of component 'v_tc' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tc_0_0/synth/zynq_design_v_tc_0_0.vhd:228]
INFO: [Synth 8-638] synthesizing module 'v_tc__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/v_tc.vhd:439]
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_CONTROL bound to: 0 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_IRQEN bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1920 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 1080 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 2200 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 1125 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 1125 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 2008 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 2052 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 1083 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 1088 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 1083 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 1088 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1920 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1920 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_PIXEL_DELAY bound to: 0 - type: integer 
	Parameter C_LINE_DELAY bound to: 0 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_FAMILY bound to: virtex5 - type: string 
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 128 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/v_tc.vhd:656]
WARNING: [Synth 8-614] signal 'field_id_int' is read in the process but is not in the sensitivity list [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/v_tc.vhd:693]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:652]
	Parameter C_FAMILY bound to: virtex5 - type: string 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_IRQ bound to: 0 - type: integer 
	Parameter C_SRESET_LENGTH bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_EVAL bound to: 0 - type: bool 
	Parameter C_GENR_NUM_REGS bound to: 5 - type: integer 
	Parameter C_TIME_NUM_REGS bound to: 29 - type: integer 
	Parameter C_CORE_NUM_REGS bound to: 17 - type: integer 
	Parameter C_GENR_AXI_WRITE bound to: 160'b1100011111110111111011110010111111111111111111110011111100000000000000000011111100000000000000001111111111111111001111110000000000000000000000000000000000000000 
	Parameter C_TIME_AXI_WRITE bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000110100111100000000000000000000000001111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111 
	Parameter C_CORE_AXI_WRITE bound to: 544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111 
	Parameter C_GENR_SELFCLR bound to: 256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_GENR_DEFAULT bound to: 160'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DEFAULT bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001110000000011110000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000001111111000000000000000000001000100110000000010001100101000001000110010100001000000001000000011111011000000001111000000000000111100000000000010001000000000001000011101100000111100000000000011110000000000001111000000000000111100000000000010001000000000001000011101100000111100000000000011110000000 
	Parameter C_CORE_DEFAULT bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_GENR_DBUFFER bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DBUFFER bound to: 928'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110001111111111111000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111000111111111111100011111111111110001111111111111 
	Parameter C_CORE_DBUFFER bound to: 544'b0000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100001111111111110000111111111111000011111111111100000000000000000000000000000000 
	Parameter C_TIMEOUT_HOURS bound to: 8 - type: integer 
	Parameter C_TIMEOUT_MINS bound to: 0 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 6 - type: integer 
	Parameter C_VERSION_MINOR bound to: 1 - type: integer 
	Parameter C_VERSION_REVISION bound to: 0 - type: integer 
	Parameter C_COREGEN_PATCH bound to: 0 - type: integer 
	Parameter C_REVISION_NUMBER bound to: 6 - type: integer 
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity video_ctrl__parameterized0 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:624]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity video_ctrl__parameterized0 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:630]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity video_ctrl__parameterized0 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:632]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity video_ctrl__parameterized0 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:633]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity video_ctrl__parameterized0 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:640]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity video_ctrl__parameterized0 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:641]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity video_ctrl__parameterized0 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized0' (35#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:652]
INFO: [Synth 8-638] synthesizing module 'tc_top' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:335]
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 1 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tc_generator' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_generator.vhd:281]
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 4096 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_CHROMA_CNT_BITS bound to: 0 - type: integer 
	Parameter C_GEN_CLOCK_DIV bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tc_generator' (36#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_generator.vhd:281]
WARNING: [Synth 8-3848] Net det_vblank_pol in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:391]
WARNING: [Synth 8-3848] Net det_hblank_pol in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:390]
WARNING: [Synth 8-3848] Net det_vsync_pol in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:389]
WARNING: [Synth 8-3848] Net det_hsync_pol in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:388]
WARNING: [Synth 8-3848] Net det_active_video_pol in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:393]
WARNING: [Synth 8-3848] Net det_active_chroma_pol in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:394]
WARNING: [Synth 8-3848] Net det_field_id_pol in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:392]
WARNING: [Synth 8-3848] Net det_chroma_skip_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:373]
WARNING: [Synth 8-3848] Net det_interlace in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:245]
WARNING: [Synth 8-3848] Net hsync_lock_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:398]
WARNING: [Synth 8-3848] Net hblank_lock_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:399]
WARNING: [Synth 8-3848] Net vsync_lock_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:400]
WARNING: [Synth 8-3848] Net vblank_lock_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:401]
WARNING: [Synth 8-3848] Net field_id_lock_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:402]
WARNING: [Synth 8-3848] Net active_video_lock_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:403]
WARNING: [Synth 8-3848] Net active_chroma_lock_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:404]
WARNING: [Synth 8-3848] Net det_fsync in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:396]
WARNING: [Synth 8-3848] Net det_htotal_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:343]
WARNING: [Synth 8-3848] Net det_hfp_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:344]
WARNING: [Synth 8-3848] Net det_hsync_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:345]
WARNING: [Synth 8-3848] Net det_hbp_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:346]
WARNING: [Synth 8-3848] Net det_hactive_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:347]
WARNING: [Synth 8-3848] Net det_v0total_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:349]
WARNING: [Synth 8-3848] Net det_v0fp_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:350]
WARNING: [Synth 8-3848] Net det_v0sync_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:351]
WARNING: [Synth 8-3848] Net det_v0bp_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:352]
WARNING: [Synth 8-3848] Net det_v0active_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:353]
WARNING: [Synth 8-3848] Net det_v0chroma_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:354]
WARNING: [Synth 8-3848] Net det_v1total_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:356]
WARNING: [Synth 8-3848] Net det_v1fp_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:357]
WARNING: [Synth 8-3848] Net det_v1sync_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:358]
WARNING: [Synth 8-3848] Net det_v1bp_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:359]
WARNING: [Synth 8-3848] Net det_v1active_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:360]
WARNING: [Synth 8-3848] Net det_v1chroma_start_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:361]
WARNING: [Synth 8-3848] Net det_v0fp_start_hori_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:363]
WARNING: [Synth 8-3848] Net det_v0sync_start_hori_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:364]
WARNING: [Synth 8-3848] Net det_v0bp_start_hori_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:365]
WARNING: [Synth 8-3848] Net det_v0active_start_hori_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:366]
WARNING: [Synth 8-3848] Net det_v1fp_start_hori_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:368]
WARNING: [Synth 8-3848] Net det_v1sync_start_hori_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:369]
WARNING: [Synth 8-3848] Net det_v1bp_start_hori_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:370]
WARNING: [Synth 8-3848] Net det_v1active_start_hori_int in module/entity tc_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:371]
INFO: [Synth 8-256] done synthesizing module 'tc_top' (37#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_tc__parameterized0' (38#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/v_tc.vhd:439]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_v_tc_0_0' (39#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tc_0_0/synth/zynq_design_v_tc_0_0.vhd:74]
INFO: [Synth 8-3491] module 'zynq_design_v_tpg_0_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tpg_0_0/synth/zynq_design_v_tpg_0_0.vhd:59' bound to instance 'v_tpg_0' of component 'zynq_design_v_tpg_0_0' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:591]
INFO: [Synth 8-638] synthesizing module 'zynq_design_v_tpg_0_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tpg_0_0/synth/zynq_design_v_tpg_0_0.vhd:72]
	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_VIDEO_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 0 - type: integer 
	Parameter C_M_AXIS_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_S_AXIS_VIDEO_TUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXIS_VIDEO_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_ACTIVE_ROWS bound to: 1080 - type: integer 
	Parameter C_ACTIVE_COLS bound to: 1920 - type: integer 
	Parameter C_PATTERN_CONTROL bound to: 4105 - type: integer 
	Parameter C_MOTION_SPEED bound to: 0 - type: integer 
	Parameter C_CROSS_HAIRS bound to: 6553700 - type: integer 
	Parameter C_ZPLATE_HOR_CONTROL bound to: 30 - type: integer 
	Parameter C_ZPLATE_VER_CONTROL bound to: 1 - type: integer 
	Parameter C_BOX_SIZE bound to: 50 - type: integer 
	Parameter C_BOX_COLOR bound to: 0 - type: integer 
	Parameter C_STUCK_PIXEL_THRESH bound to: 0 - type: integer 
	Parameter C_NOISE_GAIN bound to: 0 - type: integer 
	Parameter C_BAYER_PHASE bound to: 4 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_VTIMING bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tpg' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/v_tpg.vhd:125' bound to instance 'U0' of component 'v_tpg' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tpg_0_0/synth/zynq_design_v_tpg_0_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'v_tpg__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/v_tpg.vhd:215]
	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_VIDEO_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 0 - type: integer 
	Parameter C_M_AXIS_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_S_AXIS_VIDEO_TUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXIS_VIDEO_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_ACTIVE_ROWS bound to: 1080 - type: integer 
	Parameter C_ACTIVE_COLS bound to: 1920 - type: integer 
	Parameter C_PATTERN_CONTROL bound to: 4105 - type: integer 
	Parameter C_MOTION_SPEED bound to: 0 - type: integer 
	Parameter C_CROSS_HAIRS bound to: 6553700 - type: integer 
	Parameter C_ZPLATE_HOR_CONTROL bound to: 30 - type: integer 
	Parameter C_ZPLATE_VER_CONTROL bound to: 1 - type: integer 
	Parameter C_BOX_SIZE bound to: 50 - type: integer 
	Parameter C_BOX_COLOR bound to: 0 - type: integer 
	Parameter C_STUCK_PIXEL_THRESH bound to: 0 - type: integer 
	Parameter C_NOISE_GAIN bound to: 0 - type: integer 
	Parameter C_BAYER_PHASE bound to: 4 - type: integer 
	Parameter C_HAS_VTIMING bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized1' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:652]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_IRQ bound to: 1 - type: integer 
	Parameter C_SRESET_LENGTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_EVAL bound to: 0 - type: bool 
	Parameter C_GENR_NUM_REGS bound to: 5 - type: integer 
	Parameter C_TIME_NUM_REGS bound to: 2 - type: integer 
	Parameter C_CORE_NUM_REGS bound to: 10 - type: integer 
	Parameter C_GENR_AXI_WRITE bound to: 160'b1100000000000000000000000000011100000000000000010000000000001111000000000000000100000000000011110000000000000001000000000000111100000000000000000000000000000000 
	Parameter C_TIME_AXI_WRITE bound to: 64'b0001111111111111000111111111111100000000000000000000000000000000 
	Parameter C_CORE_AXI_WRITE bound to: 320'b11111111111111111111111111111111000000000000000000000000111111110000111111111111000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000011111111111100000000111111111111111111111111000000000000000011111111111111110000000000000000000000001111111100000000000000000000000000000111 
	Parameter C_GENR_SELFCLR bound to: 256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_GENR_DEFAULT bound to: 160'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DEFAULT bound to: 64'b0000010000111000000001111000000000000000000000000000000000000000 
	Parameter C_CORE_DEFAULT bound to: 320'b00000000000000000001000000001001000000000000000000000000000000000000000001100100000000000110010000000000000000000000000000011110000000000000000000000000000000010000000000000000000000000011001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter C_GENR_DBUFFER bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TIME_DBUFFER bound to: 64'b0001111111111111000111111111111100000000000000000000000000000000 
	Parameter C_CORE_DBUFFER bound to: 320'b11111111111111111111111100000000000000000000000000000000111111110000111111111111000011111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000011111111111100000000111111111111111111111111000000000000000011111111111111110000000000000000000000001111111100000000000000000000000000000111 
	Parameter C_TIMEOUT_HOURS bound to: 8 - type: integer 
	Parameter C_TIMEOUT_MINS bound to: 0 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 6 - type: integer 
	Parameter C_VERSION_MINOR bound to: 0 - type: integer 
	Parameter C_VERSION_REVISION bound to: 0 - type: integer 
	Parameter C_COREGEN_PATCH bound to: 0 - type: integer 
	Parameter C_REVISION_NUMBER bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity video_ctrl__parameterized1 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:624]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity video_ctrl__parameterized1 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:630]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity video_ctrl__parameterized1 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:632]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity video_ctrl__parameterized1 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:633]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity video_ctrl__parameterized1 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:640]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity video_ctrl__parameterized1 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:641]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity video_ctrl__parameterized1 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized1' (39#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/video_ctrl.vhd:652]
INFO: [Synth 8-638] synthesizing module 'tpg_top' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_top.vhd:183]
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_VIDEO_FORMAT bound to: 0 - type: integer 
	Parameter C_M_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_S_NUM_COMPONENTS bound to: 2 - type: integer 
	Parameter C_M_NUM_COMPONENTS bound to: 3 - type: integer 
	Parameter C_ACTIVE_COLS bound to: 1920 - type: integer 
	Parameter C_ACTIVE_ROWS bound to: 1080 - type: integer 
	Parameter C_S_AXIS_VIDEO_TUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_VTIMING bound to: 0 - type: integer 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi4s_control_local' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/axi4s_control_local.vhd:155]
	Parameter C_DEBUG bound to: 0 - type: integer 
	Parameter C_HAS_VTIMING bound to: 0 - type: integer 
	Parameter LINE_FLUSH_CLKS bound to: 10 - type: integer 
	Parameter DATA_VALID_CLKS bound to: 10 - type: integer 
	Parameter FRAME_FLUSH_LINES bound to: 0 - type: integer 
	Parameter DATA_VALID_LINES bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_DELAY' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/GenXlib_arch.vhd:124]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter vector bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net q1 in module/entity v_tpg_v6_0_DELAY does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/GenXlib_arch.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_DELAY' (40#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/GenXlib_arch.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control_local' (41#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/axi4s_control_local.vhd:155]
INFO: [Synth 8-638] synthesizing module 'tpg_core' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_core.vhd:166]
	Parameter C_S_VIDEO_FORMAT bound to: 0 - type: integer 
	Parameter C_M_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_S_NUM_COMPONENTS bound to: 2 - type: integer 
	Parameter C_M_NUM_COMPONENTS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'awgn_cos' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/awgn_cos.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'awgn_cos' (42#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/awgn_cos.vhd:144]
INFO: [Synth 8-638] synthesizing module 'awgn_ln' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/awgn_ln.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'awgn_ln' (43#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/awgn_ln.vhd:141]
INFO: [Synth 8-638] synthesizing module 'prng' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/prng.vhd:117]
	Parameter width bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prng' (44#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/prng.vhd:117]
INFO: [Synth 8-638] synthesizing module 'zplate' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/zplate_top.vhd:130]
	Parameter OutWidth bound to: 8 - type: integer 
	Parameter DeltaWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zplate' (45#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/zplate_top.vhd:130]
INFO: [Synth 8-226] default block is never used [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_core.vhd:758]
INFO: [Synth 8-226] default block is never used [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_core.vhd:825]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_DELAY__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/GenXlib_arch.vhd:124]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter DELAY bound to: 6 - type: integer 
	Parameter vector bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net q1 in module/entity v_tpg_v6_0_DELAY__parameterized0 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/GenXlib_arch.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_DELAY__parameterized0' (45#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/GenXlib_arch.vhd:124]
INFO: [Synth 8-4471] merging register 'Generate2ChInput.DinFIFO_out_red_reg[7:0]' into 'Generate2ChInput.DinFIFO_out_blue_reg[7:0]' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_core.vhd:828]
INFO: [Synth 8-256] done synthesizing module 'tpg_core' (46#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_core.vhd:166]
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_axis_output_buffer' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/axis_output_buffer.vhd:144]
	Parameter C_AXIS_BUFFER_DEPTH bound to: 16 - type: integer 
	Parameter C_AXIS_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_synch_fifo_fallthru' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/MemXLib_arch.vhd:895]
	Parameter input_reg bound to: 0 - type: integer 
	Parameter dwidth bound to: 26 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter aempty_count bound to: 1 - type: integer 
	Parameter afull_count bound to: 2 - type: integer 
	Parameter mem_type bound to: distributed - type: string 
INFO: [Synth 8-638] synthesizing module 'v_tpg_v6_0_dp_ram' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/MemXLib_arch.vhd:327]
	Parameter input_reg bound to: 0 - type: integer 
	Parameter dwidth bound to: 26 - type: integer 
	Parameter mem_size bound to: 16 - type: integer 
	Parameter mem_type bound to: distributed - type: string 
	Parameter write_mode_a bound to: WRITE_FIRST - type: string 
	Parameter write_mode_b bound to: WRITE_FIRST - type: string 
	Parameter mem_init bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_dp_ram' (47#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/MemXLib_arch.vhd:327]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/MemXLib_arch.vhd:1050]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_synch_fifo_fallthru' (48#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/MemXLib_arch.vhd:895]
INFO: [Synth 8-256] done synthesizing module 'v_tpg_v6_0_axis_output_buffer' (49#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/axis_output_buffer.vhd:144]
WARNING: [Synth 8-3848] Net s_axis_video_tready in module/entity tpg_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_top.vhd:132]
WARNING: [Synth 8-3848] Net vid_data_in in module/entity tpg_top does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_top.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'tpg_top' (50#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_top.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'v_tpg__parameterized0' (51#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/v_tpg.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_v_tpg_0_0' (52#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tpg_0_0/synth/zynq_design_v_tpg_0_0.vhd:72]
INFO: [Synth 8-3491] module 'zynq_design_v_yuv444to422_0_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_yuv444to422_0_0/synth/zynq_design_v_yuv444to422_0_0.vhd:59' bound to instance 'v_yuv444to422_0' of component 'zynq_design_v_yuv444to422_0_0' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:602]
INFO: [Synth 8-638] synthesizing module 'zynq_design_v_yuv444to422_0_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_yuv444to422_0_0/synth/zynq_design_v_yuv444to422_0_0.vhd:76]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_TDATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'v_yuv444to422_v1_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/v_yuv444to422_v1_0.vhd:6' bound to instance 'U0' of component 'v_yuv444to422_v1_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_yuv444to422_0_0/synth/zynq_design_v_yuv444to422_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'v_yuv444to422_v1_0__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/v_yuv444to422_v1_0.vhd:41]
	Parameter C_S_AXI_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 16 - type: integer 
	Parameter D_WIDTH bound to: 16 - type: integer 
	Parameter CNT_WIDTH bound to: 5 - type: integer 
	Parameter ASYNCM bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'axis_fifo' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/axis_fifo.vhd:34' bound to instance 'ofifo' of component 'axis_fifo' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/v_yuv444to422_v1_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'axis_fifo__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/axis_fifo.vhd:62]
	Parameter LENGTH bound to: 16 - type: integer 
	Parameter D_WIDTH bound to: 16 - type: integer 
	Parameter CNT_WIDTH bound to: 5 - type: integer 
	Parameter ASYNCM bound to: 1 - type: bool 
	Parameter LENGTH bound to: 16 - type: integer 
	Parameter D_WIDTH bound to: 18 - type: integer 
	Parameter CNT_WIDTH bound to: 5 - type: integer 
	Parameter ASYNCM bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'generic_fifo' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/generic_fifo.vhd:36' bound to instance 'fifo' of component 'generic_fifo' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/axis_fifo.vhd:93]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/generic_fifo.vhd:60]
	Parameter LENGTH bound to: 16 - type: integer 
	Parameter D_WIDTH bound to: 18 - type: integer 
	Parameter CNT_WIDTH bound to: 5 - type: integer 
	Parameter ASYNCM bound to: 1 - type: bool 
	Parameter D_WIDTH bound to: 18 - type: integer 
	Parameter A_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'generic_asyncmem_rw_r' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/generic_mems.vhd:118' bound to instance 'i_mem' of component 'generic_asyncmem_rw_r' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/generic_fifo.vhd:309]
INFO: [Synth 8-638] synthesizing module 'generic_asyncmem_rw_r__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/generic_mems.vhd:138]
	Parameter D_WIDTH bound to: 18 - type: integer 
	Parameter A_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_asyncmem_rw_r__parameterized0' (53#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/generic_mems.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized0' (54#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/generic_fifo.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'axis_fifo__parameterized0' (55#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/axis_fifo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'v_yuv444to422_v1_0__parameterized0' (56#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/jsykora.info/v_yuv444to422_v1_0/28cb3772/hdl/v_yuv444to422_v1_0.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_v_yuv444to422_0_0' (57#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_yuv444to422_0_0/synth/zynq_design_v_yuv444to422_0_0.vhd:76]
INFO: [Synth 8-3491] module 'zynq_design_xlconstant_0_0' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_xlconstant_0_0/synth/zynq_design_xlconstant_0_0.vhd:59' bound to instance 'xlconstant_0' of component 'zynq_design_xlconstant_0_0' [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:617]
INFO: [Synth 8-638] synthesizing module 'zynq_design_xlconstant_0_0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_xlconstant_0_0/synth/zynq_design_xlconstant_0_0.vhd:65]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at 'c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/6af9fc13/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_xlconstant_0_0/synth/zynq_design_xlconstant_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/6af9fc13/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (58#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/6af9fc13/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_xlconstant_0_0' (59#1) [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_xlconstant_0_0/synth/zynq_design_xlconstant_0_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'zynq_design' (60#1) [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_wrapper' (61#1) [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/hdl/zynq_design_wrapper.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:56 ; elapsed = 00:02:26 . Memory (MB): peak = 394.594 ; gain = 262.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[11] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[10] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[9] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[8] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[7] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[6] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[5] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[4] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[3] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[2] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[1] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[0] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[11] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[10] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[9] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[8] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[7] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[6] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[5] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[4] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[3] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[2] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[1] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[0] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[11] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[10] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[9] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[8] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[7] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[6] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[5] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[4] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[3] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[2] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[1] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[0] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[11] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[10] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[9] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[8] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[7] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[6] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[5] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[4] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[3] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[2] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[1] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hbp_start[0] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[11] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[10] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[9] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[8] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[7] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[6] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[5] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[4] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[3] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[2] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[1] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hactive_start[0] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[11] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[10] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[9] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[8] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[7] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[6] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[5] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[4] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[3] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[2] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[1] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0total[0] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[11] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[10] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[9] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[8] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[7] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[6] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[5] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[4] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[3] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[2] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[1] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0fp_start[0] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[11] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[10] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[9] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[8] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[7] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[6] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[5] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[4] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[3] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[2] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[1] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0sync_start[0] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0bp_start[11] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0bp_start[10] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0bp_start[9] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_v0bp_start[8] to constant 0 [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_top.vhd:1173]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/zynq_design_processing_system7_0_0.xdc] for cell 'zynq_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/zynq_design_processing_system7_0_0.xdc] for cell 'zynq_design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/zynq_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_design_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/zynq_design_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_design_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/zynq_design_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_design_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/zynq_design_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tpg_0_0/zynq_design_v_tpg_0_0_clocks.xdc] for cell 'zynq_design_i/v_tpg_0/U0'
Finished Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tpg_0_0/zynq_design_v_tpg_0_0_clocks.xdc] for cell 'zynq_design_i/v_tpg_0/U0'
Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/zynq_design_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'zynq_design_i/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/zynq_design_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'zynq_design_i/v_rgb2ycrcb_0/U0'
Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_design_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_design_i/v_axi4s_vid_out_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_design_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/zynq_design_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tc_0_0/zynq_design_v_tc_0_0_clocks.xdc] for cell 'zynq_design_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tc_0_0/zynq_design_v_tc_0_0_clocks.xdc] for cell 'zynq_design_i/v_tc_0/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:22 ; elapsed = 00:02:53 . Memory (MB): peak = 564.020 ; gain = 431.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zynq_design_i. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for v_tpg_0. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for bitcrop_0. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for bitcrop_1. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for v_rgb2ycrcb_0. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for v_yuv444to422_0. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for v_axi4s_vid_out_0. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for v_tc_0. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for xlconstant_0. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 42).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/synth_1/dont_touch.xdc, line 57).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:58 . Memory (MB): peak = 564.020 ; gain = 431.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:58 . Memory (MB): peak = 564.020 ; gain = 431.867
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_generator.vhd:511]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/4fb197be/hdl/vhdl/tc_generator.vhd:522]
INFO: [Synth 8-4471] merging register 'PRNG4PrstEn_reg' into 'PRNG2PrstEn_reg' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_core.vhd:626]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_core.vhd:1115]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_core.vhd:1117]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:212]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:213]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:229]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:243]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:244]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:258]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1300]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_4_processing_system7 does not have driver. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_4_processing_system7.v:1301]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 10    
	   3 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   4 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               35 Bit    Registers := 8     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 19    
	               12 Bit    Registers := 25    
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 26    
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 158   
+---RAMs : 
	              19K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 7     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 11    
	   2 Input     12 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 24    
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 111   
	  21 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module zynq_design_wrapper 
Detailed RTL Component Info : 
Module bitcrop_v1_0__parameterized0 
Detailed RTL Component Info : 
Module zynq_design_bitcrop_0_0 
Detailed RTL Component Info : 
Module bitcrop_v1_0__parameterized2 
Detailed RTL Component Info : 
Module zynq_design_bitcrop_1_0 
Detailed RTL Component Info : 
Module processing_system7_v5_4_processing_system7 
Detailed RTL Component Info : 
Module zynq_design_processing_system7_0_0 
Detailed RTL Component Info : 
Module v_axi4s_vid_out_v3_0_bridge_async_fifo_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                1 Bit    Registers := 21    
+---RAMs : 
	              19K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module v_axi4s_vid_out_v3_0_out_coupler 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module v_axi4s_vid_out_v3_0_out_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 6     
Module v_axi4s_vid_out_v3_0_vid_out_formatter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module v_axi4s_vid_out_v3_0_axi4s_vid_out_top 
Detailed RTL Component Info : 
Module zynq_design_v_axi4s_vid_out_0_0 
Detailed RTL Component Info : 
Module video_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module v_rgb2ycrcb_v7_1_dp_ram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
Module v_rgb2ycrcb_v7_1_synch_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module v_rgb2ycrcb_v7_1_axis_input_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4s_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 4     
+---Registers : 
	               13 Bit    Registers := 5     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 15    
Module v_rgb2ycrcb_v7_1_delay_sclr 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module v_rgb2ycrcb_v7_1_radd_sub_sclr_no 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
Module radd_sub_sclr 
Detailed RTL Component Info : 
Module v_rgb2ycrcb_v7_1_delay_sclr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
Module mult 
Detailed RTL Component Info : 
Module v_rgb2ycrcb_v7_1_delay 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module v_rgb2ycrcb_v7_1_delay_sclr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
Module radd_sub_sclr__parameterized0 
Detailed RTL Component Info : 
Module v_rgb2ycrcb_v7_1_delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
Module v_rgb2ycrcb_v7_1_delay_sclr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
Module radd_sub_sclr__parameterized1 
Detailed RTL Component Info : 
Module v_rgb2ycrcb_v7_1_delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
Module v_rgb2ycrcb_v7_1_get_round_addend 
Detailed RTL Component Info : 
Module v_rgb2ycrcb_v7_1_mac 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module v_rgb2ycrcb_v7_1_get_round_addend__parameterized0 
Detailed RTL Component Info : 
Module v_rgb2ycrcb_v7_1_mac__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module v_rgb2ycrcb_v7_1_get_round_addend__parameterized1 
Detailed RTL Component Info : 
Module v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
Module radd_sub_sclr__parameterized2 
Detailed RTL Component Info : 
Module round 
Detailed RTL Component Info : 
Module max_sat 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module min_sat 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module rgb2ycrcb_core 
Detailed RTL Component Info : 
Module v_rgb2ycrcb_v7_1_synch_fifo_fallthru 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module v_rgb2ycrcb_v7_1_axis_output_buffer 
Detailed RTL Component Info : 
Module rgb2ycrcb_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module v_rgb2ycrcb__parameterized0 
Detailed RTL Component Info : 
Module zynq_design_v_rgb2ycrcb_0_0 
Detailed RTL Component Info : 
Module video_ctrl__parameterized0 
Detailed RTL Component Info : 
Module tc_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 15    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
Module tc_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module v_tc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module zynq_design_v_tc_0_0 
Detailed RTL Component Info : 
Module video_ctrl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module awgn_cos 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module awgn_ln 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module prng 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 2     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module zplate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module v_tpg_v6_0_DELAY__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 6     
Module tpg_core 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 11    
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 19    
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 23    
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	  16 Input      1 Bit        Muxes := 3     
Module v_tpg_v6_0_dp_ram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
Module v_tpg_v6_0_synch_fifo_fallthru 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module v_tpg_v6_0_axis_output_buffer 
Detailed RTL Component Info : 
Module v_tpg_v6_0_DELAY 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4s_control_local 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tpg_top 
Detailed RTL Component Info : 
Module v_tpg__parameterized0 
Detailed RTL Component Info : 
Module zynq_design_v_tpg_0_0 
Detailed RTL Component Info : 
Module generic_asyncmem_rw_r__parameterized0 
Detailed RTL Component Info : 
Module generic_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axis_fifo__parameterized0 
Detailed RTL Component Info : 
Module v_yuv444to422_v1_0__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module zynq_design_v_yuv444to422_0_0 
Detailed RTL Component Info : 
Module xlconstant__parameterized0 
Detailed RTL Component Info : 
Module zynq_design_xlconstant_0_0 
Detailed RTL Component Info : 
Module zynq_design 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:02:36 ; elapsed = 00:03:08 . Memory (MB): peak = 584.777 ; gain = 452.625
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
INFO: [Synth 8-4471] merging register 'ar_reg[8:0]' into 'ar_reg[8:0]' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:679]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:680]
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'ar_reg[10:0]' into 'ar_reg[10:0]' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:679]
INFO: [Synth 8-4471] merging register 'br_reg[16:0]' into 'br_reg[16:0]' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/be51bd0e/hdl/vhdl/GenXlib_arch.vhd:680]
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
DSP Report: Generating DSP mac_reg, operation Mode is: (C+(A2*B2)'+CarryIn)'.
DSP Report: register ar_reg is absorbed into DSP mac_reg.
DSP Report: register br_reg is absorbed into DSP mac_reg.
DSP Report: register mac_reg is absorbed into DSP mac_reg.
DSP Report: register pr_reg is absorbed into DSP mac_reg.
DSP Report: operator plusOp is absorbed into DSP mac_reg.
DSP Report: operator multOp is absorbed into DSP mac_reg.
INFO: [Synth 8-4471] merging register 'ExtendedNoiseGain_reg[8:0]' into 'ExtendedNoiseGain_reg[8:0]' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_core.vhd:1307]
INFO: [Synth 8-4471] merging register 'ExtendedNoiseGain_reg[8:0]' into 'ExtendedNoiseGain_reg[8:0]' [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/d8cdf9f3/hdl/vhdl/tpg_core.vhd:1307]
DSP Report: Generating DSP ExtendedBlueNoise_reg, operation Mode is: (A*B)'.
DSP Report: register ExtendedBlueNoise_reg is absorbed into DSP ExtendedBlueNoise_reg.
DSP Report: operator multOp is absorbed into DSP ExtendedBlueNoise_reg.
DSP Report: Generating DSP BlueNoise_reg, operation Mode is: (A*B2)'.
DSP Report: register ExtendedNoiseGain_reg is absorbed into DSP BlueNoise_reg.
DSP Report: register BlueNoise_reg is absorbed into DSP BlueNoise_reg.
DSP Report: operator multOp is absorbed into DSP BlueNoise_reg.
DSP Report: Generating DSP ExtendedGreenNoise_reg, operation Mode is: (A*B)'.
DSP Report: register ExtendedGreenNoise_reg is absorbed into DSP ExtendedGreenNoise_reg.
DSP Report: operator multOp is absorbed into DSP ExtendedGreenNoise_reg.
DSP Report: Generating DSP GreenNoise_reg, operation Mode is: (A*B2)'.
DSP Report: register ExtendedNoiseGain_reg is absorbed into DSP GreenNoise_reg.
DSP Report: register GreenNoise_reg is absorbed into DSP GreenNoise_reg.
DSP Report: operator multOp is absorbed into DSP GreenNoise_reg.
DSP Report: Generating DSP ExtendedRedNoise_reg, operation Mode is: (A*B)'.
DSP Report: register ExtendedRedNoise_reg is absorbed into DSP ExtendedRedNoise_reg.
DSP Report: operator multOp is absorbed into DSP ExtendedRedNoise_reg.
DSP Report: Generating DSP RedNoise_reg, operation Mode is: (A*B2)'.
DSP Report: register ExtendedNoiseGain_reg is absorbed into DSP RedNoise_reg.
DSP Report: register RedNoise_reg is absorbed into DSP RedNoise_reg.
DSP Report: operator multOp is absorbed into DSP RedNoise_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:03:19 . Memory (MB): peak = 584.816 ; gain = 452.664
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:02:46 ; elapsed = 00:03:19 . Memory (MB): peak = 584.816 ; gain = 452.664
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-----------------------------------------+--------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Module Name                              | RTL Object   | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                                                                                                                                                                          | 
+-----------------------------------------+--------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|v_axi4s_vid_out_v3_0_bridge_async_fifo_2 | fifo_ram_reg | 1 K X 19               | W |   | 1 K X 19(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | v_axi4s_vid_out_v3_0_bridge_async_fifo_2/extram                                                                                                                                            | 
|v_axi4s_vid_out_v3_0_bridge_async_fifo_2 | fifo_ram_reg | 1 K X 19(READ_FIRST)   | W |   | 1 K X 19(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | zynq_design_wrapper/zynq_design/zynq_design_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0_axi4s_vid_out_top/v_axi4s_vid_out_v3_0_out_coupler/v_axi4s_vid_out_v3_0_bridge_async_fifo_2/extram__2 | 
+-----------------------------------------+--------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+------------------------+---------------------------------+--------------------+----------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Module Name             | RTL Object                      | Inference Criteria | Size (depth X width) | Primitives      | Hierarchical Name                                                                                                                                                                            | 
+------------------------+---------------------------------+--------------------+----------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|v_rgb2ycrcb_v7_1_dp_ram | GenerateDoutWriteFirstA.mem_reg | User Attribute     | 16 X 26              | RAM16X1D x 26   | zynq_design_wrapper/zynq_design/zynq_design_v_rgb2ycrcb_0_0/v_rgb2ycrcb/rgb2ycrcb_top/v_rgb2ycrcb_v7_1_axis_input_buffer/v_rgb2ycrcb_v7_1_synch_fifo/Multiple/v_rgb2ycrcb_v7_1_dp_ram/ram__6 | 
|v_tpg_v6_0_dp_ram       | GenerateDoutWriteFirstA.mem_reg | User Attribute     | 16 X 26              | RAM16X1D x 26   | zynq_design_wrapper/zynq_design/zynq_design_v_tpg_0_0/v_tpg/tpg_top/v_tpg_v6_0_axis_output_buffer/v_tpg_v6_0_synch_fifo_fallthru/v_tpg_v6_0_dp_ram/ram__8                                    | 
|generic_asyncmem_rw_r   | data_reg                        | Implied            | 16 X 18              | RAM16X1D x 18   | zynq_design_wrapper/zynq_design/zynq_design_v_yuv444to422_0_0/v_yuv444to422_v1_0/axis_fifo/generic_fifo/generic_asyncmem_rw_r/ram__10                                                        | 
+------------------------+---------------------------------+--------------------+----------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
+---------------------+-----------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name          | OP MODE               | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+---------------------+-----------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|mult                 | A*B                   | No           | 17 (Y)           | 9 (Y)  | 48 (N) | 25 (N) | 26 (N) | 0    | 0    | 1    | 1    | 0    | 
|v_rgb2ycrcb_v7_1_mac | (C+(A2*B2)'+CarryIn)' | No           | 17 (Y)           | 9 (Y)  | 26 (Y) | 25 (N) | 26 (Y) | 1    | 1    | 0    | 1    | 1    | 
|v_rgb2ycrcb_v7_1_mac | (C+(A2*B2)'+CarryIn)' | No           | 17 (Y)           | 11 (Y) | 28 (Y) | 25 (N) | 28 (Y) | 1    | 1    | 0    | 1    | 1    | 
|v_rgb2ycrcb_v7_1_mac | (C+(A2*B2)'+CarryIn)' | No           | 17 (Y)           | 11 (Y) | 28 (Y) | 25 (N) | 28 (Y) | 1    | 1    | 0    | 1    | 1    | 
|tpg_core             | (A*B)'                | No           | 12 (Y)           | 10 (Y) | 48 (N) | 25 (N) | 22 (Y) | 0    | 0    | 1    | 1    | 0    | 
|tpg_core             | (A*B2)'               | No           | 22 (N)           | 9 (N)  | 48 (N) | 25 (N) | 31 (N) | 0    | 1    | 1    | 1    | 0    | 
|tpg_core             | (A*B)'                | No           | 12 (Y)           | 10 (Y) | 48 (N) | 25 (N) | 22 (Y) | 0    | 0    | 1    | 1    | 0    | 
|tpg_core             | (A*B2)'               | No           | 22 (N)           | 9 (N)  | 48 (N) | 25 (N) | 31 (N) | 0    | 1    | 1    | 1    | 0    | 
|tpg_core             | (A*B)'                | No           | 12 (Y)           | 10 (Y) | 48 (N) | 25 (N) | 22 (Y) | 0    | 0    | 1    | 1    | 0    | 
|tpg_core             | (A*B2)'               | No           | 22 (N)           | 9 (N)  | 48 (N) | 25 (N) | 31 (N) | 0    | 1    | 1    | 1    | 0    | 
+---------------------+-----------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Mutiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:03:32 . Memory (MB): peak = 594.473 ; gain = 462.320
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:02:58 ; elapsed = 00:03:32 . Memory (MB): peak = 594.473 ; gain = 462.320
Finished Parallel Section  : Time (s): cpu = 00:02:58 ; elapsed = 00:03:32 . Memory (MB): peak = 594.473 ; gain = 462.320
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:39 ; elapsed = 00:04:14 . Memory (MB): peak = 854.953 ; gain = 722.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:42 ; elapsed = 00:04:17 . Memory (MB): peak = 876.844 ; gain = 744.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\GEN_HAS_IRQ.irq_reg ) is unused and will be removed from module video_ctrl.
INFO: [Synth 8-3332] Sequential element (\br_reg[16] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_mac.
INFO: [Synth 8-3332] Sequential element (\ar_reg[8] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_mac.
INFO: [Synth 8-3332] Sequential element (r_cy_in_reg) is unused and will be removed from module v_rgb2ycrcb_v7_1_mac.
INFO: [Synth 8-3332] Sequential element (\br_reg[16] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_mac__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\ar_reg[10] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_mac__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (r_cy_in_reg) is unused and will be removed from module v_rgb2ycrcb_v7_1_mac__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\br_reg[16] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_mac__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ar_reg[10] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_mac__parameterized0.
INFO: [Synth 8-3332] Sequential element (r_cy_in_reg) is unused and will be removed from module v_rgb2ycrcb_v7_1_mac__parameterized0.
INFO: [Synth 8-3332] Sequential element (field_id_int_reg) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (field_id_reg) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (active_chroma_int_reg) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\chroma_skip_reg[1] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\chroma_skip_reg[0] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\c_count_reg[0] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (\c_count_d_reg[0] ) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (active_chroma_420_reg) is unused and will be removed from module tc_generator.
INFO: [Synth 8-3332] Sequential element (det_active_video_d_reg) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (det_vblank_d_reg) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[15] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[14] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[11] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[10] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[8] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[7] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[6] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[5] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[4] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[3] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[2] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[1] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[0] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[31] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[30] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[29] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[28] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[27] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[26] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[25] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[24] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[23] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[22] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[21] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[20] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[19] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[18] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_status_int_reg[17] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_error_int_reg[6] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_error_int_reg[5] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_error_int_reg[4] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_error_int_reg[3] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_error_int_reg[2] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_error_int_reg[1] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\intr_error_int_reg[0] ) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (all_lock_reg) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (all_lock_d_reg) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (found_lock_reg) is unused and will be removed from module tc_top.
INFO: [Synth 8-3332] Sequential element (\gen_encoding_reg[2] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_encoding_reg[1] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_encoding_reg[0] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[11] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[10] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[9] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[8] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[7] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[6] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[5] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[4] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[3] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[2] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[1] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v0chroma_start_reg[0] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_v1chroma_start_reg[0] ) is unused and will be removed from module v_tc__parameterized0.
INFO: [Synth 8-3332] Sequential element (\GEN_HAS_IRQ.irq_reg ) is unused and will be removed from module video_ctrl__parameterized1.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[34] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[33] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[32] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[31] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[30] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[29] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[28] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[27] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[26] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[25] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[24] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[23] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[22] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[21] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[20] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[19] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[18] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[17] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[16] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[15] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[14] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[13] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[12] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[11] ) is unused and will be removed from module prng.
INFO: [Synth 8-3332] Sequential element (\rand_temp_reg[10] ) is unused and will be removed from module prng.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance fifo_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:00 ; elapsed = 00:04:39 . Memory (MB): peak = 893.203 ; gain = 761.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:05 ; elapsed = 00:04:44 . Memory (MB): peak = 893.203 ; gain = 761.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:05 ; elapsed = 00:04:44 . Memory (MB): peak = 893.203 ; gain = 761.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-----------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|v_rgb2ycrcb_v7_1_delay | needs_delay.shift_register_reg[4][7]  | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|v_rgb2ycrcb_v7_1_delay | needs_delay.shift_register_reg[5][7]  | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|v_rgb2ycrcb_v7_1_delay | needs_delay.shift_register_reg[3][9]  | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|tc_top                 | detect_en_d_reg[3]                    | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|tc_top                 | generate_en_d_reg[3]                  | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|v_tpg_v6_0_DELAY       | needs_delay.shift_register_reg[6][23] | 6      | 24    | NO           | NO                 | YES               | 24     | 0       | 
+-----------------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   211|
|4     |DSP48E1    |     1|
|5     |DSP48E1_1  |     3|
|6     |DSP48E1_2  |     3|
|7     |DSP48E1_3  |     3|
|8     |GND        |     1|
|9     |LUT1       |   277|
|10    |LUT2       |   482|
|11    |LUT3       |   548|
|12    |LUT4       |   448|
|13    |LUT5       |   170|
|14    |LUT6       |   386|
|15    |MUXCY_L    |   122|
|16    |MUXF7      |     2|
|17    |PS7        |     1|
|18    |RAM16X1D   |    96|
|19    |RAMB18E1   |     3|
|20    |RAMB18E1_1 |     3|
|21    |RAMB18E1_3 |     1|
|22    |RAMB36E1   |     1|
|23    |SRL16E     |    60|
|24    |XORCY      |   132|
|25    |FDRE       |  1719|
|26    |FDSE       |    36|
|27    |OBUF       |    20|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-----------------------------------------------------+------+
|      |Instance                                         |Module                                               |Cells |
+------+-------------------------------------------------+-----------------------------------------------------+------+
|1     |top                                              |                                                     |  4860|
|2     |  zynq_design_i                                  |zynq_design                                          |  4840|
|3     |    bitcrop_0                                    |zynq_design_bitcrop_0_0                              |     0|
|4     |      U0                                         |bitcrop_v1_0__parameterized0                         |     0|
|5     |    bitcrop_1                                    |zynq_design_bitcrop_1_0                              |     0|
|6     |      U0                                         |bitcrop_v1_0__parameterized2                         |     0|
|7     |    processing_system7_0                         |zynq_design_processing_system7_0_0                   |   221|
|8     |      inst                                       |processing_system7_v5_4_processing_system7           |   221|
|9     |    v_axi4s_vid_out_0                            |zynq_design_v_axi4s_vid_out_0_0                      |   380|
|10    |      inst                                       |v_axi4s_vid_out_v3_0_axi4s_vid_out_top               |   380|
|11    |        out_coupler_i                            |v_axi4s_vid_out_v3_0_out_coupler                     |   251|
|12    |          bridge_async_fifo_2_i                  |v_axi4s_vid_out_v3_0_bridge_async_fifo_2             |   226|
|13    |        out_sync_i                               |v_axi4s_vid_out_v3_0_out_sync                        |   100|
|14    |        vid_out_formatter_i                      |v_axi4s_vid_out_v3_0_vid_out_formatter               |    29|
|15    |    v_rgb2ycrcb_0                                |zynq_design_v_rgb2ycrcb_0_0                          |  1168|
|16    |      U0                                         |v_rgb2ycrcb__parameterized0                          |  1168|
|17    |        U_VIDEO_CTRL                             |video_ctrl                                           |     9|
|18    |        rgb2ycrcb_top_inst                       |rgb2ycrcb_top                                        |  1158|
|19    |          axi_in_fifo                            |v_rgb2ycrcb_v7_1_axis_input_buffer                   |   127|
|20    |            U_AXIS_SYNC_FIFO                     |v_rgb2ycrcb_v7_1_synch_fifo                          |   123|
|21    |              mem1                               |v_rgb2ycrcb_v7_1_dp_ram__1                           |    79|
|22    |          axi_control                            |axi4s_control                                        |   414|
|23    |          intcore                                |rgb2ycrcb_core                                       |   458|
|24    |            sub_RG                               |radd_sub_sclr__1                                     |    21|
|25    |              \use_fabric.adder                  |v_rgb2ycrcb_v7_1_radd_sub_sclr_no__1                 |    21|
|26    |                \reg                             |v_rgb2ycrcb_v7_1_delay_sclr__1                       |     9|
|27    |            sub_BG                               |radd_sub_sclr                                        |    21|
|28    |              \use_fabric.adder                  |v_rgb2ycrcb_v7_1_radd_sub_sclr_no                    |    21|
|29    |                \reg                             |v_rgb2ycrcb_v7_1_delay_sclr                          |     9|
|30    |            mult_aRG                             |mult                                                 |    53|
|31    |              \reg                               |v_rgb2ycrcb_v7_1_delay_sclr__parameterized0          |    52|
|32    |            del_G                                |v_rgb2ycrcb_v7_1_delay                               |    16|
|33    |            add_aRG_bBG_G                        |radd_sub_sclr__parameterized0                        |    23|
|34    |              \use_fabric.adder                  |v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0    |    23|
|35    |                \reg                             |v_rgb2ycrcb_v7_1_delay_sclr__parameterized1__1       |    10|
|36    |            del_B                                |v_rgb2ycrcb_v7_1_delay__parameterized0__1            |    16|
|37    |            del_R                                |v_rgb2ycrcb_v7_1_delay__parameterized0               |    16|
|38    |            sub_BY                               |radd_sub_sclr__parameterized1__1                     |    26|
|39    |              \use_fabric.adder                  |v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1__1 |    26|
|40    |                \reg                             |v_rgb2ycrcb_v7_1_delay_sclr__parameterized2__2       |    11|
|41    |            sub_RY                               |radd_sub_sclr__parameterized1                        |    26|
|42    |              \use_fabric.adder                  |v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1    |    26|
|43    |                \reg                             |v_rgb2ycrcb_v7_1_delay_sclr__parameterized2__1       |    11|
|44    |            del_Y                                |v_rgb2ycrcb_v7_1_delay__parameterized1               |    20|
|45    |            \v4_mac1.mult_aCr                    |v_rgb2ycrcb_v7_1_mac                                 |     1|
|46    |              rnd_add                            |v_rgb2ycrcb_v7_1_get_round_addend                    |     0|
|47    |            \v4_mac23.mac_cBY                    |v_rgb2ycrcb_v7_1_mac__parameterized0__1              |     1|
|48    |              rnd_add                            |v_rgb2ycrcb_v7_1_get_round_addend__parameterized0__1 |     0|
|49    |            \v4_mac23.mac_cRY                    |v_rgb2ycrcb_v7_1_mac__parameterized0                 |     1|
|50    |              rnd_add                            |v_rgb2ycrcb_v7_1_get_round_addend__parameterized0    |     0|
|51    |            \y_needs_round.round_Y               |round                                                |    25|
|52    |              rnd_add                            |v_rgb2ycrcb_v7_1_get_round_addend__parameterized1    |     0|
|53    |              adder                              |radd_sub_sclr__parameterized2                        |    25|
|54    |                \use_fabric.adder                |v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2    |    25|
|55    |                  \reg                           |v_rgb2ycrcb_v7_1_delay_sclr__parameterized2          |    11|
|56    |            \clip.max_Y                          |max_sat__1                                           |    32|
|57    |              \reg                               |v_rgb2ycrcb_v7_1_delay_sclr__parameterized1__5       |    10|
|58    |            \clip.max_Cb                         |max_sat__2                                           |    32|
|59    |              \reg                               |v_rgb2ycrcb_v7_1_delay_sclr__parameterized1__6       |    10|
|60    |            \clip.max_Cr                         |max_sat                                              |    32|
|61    |              \reg                               |v_rgb2ycrcb_v7_1_delay_sclr__parameterized1__2       |    10|
|62    |            \clamp.min_Y                         |min_sat__1                                           |    32|
|63    |              \reg                               |v_rgb2ycrcb_v7_1_delay_sclr__parameterized1__3       |    10|
|64    |            \clamp.min_Cb                        |min_sat__2                                           |    32|
|65    |              \reg                               |v_rgb2ycrcb_v7_1_delay_sclr__parameterized1__4       |    10|
|66    |            \clamp.min_Cr                        |min_sat                                              |    32|
|67    |              \reg                               |v_rgb2ycrcb_v7_1_delay_sclr__parameterized1          |    10|
|68    |          axi_out_fifo                           |v_rgb2ycrcb_v7_1_axis_output_buffer                  |   132|
|69    |            UOSD_AXIS_SYNC_FIFO                  |v_rgb2ycrcb_v7_1_synch_fifo_fallthru                 |   129|
|70    |              mem1                               |v_rgb2ycrcb_v7_1_dp_ram                              |    79|
|71    |    v_tc_0                                       |zynq_design_v_tc_0_0                                 |   663|
|72    |      U0                                         |v_tc__parameterized0                                 |   663|
|73    |        U_VIDEO_CTRL                             |video_ctrl__parameterized0                           |     9|
|74    |        U_TC_TOP                                 |tc_top                                               |   653|
|75    |          \GEN_GENERATOR.U_TC_GEN                |tc_generator                                         |   625|
|76    |    v_tpg_0                                      |zynq_design_v_tpg_0_0                                |  2346|
|77    |      U0                                         |v_tpg__parameterized0                                |  2346|
|78    |        video_cntrl                              |video_ctrl__parameterized1                           |     9|
|79    |        tpg_top_inst                             |tpg_top                                              |  2336|
|80    |          intcore                                |tpg_core                                             |  1871|
|81    |            RedCOS                               |awgn_cos__1                                          |     1|
|82    |            GreenCOS                             |awgn_cos__2                                          |     1|
|83    |            BlueCOS                              |awgn_cos                                             |     1|
|84    |            RedLn                                |awgn_ln__1                                           |     1|
|85    |            GreenLn                              |awgn_ln__2                                           |     1|
|86    |            BlueLn                               |awgn_ln                                              |     1|
|87    |            PRNG1                                |prng__1                                              |   106|
|88    |            PRNG2                                |prng__2                                              |   102|
|89    |            PRNG4                                |prng__3                                              |   102|
|90    |            ZPlate1                              |zplate                                               |   269|
|91    |            VideoOutDelay                        |v_tpg_v6_0_DELAY__parameterized0                     |    48|
|92    |          axi_out_fifo                           |v_tpg_v6_0_axis_output_buffer                        |   132|
|93    |            UOSD_AXIS_SYNC_FIFO                  |v_tpg_v6_0_synch_fifo_fallthru                       |   129|
|94    |              mem1                               |v_tpg_v6_0_dp_ram                                    |    79|
|95    |          \axi_control_module_local.axi_control  |axi4s_control_local                                  |   330|
|96    |            OutFIFOWEDelay                       |v_tpg_v6_0_DELAY__1                                  |     2|
|97    |            OutSOFDelay                          |v_tpg_v6_0_DELAY__2                                  |     2|
|98    |            OutEOLDelay                          |v_tpg_v6_0_DELAY                                     |     2|
|99    |    v_yuv444to422_0                              |zynq_design_v_yuv444to422_0_0                        |    61|
|100   |      U0                                         |v_yuv444to422_v1_0__parameterized0                   |    61|
|101   |        ofifo                                    |axis_fifo__parameterized0                            |    47|
|102   |          fifo                                   |generic_fifo__parameterized0                         |    47|
|103   |            \fifo_size_more.asym.i_mem           |generic_asyncmem_rw_r__parameterized0                |    18|
|104   |    xlconstant_0                                 |zynq_design_xlconstant_0_0                           |     0|
|105   |      U0                                         |xlconstant__parameterized0                           |     0|
+------+-------------------------------------------------+-----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:06 ; elapsed = 00:04:46 . Memory (MB): peak = 893.203 ; gain = 761.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 435 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:04:07 ; elapsed = 00:04:46 . Memory (MB): peak = 893.203 ; gain = 761.051
INFO: [Netlist 29-17] Analyzing 579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 36 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
434 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:03 ; elapsed = 00:04:39 . Memory (MB): peak = 893.203 ; gain = 688.934
# write_checkpoint zynq_design_wrapper.dcp
# report_utilization -file zynq_design_wrapper_utilization_synth.rpt -pb zynq_design_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 893.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 01:30:53 2014...
