
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001027                       # Number of seconds simulated
sim_ticks                                  1027260735                       # Number of ticks simulated
final_tick                               398755611990                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199901                       # Simulator instruction rate (inst/s)
host_op_rate                                   252597                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  33964                       # Simulator tick rate (ticks/s)
host_mem_usage                               67337248                       # Number of bytes of host memory used
host_seconds                                 30245.73                       # Real time elapsed on the host
sim_insts                                  6046150790                       # Number of instructions simulated
sim_ops                                    7639981263                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         8704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        13952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        35712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         8704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        35328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        13824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        35456                       # Number of bytes read from this memory
system.physmem.bytes_read::total               183680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           17920                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        79744                       # Number of bytes written to this memory
system.physmem.bytes_written::total             79744                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           68                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          109                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          279                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           68                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          276                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          108                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          277                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1435                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             623                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  623                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3364287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8473019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1869048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13581751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1869048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13706355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1744445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     34764300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3239684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8473019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1744445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     34390490                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1869048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     13457148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1744445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     34515093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               178805627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3364287                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1869048                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1869048                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1744445                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3239684                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1744445                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1869048                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1744445                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17444451                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          77627809                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               77627809                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          77627809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3364287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8473019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1869048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13581751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1869048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13706355                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1744445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     34764300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3239684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8473019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1744445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     34390490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1869048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     13457148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1744445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     34515093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              256433436                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2463456                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224954                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187226                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21853                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84497                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23744                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          979                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1943804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1233662                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224954                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103517                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               256261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61883                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         54799                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           122088                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20760                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2294688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.661441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.042484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2038427     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15554      0.68%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19678      0.86%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31272      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12663      0.55%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16743      0.73%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19462      0.85%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9177      0.40%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131712      5.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2294688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091316                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.500785                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1932451                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        67550                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254962                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39606                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34138                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1507107                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1283                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39606                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1934893                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5295                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        56492                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252606                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5791                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1496910                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           673                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4093                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2091548                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6956303                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6956303                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          372696                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            21239                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141713                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72470                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          794                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        16063                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1459958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1389524                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1837                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       196256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       417498                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2294688                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.605539                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327978                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1707444     74.41%     74.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266484     11.61%     86.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110226      4.80%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61514      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82820      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        26115      1.14%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25518      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13453      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1114      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2294688                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9745     78.88%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1355     10.97%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1254     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1170492     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18833      1.36%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127934      9.21%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72095      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1389524                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.564055                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12354                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008891                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5087927                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1656591                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401878                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          971                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30005                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1563                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39606                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           3987                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          509                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1460317                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141713                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72470                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24893                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1364138                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125318                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25386                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197369                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192492                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             72051                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.553750                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351424                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351391                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809419                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2174756                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548575                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372188                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       228204                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21826                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2255082                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.546368                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.365801                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1733058     76.85%     76.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       264983     11.75%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95888      4.25%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47680      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43758      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18423      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18223      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8731      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24338      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2255082                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24338                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3691040                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2960241                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 168768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.463444                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.463444                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405936                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405936                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6134595                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1890558                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1392173                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2463456                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          200869                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       164546                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21486                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        82778                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           76781                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20419                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1927123                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1148800                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             200869                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        97200                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               251259                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          61535                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         51204                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           120316                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21280                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2269291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.619802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.975473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2018032     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           26468      1.17%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           30969      1.36%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           17173      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19549      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           11087      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7596      0.33%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           19957      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          118460      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2269291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081540                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.466337                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1911480                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        67399                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           249193                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1856                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39359                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        32602                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1402157                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39359                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1914734                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          13809                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        44986                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           247832                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8567                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1400607                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1941                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4170                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1948891                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6520625                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6520625                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1634578                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          314313                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24873                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       134127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        71976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1672                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15828                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1397347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1312665                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1847                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       191974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       444501                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2269291                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578447                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270638                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1717717     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       221338      9.75%     85.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       118956      5.24%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        82248      3.62%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        72531      3.20%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        37216      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8894      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6025      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4366      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2269291                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            343     11.32%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1366     45.07%     56.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1322     43.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1099491     83.76%     83.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20497      1.56%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       121073      9.22%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        71445      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1312665                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532855                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3031                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002309                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4899499                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1589716                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1289063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1315696                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3349                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        25956                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2002                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39359                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9762                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1015                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1397709                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       134127                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        71976                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24283                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1291862                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       113343                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20803                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              184766                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          179686                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             71423                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524410                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1289137                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1289063                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           767585                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2012397                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.523274                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381428                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       959546                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1177259                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       220453                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21462                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2229932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527935                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.347122                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1749237     78.44%     78.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       223007     10.00%     88.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        93452      4.19%     92.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        55756      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        38805      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        25167      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13328      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10383      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        20797      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2229932                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       959546                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1177259                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                178145                       # Number of memory references committed
system.switch_cpus1.commit.loads               108171                       # Number of loads committed
system.switch_cpus1.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            168410                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1061429                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23958                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        20797                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3606847                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2834787                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31509                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 194165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             959546                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1177259                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       959546                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.567314                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.567314                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.389512                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.389512                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5826310                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1792270                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1306544                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2463456                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          200788                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       164477                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21477                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        82744                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           76754                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20409                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1926343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1148258                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             200788                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        97163                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               251144                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          61496                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         51555                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           120266                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2268717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.619661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.975253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2017573     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           26455      1.17%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           30956      1.36%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           17167      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           19545      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           11083      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7590      0.33%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           19951      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          118397      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2268717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081507                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.466117                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1910726                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        67723                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           249084                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1851                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39329                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        32592                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1401490                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39329                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1913973                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          13805                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        45331                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           247725                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8550                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1399943                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1936                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4161                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1947978                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6517498                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6517498                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1633922                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          314056                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24823                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       134060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        71943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1676                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15813                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1396684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1312066                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1847                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       191789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       444140                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2268717                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578330                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270513                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1717374     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       221263      9.75%     85.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       118896      5.24%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        82216      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        72499      3.20%     97.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        37197      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         8888      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6018      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4366      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2268717                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            343     11.32%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1365     45.05%     56.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1322     43.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1098996     83.76%     83.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20480      1.56%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       121014      9.22%     94.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        71417      5.44%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1312066                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532612                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3030                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002309                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4897726                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1588868                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1288482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1315096                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3344                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        25931                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1996                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39329                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           9767                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1010                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1397046                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       134060                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        71943                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11777                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12496                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24273                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1291279                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       113291                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20787                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              184687                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          179618                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             71396                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.524174                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1288557                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1288482                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           767214                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2011450                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.523038                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381423                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       959160                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1176788                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       220261                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21453                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2229388                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527852                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.346965                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1748843     78.44%     78.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       222954     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        93428      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        55733      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        38795      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        25154      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13323      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10373      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        20785      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2229388                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       959160                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1176788                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                178076                       # Number of memory references committed
system.switch_cpus2.commit.loads               108129                       # Number of loads committed
system.switch_cpus2.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            168351                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1060998                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        23948                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        20785                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3605652                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2833431                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 194739                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             959160                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1176788                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       959160                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.568347                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.568347                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.389355                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.389355                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5823640                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1791458                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1305935                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2463456                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          192734                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       173451                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        11942                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        73196                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           66967                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10490                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          541                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2023683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1210263                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             192734                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        77457                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               238756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          37958                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         44398                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           117959                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        11815                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2332570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.609712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.943462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2093814     89.76%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            8567      0.37%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17442      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            7067      0.30%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           38929      1.67%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35032      1.50%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6486      0.28%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           14111      0.60%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          111122      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2332570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078237                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491287                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2012485                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        56035                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           237708                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          807                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         25529                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17120                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          205                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1418906                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1250                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         25529                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2015074                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          36995                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        12086                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           235995                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6885                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1416986                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2600                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         2624                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           93                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1671650                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6669178                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6669178                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1444816                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          226818                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            19269                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       330992                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       166188                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1624                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8102                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1411716                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          174                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1345638                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1031                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       131467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       320430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2332570                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576891                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.373743                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1854168     79.49%     79.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       143267      6.14%     85.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       117589      5.04%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        51148      2.19%     92.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        64457      2.76%     95.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        62069      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        35219      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2962      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1691      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2332570                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3447     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         26295     86.07%     97.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          810      2.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       847991     63.02%     63.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11790      0.88%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       320306     23.80%     87.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       165471     12.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1345638                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.546240                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              30552                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022704                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5055429                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1543413                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1331860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1376190                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2348                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        16574                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1706                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         25529                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          33432                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1798                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1411890                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           25                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       330992                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       166188                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           94                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           56                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         6103                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        13688                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1334616                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       319045                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        11022                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              484474                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          174515                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            165429                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.541766                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1331991                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1331860                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           721120                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1425522                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.540647                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.505864                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1072224                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1260174                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       151859                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        11977                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2307041                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.546230                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.368475                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1849596     80.17%     80.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       167227      7.25%     87.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        78280      3.39%     90.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        77319      3.35%     94.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        20928      0.91%     95.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        89926      3.90%     98.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7049      0.31%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4934      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        11782      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2307041                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1072224                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1260174                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                478893                       # Number of memory references committed
system.switch_cpus3.commit.loads               314411                       # Number of loads committed
system.switch_cpus3.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            166351                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1120733                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        12244                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        11782                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3707292                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2849623                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45909                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 130886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1072224                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1260174                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1072224                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.297520                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.297520                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.435252                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.435252                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6589532                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1551721                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1679940                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           160                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2463456                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          224763                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       187103                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21890                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        84561                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           79902                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           23706                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          992                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1944206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1232821                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             224763                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       103608                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               256123                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          61857                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         54723                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           122130                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        20820                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2294814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.660877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.041373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2038691     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           15530      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19621      0.86%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           31321      1.36%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12657      0.55%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           16843      0.73%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           19517      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9163      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          131471      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2294814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.091239                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.500444                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1932924                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        67380                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           254833                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          126                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39545                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34073                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1506046                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39545                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1935334                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           5384                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        56229                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           252521                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5796                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1496019                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           709                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4058                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2089705                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6952770                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6952770                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1718265                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          371429                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            21159                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       141588                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        72355                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          807                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15995                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1458523                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1388632                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1851                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       195536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       414667                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2294814                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.605117                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.327479                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1707931     74.43%     74.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       266300     11.60%     86.03% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       110099      4.80%     90.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        61534      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        82932      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        25943      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        25540      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        13431      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1104      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2294814                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           9755     78.92%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1352     10.94%     89.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1253     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1169852     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        18818      1.36%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       127801      9.20%     94.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        71991      5.18%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1388632                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.563693                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12360                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008901                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5086289                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1654436                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1350595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1400992                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1013                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        29920                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1470                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39545                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4064                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          490                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1458882                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       141588                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        72355                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           413                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12106                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24859                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1363293                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       125248                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        25339                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              197197                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          192304                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             71949                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.553407                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1350630                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1350595                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           808963                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2174114                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.548252                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372089                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       999675                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1231697                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       227190                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21864                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2255269                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.546142                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.365592                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1733467     76.86%     76.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       264778     11.74%     88.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        95945      4.25%     92.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        47639      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        43748      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        18458      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        18164      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8714      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24356      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2255269                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       999675                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1231697                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                182553                       # Number of memory references committed
system.switch_cpus4.commit.loads               111668                       # Number of loads committed
system.switch_cpus4.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            178582                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1108840                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25414                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24356                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3689787                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2957324                       # The number of ROB writes
system.switch_cpus4.timesIdled                  30932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 168642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             999675                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1231697                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       999675                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.464257                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.464257                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.405802                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.405802                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6131565                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1888954                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1391227                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2463456                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          192624                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       173393                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        12068                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        74158                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           66919                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10484                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          553                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2023684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1209800                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             192624                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        77403                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               238479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          38374                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         44447                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           118031                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2332642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.609416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.943148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2094163     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            8446      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           17359      0.74%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            7005      0.30%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           38943      1.67%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           34888      1.50%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6642      0.28%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           14261      0.61%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          110935      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2332642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078193                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491099                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2012144                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        56407                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           237481                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          778                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         25826                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        17069                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1418400                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1260                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         25826                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2014806                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          37765                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        11652                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           235684                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6903                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1416487                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          2534                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2696                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           59                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1672903                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6666396                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6666396                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1441938                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          230961                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          170                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            19659                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       330000                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       165587                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1611                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8059                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1411408                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1344175                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          980                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       133202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       325548                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2332642                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576246                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.373292                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1854807     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       143068      6.13%     85.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       117622      5.04%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        50838      2.18%     92.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        64448      2.76%     95.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        61971      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        35215      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2972      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1701      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2332642                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3431     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         26199     86.10%     97.37% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          800      2.63%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       848126     63.10%     63.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        11775      0.88%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       319224     23.75%     87.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       164970     12.27%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1344175                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.545646                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              30430                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022638                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5052402                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1544828                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1330362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1374605                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2273                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        16722                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1666                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         25826                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          34198                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1780                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1411578                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           15                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       330000                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       165587                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           90                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1221                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         6212                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7594                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        13806                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1333068                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       317855                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        11107                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              482787                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          174138                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            164932                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.541137                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1330500                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1330362                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           720185                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1426503                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.540039                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.504860                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1069536                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1257147                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       154571                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        12097                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2306816                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.544971                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.367168                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1850368     80.21%     80.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       166890      7.23%     87.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        78312      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        76993      3.34%     94.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        20838      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        89664      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7064      0.31%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4898      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        11789      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2306816                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1069536                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1257147                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                477198                       # Number of memory references committed
system.switch_cpus5.commit.loads               313277                       # Number of loads committed
system.switch_cpus5.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            165954                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1118098                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        12242                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        11789                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3706745                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2849276                       # The number of ROB writes
system.switch_cpus5.timesIdled                  45928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 130814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1069536                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1257147                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1069536                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.303294                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.303294                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.434161                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.434161                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6580276                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1551576                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1677847                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           160                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2463456                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          200890                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       164565                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21487                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82789                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           76790                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20420                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1927351                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1148933                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             200890                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        97210                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               251288                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          61531                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         51539                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           120329                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21281                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2269878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.619714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.975350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2018590     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           26470      1.17%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           30974      1.36%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17176      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           19551      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11086      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7596      0.33%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           19960      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          118475      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2269878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081548                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466391                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1911702                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        67740                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           249221                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1857                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39354                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32606                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1402322                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39354                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1914958                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          13911                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        45218                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           247859                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8574                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1400766                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1943                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4175                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1949121                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6521371                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6521371                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1634818                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          314274                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            24884                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       134135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        71985                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1672                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15834                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1397485                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1312788                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1846                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       191919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       444538                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2269878                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578352                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270561                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1718263     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       221349      9.75%     85.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       118954      5.24%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        82265      3.62%     94.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        72543      3.20%     97.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        37218      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         8895      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6024      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4367      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2269878                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            345     11.38%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1367     45.10%     56.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1319     43.52%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1099593     83.76%     83.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20502      1.56%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       121080      9.22%     94.56% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        71454      5.44%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1312788                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532905                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3031                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002309                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4900329                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1589799                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1289182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1315819                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3352                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        25949                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2000                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39354                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           9864                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1014                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1397847                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       134135                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        71985                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           702                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24284                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1291980                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       113349                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20806                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              184782                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          179703                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             71433                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524458                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1289256                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1289182                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           767636                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2012563                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523323                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381422                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       959683                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1177433                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       220398                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21463                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2230524                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527873                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.347076                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1749770     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       223032     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        93462      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        55762      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        38803      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        25176      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13332      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10389      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        20798      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2230524                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       959683                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1177433                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                178171                       # Number of memory references committed
system.switch_cpus6.commit.loads               108186                       # Number of loads committed
system.switch_cpus6.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            168432                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1061589                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23962                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        20798                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3607557                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2835039                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 193578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             959683                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1177433                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       959683                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.566948                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.566948                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.389568                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.389568                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5826816                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1792434                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1306691                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2463456                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          192656                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       173481                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        12128                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        72678                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           66834                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           10490                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          557                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2021685                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1210347                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             192656                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        77324                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               238600                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          38731                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         45090                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           118037                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        11977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2331703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.944421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2093103     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            8457      0.36%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17378      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            6970      0.30%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           38957      1.67%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           34831      1.49%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6628      0.28%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           14268      0.61%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          111111      4.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2331703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078206                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491321                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2010266                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        56948                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           237596                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          765                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         26122                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        17035                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1419402                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1260                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         26122                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2012992                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          37420                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        12380                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           235734                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         7049                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1417462                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          2518                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         2740                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           92                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1674265                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6670850                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6670850                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1440278                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          233987                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          173                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           93                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            20050                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       330291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       165565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1575                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8126                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1412092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          173                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1343472                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          996                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       135332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       332782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2331703                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.576176                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.373469                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1854107     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       143217      6.14%     85.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       117383      5.03%     90.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        50676      2.17%     92.87% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        64499      2.77%     95.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        61901      2.65%     98.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        35208      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         2984      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1728      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2331703                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3452     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         26184     86.05%     97.39% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          793      2.61%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       847614     63.09%     63.09% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        11723      0.87%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.97% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       319189     23.76%     87.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       164866     12.27%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1343472                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.545361                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              30429                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022650                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5050072                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1547646                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1329531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1373901                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2244                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        17168                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1734                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         26122                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          34098                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1712                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1412265                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       330291                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       165565                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           93                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1173                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         6263                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        13925                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1332269                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       317761                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        11203                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              482589                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          173962                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            164828                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.540813                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1329673                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1329531                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           719677                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1425918                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.539702                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.504711                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1068464                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1255834                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       156558                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        12159                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2305581                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.544693                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.366616                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1849492     80.22%     80.22% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       166818      7.24%     87.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        78191      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        77009      3.34%     94.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        20800      0.90%     95.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        89595      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7036      0.31%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         4904      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        11736      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2305581                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1068464                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1255834                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                476954                       # Number of memory references committed
system.switch_cpus7.commit.loads               313123                       # Number of loads committed
system.switch_cpus7.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            165765                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1116888                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12206                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        11736                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3706237                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2850918                       # The number of ROB writes
system.switch_cpus7.timesIdled                  45966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 131753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1068464                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1255834                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1068464                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.305605                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.305605                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.433726                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.433726                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6576418                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1550797                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1678183                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           160                       # number of misc regfile writes
system.l2.replacements                           1434                       # number of replacements
system.l2.tagsinuse                      32764.216622                       # Cycle average of tags in use
system.l2.total_refs                          1789691                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34201                       # Sample count of references to valid blocks.
system.l2.avg_refs                          52.328616                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           730.873174                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     17.282730                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     34.457659                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.617102                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     59.093681                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.616751                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     58.931382                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.330693                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    144.782341                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     16.872065                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     34.381199                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     13.373034                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    145.558313                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     14.616453                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     58.489937                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.373434                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    145.038848                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2336.758130                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3786.732538                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3777.487640                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           5106.927198                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2343.998420                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           5064.901597                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3758.618938                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           5059.103363                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000527                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001052                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001803                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001798                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000407                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.004418                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001049                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.004442                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001785                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.004426                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.071312                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.115562                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.115280                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.155851                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.071533                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.154569                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.114704                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.154392                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999885                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          272                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          377                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          375                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          507                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          271                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          506                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          378                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          498                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3188                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1393                       # number of Writeback hits
system.l2.Writeback_hits::total                  1393                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          275                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          377                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          375                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          507                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          506                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          378                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          498                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3194                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          275                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          377                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          375                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          507                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          274                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          506                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          378                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          498                       # number of overall hits
system.l2.overall_hits::total                    3194                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           68                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          109                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          110                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          279                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           68                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          276                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          108                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          277                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1435                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           68                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          109                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          110                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          279                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           68                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          276                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          108                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          277                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1435                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           68                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          109                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          110                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          279                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           68                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          276                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          108                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          277                       # number of overall misses
system.l2.overall_misses::total                  1435                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4265323                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     10277649                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2109847                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     16405258                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2238258                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     16601545                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2239821                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     41996719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3891695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     10198877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      2080611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     41703841                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2354869                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     15979929                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2001514                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     41785326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       216131082                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4265323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     10277649                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2109847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     16405258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2238258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     16601545                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2239821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     41996719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3891695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     10198877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      2080611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     41703841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2354869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     15979929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2001514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     41785326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        216131082                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4265323                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     10277649                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2109847                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     16405258                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2238258                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     16601545                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2239821                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     41996719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3891695                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     10198877                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      2080611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     41703841                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2354869                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     15979929                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2001514                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     41785326                       # number of overall miss cycles
system.l2.overall_miss_latency::total       216131082                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          786                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          782                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          775                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4623                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1393                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1393                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          343                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          486                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          786                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          782                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          486                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4629                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          343                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          486                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          786                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          782                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          486                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4629                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.224280                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.226804                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.354962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.200590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.352941                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.357419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.310404                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.198251                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.224280                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.226804                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.354962                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.198830                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.357419                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.310002                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.198251                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.224280                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.226804                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.354962                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.198830                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.357419                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.310002                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157974.925926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151141.897059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 140656.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150506.954128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149217.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150923.136364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 159987.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150525.874552                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149680.576923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 149983.485294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148615.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151100.873188                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 156991.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 147962.305556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 142965.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150849.552347                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150613.994425                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157974.925926                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151141.897059                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 140656.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150506.954128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149217.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150923.136364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 159987.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150525.874552                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149680.576923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 149983.485294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148615.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151100.873188                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 156991.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 147962.305556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 142965.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150849.552347                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150613.994425                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157974.925926                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151141.897059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 140656.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150506.954128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149217.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150923.136364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 159987.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150525.874552                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149680.576923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 149983.485294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148615.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151100.873188                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 156991.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 147962.305556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 142965.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150849.552347                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150613.994425                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  623                       # number of writebacks
system.l2.writebacks::total                       623                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           68                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          279                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           68                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          276                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          277                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1435                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1435                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2693718                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      6319496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1237370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     10062805                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1366513                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     10190629                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1426044                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     25750518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2375563                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      6235158                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1268630                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     25633485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1483014                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      9689554                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1186096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     25655889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    132574482                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2693718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      6319496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1237370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     10062805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1366513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     10190629                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1426044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     25750518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2375563                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      6235158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1268630                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     25633485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1483014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      9689554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1186096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     25655889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    132574482                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2693718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      6319496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1237370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     10062805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1366513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     10190629                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1426044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     25750518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2375563                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      6235158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1268630                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     25633485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1483014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      9689554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1186096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     25655889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    132574482                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.224280                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.226804                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.354962                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.200590                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.352941                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.222222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.357419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.310404                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.198251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.224280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.226804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.354962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.198830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.352941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.222222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.357419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.310002                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.198251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.224280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.226804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.354962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.198830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.352941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.222222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.357419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.310002                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99767.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92933.764706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 82491.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92319.311927                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91100.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92642.081818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 101860.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92295.763441                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 91367.807692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91693.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90616.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92874.945652                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 98867.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89718.092593                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 84721.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92620.537906                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92386.398606                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99767.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92933.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 82491.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92319.311927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91100.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92642.081818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 101860.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92295.763441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 91367.807692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91693.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90616.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92874.945652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 98867.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 89718.092593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 84721.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92620.537906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92386.398606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99767.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92933.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 82491.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92319.311927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91100.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92642.081818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 101860.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92295.763441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 91367.807692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91693.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90616.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92874.945652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 98867.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 89718.092593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 84721.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92620.537906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92386.398606                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.105232                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130016                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.404959                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.105232                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.029015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758181                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122049                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122049                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122049                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122049                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122049                       # number of overall hits
system.cpu0.icache.overall_hits::total         122049                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6079417                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6079417                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6079417                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6079417                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6079417                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6079417                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122088                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122088                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122088                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122088                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000319                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000319                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000319                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000319                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000319                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000319                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155882.487179                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155882.487179                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155882.487179                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155882.487179                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155882.487179                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155882.487179                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4793303                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4793303                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4793303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4793303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4793303                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4793303                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000238                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000238                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000238                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000238                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165286.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165286.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165286.310345                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165286.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165286.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165286.310345                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   343                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893337                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   599                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181791.881469                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.080907                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.919093                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.457347                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.542653                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96314                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96314                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166858                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166858                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166858                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166858                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          840                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          840                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          852                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           852                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          852                       # number of overall misses
system.cpu0.dcache.overall_misses::total          852                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     79485275                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     79485275                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       990860                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       990860                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     80476135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     80476135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     80476135                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     80476135                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167710                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167710                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167710                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167710                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008646                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008646                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005080                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005080                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005080                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005080                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94625.327381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94625.327381                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82571.666667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82571.666667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94455.557512                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94455.557512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94455.557512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94455.557512                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           82                       # number of writebacks
system.cpu0.dcache.writebacks::total               82                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          500                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          509                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     29152247                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     29152247                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     29360443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     29360443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     29360443                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29360443                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002045                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002045                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002045                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002045                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85741.902941                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85741.902941                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69398.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69398.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85598.959184                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85598.959184                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85598.959184                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85598.959184                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.616237                       # Cycle average of tags in use
system.cpu1.icache.total_refs               747247574                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1503516.245473                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.616237                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023423                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.795859                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       120297                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         120297                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       120297                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          120297                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       120297                       # number of overall hits
system.cpu1.icache.overall_hits::total         120297                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2920566                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2920566                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2920566                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2920566                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2920566                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2920566                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       120316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       120316                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       120316                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       120316                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       120316                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       120316                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000158                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000158                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       153714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       153714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       153714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       153714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       153714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       153714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2253949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2253949                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2253949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2253949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2253949                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2253949                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 150263.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 150263.266667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 150263.266667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 150263.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 150263.266667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 150263.266667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   486                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               117749568                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   742                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              158692.140162                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   160.105030                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    95.894970                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.625410                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.374590                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        82950                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          82950                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        69571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         69571                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          178                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          160                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       152521                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          152521                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       152521                       # number of overall hits
system.cpu1.dcache.overall_hits::total         152521                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1682                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1682                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1750                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1750                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1750                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1750                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    186523663                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    186523663                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6920374                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6920374                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    193444037                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    193444037                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    193444037                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    193444037                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        84632                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        84632                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        69639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        69639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       154271                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       154271                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       154271                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       154271                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019874                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019874                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000976                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000976                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011344                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011344                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011344                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011344                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110893.973246                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110893.973246                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 101770.205882                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101770.205882                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110539.449714                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110539.449714                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110539.449714                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110539.449714                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          197                       # number of writebacks
system.cpu1.dcache.writebacks::total              197                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1196                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1196                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           68                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1264                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1264                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          486                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          486                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     42711947                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     42711947                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     42711947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     42711947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     42711947                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     42711947                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003150                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003150                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003150                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003150                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87884.664609                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87884.664609                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87884.664609                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87884.664609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87884.664609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87884.664609                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.615886                       # Cycle average of tags in use
system.cpu2.icache.total_refs               747247524                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1503516.144869                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.615886                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023423                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.795859                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       120247                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         120247                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       120247                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          120247                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       120247                       # number of overall hits
system.cpu2.icache.overall_hits::total         120247                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3023893                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3023893                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3023893                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3023893                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3023893                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3023893                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       120266                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       120266                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       120266                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       120266                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       120266                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       120266                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000158                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000158                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159152.263158                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159152.263158                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159152.263158                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159152.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159152.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159152.263158                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2381663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2381663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2381663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2381663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2381663                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2381663                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158777.533333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158777.533333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158777.533333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158777.533333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158777.533333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158777.533333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   485                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               117749507                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   741                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              158906.217274                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   160.094769                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    95.905231                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.625370                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.374630                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        82917                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          82917                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        69544                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         69544                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          177                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          160                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       152461                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          152461                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       152461                       # number of overall hits
system.cpu2.dcache.overall_hits::total         152461                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1678                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1678                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           68                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1746                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1746                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1746                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1746                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    186568344                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    186568344                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7078508                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7078508                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    193646852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    193646852                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    193646852                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    193646852                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        84595                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        84595                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        69612                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        69612                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       154207                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       154207                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       154207                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       154207                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019836                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019836                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000977                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000977                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011322                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011322                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011322                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011322                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111184.948749                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111184.948749                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 104095.705882                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 104095.705882                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110908.849943                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110908.849943                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110908.849943                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110908.849943                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          191                       # number of writebacks
system.cpu2.dcache.writebacks::total              191                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1193                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1193                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1261                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1261                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1261                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1261                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          485                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          485                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          485                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     43078662                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     43078662                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     43078662                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     43078662                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     43078662                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     43078662                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003145                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003145                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003145                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003145                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88821.983505                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88821.983505                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88821.983505                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88821.983505                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88821.983505                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88821.983505                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               556.329861                       # Cycle average of tags in use
system.cpu3.icache.total_refs               765693960                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1374674.973070                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.329861                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          543                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021362                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.870192                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.891554                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       117943                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         117943                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       117943                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          117943                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       117943                       # number of overall hits
system.cpu3.icache.overall_hits::total         117943                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2806702                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2806702                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2806702                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2806702                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2806702                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2806702                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       117959                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       117959                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       117959                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       117959                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       117959                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       117959                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000136                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000136                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 175418.875000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 175418.875000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 175418.875000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 175418.875000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 175418.875000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 175418.875000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2415308                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2415308                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2415308                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2415308                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2415308                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2415308                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       172522                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       172522                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       172522                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       172522                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       172522                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       172522                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   786                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               287985296                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1042                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              276377.443378                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   102.279443                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   153.720557                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.399529                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.600471                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       301145                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         301145                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       164316                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        164316                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           83                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           80                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       465461                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          465461                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       465461                       # number of overall hits
system.cpu3.dcache.overall_hits::total         465461                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2773                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2773                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2773                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2773                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2773                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2773                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    310123645                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    310123645                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    310123645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    310123645                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    310123645                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    310123645                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       303918                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       303918                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       164316                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       164316                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       468234                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       468234                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       468234                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       468234                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009124                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009124                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005922                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005922                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005922                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005922                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111836.871619                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111836.871619                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111836.871619                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111836.871619                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111836.871619                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111836.871619                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          220                       # number of writebacks
system.cpu3.dcache.writebacks::total              220                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1987                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1987                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1987                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1987                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1987                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1987                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          786                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          786                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          786                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          786                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          786                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          786                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     80128641                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     80128641                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     80128641                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     80128641                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     80128641                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     80128641                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001679                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001679                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001679                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001679                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101944.835878                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101944.835878                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 101944.835878                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 101944.835878                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 101944.835878                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 101944.835878                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               472.694786                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750130060                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1553064.306418                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    17.694786                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.028357                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.757524                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       122093                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         122093                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       122093                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          122093                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       122093                       # number of overall hits
system.cpu4.icache.overall_hits::total         122093                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.cpu4.icache.overall_misses::total           37                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5648456                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5648456                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5648456                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5648456                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5648456                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5648456                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       122130                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       122130                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       122130                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       122130                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       122130                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       122130                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000303                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000303                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 152660.972973                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 152660.972973                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 152660.972973                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 152660.972973                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 152660.972973                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 152660.972973                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4396341                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4396341                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4396341                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4396341                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4396341                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4396341                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 157012.178571                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157012.178571                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 157012.178571                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157012.178571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 157012.178571                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157012.178571                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   342                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               108893205                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   598                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              182095.660535                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   116.853177                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   139.146823                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.456458                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.543542                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        96204                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          96204                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        70522                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         70522                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          177                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          172                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       166726                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          166726                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       166726                       # number of overall hits
system.cpu4.dcache.overall_hits::total         166726                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          854                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          854                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           12                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          866                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           866                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          866                       # number of overall misses
system.cpu4.dcache.overall_misses::total          866                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data     79745030                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     79745030                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       994657                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       994657                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data     80739687                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     80739687                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data     80739687                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     80739687                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        97058                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        97058                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        70534                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        70534                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       167592                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       167592                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       167592                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       167592                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008799                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008799                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000170                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005167                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005167                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005167                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005167                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 93378.255269                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 93378.255269                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82888.083333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82888.083333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 93232.894919                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 93232.894919                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 93232.894919                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 93232.894919                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           81                       # number of writebacks
system.cpu4.dcache.writebacks::total               81                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          515                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          515                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            9                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          524                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          524                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          524                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          524                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          339                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          342                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          342                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     28796581                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     28796581                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       208535                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       208535                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     29005116                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     29005116                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     29005116                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     29005116                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003493                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003493                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002041                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002041                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002041                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002041                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 84945.666667                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 84945.666667                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69511.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69511.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 84810.280702                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 84810.280702                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 84810.280702                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 84810.280702                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.372197                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765694032                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1374675.102334                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.372197                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021430                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891622                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       118015                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         118015                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       118015                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          118015                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       118015                       # number of overall hits
system.cpu5.icache.overall_hits::total         118015                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           16                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           16                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           16                       # number of overall misses
system.cpu5.icache.overall_misses::total           16                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2598893                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2598893                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2598893                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2598893                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2598893                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2598893                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       118031                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       118031                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       118031                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       118031                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       118031                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       118031                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000136                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 162430.812500                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 162430.812500                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 162430.812500                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 162430.812500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 162430.812500                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 162430.812500                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            2                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            2                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2256212                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2256212                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2256212                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2256212                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2256212                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2256212                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       161158                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total       161158                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst       161158                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total       161158                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst       161158                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total       161158                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   782                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287983646                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1038                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              277440.892100                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   102.366442                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   153.633558                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.399869                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.600131                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       300053                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         300053                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       163760                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        163760                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           81                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           80                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       463813                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          463813                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       463813                       # number of overall hits
system.cpu5.dcache.overall_hits::total         463813                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2753                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2753                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2753                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2753                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2753                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2753                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    307355839                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    307355839                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    307355839                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    307355839                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    307355839                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    307355839                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       302806                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       302806                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       163760                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       163760                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       466566                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       466566                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       466566                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       466566                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009092                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009092                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005901                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005901                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005901                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005901                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111643.966219                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111643.966219                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111643.966219                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111643.966219                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111643.966219                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111643.966219                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          213                       # number of writebacks
system.cpu5.dcache.writebacks::total              213                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1971                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1971                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1971                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1971                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1971                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1971                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          782                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          782                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          782                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          782                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          782                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          782                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     79626020                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     79626020                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     79626020                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     79626020                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     79626020                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     79626020                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002583                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002583                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001676                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001676                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001676                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001676                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 101823.554987                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 101823.554987                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 101823.554987                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 101823.554987                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 101823.554987                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 101823.554987                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               496.615554                       # Cycle average of tags in use
system.cpu6.icache.total_refs               747247587                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1503516.271630                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.615554                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023422                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.795858                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       120310                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         120310                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       120310                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          120310                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       120310                       # number of overall hits
system.cpu6.icache.overall_hits::total         120310                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      3224948                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      3224948                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      3224948                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      3224948                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      3224948                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      3224948                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       120329                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       120329                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       120329                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       120329                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       120329                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       120329                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 169734.105263                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 169734.105263                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 169734.105263                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 169734.105263                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 169734.105263                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 169734.105263                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            4                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            4                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2531277                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2531277                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2531277                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2531277                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2531277                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2531277                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 168751.800000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 168751.800000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 168751.800000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 168751.800000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 168751.800000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 168751.800000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   486                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               117749576                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   742                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              158692.150943                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   160.119984                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    95.880016                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.625469                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.374531                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        82949                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          82949                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        69581                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         69581                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          177                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          160                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       152530                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          152530                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       152530                       # number of overall hits
system.cpu6.dcache.overall_hits::total         152530                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1684                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1684                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           68                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1752                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1752                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1752                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1752                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    185683080                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    185683080                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      6788046                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6788046                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    192471126                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    192471126                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    192471126                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    192471126                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        84633                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        84633                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        69649                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        69649                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       154282                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       154282                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       154282                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       154282                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019898                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019898                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000976                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000976                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011356                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011356                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011356                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011356                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 110263.111639                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 110263.111639                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 99824.205882                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 99824.205882                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109857.948630                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109857.948630                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109857.948630                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109857.948630                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          198                       # number of writebacks
system.cpu6.dcache.writebacks::total              198                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1198                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1198                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1266                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1266                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1266                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1266                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          486                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          486                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          486                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     42560601                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     42560601                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     42560601                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     42560601                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     42560601                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     42560601                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005742                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005742                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003150                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003150                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003150                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003150                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87573.253086                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87573.253086                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87573.253086                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87573.253086                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87573.253086                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87573.253086                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               556.372612                       # Cycle average of tags in use
system.cpu7.icache.total_refs               765694038                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1374675.113106                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.372612                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          543                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021430                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.870192                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.891623                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       118021                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         118021                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       118021                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          118021                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       118021                       # number of overall hits
system.cpu7.icache.overall_hits::total         118021                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2480751                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2480751                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2480751                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2480751                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2480751                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2480751                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       118037                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       118037                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       118037                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       118037                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       118037                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       118037                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000136                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000136                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155046.937500                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155046.937500                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155046.937500                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155046.937500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155046.937500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155046.937500                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2147166                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2147166                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2147166                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2147166                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2147166                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2147166                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       153369                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       153369                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       153369                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       153369                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       153369                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       153369                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   775                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               287983552                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1031                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              279324.492726                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   102.263324                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   153.736676                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.399466                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.600534                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       300049                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         300049                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       163670                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        163670                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           81                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           80                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       463719                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          463719                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       463719                       # number of overall hits
system.cpu7.dcache.overall_hits::total         463719                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2704                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2704                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2704                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2704                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2704                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2704                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    306291117                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    306291117                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    306291117                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    306291117                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    306291117                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    306291117                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       302753                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       302753                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       163670                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       163670                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       466423                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       466423                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       466423                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       466423                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008931                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008931                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005797                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005797                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005797                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005797                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113273.342086                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113273.342086                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113273.342086                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113273.342086                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113273.342086                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113273.342086                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          211                       # number of writebacks
system.cpu7.dcache.writebacks::total              211                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1929                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1929                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1929                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1929                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1929                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1929                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          775                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          775                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          775                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          775                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          775                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     79278505                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     79278505                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     79278505                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     79278505                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     79278505                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     79278505                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001662                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001662                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001662                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001662                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 102294.845161                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 102294.845161                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 102294.845161                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 102294.845161                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 102294.845161                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 102294.845161                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
