Analysis & Synthesis report for processador
Sat Dec 10 18:04:06 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |toplevel|control_unit:control0|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|altsyncram_05p2:altsyncram1
 16. Parameter Settings for User Entity Instance: ram:ram0|megaram:mega0|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "control_unit:control0"
 19. In-System Memory Content Editor Settings
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 10 18:04:06 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; processador                                 ;
; Top-level Entity Name              ; toplevel                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 525                                         ;
;     Total combinational functions  ; 443                                         ;
;     Dedicated logic registers      ; 259                                         ;
; Total registers                    ; 259                                         ;
; Total pins                         ; 59                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; toplevel           ; processador        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+
; seg7.vhd                                                           ; yes             ; User VHDL File                               ; /home/op/Aulas/digital-systems/final_project/hardware_description/seg7.vhd                                                           ;             ;
; ram.vhd                                                            ; yes             ; User VHDL File                               ; /home/op/Aulas/digital-systems/final_project/hardware_description/ram.vhd                                                            ;             ;
; control_unit.vhd                                                   ; yes             ; User VHDL File                               ; /home/op/Aulas/digital-systems/final_project/hardware_description/control_unit.vhd                                                   ;             ;
; toplevel.vhd                                                       ; yes             ; User VHDL File                               ; /home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd                                                       ;             ;
; ula.vhd                                                            ; yes             ; User VHDL File                               ; /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd                                                            ;             ;
; register_file.vhd                                                  ; yes             ; User VHDL File                               ; /home/op/Aulas/digital-systems/final_project/hardware_description/register_file.vhd                                                  ;             ;
; proc_types.vhd                                                     ; yes             ; User VHDL File                               ; /home/op/Aulas/digital-systems/final_project/hardware_description/proc_types.vhd                                                     ;             ;
; megaram.vhd                                                        ; yes             ; User Wizard-Generated File                   ; /home/op/Aulas/digital-systems/final_project/hardware_description/megaram.vhd                                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/aglobal181.inc                                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/altrom.inc                                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/altram.inc                                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;             ;
; db/altsyncram_7qr3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_7qr3.tdf                                             ;             ;
; db/altsyncram_05p2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_05p2.tdf                                             ;             ;
; ./p1.hex                                                           ; yes             ; Auto-Found Memory Initialization File        ; /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex                                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                         ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                               ; altera_sld  ;
; db/ip/slda00c2e34/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 525                      ;
;                                             ;                          ;
; Total combinational functions               ; 443                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 234                      ;
;     -- 3 input functions                    ; 96                       ;
;     -- <=2 input functions                  ; 113                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 380                      ;
;     -- arithmetic mode                      ; 63                       ;
;                                             ;                          ;
; Total registers                             ; 259                      ;
;     -- Dedicated logic registers            ; 259                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 59                       ;
; Total memory bits                           ; 2048                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 156                      ;
; Total fan-out                               ; 2541                     ;
; Average fan-out                             ; 3.04                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |toplevel                                                                                                                               ; 443 (104)           ; 259 (64)                  ; 2048        ; 0          ; 0            ; 0       ; 0         ; 59   ; 0            ; 0          ; |toplevel                                                                                                                                                                                                                                                                                                                                            ; toplevel                          ; work         ;
;    |control_unit:control0|                                                                                                              ; 27 (27)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|control_unit:control0                                                                                                                                                                                                                                                                                                                      ; control_unit                      ; work         ;
;    |ram:ram0|                                                                                                                           ; 74 (17)             ; 62 (25)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ram:ram0                                                                                                                                                                                                                                                                                                                                   ; ram                               ; work         ;
;       |megaram:mega0|                                                                                                                   ; 57 (0)              ; 37 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ram:ram0|megaram:mega0                                                                                                                                                                                                                                                                                                                     ; megaram                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 57 (0)              ; 37 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ram:ram0|megaram:mega0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_7qr3:auto_generated|                                                                                            ; 57 (0)              ; 37 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_7qr3                   ; work         ;
;                |altsyncram_05p2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|altsyncram_05p2:altsyncram1                                                                                                                                                                                                                          ; altsyncram_05p2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 57 (36)             ; 37 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |register_file:regfile0|                                                                                                             ; 36 (36)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|register_file:regfile0                                                                                                                                                                                                                                                                                                                     ; register_file                     ; work         ;
;    |seg7:disp0|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|seg7:disp0                                                                                                                                                                                                                                                                                                                                 ; seg7                              ; work         ;
;    |seg7:disp1|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|seg7:disp1                                                                                                                                                                                                                                                                                                                                 ; seg7                              ; work         ;
;    |seg7:disp2|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|seg7:disp2                                                                                                                                                                                                                                                                                                                                 ; seg7                              ; work         ;
;    |seg7:disp3|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|seg7:disp3                                                                                                                                                                                                                                                                                                                                 ; seg7                              ; work         ;
;    |seg7:disp4|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|seg7:disp4                                                                                                                                                                                                                                                                                                                                 ; seg7                              ; work         ;
;    |seg7:disp5|                                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|seg7:disp5                                                                                                                                                                                                                                                                                                                                 ; seg7                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 87 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 87 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 87 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 87 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 82 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (84)            ; 82 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |ula:ula0|                                                                                                                           ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|ula:ula0                                                                                                                                                                                                                                                                                                                                   ; ula                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|altsyncram_05p2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ./p1.hex ;
+------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |toplevel|ram:ram0|megaram:mega0                                                                                                                                                                                                                                              ; megaram.vhd     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|control_unit:control0|state                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+------------------------------+-------------------------+--------------------+-------------------------+-------------------------+--------------------+----------------------------+-----------------------+---------------------------+----------------------+----------------------+--------------------+------------------------+-------------------+
; Name                         ; state.state_branch_zero_wait ; state.state_branch_zero ; state.state_ula_wb ; state.state_execute_ula ; state.state_execute_imm ; state.state_mem_wb ; state.state_mem_write_wait ; state.state_mem_write ; state.state_mem_read_wait ; state.state_mem_read ; state.state_mem_addr ; state.state_decode ; state.state_fetch_wait ; state.state_fetch ;
+------------------------------+------------------------------+-------------------------+--------------------+-------------------------+-------------------------+--------------------+----------------------------+-----------------------+---------------------------+----------------------+----------------------+--------------------+------------------------+-------------------+
; state.state_fetch            ; 0                            ; 0                       ; 0                  ; 0                       ; 0                       ; 0                  ; 0                          ; 0                     ; 0                         ; 0                    ; 0                    ; 0                  ; 0                      ; 0                 ;
; state.state_fetch_wait       ; 0                            ; 0                       ; 0                  ; 0                       ; 0                       ; 0                  ; 0                          ; 0                     ; 0                         ; 0                    ; 0                    ; 0                  ; 1                      ; 1                 ;
; state.state_decode           ; 0                            ; 0                       ; 0                  ; 0                       ; 0                       ; 0                  ; 0                          ; 0                     ; 0                         ; 0                    ; 0                    ; 1                  ; 0                      ; 1                 ;
; state.state_mem_addr         ; 0                            ; 0                       ; 0                  ; 0                       ; 0                       ; 0                  ; 0                          ; 0                     ; 0                         ; 0                    ; 1                    ; 0                  ; 0                      ; 1                 ;
; state.state_mem_read         ; 0                            ; 0                       ; 0                  ; 0                       ; 0                       ; 0                  ; 0                          ; 0                     ; 0                         ; 1                    ; 0                    ; 0                  ; 0                      ; 1                 ;
; state.state_mem_read_wait    ; 0                            ; 0                       ; 0                  ; 0                       ; 0                       ; 0                  ; 0                          ; 0                     ; 1                         ; 0                    ; 0                    ; 0                  ; 0                      ; 1                 ;
; state.state_mem_write        ; 0                            ; 0                       ; 0                  ; 0                       ; 0                       ; 0                  ; 0                          ; 1                     ; 0                         ; 0                    ; 0                    ; 0                  ; 0                      ; 1                 ;
; state.state_mem_write_wait   ; 0                            ; 0                       ; 0                  ; 0                       ; 0                       ; 0                  ; 1                          ; 0                     ; 0                         ; 0                    ; 0                    ; 0                  ; 0                      ; 1                 ;
; state.state_mem_wb           ; 0                            ; 0                       ; 0                  ; 0                       ; 0                       ; 1                  ; 0                          ; 0                     ; 0                         ; 0                    ; 0                    ; 0                  ; 0                      ; 1                 ;
; state.state_execute_imm      ; 0                            ; 0                       ; 0                  ; 0                       ; 1                       ; 0                  ; 0                          ; 0                     ; 0                         ; 0                    ; 0                    ; 0                  ; 0                      ; 1                 ;
; state.state_execute_ula      ; 0                            ; 0                       ; 0                  ; 1                       ; 0                       ; 0                  ; 0                          ; 0                     ; 0                         ; 0                    ; 0                    ; 0                  ; 0                      ; 1                 ;
; state.state_ula_wb           ; 0                            ; 0                       ; 1                  ; 0                       ; 0                       ; 0                  ; 0                          ; 0                     ; 0                         ; 0                    ; 0                    ; 0                  ; 0                      ; 1                 ;
; state.state_branch_zero      ; 0                            ; 1                       ; 0                  ; 0                       ; 0                       ; 0                  ; 0                          ; 0                     ; 0                         ; 0                    ; 0                    ; 0                  ; 0                      ; 1                 ;
; state.state_branch_zero_wait ; 1                            ; 0                       ; 0                  ; 0                       ; 0                       ; 0                  ; 0                          ; 0                     ; 0                         ; 0                    ; 0                    ; 0                  ; 0                      ; 1                 ;
+------------------------------+------------------------------+-------------------------+--------------------+-------------------------+-------------------------+--------------------+----------------------------+-----------------------+---------------------------+----------------------+----------------------+--------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                  ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; old_pc[0..7]                                                                                                                                   ; Lost fanout                            ;
; ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 9                                                                                                          ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 259   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 108   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 164   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; instr[0]                                                                                                                                                                                                                                                                                                                        ; 13      ;
; instr[1]                                                                                                                                                                                                                                                                                                                        ; 13      ;
; clk                                                                                                                                                                                                                                                                                                                             ; 112     ;
; instr[3]                                                                                                                                                                                                                                                                                                                        ; 16      ;
; instr[2]                                                                                                                                                                                                                                                                                                                        ; 16      ;
; instr[5]                                                                                                                                                                                                                                                                                                                        ; 10      ;
; instr[4]                                                                                                                                                                                                                                                                                                                        ; 10      ;
; instr[7]                                                                                                                                                                                                                                                                                                                        ; 5       ;
; instr[6]                                                                                                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |toplevel|ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |toplevel|register_file:regfile0|Mux11                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |toplevel|register_file:regfile0|Mux7                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |toplevel|ula:ula0|y[1]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |toplevel|Selector13                                                                                                                                                                         ;
; 15:1               ; 6 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; No         ; |toplevel|control_unit:control0|state                                                                                                                                                        ;
; 15:1               ; 5 bits    ; 50 LEs        ; 45 LEs               ; 5 LEs                  ; No         ; |toplevel|control_unit:control0|state                                                                                                                                                        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |toplevel|control_unit:control0|state                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|altsyncram_05p2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram0|megaram:mega0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ./p1.hex             ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_7qr3      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 1                                                      ;
; Entity Instance                           ; ram:ram0|megaram:mega0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 256                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 0                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:control0"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; state_out_debug ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                          ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                    ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; 0              ; PROG        ; 8     ; 256   ; Read/Write ; ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 86                          ;
; cycloneiii_ff         ; 172                         ;
;     CLR               ; 18                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 44                          ;
;     ENA CLR           ; 47                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 5                           ;
;     plain             ; 49                          ;
; cycloneiii_io_obuf    ; 6                           ;
; cycloneiii_lcell_comb ; 326                         ;
;     arith             ; 55                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 14                          ;
;     normal            ; 271                         ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 183                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 10.70                       ;
; Average LUT depth     ; 4.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 10 18:03:20 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file seg7.vhd
    Info (12022): Found design unit 1: seg7-anode_common File: /home/op/Aulas/digital-systems/final_project/hardware_description/seg7.vhd Line: 11
    Info (12023): Found entity 1: seg7 File: /home/op/Aulas/digital-systems/final_project/hardware_description/seg7.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-arch File: /home/op/Aulas/digital-systems/final_project/hardware_description/ram.vhd Line: 19
    Info (12023): Found entity 1: ram File: /home/op/Aulas/digital-systems/final_project/hardware_description/ram.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-arch File: /home/op/Aulas/digital-systems/final_project/hardware_description/control_unit.vhd Line: 28
    Info (12023): Found entity 1: control_unit File: /home/op/Aulas/digital-systems/final_project/hardware_description/control_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: toplevel-proc File: /home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd Line: 15
    Info (12023): Found entity 1: toplevel File: /home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-comb File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 14
    Info (12023): Found entity 1: ula File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-arch File: /home/op/Aulas/digital-systems/final_project/hardware_description/register_file.vhd Line: 17
    Info (12023): Found entity 1: register_file File: /home/op/Aulas/digital-systems/final_project/hardware_description/register_file.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file proc_types.vhd
    Info (12022): Found design unit 1: proc_types File: /home/op/Aulas/digital-systems/final_project/hardware_description/proc_types.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file megaram.vhd
    Info (12022): Found design unit 1: megaram-SYN File: /home/op/Aulas/digital-systems/final_project/hardware_description/megaram.vhd Line: 54
    Info (12023): Found entity 1: megaram File: /home/op/Aulas/digital-systems/final_project/hardware_description/megaram.vhd Line: 42
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at toplevel.vhd(42): object "state_out_debug" assigned a value but never read File: /home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd Line: 42
Warning (10492): VHDL Process Statement warning at toplevel.vhd(74): signal "pc_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd Line: 74
Warning (10492): VHDL Process Statement warning at toplevel.vhd(81): signal "fetch_instr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd Line: 81
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:disp0" File: /home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd Line: 129
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control0" File: /home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd Line: 143
Warning (10492): VHDL Process Statement warning at control_unit.vhd(83): signal "instr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/op/Aulas/digital-systems/final_project/hardware_description/control_unit.vhd Line: 83
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram0" File: /home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd Line: 162
Info (12128): Elaborating entity "megaram" for hierarchy "ram:ram0|megaram:mega0" File: /home/op/Aulas/digital-systems/final_project/hardware_description/ram.vhd Line: 53
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram0|megaram:mega0|altsyncram:altsyncram_component" File: /home/op/Aulas/digital-systems/final_project/hardware_description/megaram.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "ram:ram0|megaram:mega0|altsyncram:altsyncram_component" File: /home/op/Aulas/digital-systems/final_project/hardware_description/megaram.vhd Line: 61
Info (12133): Instantiated megafunction "ram:ram0|megaram:mega0|altsyncram:altsyncram_component" with the following parameter: File: /home/op/Aulas/digital-systems/final_project/hardware_description/megaram.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./p1.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7qr3.tdf
    Info (12023): Found entity 1: altsyncram_7qr3 File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_7qr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7qr3" for hierarchy "ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated" File: /home/op/Games/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_05p2.tdf
    Info (12023): Found entity 1: altsyncram_05p2 File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_05p2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_05p2" for hierarchy "ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|altsyncram_05p2:altsyncram1" File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_7qr3.tdf Line: 36
Warning (113015): Width of data items in "p1.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 16 warnings, reporting 10 File: /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "p1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "p1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "p1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "p1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "p1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "p1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "p1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "p1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "p1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "p1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: /home/op/Aulas/digital-systems/final_project/hardware_description/p1.hex Line: 11
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_7qr3.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_7qr3.tdf Line: 37
Info (12133): Instantiated megafunction "ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/altsyncram_7qr3.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1347571527"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:ram0|megaram:mega0|altsyncram:altsyncram_component|altsyncram_7qr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /home/op/Games/quartus18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ula" for hierarchy "ula:ula0" File: /home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd Line: 179
Info (10041): Inferred latch for "y[0]" at ula.vhd(21) File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Info (10041): Inferred latch for "y[1]" at ula.vhd(21) File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Info (10041): Inferred latch for "y[2]" at ula.vhd(21) File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Info (10041): Inferred latch for "y[3]" at ula.vhd(21) File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Info (10041): Inferred latch for "y[4]" at ula.vhd(21) File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Info (10041): Inferred latch for "y[5]" at ula.vhd(21) File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Info (10041): Inferred latch for "y[6]" at ula.vhd(21) File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Info (10041): Inferred latch for "y[7]" at ula.vhd(21) File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:regfile0" File: /home/op/Aulas/digital-systems/final_project/hardware_description/toplevel.vhd Line: 189
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.12.10.19:03:51 Progress: Loading slda00c2e34/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/op/Aulas/digital-systems/final_project/hardware_description/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14026): LATCH primitive "ula:ula0|y[6]" is permanently enabled File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Warning (14026): LATCH primitive "ula:ula0|y[7]" is permanently enabled File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Warning (14026): LATCH primitive "ula:ula0|y[0]" is permanently enabled File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Warning (14026): LATCH primitive "ula:ula0|y[1]" is permanently enabled File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Warning (14026): LATCH primitive "ula:ula0|y[2]" is permanently enabled File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Warning (14026): LATCH primitive "ula:ula0|y[3]" is permanently enabled File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Warning (14026): LATCH primitive "ula:ula0|y[4]" is permanently enabled File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Warning (14026): LATCH primitive "ula:ula0|y[5]" is permanently enabled File: /home/op/Aulas/digital-systems/final_project/hardware_description/ula.vhd Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 634 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 562 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 1027 megabytes
    Info: Processing ended: Sat Dec 10 18:04:06 2022
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:38


