Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 25 12:48:37 2023
| Host         : Chano_ELO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_reg_timing_summary_routed.rpt -pb alu_reg_timing_summary_routed.pb -rpx alu_reg_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_reg
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.078        0.000                      0                   20        0.288        0.000                      0                   20        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.078        0.000                      0                   20        0.288        0.000                      0                   20        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 registro_op/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_flags/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.987ns (40.636%)  route 2.903ns (59.364%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     4.707    registro_op/CLK
    SLICE_X48Y63         FDRE                                         r  registro_op/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.163 r  registro_op/Q_reg[0]/Q
                         net (fo=32, routed)          1.092     6.254    registro_b/_inferred__0/i__carry__2[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  registro_b/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.378    alu/Q_reg[7][1]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.928    alu/_inferred__0/i__carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.042    alu/_inferred__0/i__carry__1_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.355 r  alu/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.863     8.219    registro_op/p_0_in[15]
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.306     8.525 r  registro_op/Q[15]_i_1/O
                         net (fo=2, routed)           0.948     9.472    registro_op/D[15]
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.596 r  registro_op/Q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.596    result_flags/Q_reg[0]_0
    SLICE_X48Y65         FDRE                                         r  result_flags/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.341    result_flags/CLK
    SLICE_X48Y65         FDRE                                         r  result_flags/Q_reg[0]/C
                         clock pessimism              0.340    14.681    
                         clock uncertainty           -0.035    14.645    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)        0.029    14.674    result_flags/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 registro_op/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.863ns (43.269%)  route 2.443ns (56.731%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     4.707    registro_op/CLK
    SLICE_X48Y63         FDRE                                         r  registro_op/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.163 r  registro_op/Q_reg[0]/Q
                         net (fo=32, routed)          1.092     6.254    registro_b/_inferred__0/i__carry__2[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  registro_b/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.378    alu/Q_reg[7][1]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.928    alu/_inferred__0/i__carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.042    alu/_inferred__0/i__carry__1_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.355 r  alu/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.863     8.219    registro_op/p_0_in[15]
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.306     8.525 r  registro_op/Q[15]_i_1/O
                         net (fo=2, routed)           0.488     9.012    result_alu/D[15]
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.341    result_alu/CLK
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[15]/C
                         clock pessimism              0.340    14.681    
                         clock uncertainty           -0.035    14.645    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)       -0.047    14.598    result_alu/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 registro_op/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.765ns (44.337%)  route 2.216ns (55.663%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     4.707    registro_op/CLK
    SLICE_X48Y63         FDRE                                         r  registro_op/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.163 r  registro_op/Q_reg[0]/Q
                         net (fo=32, routed)          1.092     6.254    registro_b/_inferred__0/i__carry__2[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  registro_b/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.378    alu/Q_reg[7][1]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.928    alu/_inferred__0/i__carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.042    alu/_inferred__0/i__carry__1_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.264 r  alu/_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.637     7.901    registro_op/p_0_in[12]
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.299     8.200 r  registro_op/Q[12]_i_1/O
                         net (fo=2, routed)           0.488     8.687    result_alu/D[12]
    SLICE_X47Y66         FDRE                                         r  result_alu/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503    14.340    result_alu/CLK
    SLICE_X47Y66         FDRE                                         r  result_alu/Q_reg[12]/C
                         clock pessimism              0.340    14.680    
                         clock uncertainty           -0.035    14.644    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)       -0.067    14.577    result_alu/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 registro_op/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.785ns (46.090%)  route 2.088ns (53.910%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     4.707    registro_op/CLK
    SLICE_X48Y63         FDRE                                         r  registro_op/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.163 r  registro_op/Q_reg[0]/Q
                         net (fo=32, routed)          1.092     6.254    registro_b/_inferred__0/i__carry__2[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  registro_b/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.378    alu/Q_reg[7][1]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.928    alu/_inferred__0/i__carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.042    alu/_inferred__0/i__carry__1_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.281 r  alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.646     7.928    registro_op/p_0_in[14]
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.302     8.230 r  registro_op/Q[14]_i_1/O
                         net (fo=2, routed)           0.350     8.579    result_alu/D[14]
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.341    result_alu/CLK
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[14]/C
                         clock pessimism              0.340    14.681    
                         clock uncertainty           -0.035    14.645    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)       -0.061    14.584    result_alu/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 registro_op/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.651ns (44.133%)  route 2.090ns (55.867%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     4.707    registro_op/CLK
    SLICE_X48Y63         FDRE                                         r  registro_op/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.163 r  registro_op/Q_reg[0]/Q
                         net (fo=32, routed)          1.092     6.254    registro_b/_inferred__0/i__carry__2[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  registro_b/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.378    alu/Q_reg[7][1]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.928    alu/_inferred__0/i__carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.150 r  alu/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.503     7.653    registro_op/p_0_in[8]
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.299     7.952 r  registro_op/Q[8]_i_1/O
                         net (fo=2, routed)           0.495     8.447    result_alu/D[8]
    SLICE_X48Y67         FDRE                                         r  result_alu/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.339    result_alu/CLK
    SLICE_X48Y67         FDRE                                         r  result_alu/Q_reg[8]/C
                         clock pessimism              0.340    14.679    
                         clock uncertainty           -0.035    14.643    
    SLICE_X48Y67         FDRE (Setup_fdre_C_D)       -0.061    14.582    result_alu/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 registro_op/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.462ns (39.300%)  route 2.258ns (60.700%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     4.707    registro_op/CLK
    SLICE_X48Y63         FDRE                                         r  registro_op/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.163 r  registro_op/Q_reg[0]/Q
                         net (fo=32, routed)          1.092     6.254    registro_b/_inferred__0/i__carry__2[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  registro_b/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.378    alu/Q_reg[7][1]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.958 r  alu/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.646     7.605    registro_op/p_0_in[6]
    SLICE_X48Y64         LUT5 (Prop_lut5_I0_O)        0.302     7.907 r  registro_op/Q[6]_i_1/O
                         net (fo=2, routed)           0.520     8.427    result_alu/D[6]
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.341    result_alu/CLK
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[6]/C
                         clock pessimism              0.340    14.681    
                         clock uncertainty           -0.035    14.645    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)       -0.058    14.587    result_alu/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 registro_op/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.881ns (51.415%)  route 1.777ns (48.585%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     4.707    registro_op/CLK
    SLICE_X48Y63         FDRE                                         r  registro_op/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.163 r  registro_op/Q_reg[0]/Q
                         net (fo=32, routed)          1.092     6.254    registro_b/_inferred__0/i__carry__2[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  registro_b/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.378    alu/Q_reg[7][1]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.928    alu/_inferred__0/i__carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.042    alu/_inferred__0/i__carry__1_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  alu/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.351     7.727    registro_op/p_0_in[13]
    SLICE_X48Y66         LUT5 (Prop_lut5_I0_O)        0.303     8.030 r  registro_op/Q[13]_i_1/O
                         net (fo=2, routed)           0.335     8.365    result_alu/D[13]
    SLICE_X47Y66         FDRE                                         r  result_alu/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503    14.340    result_alu/CLK
    SLICE_X47Y66         FDRE                                         r  result_alu/Q_reg[13]/C
                         clock pessimism              0.340    14.680    
                         clock uncertainty           -0.035    14.644    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)       -0.081    14.563    result_alu/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 registro_op/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 1.767ns (48.045%)  route 1.911ns (51.955%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     4.707    registro_op/CLK
    SLICE_X48Y63         FDRE                                         r  registro_op/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.163 r  registro_op/Q_reg[0]/Q
                         net (fo=32, routed)          1.092     6.254    registro_b/_inferred__0/i__carry__2[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  registro_b/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.378    alu/Q_reg[7][1]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.928    alu/_inferred__0/i__carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.262 r  alu/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.322     7.584    registro_op/p_0_in[9]
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.303     7.887 r  registro_op/Q[9]_i_1/O
                         net (fo=2, routed)           0.497     8.384    result_alu/D[9]
    SLICE_X48Y67         FDRE                                         r  result_alu/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.339    result_alu/CLK
    SLICE_X48Y67         FDRE                                         r  result_alu/Q_reg[9]/C
                         clock pessimism              0.340    14.679    
                         clock uncertainty           -0.035    14.643    
    SLICE_X48Y67         FDRE (Setup_fdre_C_D)       -0.058    14.585    result_alu/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 registro_op/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.749ns (48.113%)  route 1.886ns (51.887%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     4.707    registro_op/CLK
    SLICE_X48Y63         FDRE                                         r  registro_op/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.163 r  registro_op/Q_reg[0]/Q
                         net (fo=32, routed)          1.092     6.254    registro_b/_inferred__0/i__carry__2[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  registro_b/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.378    alu/Q_reg[7][1]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.928    alu/_inferred__0/i__carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.241 r  alu/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.438     7.679    registro_op/p_0_in[11]
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.306     7.985 r  registro_op/Q[11]_i_1/O
                         net (fo=2, routed)           0.357     8.342    result_alu/D[11]
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.341    result_alu/CLK
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[11]/C
                         clock pessimism              0.340    14.681    
                         clock uncertainty           -0.035    14.645    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)       -0.081    14.564    result_alu/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 registro_op/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.671ns (46.042%)  route 1.958ns (53.958%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.627     4.707    registro_op/CLK
    SLICE_X48Y63         FDRE                                         r  registro_op/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.456     5.163 r  registro_op/Q_reg[0]/Q
                         net (fo=32, routed)          1.092     6.254    registro_b/_inferred__0/i__carry__2[0]
    SLICE_X49Y64         LUT3 (Prop_lut3_I1_O)        0.124     6.378 r  registro_b/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.378    alu/Q_reg[7][1]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.928 r  alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.928    alu/_inferred__0/i__carry__0_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.167 r  alu/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.319     7.487    registro_op/p_0_in[10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.302     7.789 r  registro_op/Q[10]_i_1/O
                         net (fo=2, routed)           0.547     8.336    result_alu/D[10]
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.504    14.341    result_alu/CLK
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[10]/C
                         clock pessimism              0.340    14.681    
                         clock uncertainty           -0.035    14.645    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)       -0.067    14.578    result_alu/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hex_to_sevenseg/contador_3bits/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  Hex_to_sevenseg/contador_3bits/counter_reg[2]/Q
                         net (fo=16, routed)          0.199     1.779    Hex_to_sevenseg/contador_3bits/counter_reg[2]_0
    SLICE_X46Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.824 r  Hex_to_sevenseg/contador_3bits/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    Hex_to_sevenseg/contador_3bits/counter[2]_i_1_n_0
    SLICE_X46Y66         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.932    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
                         clock pessimism             -0.515     1.416    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.120     1.536    Hex_to_sevenseg/contador_3bits/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 registro_a/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.149%)  route 0.245ns (56.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.560     1.417    registro_a/CLK
    SLICE_X49Y63         FDRE                                         r  registro_a/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.558 f  registro_a/Q_reg[3]/Q
                         net (fo=3, routed)           0.117     1.675    registro_op/Q_reg[15][3]
    SLICE_X48Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.720 r  registro_op/Q[3]_i_1/O
                         net (fo=2, routed)           0.128     1.848    result_alu/D[3]
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_alu/CLK
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[3]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.070     1.501    result_alu/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 registro_a/Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.639%)  route 0.272ns (59.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    registro_a/CLK
    SLICE_X49Y66         FDRE                                         r  registro_a/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.557 f  registro_a/Q_reg[13]/Q
                         net (fo=3, routed)           0.159     1.716    registro_op/Q_reg[15][13]
    SLICE_X48Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.761 r  registro_op/Q[13]_i_1/O
                         net (fo=2, routed)           0.113     1.874    result_alu/D[13]
    SLICE_X47Y66         FDRE                                         r  result_alu/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.932    result_alu/CLK
    SLICE_X47Y66         FDRE                                         r  result_alu/Q_reg[13]/C
                         clock pessimism             -0.501     1.430    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.066     1.496    result_alu/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 registro_a/Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.147%)  route 0.277ns (59.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    registro_a/CLK
    SLICE_X49Y66         FDRE                                         r  registro_a/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.557 f  registro_a/Q_reg[14]/Q
                         net (fo=3, routed)           0.165     1.723    registro_op/Q_reg[15][14]
    SLICE_X48Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.768 r  registro_op/Q[14]_i_1/O
                         net (fo=2, routed)           0.112     1.880    result_alu/D[14]
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_alu/CLK
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[14]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.070     1.501    result_alu/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 registro_a/Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.798%)  route 0.293ns (61.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    registro_a/CLK
    SLICE_X49Y66         FDRE                                         r  registro_a/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.557 f  registro_a/Q_reg[12]/Q
                         net (fo=3, routed)           0.130     1.687    registro_op/Q_reg[15][12]
    SLICE_X48Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.732 r  registro_op/Q[12]_i_1/O
                         net (fo=2, routed)           0.164     1.896    result_alu/D[12]
    SLICE_X47Y66         FDRE                                         r  result_alu/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.932    result_alu/CLK
    SLICE_X47Y66         FDRE                                         r  result_alu/Q_reg[12]/C
                         clock pessimism             -0.501     1.430    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.070     1.500    result_alu/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 registro_a/Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.389%)  route 0.311ns (62.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    registro_a/CLK
    SLICE_X49Y66         FDRE                                         r  registro_a/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.557 f  registro_a/Q_reg[15]/Q
                         net (fo=2, routed)           0.131     1.688    registro_op/Q_reg[15][15]
    SLICE_X48Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.733 r  registro_op/Q[15]_i_1/O
                         net (fo=2, routed)           0.181     1.914    result_alu/D[15]
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_alu/CLK
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[15]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.075     1.506    result_alu/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 registro_b/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.656%)  route 0.308ns (62.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    registro_b/CLK
    SLICE_X51Y63         FDRE                                         r  registro_b/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.557 f  registro_b/Q_reg[2]/Q
                         net (fo=2, routed)           0.178     1.735    registro_op/Q_reg[15]_0[2]
    SLICE_X48Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.780 r  registro_op/Q[2]_i_1/O
                         net (fo=2, routed)           0.130     1.910    result_alu/D[2]
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_alu/CLK
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[2]/C
                         clock pessimism             -0.480     1.452    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.047     1.499    result_alu/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 registro_b/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.998%)  route 0.361ns (66.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    registro_b/CLK
    SLICE_X51Y64         FDRE                                         r  registro_b/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.557 f  registro_b/Q_reg[11]/Q
                         net (fo=2, routed)           0.229     1.786    registro_op/Q_reg[15]_0[11]
    SLICE_X50Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.831 r  registro_op/Q[11]_i_1/O
                         net (fo=2, routed)           0.132     1.963    result_alu/D[11]
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_alu/CLK
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[11]/C
                         clock pessimism             -0.480     1.452    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.066     1.518    result_alu/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 registro_a/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.234%)  route 0.374ns (66.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.560     1.417    registro_a/CLK
    SLICE_X48Y64         FDRE                                         r  registro_a/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     1.558 f  registro_a/Q_reg[4]/Q
                         net (fo=3, routed)           0.185     1.743    registro_op/Q_reg[15][4]
    SLICE_X48Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.788 r  registro_op/Q[4]_i_1/O
                         net (fo=2, routed)           0.189     1.977    result_alu/D[4]
    SLICE_X48Y67         FDRE                                         r  result_alu/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.827     1.931    result_alu/CLK
    SLICE_X48Y67         FDRE                                         r  result_alu/Q_reg[4]/C
                         clock pessimism             -0.501     1.429    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.070     1.499    result_alu/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 registro_a/Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_alu/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.442%)  route 0.381ns (64.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    registro_a/CLK
    SLICE_X50Y65         FDRE                                         r  registro_a/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.580 f  registro_a/Q_reg[10]/Q
                         net (fo=3, routed)           0.187     1.768    registro_op/Q_reg[15][10]
    SLICE_X50Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.813 r  registro_op/Q[10]_i_1/O
                         net (fo=2, routed)           0.193     2.006    result_alu/D[10]
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_alu/CLK
    SLICE_X47Y65         FDRE                                         r  result_alu/Q_reg[10]/C
                         clock pessimism             -0.480     1.452    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.070     1.522    result_alu/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.484    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y69   Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y69   Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y66   Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y63   registro_a/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65   registro_a/Q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y64   registro_a/Q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y66   registro_a/Q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y66   registro_a/Q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y66   registro_a/Q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y69   Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y69   Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y69   Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y69   Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y66   Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y66   Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y63   registro_a/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y63   registro_a/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   registro_a/Q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   registro_a/Q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y69   Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y69   Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y69   Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y69   Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y66   Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y66   Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y63   registro_a/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y63   registro_a/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   registro_a/Q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   registro_a/Q_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.163ns  (logic 4.533ns (40.611%)  route 6.629ns (59.389%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.620     4.700    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     5.218 r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/Q
                         net (fo=15, routed)          1.887     7.104    result_alu/counter[0]
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.228 r  result_alu/Segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.454     7.683    result_alu/BCD_4[2]
    SLICE_X46Y66         LUT5 (Prop_lut5_I2_O)        0.117     7.800 r  result_alu/Segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.288    12.088    Segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774    15.862 r  Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.862    Segments[3]
    K13                                                               r  Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.798ns  (logic 4.259ns (39.443%)  route 6.539ns (60.557%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.620     4.700    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     5.218 r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/Q
                         net (fo=15, routed)          1.887     7.104    result_alu/counter[0]
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.228 r  result_alu/Segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.838     8.067    result_alu/BCD_4[2]
    SLICE_X46Y66         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  result_alu/Segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.814    12.004    Segments_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.497 r  Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.497    Segments[2]
    K16                                                               r  Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.551ns  (logic 4.606ns (43.655%)  route 5.945ns (56.345%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.620     4.700    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     5.218 r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/Q
                         net (fo=15, routed)          1.887     7.104    result_alu/counter[0]
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.228 r  result_alu/Segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.857     8.086    result_alu/BCD_4[2]
    SLICE_X46Y66         LUT5 (Prop_lut5_I2_O)        0.156     8.242 r  result_alu/Segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.201    11.442    Segments_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.808    15.251 r  Segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.251    Segments[0]
    T10                                                               r  Segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.515ns  (logic 4.303ns (40.928%)  route 6.211ns (59.072%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.620     4.700    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     5.218 r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/Q
                         net (fo=15, routed)          1.887     7.104    result_alu/counter[0]
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.228 r  result_alu/Segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.857     8.086    result_alu/BCD_4[2]
    SLICE_X46Y66         LUT5 (Prop_lut5_I2_O)        0.124     8.210 r  result_alu/Segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.467    11.677    Segments_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.214 r  Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.214    Segments[6]
    L18                                                               r  Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.236ns  (logic 4.536ns (44.308%)  route 5.701ns (55.692%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.620     4.700    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     5.218 r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/Q
                         net (fo=15, routed)          1.887     7.104    result_alu/counter[0]
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.228 r  result_alu/Segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.838     8.067    result_alu/BCD_4[2]
    SLICE_X46Y66         LUT5 (Prop_lut5_I2_O)        0.153     8.220 r  result_alu/Segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.976    11.195    Segments_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.741    14.936 r  Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.936    Segments[4]
    P15                                                               r  Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.965ns  (logic 4.321ns (43.367%)  route 5.643ns (56.633%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.620     4.700    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     5.218 r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/Q
                         net (fo=15, routed)          1.887     7.104    result_alu/counter[0]
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.228 r  result_alu/Segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.454     7.683    result_alu/BCD_4[2]
    SLICE_X46Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.807 r  result_alu/Segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.302    11.109    Segments_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.664 r  Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.664    Segments[1]
    R10                                                               r  Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.677ns  (logic 4.446ns (45.947%)  route 5.231ns (54.053%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.620     4.700    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     5.218 r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/Q
                         net (fo=15, routed)          2.052     7.269    Hex_to_sevenseg/contador_3bits/counter_reg[0]_0
    SLICE_X46Y66         LUT3 (Prop_lut3_I1_O)        0.150     7.419 r  Hex_to_sevenseg/contador_3bits/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.179    10.598    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.778    14.377 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.377    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.647ns  (logic 4.412ns (45.728%)  route 5.236ns (54.272%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.620     4.700    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     5.218 r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/Q
                         net (fo=15, routed)          1.511     6.729    Hex_to_sevenseg/contador_3bits/counter_reg[0]_0
    SLICE_X46Y69         LUT3 (Prop_lut3_I2_O)        0.152     6.881 r  Hex_to_sevenseg/contador_3bits/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.724    10.605    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.742    14.347 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.347    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.442ns  (logic 4.327ns (45.822%)  route 5.116ns (54.178%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.620     4.700    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     5.218 r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/Q
                         net (fo=15, routed)          1.887     7.104    result_alu/counter[0]
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.228 r  result_alu/Segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.429     7.658    result_alu/BCD_4[2]
    SLICE_X47Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.782 r  result_alu/Segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.799    10.581    Segments_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.142 r  Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.142    Segments[5]
    T11                                                               r  Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.361ns  (logic 4.178ns (44.627%)  route 5.183ns (55.373%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.959     0.959 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     2.983    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.620     4.700    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.518     5.218 f  Hex_to_sevenseg/contador_3bits/counter_reg[0]/Q
                         net (fo=15, routed)          1.521     6.739    Hex_to_sevenseg/contador_3bits/counter_reg[0]_0
    SLICE_X46Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.863 r  Hex_to_sevenseg/contador_3bits/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.662    10.525    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    14.061 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.061    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_flags/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.288ns (50.193%)  route 1.278ns (49.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.560     1.417    result_flags/CLK
    SLICE_X48Y65         FDRE                                         r  result_flags/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  result_flags/Q_reg[0]/Q
                         net (fo=1, routed)           1.278     2.836    LEDs_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.147     3.983 r  LEDs_OBUF_inst/O
                         net (fo=0)                   0.000     3.983    LEDs
    U8                                                                r  LEDs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.461ns (55.986%)  route 1.149ns (44.014%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.413    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     1.577 r  Hex_to_sevenseg/contador_3bits/counter_reg[1]/Q
                         net (fo=14, routed)          0.198     1.776    Hex_to_sevenseg/contador_3bits/counter_reg[1]_0
    SLICE_X46Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.821 r  Hex_to_sevenseg/contador_3bits/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.950     2.771    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.023 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.023    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_alu/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.492ns (55.951%)  route 1.175ns (44.049%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.560     1.417    result_alu/CLK
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  result_alu/Q_reg[2]/Q
                         net (fo=1, routed)           0.098     1.656    result_alu/Q_reg_n_0_[2]
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.701 r  result_alu/Segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.164     1.866    result_alu/BCD_4[2]
    SLICE_X47Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.911 r  result_alu/Segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.912     2.823    Segments_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.084 r  Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.084    Segments[5]
    T11                                                               r  Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.465ns (52.649%)  route 1.318ns (47.351%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.580 f  Hex_to_sevenseg/contador_3bits/counter_reg[2]/Q
                         net (fo=16, routed)          0.199     1.779    result_alu/counter[2]
    SLICE_X46Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.824 r  result_alu/Segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.119     2.943    Segments_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.199 r  Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.199    Segments[1]
    R10                                                               r  Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.548ns (55.072%)  route 1.263ns (44.928%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  Hex_to_sevenseg/contador_3bits/counter_reg[2]/Q
                         net (fo=16, routed)          0.199     1.779    Hex_to_sevenseg/contador_3bits/counter_reg[2]_0
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.043     1.822 r  Hex_to_sevenseg/contador_3bits/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.064     2.886    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.341     4.227 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.227    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.511ns (53.641%)  route 1.306ns (46.359%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.580 f  Hex_to_sevenseg/contador_3bits/counter_reg[2]/Q
                         net (fo=16, routed)          0.328     1.908    result_alu/counter[2]
    SLICE_X46Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.953 r  result_alu/Segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.979     2.931    Segments_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.302     4.234 r  Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.234    Segments[4]
    P15                                                               r  Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.530ns (53.995%)  route 1.304ns (46.005%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.413    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     1.577 f  Hex_to_sevenseg/contador_3bits/counter_reg[1]/Q
                         net (fo=14, routed)          0.240     1.818    Hex_to_sevenseg/contador_3bits/counter_reg[1]_0
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.046     1.864 r  Hex_to_sevenseg/contador_3bits/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.063     2.927    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.320     4.247 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.247    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.524ns (53.092%)  route 1.346ns (46.908%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.413    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     1.577 r  Hex_to_sevenseg/contador_3bits/counter_reg[1]/Q
                         net (fo=14, routed)          0.198     1.776    Hex_to_sevenseg/contador_3bits/counter_reg[1]_0
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.043     1.819 r  Hex_to_sevenseg/contador_3bits/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.148     2.966    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.317     4.283 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.283    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 1.561ns (53.186%)  route 1.374ns (46.814%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.416    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y66         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  Hex_to_sevenseg/contador_3bits/counter_reg[2]/Q
                         net (fo=16, routed)          0.297     1.877    result_alu/counter[2]
    SLICE_X46Y66         LUT5 (Prop_lut5_I1_O)        0.046     1.923 r  result_alu/Segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.078     3.001    Segments_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.351     4.352 r  Segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.352    Segments[0]
    T10                                                               r  Segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.939ns  (logic 1.445ns (49.183%)  route 1.493ns (50.817%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.413    Hex_to_sevenseg/contador_3bits/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  Hex_to_sevenseg/contador_3bits/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     1.577 r  Hex_to_sevenseg/contador_3bits/counter_reg[1]/Q
                         net (fo=14, routed)          0.198     1.776    Hex_to_sevenseg/contador_3bits/counter_reg[1]_0
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.821 r  Hex_to_sevenseg/contador_3bits/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.295     3.116    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.352 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.352    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registro_a/Q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.486ns (26.905%)  route 4.037ns (73.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=54, routed)          4.037     5.522    registro_a/SR[0]
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503     4.340    registro_a/CLK
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registro_a/Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.486ns (26.905%)  route 4.037ns (73.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=54, routed)          4.037     5.522    registro_a/SR[0]
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503     4.340    registro_a/CLK
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registro_a/Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.486ns (26.905%)  route 4.037ns (73.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=54, routed)          4.037     5.522    registro_a/SR[0]
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503     4.340    registro_a/CLK
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registro_a/Q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.486ns (26.905%)  route 4.037ns (73.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=54, routed)          4.037     5.522    registro_a/SR[0]
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503     4.340    registro_a/CLK
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registro_a/Q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.486ns (26.905%)  route 4.037ns (73.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=54, routed)          4.037     5.522    registro_a/SR[0]
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503     4.340    registro_a/CLK
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registro_a/Q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.486ns (26.905%)  route 4.037ns (73.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=54, routed)          4.037     5.522    registro_a/SR[0]
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503     4.340    registro_a/CLK
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registro_b/Q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.486ns (26.905%)  route 4.037ns (73.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=54, routed)          4.037     5.522    registro_b/SR[0]
    SLICE_X51Y64         FDRE                                         r  registro_b/Q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503     4.340    registro_b/CLK
    SLICE_X51Y64         FDRE                                         r  registro_b/Q_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registro_b/Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.486ns (26.905%)  route 4.037ns (73.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=54, routed)          4.037     5.522    registro_b/SR[0]
    SLICE_X51Y64         FDRE                                         r  registro_b/Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503     4.340    registro_b/CLK
    SLICE_X51Y64         FDRE                                         r  registro_b/Q_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registro_b/Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.486ns (26.905%)  route 4.037ns (73.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=54, routed)          4.037     5.522    registro_b/SR[0]
    SLICE_X51Y64         FDRE                                         r  registro_b/Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503     4.340    registro_b/CLK
    SLICE_X51Y64         FDRE                                         r  registro_b/Q_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registro_b/Q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.522ns  (logic 1.486ns (26.905%)  route 4.037ns (73.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_IBUF_inst/O
                         net (fo=54, routed)          4.037     5.522    registro_b/SR[0]
    SLICE_X51Y64         FDRE                                         r  registro_b/Q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.745    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.836 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.503     4.340    registro_b/CLK
    SLICE_X51Y64         FDRE                                         r  registro_b/Q_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[10]
                            (input port)
  Destination:            registro_a/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.200ns (15.686%)  route 1.072ns (84.314%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    data_in[10]
    R5                   IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[10]_inst/O
                         net (fo=2, routed)           1.072     1.272    registro_a/D[10]
    SLICE_X50Y65         FDRE                                         r  registro_a/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.827     1.931    registro_a/CLK
    SLICE_X50Y65         FDRE                                         r  registro_a/Q_reg[10]/C

Slack:                    inf
  Source:                 data_in[9]
                            (input port)
  Destination:            registro_a/Q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.224ns (17.393%)  route 1.062ns (82.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  data_in[9] (IN)
                         net (fo=0)                   0.000     0.000    data_in[9]
    V7                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  data_in_IBUF[9]_inst/O
                         net (fo=2, routed)           1.062     1.286    registro_a/D[9]
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.932    registro_a/CLK
    SLICE_X50Y64         FDRE                                         r  registro_a/Q_reg[9]/C

Slack:                    inf
  Source:                 data_in[15]
                            (input port)
  Destination:            registro_b/Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.190ns (14.496%)  route 1.119ns (85.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  data_in[15] (IN)
                         net (fo=0)                   0.000     0.000    data_in[15]
    R1                   IBUF (Prop_ibuf_I_O)         0.190     0.190 r  data_in_IBUF[15]_inst/O
                         net (fo=2, routed)           1.119     1.308    registro_b/D[15]
    SLICE_X48Y66         FDRE                                         r  registro_b/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.932    registro_b/CLK
    SLICE_X48Y66         FDRE                                         r  registro_b/Q_reg[15]/C

Slack:                    inf
  Source:                 updateRes
                            (input port)
  Destination:            result_alu/Q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.245ns (18.627%)  route 1.070ns (81.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  updateRes (IN)
                         net (fo=0)                   0.000     0.000    updateRes
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  updateRes_IBUF_inst/O
                         net (fo=17, routed)          1.070     1.315    result_alu/E[0]
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_alu/CLK
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[15]/C

Slack:                    inf
  Source:                 updateRes
                            (input port)
  Destination:            result_alu/Q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.245ns (18.627%)  route 1.070ns (81.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  updateRes (IN)
                         net (fo=0)                   0.000     0.000    updateRes
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  updateRes_IBUF_inst/O
                         net (fo=17, routed)          1.070     1.315    result_alu/E[0]
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_alu/CLK
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[2]/C

Slack:                    inf
  Source:                 updateRes
                            (input port)
  Destination:            result_alu/Q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.245ns (18.627%)  route 1.070ns (81.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  updateRes (IN)
                         net (fo=0)                   0.000     0.000    updateRes
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  updateRes_IBUF_inst/O
                         net (fo=17, routed)          1.070     1.315    result_alu/E[0]
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_alu/CLK
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[3]/C

Slack:                    inf
  Source:                 updateRes
                            (input port)
  Destination:            result_alu/Q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.245ns (18.627%)  route 1.070ns (81.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  updateRes (IN)
                         net (fo=0)                   0.000     0.000    updateRes
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  updateRes_IBUF_inst/O
                         net (fo=17, routed)          1.070     1.315    result_alu/E[0]
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_alu/CLK
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[6]/C

Slack:                    inf
  Source:                 updateRes
                            (input port)
  Destination:            result_alu/Q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.245ns (18.627%)  route 1.070ns (81.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  updateRes (IN)
                         net (fo=0)                   0.000     0.000    updateRes
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  updateRes_IBUF_inst/O
                         net (fo=17, routed)          1.070     1.315    result_alu/E[0]
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_alu/CLK
    SLICE_X48Y65         FDRE                                         r  result_alu/Q_reg[7]/C

Slack:                    inf
  Source:                 updateRes
                            (input port)
  Destination:            result_flags/Q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.245ns (18.627%)  route 1.070ns (81.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  updateRes (IN)
                         net (fo=0)                   0.000     0.000    updateRes
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  updateRes_IBUF_inst/O
                         net (fo=17, routed)          1.070     1.315    result_flags/E[0]
    SLICE_X48Y65         FDRE                                         r  result_flags/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.933    result_flags/CLK
    SLICE_X48Y65         FDRE                                         r  result_flags/Q_reg[0]/C

Slack:                    inf
  Source:                 data_in[11]
                            (input port)
  Destination:            registro_b/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.209ns (15.697%)  route 1.122ns (84.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  data_in[11] (IN)
                         net (fo=0)                   0.000     0.000    data_in[11]
    R6                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  data_in_IBUF[11]_inst/O
                         net (fo=2, routed)           1.122     1.331    registro_b/D[11]
    SLICE_X51Y64         FDRE                                         r  registro_b/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P4                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.104 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.932    registro_b/CLK
    SLICE_X51Y64         FDRE                                         r  registro_b/Q_reg[11]/C





