$date
	Fri Oct 24 11:56:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module async_up_counter_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 $ Q [3:0] $end
$scope module FF0 $end
$var wire 1 % T $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 & Q $end
$upscope $end
$scope module FF1 $end
$var wire 1 ' T $end
$var wire 1 ( clk $end
$var wire 1 # reset $end
$var reg 1 ) Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 * T $end
$var wire 1 + clk $end
$var wire 1 # reset $end
$var reg 1 , Q $end
$upscope $end
$scope module FF3 $end
$var wire 1 - T $end
$var wire 1 . clk $end
$var wire 1 # reset $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
1-
0,
0+
1*
0)
0(
1'
0&
1%
b0 $
1#
0"
b0 !
$end
#5
1"
#10
1(
b1 !
b1 $
1&
0"
0#
#15
1"
#20
1+
1)
0(
b10 !
b10 $
0&
0"
#25
1"
#30
1(
b11 !
b11 $
1&
0"
#35
1"
#40
1.
1,
0+
0)
0(
b100 !
b100 $
0&
0"
#45
1"
#50
1(
b101 !
b101 $
1&
0"
#55
1"
#60
1+
1)
0(
b110 !
b110 $
0&
0"
#65
1"
#70
1(
b111 !
b111 $
1&
0"
#75
1"
#80
1/
0.
0,
0+
0)
0(
b1000 !
b1000 $
0&
0"
#85
1"
#90
1(
b1001 !
b1001 $
1&
0"
#95
1"
#100
1+
1)
0(
b1010 !
b1010 $
0&
0"
