/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  reg [20:0] celloutsig_0_27z;
  wire [23:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = !(celloutsig_1_7z ? in_data[171] : celloutsig_1_3z[1]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_1_6z = ~(celloutsig_1_5z | celloutsig_1_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_5z | celloutsig_0_9z[1]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[2] | in_data[19]);
  assign celloutsig_0_16z = ~(celloutsig_0_7z | celloutsig_0_9z[5]);
  assign celloutsig_0_2z = ~(in_data[95] | celloutsig_0_0z[2]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z[0] ^ celloutsig_1_4z);
  assign celloutsig_0_8z = ~(celloutsig_0_6z ^ celloutsig_0_4z[6]);
  assign celloutsig_0_13z = ~(celloutsig_0_10z ^ celloutsig_0_2z);
  assign celloutsig_0_14z = ~(celloutsig_0_4z[5] ^ celloutsig_0_2z);
  assign celloutsig_0_18z = ~(celloutsig_0_2z ^ celloutsig_0_5z);
  assign celloutsig_0_4z = { in_data[80:77], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } & { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_19z = in_data[41:36] & { celloutsig_0_0z[3:1], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_22z = { in_data[35:19], celloutsig_0_12z } & { in_data[40:29], celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[15:11] / { 1'h1, in_data[25:22] };
  assign celloutsig_1_12z = { celloutsig_1_3z[10:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } / { 1'h1, in_data[167:160], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_15z = { in_data[42:36], celloutsig_0_7z, celloutsig_0_2z } >= { in_data[16:13], celloutsig_0_0z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z } <= in_data[90:85];
  assign celloutsig_1_1z = { in_data[142:128], celloutsig_1_0z } <= { in_data[145:131], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[183:177] <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z[4:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } <= { in_data[50:47], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_10z[7:5], celloutsig_1_2z } < { celloutsig_1_18z[4:2], celloutsig_1_1z };
  assign celloutsig_0_41z = celloutsig_0_35z[5] & ~(celloutsig_0_8z);
  assign celloutsig_1_0z = in_data[171] & ~(in_data[137]);
  assign celloutsig_1_5z = celloutsig_1_4z & ~(celloutsig_1_3z[8]);
  assign celloutsig_0_7z = celloutsig_0_0z[1] & ~(celloutsig_0_1z);
  assign celloutsig_0_26z = { celloutsig_0_9z[8:3], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_12z } % { 1'h1, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_35z = - { celloutsig_0_27z[8:4], celloutsig_0_25z };
  assign celloutsig_0_21z = - celloutsig_0_4z[4:0];
  assign celloutsig_0_40z = | { celloutsig_0_28z[15:9], celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_35z, celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_11z = | in_data[65:63];
  assign celloutsig_0_12z = | { celloutsig_0_0z[2], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_23z = ^ { celloutsig_0_22z[17], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_17z };
  assign celloutsig_1_18z = { celloutsig_1_10z[6:0], celloutsig_1_9z, celloutsig_1_15z } >> celloutsig_1_3z[9:1];
  assign celloutsig_0_20z = { celloutsig_0_4z[1], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_14z } >> { celloutsig_0_4z[2:1], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_25z = { celloutsig_0_0z[3], celloutsig_0_12z, celloutsig_0_11z } <<< { celloutsig_0_0z[2], celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_26z[12:0], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_1z } <<< { in_data[49:41], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_10z = { in_data[113:109], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z } >>> { in_data[143:138], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_3z = in_data[163:152] ^ in_data[111:100];
  always_latch
    if (clkin_data[0]) celloutsig_0_9z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_9z = in_data[86:78];
  always_latch
    if (!clkin_data[0]) celloutsig_0_27z = 21'h000000;
    else if (celloutsig_1_19z) celloutsig_0_27z = { celloutsig_0_22z[17:1], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_15z = ~((celloutsig_1_2z & celloutsig_1_10z[3]) | (celloutsig_1_1z & celloutsig_1_12z[7]));
  assign celloutsig_0_6z = ~((celloutsig_0_2z & celloutsig_0_4z[2]) | (celloutsig_0_5z & celloutsig_0_2z));
  assign celloutsig_0_17z = ~((in_data[66] & celloutsig_0_4z[2]) | (celloutsig_0_16z & celloutsig_0_3z));
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
