/*
 * Copywight 2021 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 */
#ifndef _wsdma_6_0_0_SH_MASK_HEADEW
#define _wsdma_6_0_0_SH_MASK_HEADEW


// addwessBwock: wsdma0_wsdma0dec
//WSDMA_UCODE_ADDW
#define WSDMA_UCODE_ADDW__VAWUE__SHIFT                                                                        0x0
#define WSDMA_UCODE_ADDW__VAWUE_MASK                                                                          0x00001FFFW
//WSDMA_UCODE_DATA
#define WSDMA_UCODE_DATA__VAWUE__SHIFT                                                                        0x0
#define WSDMA_UCODE_DATA__VAWUE_MASK                                                                          0xFFFFFFFFW
//WSDMA_EWWOW_INJECT_CNTW
#define WSDMA_EWWOW_INJECT_CNTW__ENABWE_IWWITATION__SHIFT                                                     0x0
#define WSDMA_EWWOW_INJECT_CNTW__ENABWE_SINGWE_WWITE__SHIFT                                                   0x1
#define WSDMA_EWWOW_INJECT_CNTW__ENABWE_EWWOW_INJECT__SHIFT                                                   0x2
#define WSDMA_EWWOW_INJECT_CNTW__ENABWE_IWWITATION_MASK                                                       0x00000001W
#define WSDMA_EWWOW_INJECT_CNTW__ENABWE_SINGWE_WWITE_MASK                                                     0x00000002W
#define WSDMA_EWWOW_INJECT_CNTW__ENABWE_EWWOW_INJECT_MASK                                                     0x0000000CW
//WSDMA_EWWOW_INJECT_SEWECT
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF0__SHIFT                                                     0x0
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF1__SHIFT                                                     0x1
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF2__SHIFT                                                     0x2
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF3__SHIFT                                                     0x3
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF4__SHIFT                                                     0x4
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF5__SHIFT                                                     0x5
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF6__SHIFT                                                     0x6
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF7__SHIFT                                                     0x7
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF8__SHIFT                                                     0x8
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF9__SHIFT                                                     0x9
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF10__SHIFT                                                    0xa
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF11__SHIFT                                                    0xb
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF12__SHIFT                                                    0xc
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF13__SHIFT                                                    0xd
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF14__SHIFT                                                    0xe
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF15__SHIFT                                                    0xf
#define WSDMA_EWWOW_INJECT_SEWECT__UCODE_BUF__SHIFT                                                           0x10
#define WSDMA_EWWOW_INJECT_SEWECT__WB_CMD_BUF__SHIFT                                                          0x11
#define WSDMA_EWWOW_INJECT_SEWECT__IB_CMD_BUF__SHIFT                                                          0x12
#define WSDMA_EWWOW_INJECT_SEWECT__UTCW1_WD_FIFO__SHIFT                                                       0x13
#define WSDMA_EWWOW_INJECT_SEWECT__UTCW1_WDBST_FIFO__SHIFT                                                    0x14
#define WSDMA_EWWOW_INJECT_SEWECT__UTCW1_WW_FIFO__SHIFT                                                       0x15
#define WSDMA_EWWOW_INJECT_SEWECT__DATA_WUT_FIFO__SHIFT                                                       0x16
#define WSDMA_EWWOW_INJECT_SEWECT__SPWIT_DATA_FIFO__SHIFT                                                     0x17
#define WSDMA_EWWOW_INJECT_SEWECT__MC_WW_ADDW_FIFO__SHIFT                                                     0x18
#define WSDMA_EWWOW_INJECT_SEWECT__MC_WDWET_BUF__SHIFT                                                        0x19
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF0_MASK                                                       0x00000001W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF1_MASK                                                       0x00000002W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF2_MASK                                                       0x00000004W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF3_MASK                                                       0x00000008W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF4_MASK                                                       0x00000010W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF5_MASK                                                       0x00000020W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF6_MASK                                                       0x00000040W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF7_MASK                                                       0x00000080W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF8_MASK                                                       0x00000100W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF9_MASK                                                       0x00000200W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF10_MASK                                                      0x00000400W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF11_MASK                                                      0x00000800W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF12_MASK                                                      0x00001000W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF13_MASK                                                      0x00002000W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF14_MASK                                                      0x00004000W
#define WSDMA_EWWOW_INJECT_SEWECT__MBANK_DATA_BUF15_MASK                                                      0x00008000W
#define WSDMA_EWWOW_INJECT_SEWECT__UCODE_BUF_MASK                                                             0x00010000W
#define WSDMA_EWWOW_INJECT_SEWECT__WB_CMD_BUF_MASK                                                            0x00020000W
#define WSDMA_EWWOW_INJECT_SEWECT__IB_CMD_BUF_MASK                                                            0x00040000W
#define WSDMA_EWWOW_INJECT_SEWECT__UTCW1_WD_FIFO_MASK                                                         0x00080000W
#define WSDMA_EWWOW_INJECT_SEWECT__UTCW1_WDBST_FIFO_MASK                                                      0x00100000W
#define WSDMA_EWWOW_INJECT_SEWECT__UTCW1_WW_FIFO_MASK                                                         0x00200000W
#define WSDMA_EWWOW_INJECT_SEWECT__DATA_WUT_FIFO_MASK                                                         0x00400000W
#define WSDMA_EWWOW_INJECT_SEWECT__SPWIT_DATA_FIFO_MASK                                                       0x00800000W
#define WSDMA_EWWOW_INJECT_SEWECT__MC_WW_ADDW_FIFO_MASK                                                       0x01000000W
#define WSDMA_EWWOW_INJECT_SEWECT__MC_WDWET_BUF_MASK                                                          0x02000000W
#define WSDMA_PUB_WEG_TYPE0__WSDMA_UCODE_ADDW__SHIFT                                                          0x0
#define WSDMA_PUB_WEG_TYPE0__WSDMA_UCODE_DATA__SHIFT                                                          0x1
#define WSDMA_PUB_WEG_TYPE0__WSDMA_UCODE_ADDW_MASK                                                            0x00000001W
#define WSDMA_PUB_WEG_TYPE0__WSDMA_UCODE_DATA_MASK                                                            0x00000002W
#define WSDMA_PUB_WEG_TYPE3__WSDMA_CWK_CTWW__SHIFT                                                            0x12
#define WSDMA_PUB_WEG_TYPE3__WSDMA_CWK_CTWW_MASK                                                              0x00040000W
//WSDMA_CONTEXT_GWOUP_BOUNDAWY
#define WSDMA_CONTEXT_GWOUP_BOUNDAWY__WESEWVED__SHIFT                                                         0x0
#define WSDMA_CONTEXT_GWOUP_BOUNDAWY__WESEWVED_MASK                                                           0xFFFFFFFFW
//WSDMA_WB_WPTW_FETCH_HI
#define WSDMA_WB_WPTW_FETCH_HI__OFFSET__SHIFT                                                                 0x0
#define WSDMA_WB_WPTW_FETCH_HI__OFFSET_MASK                                                                   0xFFFFFFFFW
//WSDMA_SEM_WAIT_FAIW_TIMEW_CNTW
#define WSDMA_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW__SHIFT                                                          0x0
#define WSDMA_SEM_WAIT_FAIW_TIMEW_CNTW__TIMEW_MASK                                                            0xFFFFFFFFW
//WSDMA_WB_WPTW_FETCH
#define WSDMA_WB_WPTW_FETCH__OFFSET__SHIFT                                                                    0x2
#define WSDMA_WB_WPTW_FETCH__OFFSET_MASK                                                                      0xFFFFFFFCW
//WSDMA_IB_OFFSET_FETCH
#define WSDMA_IB_OFFSET_FETCH__OFFSET__SHIFT                                                                  0x2
#define WSDMA_IB_OFFSET_FETCH__OFFSET_MASK                                                                    0x003FFFFCW
//WSDMA_PWOGWAM
#define WSDMA_PWOGWAM__STWEAM__SHIFT                                                                          0x0
#define WSDMA_PWOGWAM__STWEAM_MASK                                                                            0xFFFFFFFFW
//WSDMA_STATUS_WEG
#define WSDMA_STATUS_WEG__IDWE__SHIFT                                                                         0x0
#define WSDMA_STATUS_WEG__WEG_IDWE__SHIFT                                                                     0x1
#define WSDMA_STATUS_WEG__WB_EMPTY__SHIFT                                                                     0x2
#define WSDMA_STATUS_WEG__WB_FUWW__SHIFT                                                                      0x3
#define WSDMA_STATUS_WEG__WB_CMD_IDWE__SHIFT                                                                  0x4
#define WSDMA_STATUS_WEG__WB_CMD_FUWW__SHIFT                                                                  0x5
#define WSDMA_STATUS_WEG__IB_CMD_IDWE__SHIFT                                                                  0x6
#define WSDMA_STATUS_WEG__IB_CMD_FUWW__SHIFT                                                                  0x7
#define WSDMA_STATUS_WEG__BWOCK_IDWE__SHIFT                                                                   0x8
#define WSDMA_STATUS_WEG__INSIDE_IB__SHIFT                                                                    0x9
#define WSDMA_STATUS_WEG__EX_IDWE__SHIFT                                                                      0xa
#define WSDMA_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE__SHIFT                                                    0xb
#define WSDMA_STATUS_WEG__PACKET_WEADY__SHIFT                                                                 0xc
#define WSDMA_STATUS_WEG__MC_WW_IDWE__SHIFT                                                                   0xd
#define WSDMA_STATUS_WEG__SWBM_IDWE__SHIFT                                                                    0xe
#define WSDMA_STATUS_WEG__CONTEXT_EMPTY__SHIFT                                                                0xf
#define WSDMA_STATUS_WEG__DEWTA_WPTW_FUWW__SHIFT                                                              0x10
#define WSDMA_STATUS_WEG__WB_MC_WWEQ_IDWE__SHIFT                                                              0x11
#define WSDMA_STATUS_WEG__IB_MC_WWEQ_IDWE__SHIFT                                                              0x12
#define WSDMA_STATUS_WEG__MC_WD_IDWE__SHIFT                                                                   0x13
#define WSDMA_STATUS_WEG__DEWTA_WPTW_EMPTY__SHIFT                                                             0x14
#define WSDMA_STATUS_WEG__MC_WD_WET_STAWW__SHIFT                                                              0x15
#define WSDMA_STATUS_WEG__MC_WD_NO_POWW_IDWE__SHIFT                                                           0x16
#define WSDMA_STATUS_WEG__Wesewved__SHIFT                                                                     0x18
#define WSDMA_STATUS_WEG__PWEV_CMD_IDWE__SHIFT                                                                0x19
#define WSDMA_STATUS_WEG__SEM_IDWE__SHIFT                                                                     0x1a
#define WSDMA_STATUS_WEG__SEM_WEQ_STAWW__SHIFT                                                                0x1b
#define WSDMA_STATUS_WEG__SEM_WESP_STATE__SHIFT                                                               0x1c
#define WSDMA_STATUS_WEG__INT_IDWE__SHIFT                                                                     0x1e
#define WSDMA_STATUS_WEG__INT_WEQ_STAWW__SHIFT                                                                0x1f
#define WSDMA_STATUS_WEG__IDWE_MASK                                                                           0x00000001W
#define WSDMA_STATUS_WEG__WEG_IDWE_MASK                                                                       0x00000002W
#define WSDMA_STATUS_WEG__WB_EMPTY_MASK                                                                       0x00000004W
#define WSDMA_STATUS_WEG__WB_FUWW_MASK                                                                        0x00000008W
#define WSDMA_STATUS_WEG__WB_CMD_IDWE_MASK                                                                    0x00000010W
#define WSDMA_STATUS_WEG__WB_CMD_FUWW_MASK                                                                    0x00000020W
#define WSDMA_STATUS_WEG__IB_CMD_IDWE_MASK                                                                    0x00000040W
#define WSDMA_STATUS_WEG__IB_CMD_FUWW_MASK                                                                    0x00000080W
#define WSDMA_STATUS_WEG__BWOCK_IDWE_MASK                                                                     0x00000100W
#define WSDMA_STATUS_WEG__INSIDE_IB_MASK                                                                      0x00000200W
#define WSDMA_STATUS_WEG__EX_IDWE_MASK                                                                        0x00000400W
#define WSDMA_STATUS_WEG__EX_IDWE_POWW_TIMEW_EXPIWE_MASK                                                      0x00000800W
#define WSDMA_STATUS_WEG__PACKET_WEADY_MASK                                                                   0x00001000W
#define WSDMA_STATUS_WEG__MC_WW_IDWE_MASK                                                                     0x00002000W
#define WSDMA_STATUS_WEG__SWBM_IDWE_MASK                                                                      0x00004000W
#define WSDMA_STATUS_WEG__CONTEXT_EMPTY_MASK                                                                  0x00008000W
#define WSDMA_STATUS_WEG__DEWTA_WPTW_FUWW_MASK                                                                0x00010000W
#define WSDMA_STATUS_WEG__WB_MC_WWEQ_IDWE_MASK                                                                0x00020000W
#define WSDMA_STATUS_WEG__IB_MC_WWEQ_IDWE_MASK                                                                0x00040000W
#define WSDMA_STATUS_WEG__MC_WD_IDWE_MASK                                                                     0x00080000W
#define WSDMA_STATUS_WEG__DEWTA_WPTW_EMPTY_MASK                                                               0x00100000W
#define WSDMA_STATUS_WEG__MC_WD_WET_STAWW_MASK                                                                0x00200000W
#define WSDMA_STATUS_WEG__MC_WD_NO_POWW_IDWE_MASK                                                             0x00400000W
#define WSDMA_STATUS_WEG__Wesewved_MASK                                                                       0x01000000W
#define WSDMA_STATUS_WEG__PWEV_CMD_IDWE_MASK                                                                  0x02000000W
#define WSDMA_STATUS_WEG__SEM_IDWE_MASK                                                                       0x04000000W
#define WSDMA_STATUS_WEG__SEM_WEQ_STAWW_MASK                                                                  0x08000000W
#define WSDMA_STATUS_WEG__SEM_WESP_STATE_MASK                                                                 0x30000000W
#define WSDMA_STATUS_WEG__INT_IDWE_MASK                                                                       0x40000000W
#define WSDMA_STATUS_WEG__INT_WEQ_STAWW_MASK                                                                  0x80000000W
//WSDMA_STATUS1_WEG
#define WSDMA_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x0
#define WSDMA_STATUS1_WEG__CE_WW_IDWE__SHIFT                                                                  0x1
#define WSDMA_STATUS1_WEG__CE_SPWIT_IDWE__SHIFT                                                               0x2
#define WSDMA_STATUS1_WEG__CE_WWEQ_IDWE__SHIFT                                                                0x3
#define WSDMA_STATUS1_WEG__CE_OUT_IDWE__SHIFT                                                                 0x4
#define WSDMA_STATUS1_WEG__CE_IN_IDWE__SHIFT                                                                  0x5
#define WSDMA_STATUS1_WEG__CE_DST_IDWE__SHIFT                                                                 0x6
#define WSDMA_STATUS1_WEG__CE_CMD_IDWE__SHIFT                                                                 0x9
#define WSDMA_STATUS1_WEG__CE_AFIFO_FUWW__SHIFT                                                               0xa
#define WSDMA_STATUS1_WEG__CE_INFO_FUWW__SHIFT                                                                0xb
#define WSDMA_STATUS1_WEG__CE_INFO1_FUWW__SHIFT                                                               0xc
#define WSDMA_STATUS1_WEG__EX_STAWT__SHIFT                                                                    0xd
#define WSDMA_STATUS1_WEG__CE_WD_STAWW__SHIFT                                                                 0xf
#define WSDMA_STATUS1_WEG__CE_WW_STAWW__SHIFT                                                                 0x10
#define WSDMA_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000001W
#define WSDMA_STATUS1_WEG__CE_WW_IDWE_MASK                                                                    0x00000002W
#define WSDMA_STATUS1_WEG__CE_SPWIT_IDWE_MASK                                                                 0x00000004W
#define WSDMA_STATUS1_WEG__CE_WWEQ_IDWE_MASK                                                                  0x00000008W
#define WSDMA_STATUS1_WEG__CE_OUT_IDWE_MASK                                                                   0x00000010W
#define WSDMA_STATUS1_WEG__CE_IN_IDWE_MASK                                                                    0x00000020W
#define WSDMA_STATUS1_WEG__CE_DST_IDWE_MASK                                                                   0x00000040W
#define WSDMA_STATUS1_WEG__CE_CMD_IDWE_MASK                                                                   0x00000200W
#define WSDMA_STATUS1_WEG__CE_AFIFO_FUWW_MASK                                                                 0x00000400W
#define WSDMA_STATUS1_WEG__CE_INFO_FUWW_MASK                                                                  0x00000800W
#define WSDMA_STATUS1_WEG__CE_INFO1_FUWW_MASK                                                                 0x00001000W
#define WSDMA_STATUS1_WEG__EX_STAWT_MASK                                                                      0x00002000W
#define WSDMA_STATUS1_WEG__CE_WD_STAWW_MASK                                                                   0x00008000W
#define WSDMA_STATUS1_WEG__CE_WW_STAWW_MASK                                                                   0x00010000W
//WSDMA_WD_BUWST_CNTW
#define WSDMA_WD_BUWST_CNTW__WD_BUWST__SHIFT                                                                  0x0
#define WSDMA_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST__SHIFT                                                       0x2
#define WSDMA_WD_BUWST_CNTW__WD_BUWST_MASK                                                                    0x00000003W
#define WSDMA_WD_BUWST_CNTW__CMD_BUFFEW_WD_BUWST_MASK                                                         0x0000000CW
//WSDMA_HBM_PAGE_CONFIG
#define WSDMA_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT__SHIFT                                                      0x0
#define WSDMA_HBM_PAGE_CONFIG__PAGE_SIZE_EXPONENT_MASK                                                        0x00000003W
//WSDMA_UCODE_CHECKSUM
#define WSDMA_UCODE_CHECKSUM__DATA__SHIFT                                                                     0x0
#define WSDMA_UCODE_CHECKSUM__DATA_MASK                                                                       0xFFFFFFFFW
//WSDMA_FWEEZE
#define WSDMA_FWEEZE__PWEEMPT__SHIFT                                                                          0x0
#define WSDMA_FWEEZE__FWEEZE__SHIFT                                                                           0x4
#define WSDMA_FWEEZE__FWOZEN__SHIFT                                                                           0x5
#define WSDMA_FWEEZE__F32_FWEEZE__SHIFT                                                                       0x6
#define WSDMA_FWEEZE__PWEEMPT_MASK                                                                            0x00000001W
#define WSDMA_FWEEZE__FWEEZE_MASK                                                                             0x00000010W
#define WSDMA_FWEEZE__FWOZEN_MASK                                                                             0x00000020W
#define WSDMA_FWEEZE__F32_FWEEZE_MASK                                                                         0x00000040W
//WSDMA_PF_PIO_STATUS
#define WSDMA_PF_PIO_STATUS__CMD_IN_FIFO__SHIFT                                                               0x0
#define WSDMA_PF_PIO_STATUS__CMD_PWOCESSING__SHIFT                                                            0x3
#define WSDMA_PF_PIO_STATUS__EWWOW_VM_HOWE__SHIFT                                                             0x8
#define WSDMA_PF_PIO_STATUS__EWWOW_ZEWO_COUNT__SHIFT                                                          0x9
#define WSDMA_PF_PIO_STATUS__EWWOW_DWAM_ECC__SHIFT                                                            0xa
#define WSDMA_PF_PIO_STATUS__EWWOW_SWAM_ECC__SHIFT                                                            0xb
#define WSDMA_PF_PIO_STATUS__EWWOW_WWWET_NACK_GEN_EWW__SHIFT                                                  0xf
#define WSDMA_PF_PIO_STATUS__EWWOW_WDWET_NACK_GEN_EWW__SHIFT                                                  0x10
#define WSDMA_PF_PIO_STATUS__EWWOW_WWWET_NACK_PWT__SHIFT                                                      0x11
#define WSDMA_PF_PIO_STATUS__EWWOW_WDWET_NACK_PWT__SHIFT                                                      0x12
#define WSDMA_PF_PIO_STATUS__PIO_FIFO_EMPTY__SHIFT                                                            0x1c
#define WSDMA_PF_PIO_STATUS__PIO_FIFO_FUWW__SHIFT                                                             0x1d
#define WSDMA_PF_PIO_STATUS__PIO_IDWE__SHIFT                                                                  0x1f
#define WSDMA_PF_PIO_STATUS__CMD_IN_FIFO_MASK                                                                 0x00000007W
#define WSDMA_PF_PIO_STATUS__CMD_PWOCESSING_MASK                                                              0x000000F8W
#define WSDMA_PF_PIO_STATUS__EWWOW_VM_HOWE_MASK                                                               0x00000100W
#define WSDMA_PF_PIO_STATUS__EWWOW_ZEWO_COUNT_MASK                                                            0x00000200W
#define WSDMA_PF_PIO_STATUS__EWWOW_DWAM_ECC_MASK                                                              0x00000400W
#define WSDMA_PF_PIO_STATUS__EWWOW_SWAM_ECC_MASK                                                              0x00000800W
#define WSDMA_PF_PIO_STATUS__EWWOW_WWWET_NACK_GEN_EWW_MASK                                                    0x00008000W
#define WSDMA_PF_PIO_STATUS__EWWOW_WDWET_NACK_GEN_EWW_MASK                                                    0x00010000W
#define WSDMA_PF_PIO_STATUS__EWWOW_WWWET_NACK_PWT_MASK                                                        0x00020000W
#define WSDMA_PF_PIO_STATUS__EWWOW_WDWET_NACK_PWT_MASK                                                        0x00040000W
#define WSDMA_PF_PIO_STATUS__PIO_FIFO_EMPTY_MASK                                                              0x10000000W
#define WSDMA_PF_PIO_STATUS__PIO_FIFO_FUWW_MASK                                                               0x20000000W
#define WSDMA_PF_PIO_STATUS__PIO_IDWE_MASK                                                                    0x80000000W
//WSDMA_VF_PIO_STATUS
#define WSDMA_VF_PIO_STATUS__CMD_IN_FIFO__SHIFT                                                               0x0
#define WSDMA_VF_PIO_STATUS__CMD_PWOCESSING__SHIFT                                                            0x3
#define WSDMA_VF_PIO_STATUS__EWWOW_VM_HOWE__SHIFT                                                             0x8
#define WSDMA_VF_PIO_STATUS__EWWOW_ZEWO_COUNT__SHIFT                                                          0x9
#define WSDMA_VF_PIO_STATUS__EWWOW_DWAM_ECC__SHIFT                                                            0xa
#define WSDMA_VF_PIO_STATUS__EWWOW_SWAM_ECC__SHIFT                                                            0xb
#define WSDMA_VF_PIO_STATUS__EWWOW_WWWET_NACK_GEN_EWW__SHIFT                                                  0xf
#define WSDMA_VF_PIO_STATUS__EWWOW_WDWET_NACK_GEN_EWW__SHIFT                                                  0x10
#define WSDMA_VF_PIO_STATUS__EWWOW_WWWET_NACK_PWT__SHIFT                                                      0x11
#define WSDMA_VF_PIO_STATUS__EWWOW_WDWET_NACK_PWT__SHIFT                                                      0x12
#define WSDMA_VF_PIO_STATUS__PIO_FIFO_EMPTY__SHIFT                                                            0x1c
#define WSDMA_VF_PIO_STATUS__PIO_FIFO_FUWW__SHIFT                                                             0x1d
#define WSDMA_VF_PIO_STATUS__PIO_IDWE__SHIFT                                                                  0x1f
#define WSDMA_VF_PIO_STATUS__CMD_IN_FIFO_MASK                                                                 0x00000007W
#define WSDMA_VF_PIO_STATUS__CMD_PWOCESSING_MASK                                                              0x000000F8W
#define WSDMA_VF_PIO_STATUS__EWWOW_VM_HOWE_MASK                                                               0x00000100W
#define WSDMA_VF_PIO_STATUS__EWWOW_ZEWO_COUNT_MASK                                                            0x00000200W
#define WSDMA_VF_PIO_STATUS__EWWOW_DWAM_ECC_MASK                                                              0x00000400W
#define WSDMA_VF_PIO_STATUS__EWWOW_SWAM_ECC_MASK                                                              0x00000800W
#define WSDMA_VF_PIO_STATUS__EWWOW_WWWET_NACK_GEN_EWW_MASK                                                    0x00008000W
#define WSDMA_VF_PIO_STATUS__EWWOW_WDWET_NACK_GEN_EWW_MASK                                                    0x00010000W
#define WSDMA_VF_PIO_STATUS__EWWOW_WWWET_NACK_PWT_MASK                                                        0x00020000W
#define WSDMA_VF_PIO_STATUS__EWWOW_WDWET_NACK_PWT_MASK                                                        0x00040000W
#define WSDMA_VF_PIO_STATUS__PIO_FIFO_EMPTY_MASK                                                              0x10000000W
#define WSDMA_VF_PIO_STATUS__PIO_FIFO_FUWW_MASK                                                               0x20000000W
#define WSDMA_VF_PIO_STATUS__PIO_IDWE_MASK                                                                    0x80000000W
//WSDMA_POWEW_GATING
#define WSDMA_POWEW_GATING__WSDMA_POWEW_OFF_CONDITION__SHIFT                                                  0x0
#define WSDMA_POWEW_GATING__WSDMA_POWEW_ON_CONDITION__SHIFT                                                   0x1
#define WSDMA_POWEW_GATING__WSDMA_POWEW_OFF_WEQ__SHIFT                                                        0x2
#define WSDMA_POWEW_GATING__WSDMA_POWEW_ON_WEQ__SHIFT                                                         0x3
#define WSDMA_POWEW_GATING__PG_CNTW_STATUS__SHIFT                                                             0x4
#define WSDMA_POWEW_GATING__WSDMA_POWEW_OFF_CONDITION_MASK                                                    0x00000001W
#define WSDMA_POWEW_GATING__WSDMA_POWEW_ON_CONDITION_MASK                                                     0x00000002W
#define WSDMA_POWEW_GATING__WSDMA_POWEW_OFF_WEQ_MASK                                                          0x00000004W
#define WSDMA_POWEW_GATING__WSDMA_POWEW_ON_WEQ_MASK                                                           0x00000008W
#define WSDMA_POWEW_GATING__PG_CNTW_STATUS_MASK                                                               0x00000030W
//WSDMA_PGFSM_CONFIG
#define WSDMA_PGFSM_CONFIG__FSM_ADDW__SHIFT                                                                   0x0
#define WSDMA_PGFSM_CONFIG__POWEW_DOWN__SHIFT                                                                 0x8
#define WSDMA_PGFSM_CONFIG__POWEW_UP__SHIFT                                                                   0x9
#define WSDMA_PGFSM_CONFIG__P1_SEWECT__SHIFT                                                                  0xa
#define WSDMA_PGFSM_CONFIG__P2_SEWECT__SHIFT                                                                  0xb
#define WSDMA_PGFSM_CONFIG__WWITE__SHIFT                                                                      0xc
#define WSDMA_PGFSM_CONFIG__WEAD__SHIFT                                                                       0xd
#define WSDMA_PGFSM_CONFIG__SWBM_OVEWWIDE__SHIFT                                                              0x1b
#define WSDMA_PGFSM_CONFIG__WEG_ADDW__SHIFT                                                                   0x1c
#define WSDMA_PGFSM_CONFIG__FSM_ADDW_MASK                                                                     0x000000FFW
#define WSDMA_PGFSM_CONFIG__POWEW_DOWN_MASK                                                                   0x00000100W
#define WSDMA_PGFSM_CONFIG__POWEW_UP_MASK                                                                     0x00000200W
#define WSDMA_PGFSM_CONFIG__P1_SEWECT_MASK                                                                    0x00000400W
#define WSDMA_PGFSM_CONFIG__P2_SEWECT_MASK                                                                    0x00000800W
#define WSDMA_PGFSM_CONFIG__WWITE_MASK                                                                        0x00001000W
#define WSDMA_PGFSM_CONFIG__WEAD_MASK                                                                         0x00002000W
#define WSDMA_PGFSM_CONFIG__SWBM_OVEWWIDE_MASK                                                                0x08000000W
#define WSDMA_PGFSM_CONFIG__WEG_ADDW_MASK                                                                     0xF0000000W
//WSDMA_PGFSM_WWITE
#define WSDMA_PGFSM_WWITE__VAWUE__SHIFT                                                                       0x0
#define WSDMA_PGFSM_WWITE__VAWUE_MASK                                                                         0xFFFFFFFFW
//WSDMA_PGFSM_WEAD
#define WSDMA_PGFSM_WEAD__VAWUE__SHIFT                                                                        0x0
#define WSDMA_PGFSM_WEAD__VAWUE_MASK                                                                          0x00FFFFFFW
//WSDMA_PIO_STATUS
#define WSDMA_PIO_STATUS__CMD_IN_FIFO__SHIFT                                                                  0x0
#define WSDMA_PIO_STATUS__CMD_PWOCESSING__SHIFT                                                               0x3
#define WSDMA_PIO_STATUS__EWWOW_VM_HOWE__SHIFT                                                                0x8
#define WSDMA_PIO_STATUS__EWWOW_ZEWO_COUNT__SHIFT                                                             0x9
#define WSDMA_PIO_STATUS__EWWOW_DWAM_ECC__SHIFT                                                               0xa
#define WSDMA_PIO_STATUS__EWWOW_SWAM_ECC__SHIFT                                                               0xb
#define WSDMA_PIO_STATUS__EWWOW_WWWET_NACK_GEN_EWW__SHIFT                                                     0xf
#define WSDMA_PIO_STATUS__EWWOW_WDWET_NACK_GEN_EWW__SHIFT                                                     0x10
#define WSDMA_PIO_STATUS__EWWOW_WWWET_NACK_PWT__SHIFT                                                         0x11
#define WSDMA_PIO_STATUS__EWWOW_WDWET_NACK_PWT__SHIFT                                                         0x12
#define WSDMA_PIO_STATUS__PIO_FIFO_EMPTY__SHIFT                                                               0x1c
#define WSDMA_PIO_STATUS__PIO_FIFO_FUWW__SHIFT                                                                0x1d
#define WSDMA_PIO_STATUS__PIO_IDWE__SHIFT                                                                     0x1f
#define WSDMA_PIO_STATUS__CMD_IN_FIFO_MASK                                                                    0x00000007W
#define WSDMA_PIO_STATUS__CMD_PWOCESSING_MASK                                                                 0x000000F8W
#define WSDMA_PIO_STATUS__EWWOW_VM_HOWE_MASK                                                                  0x00000100W
#define WSDMA_PIO_STATUS__EWWOW_ZEWO_COUNT_MASK                                                               0x00000200W
#define WSDMA_PIO_STATUS__EWWOW_DWAM_ECC_MASK                                                                 0x00000400W
#define WSDMA_PIO_STATUS__EWWOW_SWAM_ECC_MASK                                                                 0x00000800W
#define WSDMA_PIO_STATUS__EWWOW_WWWET_NACK_GEN_EWW_MASK                                                       0x00008000W
#define WSDMA_PIO_STATUS__EWWOW_WDWET_NACK_GEN_EWW_MASK                                                       0x00010000W
#define WSDMA_PIO_STATUS__EWWOW_WWWET_NACK_PWT_MASK                                                           0x00020000W
#define WSDMA_PIO_STATUS__EWWOW_WDWET_NACK_PWT_MASK                                                           0x00040000W
#define WSDMA_PIO_STATUS__PIO_FIFO_EMPTY_MASK                                                                 0x10000000W
#define WSDMA_PIO_STATUS__PIO_FIFO_FUWW_MASK                                                                  0x20000000W
#define WSDMA_PIO_STATUS__PIO_IDWE_MASK                                                                       0x80000000W
//WSDMA_BA_THWESHOWD
#define WSDMA_BA_THWESHOWD__WEAD_THWES__SHIFT                                                                 0x0
#define WSDMA_BA_THWESHOWD__WWITE_THWES__SHIFT                                                                0x10
#define WSDMA_BA_THWESHOWD__WEAD_THWES_MASK                                                                   0x000003FFW
#define WSDMA_BA_THWESHOWD__WWITE_THWES_MASK                                                                  0x03FF0000W
//WSDMA_ID
#define WSDMA_ID__DEVICE_ID__SHIFT                                                                            0x0
#define WSDMA_ID__DEVICE_ID_MASK                                                                              0x000000FFW
//WSDMA_VEWSION
#define WSDMA_VEWSION__MINVEW__SHIFT                                                                          0x0
#define WSDMA_VEWSION__MAJVEW__SHIFT                                                                          0x8
#define WSDMA_VEWSION__WEV__SHIFT                                                                             0x10
#define WSDMA_VEWSION__MINVEW_MASK                                                                            0x0000007FW
#define WSDMA_VEWSION__MAJVEW_MASK                                                                            0x00007F00W
#define WSDMA_VEWSION__WEV_MASK                                                                               0x003F0000W
//WSDMA_EDC_COUNTEW
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF0_SED__SHIFT                                                   0x0
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF1_SED__SHIFT                                                   0x2
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF2_SED__SHIFT                                                   0x4
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF3_SED__SHIFT                                                   0x6
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF4_SED__SHIFT                                                   0x8
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF5_SED__SHIFT                                                   0xa
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF6_SED__SHIFT                                                   0xc
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF7_SED__SHIFT                                                   0xe
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF8_SED__SHIFT                                                   0x10
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF9_SED__SHIFT                                                   0x12
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF10_SED__SHIFT                                                  0x14
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF11_SED__SHIFT                                                  0x16
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF12_SED__SHIFT                                                  0x18
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF13_SED__SHIFT                                                  0x1a
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF14_SED__SHIFT                                                  0x1c
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF15_SED__SHIFT                                                  0x1e
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF0_SED_MASK                                                     0x00000003W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF1_SED_MASK                                                     0x0000000CW
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF2_SED_MASK                                                     0x00000030W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF3_SED_MASK                                                     0x000000C0W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF4_SED_MASK                                                     0x00000300W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF5_SED_MASK                                                     0x00000C00W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF6_SED_MASK                                                     0x00003000W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF7_SED_MASK                                                     0x0000C000W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF8_SED_MASK                                                     0x00030000W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF9_SED_MASK                                                     0x000C0000W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF10_SED_MASK                                                    0x00300000W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF11_SED_MASK                                                    0x00C00000W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF12_SED_MASK                                                    0x03000000W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF13_SED_MASK                                                    0x0C000000W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF14_SED_MASK                                                    0x30000000W
#define WSDMA_EDC_COUNTEW__WSDMA_MBANK_DATA_BUF15_SED_MASK                                                    0xC0000000W
//WSDMA_EDC_COUNTEW2
#define WSDMA_EDC_COUNTEW2__WSDMA_UCODE_BUF_SED__SHIFT                                                        0x0
#define WSDMA_EDC_COUNTEW2__WSDMA_WB_CMD_BUF_SED__SHIFT                                                       0x2
#define WSDMA_EDC_COUNTEW2__WSDMA_IB_CMD_BUF_SED__SHIFT                                                       0x4
#define WSDMA_EDC_COUNTEW2__WSDMA_UTCW1_WD_FIFO_SED__SHIFT                                                    0x6
#define WSDMA_EDC_COUNTEW2__WSDMA_UTCW1_WDBST_FIFO_SED__SHIFT                                                 0x8
#define WSDMA_EDC_COUNTEW2__WSDMA_UTCW1_WW_FIFO_SED__SHIFT                                                    0xa
#define WSDMA_EDC_COUNTEW2__WSDMA_DATA_WUT_FIFO_SED__SHIFT                                                    0xc
#define WSDMA_EDC_COUNTEW2__WSDMA_SPWIT_DATA_BUF_SED__SHIFT                                                   0xe
#define WSDMA_EDC_COUNTEW2__WSDMA_MC_WW_ADDW_FIFO_SED__SHIFT                                                  0x10
#define WSDMA_EDC_COUNTEW2__WSDMA_MC_WDWET_BUF_SED__SHIFT                                                     0x12
#define WSDMA_EDC_COUNTEW2__WSDMA_UCODE_BUF_SED_MASK                                                          0x00000003W
#define WSDMA_EDC_COUNTEW2__WSDMA_WB_CMD_BUF_SED_MASK                                                         0x0000000CW
#define WSDMA_EDC_COUNTEW2__WSDMA_IB_CMD_BUF_SED_MASK                                                         0x00000030W
#define WSDMA_EDC_COUNTEW2__WSDMA_UTCW1_WD_FIFO_SED_MASK                                                      0x000000C0W
#define WSDMA_EDC_COUNTEW2__WSDMA_UTCW1_WDBST_FIFO_SED_MASK                                                   0x00000300W
#define WSDMA_EDC_COUNTEW2__WSDMA_UTCW1_WW_FIFO_SED_MASK                                                      0x00000C00W
#define WSDMA_EDC_COUNTEW2__WSDMA_DATA_WUT_FIFO_SED_MASK                                                      0x00003000W
#define WSDMA_EDC_COUNTEW2__WSDMA_SPWIT_DATA_BUF_SED_MASK                                                     0x0000C000W
#define WSDMA_EDC_COUNTEW2__WSDMA_MC_WW_ADDW_FIFO_SED_MASK                                                    0x00030000W
#define WSDMA_EDC_COUNTEW2__WSDMA_MC_WDWET_BUF_SED_MASK                                                       0x000C0000W
//WSDMA_STATUS2_WEG
#define WSDMA_STATUS2_WEG__ID__SHIFT                                                                          0x0
#define WSDMA_STATUS2_WEG__F32_INSTW_PTW__SHIFT                                                               0x3
#define WSDMA_STATUS2_WEG__CMD_OP__SHIFT                                                                      0x10
#define WSDMA_STATUS2_WEG__ID_MASK                                                                            0x00000007W
#define WSDMA_STATUS2_WEG__F32_INSTW_PTW_MASK                                                                 0x0000FFF8W
#define WSDMA_STATUS2_WEG__CMD_OP_MASK                                                                        0xFFFF0000W
//WSDMA_ATOMIC_CNTW
#define WSDMA_ATOMIC_CNTW__WOOP_TIMEW__SHIFT                                                                  0x0
#define WSDMA_ATOMIC_CNTW__WOOP_TIMEW_MASK                                                                    0x7FFFFFFFW
//WSDMA_ATOMIC_PWEOP_WO
#define WSDMA_ATOMIC_PWEOP_WO__DATA__SHIFT                                                                    0x0
#define WSDMA_ATOMIC_PWEOP_WO__DATA_MASK                                                                      0xFFFFFFFFW
//WSDMA_ATOMIC_PWEOP_HI
#define WSDMA_ATOMIC_PWEOP_HI__DATA__SHIFT                                                                    0x0
#define WSDMA_ATOMIC_PWEOP_HI__DATA_MASK                                                                      0xFFFFFFFFW
//WSDMA_UTCW1_CNTW
#define WSDMA_UTCW1_CNTW__WEDO_ENABWE__SHIFT                                                                  0x0
#define WSDMA_UTCW1_CNTW__WEDO_DEWAY__SHIFT                                                                   0x1
#define WSDMA_UTCW1_CNTW__WEDO_WATEWMK__SHIFT                                                                 0xb
#define WSDMA_UTCW1_CNTW__INVACK_DEWAY__SHIFT                                                                 0xe
#define WSDMA_UTCW1_CNTW__WEQW2_CWEDIT__SHIFT                                                                 0x18
#define WSDMA_UTCW1_CNTW__VADDW_WATEWMK__SHIFT                                                                0x1d
#define WSDMA_UTCW1_CNTW__WEDO_ENABWE_MASK                                                                    0x00000001W
#define WSDMA_UTCW1_CNTW__WEDO_DEWAY_MASK                                                                     0x000007FEW
#define WSDMA_UTCW1_CNTW__WEDO_WATEWMK_MASK                                                                   0x00003800W
#define WSDMA_UTCW1_CNTW__INVACK_DEWAY_MASK                                                                   0x00FFC000W
#define WSDMA_UTCW1_CNTW__WEQW2_CWEDIT_MASK                                                                   0x1F000000W
#define WSDMA_UTCW1_CNTW__VADDW_WATEWMK_MASK                                                                  0xE0000000W
//WSDMA_UTCW1_WATEWMK
#define WSDMA_UTCW1_WATEWMK__WEQ_WATEWMK__SHIFT                                                               0x0
#define WSDMA_UTCW1_WATEWMK__WEQ_DEPTH__SHIFT                                                                 0x3
#define WSDMA_UTCW1_WATEWMK__PAGE_WATEWMK__SHIFT                                                              0x5
#define WSDMA_UTCW1_WATEWMK__INVWEQ_WATEWMK__SHIFT                                                            0x8
#define WSDMA_UTCW1_WATEWMK__WESEWVED__SHIFT                                                                  0x10
#define WSDMA_UTCW1_WATEWMK__WEQ_WATEWMK_MASK                                                                 0x00000007W
#define WSDMA_UTCW1_WATEWMK__WEQ_DEPTH_MASK                                                                   0x00000018W
#define WSDMA_UTCW1_WATEWMK__PAGE_WATEWMK_MASK                                                                0x000000E0W
#define WSDMA_UTCW1_WATEWMK__INVWEQ_WATEWMK_MASK                                                              0x0000FF00W
#define WSDMA_UTCW1_WATEWMK__WESEWVED_MASK                                                                    0xFFFF0000W
//WSDMA_UTCW1_WD_STATUS
#define WSDMA_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define WSDMA_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define WSDMA_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define WSDMA_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define WSDMA_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define WSDMA_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define WSDMA_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define WSDMA_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define WSDMA_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define WSDMA_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define WSDMA_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define WSDMA_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define WSDMA_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define WSDMA_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define WSDMA_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define WSDMA_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define WSDMA_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define WSDMA_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define WSDMA_UTCW1_WD_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define WSDMA_UTCW1_WD_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define WSDMA_UTCW1_WD_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define WSDMA_UTCW1_WD_STATUS__CE_W1_STAWW__SHIFT                                                             0x15
#define WSDMA_UTCW1_WD_STATUS__NEXT_WD_VECTOW__SHIFT                                                          0x16
#define WSDMA_UTCW1_WD_STATUS__MEWGE_STATE__SHIFT                                                             0x1a
#define WSDMA_UTCW1_WD_STATUS__ADDW_WD_WTW__SHIFT                                                             0x1d
#define WSDMA_UTCW1_WD_STATUS__WPTW_POWWING__SHIFT                                                            0x1e
#define WSDMA_UTCW1_WD_STATUS__INVWEQ_SIZE__SHIFT                                                             0x1f
#define WSDMA_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define WSDMA_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define WSDMA_UTCW1_WD_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define WSDMA_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define WSDMA_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define WSDMA_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define WSDMA_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define WSDMA_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define WSDMA_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define WSDMA_UTCW1_WD_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define WSDMA_UTCW1_WD_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define WSDMA_UTCW1_WD_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define WSDMA_UTCW1_WD_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define WSDMA_UTCW1_WD_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define WSDMA_UTCW1_WD_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define WSDMA_UTCW1_WD_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define WSDMA_UTCW1_WD_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define WSDMA_UTCW1_WD_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define WSDMA_UTCW1_WD_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define WSDMA_UTCW1_WD_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define WSDMA_UTCW1_WD_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define WSDMA_UTCW1_WD_STATUS__CE_W1_STAWW_MASK                                                               0x00200000W
#define WSDMA_UTCW1_WD_STATUS__NEXT_WD_VECTOW_MASK                                                            0x03C00000W
#define WSDMA_UTCW1_WD_STATUS__MEWGE_STATE_MASK                                                               0x1C000000W
#define WSDMA_UTCW1_WD_STATUS__ADDW_WD_WTW_MASK                                                               0x20000000W
#define WSDMA_UTCW1_WD_STATUS__WPTW_POWWING_MASK                                                              0x40000000W
#define WSDMA_UTCW1_WD_STATUS__INVWEQ_SIZE_MASK                                                               0x80000000W
//WSDMA_UTCW1_WW_STATUS
#define WSDMA_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY__SHIFT                                                0x0
#define WSDMA_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY__SHIFT                                                     0x1
#define WSDMA_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY__SHIFT                                                      0x2
#define WSDMA_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY__SHIFT                                                   0x3
#define WSDMA_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY__SHIFT                                               0x4
#define WSDMA_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY__SHIFT                                                    0x5
#define WSDMA_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY__SHIFT                                                 0x6
#define WSDMA_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY__SHIFT                                                   0x7
#define WSDMA_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY__SHIFT                                                  0x8
#define WSDMA_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW__SHIFT                                                 0x9
#define WSDMA_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW__SHIFT                                                      0xa
#define WSDMA_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW__SHIFT                                                       0xb
#define WSDMA_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW__SHIFT                                                    0xc
#define WSDMA_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW__SHIFT                                                0xd
#define WSDMA_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW__SHIFT                                                     0xe
#define WSDMA_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW__SHIFT                                                  0xf
#define WSDMA_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW__SHIFT                                                    0x10
#define WSDMA_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW__SHIFT                                                   0x11
#define WSDMA_UTCW1_WW_STATUS__PAGE_FAUWT__SHIFT                                                              0x12
#define WSDMA_UTCW1_WW_STATUS__PAGE_NUWW__SHIFT                                                               0x13
#define WSDMA_UTCW1_WW_STATUS__WEQW2_IDWE__SHIFT                                                              0x14
#define WSDMA_UTCW1_WW_STATUS__F32_WW_WTW__SHIFT                                                              0x15
#define WSDMA_UTCW1_WW_STATUS__NEXT_WW_VECTOW__SHIFT                                                          0x16
#define WSDMA_UTCW1_WW_STATUS__MEWGE_STATE__SHIFT                                                             0x19
#define WSDMA_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY__SHIFT                                                    0x1c
#define WSDMA_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW__SHIFT                                                     0x1d
#define WSDMA_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY__SHIFT                                                   0x1e
#define WSDMA_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW__SHIFT                                                    0x1f
#define WSDMA_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_EMPTY_MASK                                                  0x00000001W
#define WSDMA_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_EMPTY_MASK                                                       0x00000002W
#define WSDMA_UTCW1_WW_STATUS__WTPG_WET_BUF_EMPTY_MASK                                                        0x00000004W
#define WSDMA_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_EMPTY_MASK                                                     0x00000008W
#define WSDMA_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_EMPTY_MASK                                                 0x00000010W
#define WSDMA_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_EMPTY_MASK                                                      0x00000020W
#define WSDMA_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_EMPTY_MASK                                                   0x00000040W
#define WSDMA_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_EMPTY_MASK                                                     0x00000080W
#define WSDMA_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_EMPTY_MASK                                                    0x00000100W
#define WSDMA_UTCW1_WW_STATUS__WQMC_WET_ADDW_FIFO_FUWW_MASK                                                   0x00000200W
#define WSDMA_UTCW1_WW_STATUS__WQMC_WEQ_FIFO_FUWW_MASK                                                        0x00000400W
#define WSDMA_UTCW1_WW_STATUS__WTPG_WET_BUF_FUWW_MASK                                                         0x00000800W
#define WSDMA_UTCW1_WW_STATUS__WTPG_VADDW_FIFO_FUWW_MASK                                                      0x00001000W
#define WSDMA_UTCW1_WW_STATUS__WQPG_HEAD_VIWT_FIFO_FUWW_MASK                                                  0x00002000W
#define WSDMA_UTCW1_WW_STATUS__WQPG_WEDO_FIFO_FUWW_MASK                                                       0x00004000W
#define WSDMA_UTCW1_WW_STATUS__WQPG_WEQPAGE_FIFO_FUWW_MASK                                                    0x00008000W
#define WSDMA_UTCW1_WW_STATUS__WQPG_XNACK_FIFO_FUWW_MASK                                                      0x00010000W
#define WSDMA_UTCW1_WW_STATUS__WQPG_INVWEQ_FIFO_FUWW_MASK                                                     0x00020000W
#define WSDMA_UTCW1_WW_STATUS__PAGE_FAUWT_MASK                                                                0x00040000W
#define WSDMA_UTCW1_WW_STATUS__PAGE_NUWW_MASK                                                                 0x00080000W
#define WSDMA_UTCW1_WW_STATUS__WEQW2_IDWE_MASK                                                                0x00100000W
#define WSDMA_UTCW1_WW_STATUS__F32_WW_WTW_MASK                                                                0x00200000W
#define WSDMA_UTCW1_WW_STATUS__NEXT_WW_VECTOW_MASK                                                            0x01C00000W
#define WSDMA_UTCW1_WW_STATUS__MEWGE_STATE_MASK                                                               0x0E000000W
#define WSDMA_UTCW1_WW_STATUS__WPTW_DATA_FIFO_EMPTY_MASK                                                      0x10000000W
#define WSDMA_UTCW1_WW_STATUS__WPTW_DATA_FIFO_FUWW_MASK                                                       0x20000000W
#define WSDMA_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_EMPTY_MASK                                                     0x40000000W
#define WSDMA_UTCW1_WW_STATUS__WWWEQ_DATA_FIFO_FUWW_MASK                                                      0x80000000W
//WSDMA_UTCW1_INV0
#define WSDMA_UTCW1_INV0__INV_MIDDWE__SHIFT                                                                   0x0
#define WSDMA_UTCW1_INV0__WD_TIMEOUT__SHIFT                                                                   0x1
#define WSDMA_UTCW1_INV0__WW_TIMEOUT__SHIFT                                                                   0x2
#define WSDMA_UTCW1_INV0__WD_IN_INVADW__SHIFT                                                                 0x3
#define WSDMA_UTCW1_INV0__WW_IN_INVADW__SHIFT                                                                 0x4
#define WSDMA_UTCW1_INV0__PAGE_NUWW_SW__SHIFT                                                                 0x5
#define WSDMA_UTCW1_INV0__XNACK_IS_INVADW__SHIFT                                                              0x6
#define WSDMA_UTCW1_INV0__INVWEQ_ENABWE__SHIFT                                                                0x7
#define WSDMA_UTCW1_INV0__NACK_TIMEOUT_SW__SHIFT                                                              0x8
#define WSDMA_UTCW1_INV0__NFWUSH_INV_IDWE__SHIFT                                                              0x9
#define WSDMA_UTCW1_INV0__FWUSH_INV_IDWE__SHIFT                                                               0xa
#define WSDMA_UTCW1_INV0__INV_FWUSHTYPE__SHIFT                                                                0xb
#define WSDMA_UTCW1_INV0__INV_VMID_VEC__SHIFT                                                                 0xc
#define WSDMA_UTCW1_INV0__INV_ADDW_HI__SHIFT                                                                  0x1c
#define WSDMA_UTCW1_INV0__INV_MIDDWE_MASK                                                                     0x00000001W
#define WSDMA_UTCW1_INV0__WD_TIMEOUT_MASK                                                                     0x00000002W
#define WSDMA_UTCW1_INV0__WW_TIMEOUT_MASK                                                                     0x00000004W
#define WSDMA_UTCW1_INV0__WD_IN_INVADW_MASK                                                                   0x00000008W
#define WSDMA_UTCW1_INV0__WW_IN_INVADW_MASK                                                                   0x00000010W
#define WSDMA_UTCW1_INV0__PAGE_NUWW_SW_MASK                                                                   0x00000020W
#define WSDMA_UTCW1_INV0__XNACK_IS_INVADW_MASK                                                                0x00000040W
#define WSDMA_UTCW1_INV0__INVWEQ_ENABWE_MASK                                                                  0x00000080W
#define WSDMA_UTCW1_INV0__NACK_TIMEOUT_SW_MASK                                                                0x00000100W
#define WSDMA_UTCW1_INV0__NFWUSH_INV_IDWE_MASK                                                                0x00000200W
#define WSDMA_UTCW1_INV0__FWUSH_INV_IDWE_MASK                                                                 0x00000400W
#define WSDMA_UTCW1_INV0__INV_FWUSHTYPE_MASK                                                                  0x00000800W
#define WSDMA_UTCW1_INV0__INV_VMID_VEC_MASK                                                                   0x0FFFF000W
#define WSDMA_UTCW1_INV0__INV_ADDW_HI_MASK                                                                    0xF0000000W
//WSDMA_UTCW1_INV1
#define WSDMA_UTCW1_INV1__INV_ADDW_WO__SHIFT                                                                  0x0
#define WSDMA_UTCW1_INV1__INV_ADDW_WO_MASK                                                                    0xFFFFFFFFW
//WSDMA_UTCW1_INV2
#define WSDMA_UTCW1_INV2__INV_NFWUSH_VMID_VEC__SHIFT                                                          0x0
#define WSDMA_UTCW1_INV2__INV_NFWUSH_VMID_VEC_MASK                                                            0xFFFFFFFFW
//WSDMA_UTCW1_WD_XNACK0
#define WSDMA_UTCW1_WD_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define WSDMA_UTCW1_WD_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//WSDMA_UTCW1_WD_XNACK1
#define WSDMA_UTCW1_WD_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define WSDMA_UTCW1_WD_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define WSDMA_UTCW1_WD_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define WSDMA_UTCW1_WD_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define WSDMA_UTCW1_WD_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define WSDMA_UTCW1_WD_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define WSDMA_UTCW1_WD_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define WSDMA_UTCW1_WD_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//WSDMA_UTCW1_WW_XNACK0
#define WSDMA_UTCW1_WW_XNACK0__XNACK_ADDW_WO__SHIFT                                                           0x0
#define WSDMA_UTCW1_WW_XNACK0__XNACK_ADDW_WO_MASK                                                             0xFFFFFFFFW
//WSDMA_UTCW1_WW_XNACK1
#define WSDMA_UTCW1_WW_XNACK1__XNACK_ADDW_HI__SHIFT                                                           0x0
#define WSDMA_UTCW1_WW_XNACK1__XNACK_VMID__SHIFT                                                              0x4
#define WSDMA_UTCW1_WW_XNACK1__XNACK_VECTOW__SHIFT                                                            0x8
#define WSDMA_UTCW1_WW_XNACK1__IS_XNACK__SHIFT                                                                0x1a
#define WSDMA_UTCW1_WW_XNACK1__XNACK_ADDW_HI_MASK                                                             0x0000000FW
#define WSDMA_UTCW1_WW_XNACK1__XNACK_VMID_MASK                                                                0x000000F0W
#define WSDMA_UTCW1_WW_XNACK1__XNACK_VECTOW_MASK                                                              0x03FFFF00W
#define WSDMA_UTCW1_WW_XNACK1__IS_XNACK_MASK                                                                  0x0C000000W
//WSDMA_UTCW1_TIMEOUT
#define WSDMA_UTCW1_TIMEOUT__WD_XNACK_WIMIT__SHIFT                                                            0x0
#define WSDMA_UTCW1_TIMEOUT__WW_XNACK_WIMIT__SHIFT                                                            0x10
#define WSDMA_UTCW1_TIMEOUT__WD_XNACK_WIMIT_MASK                                                              0x0000FFFFW
#define WSDMA_UTCW1_TIMEOUT__WW_XNACK_WIMIT_MASK                                                              0xFFFF0000W
//WSDMA_UTCW1_PAGE
#define WSDMA_UTCW1_PAGE__VM_HOWE__SHIFT                                                                      0x0
#define WSDMA_UTCW1_PAGE__WEQ_TYPE__SHIFT                                                                     0x1
#define WSDMA_UTCW1_PAGE__TMZ_ENABWE__SHIFT                                                                   0x5
#define WSDMA_UTCW1_PAGE__USE_MTYPE__SHIFT                                                                    0x6
#define WSDMA_UTCW1_PAGE__USE_PT_SNOOP__SHIFT                                                                 0x9
#define WSDMA_UTCW1_PAGE__VM_HOWE_MASK                                                                        0x00000001W
#define WSDMA_UTCW1_PAGE__WEQ_TYPE_MASK                                                                       0x0000001EW
#define WSDMA_UTCW1_PAGE__TMZ_ENABWE_MASK                                                                     0x00000020W
#define WSDMA_UTCW1_PAGE__USE_MTYPE_MASK                                                                      0x000001C0W
#define WSDMA_UTCW1_PAGE__USE_PT_SNOOP_MASK                                                                   0x00000200W
//WSDMA_WEWAX_OWDEWING_WUT
#define WSDMA_WEWAX_OWDEWING_WUT__WESEWVED0__SHIFT                                                            0x0
#define WSDMA_WEWAX_OWDEWING_WUT__COPY__SHIFT                                                                 0x1
#define WSDMA_WEWAX_OWDEWING_WUT__WWITE__SHIFT                                                                0x2
#define WSDMA_WEWAX_OWDEWING_WUT__WESEWVED3__SHIFT                                                            0x3
#define WSDMA_WEWAX_OWDEWING_WUT__WESEWVED4__SHIFT                                                            0x4
#define WSDMA_WEWAX_OWDEWING_WUT__FENCE__SHIFT                                                                0x5
#define WSDMA_WEWAX_OWDEWING_WUT__WESEWVED76__SHIFT                                                           0x6
#define WSDMA_WEWAX_OWDEWING_WUT__POWW_MEM__SHIFT                                                             0x8
#define WSDMA_WEWAX_OWDEWING_WUT__COND_EXE__SHIFT                                                             0x9
#define WSDMA_WEWAX_OWDEWING_WUT__ATOMIC__SHIFT                                                               0xa
#define WSDMA_WEWAX_OWDEWING_WUT__CONST_FIWW__SHIFT                                                           0xb
#define WSDMA_WEWAX_OWDEWING_WUT__PTEPDE__SHIFT                                                               0xc
#define WSDMA_WEWAX_OWDEWING_WUT__TIMESTAMP__SHIFT                                                            0xd
#define WSDMA_WEWAX_OWDEWING_WUT__WESEWVED__SHIFT                                                             0xe
#define WSDMA_WEWAX_OWDEWING_WUT__WOWWD_SWITCH__SHIFT                                                         0x1b
#define WSDMA_WEWAX_OWDEWING_WUT__WPTW_WWB__SHIFT                                                             0x1c
#define WSDMA_WEWAX_OWDEWING_WUT__WPTW_POWW__SHIFT                                                            0x1d
#define WSDMA_WEWAX_OWDEWING_WUT__IB_FETCH__SHIFT                                                             0x1e
#define WSDMA_WEWAX_OWDEWING_WUT__WB_FETCH__SHIFT                                                             0x1f
#define WSDMA_WEWAX_OWDEWING_WUT__WESEWVED0_MASK                                                              0x00000001W
#define WSDMA_WEWAX_OWDEWING_WUT__COPY_MASK                                                                   0x00000002W
#define WSDMA_WEWAX_OWDEWING_WUT__WWITE_MASK                                                                  0x00000004W
#define WSDMA_WEWAX_OWDEWING_WUT__WESEWVED3_MASK                                                              0x00000008W
#define WSDMA_WEWAX_OWDEWING_WUT__WESEWVED4_MASK                                                              0x00000010W
#define WSDMA_WEWAX_OWDEWING_WUT__FENCE_MASK                                                                  0x00000020W
#define WSDMA_WEWAX_OWDEWING_WUT__WESEWVED76_MASK                                                             0x000000C0W
#define WSDMA_WEWAX_OWDEWING_WUT__POWW_MEM_MASK                                                               0x00000100W
#define WSDMA_WEWAX_OWDEWING_WUT__COND_EXE_MASK                                                               0x00000200W
#define WSDMA_WEWAX_OWDEWING_WUT__ATOMIC_MASK                                                                 0x00000400W
#define WSDMA_WEWAX_OWDEWING_WUT__CONST_FIWW_MASK                                                             0x00000800W
#define WSDMA_WEWAX_OWDEWING_WUT__PTEPDE_MASK                                                                 0x00001000W
#define WSDMA_WEWAX_OWDEWING_WUT__TIMESTAMP_MASK                                                              0x00002000W
#define WSDMA_WEWAX_OWDEWING_WUT__WESEWVED_MASK                                                               0x07FFC000W
#define WSDMA_WEWAX_OWDEWING_WUT__WOWWD_SWITCH_MASK                                                           0x08000000W
#define WSDMA_WEWAX_OWDEWING_WUT__WPTW_WWB_MASK                                                               0x10000000W
#define WSDMA_WEWAX_OWDEWING_WUT__WPTW_POWW_MASK                                                              0x20000000W
#define WSDMA_WEWAX_OWDEWING_WUT__IB_FETCH_MASK                                                               0x40000000W
#define WSDMA_WEWAX_OWDEWING_WUT__WB_FETCH_MASK                                                               0x80000000W
//WSDMA_CHICKEN_BITS_2
#define WSDMA_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY__SHIFT                                                       0x0
#define WSDMA_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN__SHIFT                                                     0x4
#define WSDMA_CHICKEN_BITS_2__F32_CMD_PWOC_DEWAY_MASK                                                         0x0000000FW
#define WSDMA_CHICKEN_BITS_2__F32_SEND_POSTCODE_EN_MASK                                                       0x00000010W
//WSDMA_STATUS3_WEG
#define WSDMA_STATUS3_WEG__CMD_OP_STATUS__SHIFT                                                               0x0
#define WSDMA_STATUS3_WEG__PWEV_VM_CMD__SHIFT                                                                 0x10
#define WSDMA_STATUS3_WEG__EXCEPTION_IDWE__SHIFT                                                              0x14
#define WSDMA_STATUS3_WEG__QUEUE_ID_MATCH__SHIFT                                                              0x15
#define WSDMA_STATUS3_WEG__INT_QUEUE_ID__SHIFT                                                                0x16
#define WSDMA_STATUS3_WEG__CMD_OP_STATUS_MASK                                                                 0x0000FFFFW
#define WSDMA_STATUS3_WEG__PWEV_VM_CMD_MASK                                                                   0x000F0000W
#define WSDMA_STATUS3_WEG__EXCEPTION_IDWE_MASK                                                                0x00100000W
#define WSDMA_STATUS3_WEG__QUEUE_ID_MATCH_MASK                                                                0x00200000W
#define WSDMA_STATUS3_WEG__INT_QUEUE_ID_MASK                                                                  0x03C00000W
//WSDMA_PHYSICAW_ADDW_WO
#define WSDMA_PHYSICAW_ADDW_WO__D_VAWID__SHIFT                                                                0x0
#define WSDMA_PHYSICAW_ADDW_WO__DIWTY__SHIFT                                                                  0x1
#define WSDMA_PHYSICAW_ADDW_WO__PHY_VAWID__SHIFT                                                              0x2
#define WSDMA_PHYSICAW_ADDW_WO__ADDW__SHIFT                                                                   0xc
#define WSDMA_PHYSICAW_ADDW_WO__D_VAWID_MASK                                                                  0x00000001W
#define WSDMA_PHYSICAW_ADDW_WO__DIWTY_MASK                                                                    0x00000002W
#define WSDMA_PHYSICAW_ADDW_WO__PHY_VAWID_MASK                                                                0x00000004W
#define WSDMA_PHYSICAW_ADDW_WO__ADDW_MASK                                                                     0xFFFFF000W
//WSDMA_PHYSICAW_ADDW_HI
#define WSDMA_PHYSICAW_ADDW_HI__ADDW__SHIFT                                                                   0x0
#define WSDMA_PHYSICAW_ADDW_HI__ADDW_MASK                                                                     0x0000FFFFW
//WSDMA_ECC_CNTW
#define WSDMA_ECC_CNTW__ECC_DISABWE__SHIFT                                                                    0x0
#define WSDMA_ECC_CNTW__ECC_DISABWE_MASK                                                                      0x00000001W
//WSDMA_EWWOW_WOG
#define WSDMA_EWWOW_WOG__OVEWWIDE__SHIFT                                                                      0x0
#define WSDMA_EWWOW_WOG__STATUS__SHIFT                                                                        0x10
#define WSDMA_EWWOW_WOG__OVEWWIDE_MASK                                                                        0x0000FFFFW
#define WSDMA_EWWOW_WOG__STATUS_MASK                                                                          0xFFFF0000W
//WSDMA_PUB_DUMMY0
#define WSDMA_PUB_DUMMY0__DUMMY__SHIFT                                                                        0x0
#define WSDMA_PUB_DUMMY0__DUMMY_MASK                                                                          0xFFFFFFFFW
//WSDMA_PUB_DUMMY1
#define WSDMA_PUB_DUMMY1__DUMMY__SHIFT                                                                        0x0
#define WSDMA_PUB_DUMMY1__DUMMY_MASK                                                                          0xFFFFFFFFW
//WSDMA_PUB_DUMMY2
#define WSDMA_PUB_DUMMY2__DUMMY__SHIFT                                                                        0x0
#define WSDMA_PUB_DUMMY2__DUMMY_MASK                                                                          0xFFFFFFFFW
//WSDMA_PUB_DUMMY3
#define WSDMA_PUB_DUMMY3__DUMMY__SHIFT                                                                        0x0
#define WSDMA_PUB_DUMMY3__DUMMY_MASK                                                                          0xFFFFFFFFW
//WSDMA_F32_COUNTEW
#define WSDMA_F32_COUNTEW__VAWUE__SHIFT                                                                       0x0
#define WSDMA_F32_COUNTEW__VAWUE_MASK                                                                         0xFFFFFFFFW
//WSDMA_PEWFCNT_PEWFCOUNTEW0_CFG
#define WSDMA_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW__SHIFT                                                       0x0
#define WSDMA_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define WSDMA_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE__SHIFT                                                      0x18
#define WSDMA_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE__SHIFT                                                         0x1c
#define WSDMA_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW__SHIFT                                                          0x1d
#define WSDMA_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define WSDMA_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define WSDMA_PEWFCNT_PEWFCOUNTEW0_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define WSDMA_PEWFCNT_PEWFCOUNTEW0_CFG__ENABWE_MASK                                                           0x10000000W
#define WSDMA_PEWFCNT_PEWFCOUNTEW0_CFG__CWEAW_MASK                                                            0x20000000W
//WSDMA_PEWFCNT_PEWFCOUNTEW1_CFG
#define WSDMA_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW__SHIFT                                                       0x0
#define WSDMA_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END__SHIFT                                                   0x8
#define WSDMA_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE__SHIFT                                                      0x18
#define WSDMA_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE__SHIFT                                                         0x1c
#define WSDMA_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW__SHIFT                                                          0x1d
#define WSDMA_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_MASK                                                         0x000000FFW
#define WSDMA_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_SEW_END_MASK                                                     0x0000FF00W
#define WSDMA_PEWFCNT_PEWFCOUNTEW1_CFG__PEWF_MODE_MASK                                                        0x0F000000W
#define WSDMA_PEWFCNT_PEWFCOUNTEW1_CFG__ENABWE_MASK                                                           0x10000000W
#define WSDMA_PEWFCNT_PEWFCOUNTEW1_CFG__CWEAW_MASK                                                            0x20000000W
//WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT__SHIFT                                       0x0
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW__SHIFT                                             0x8
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW__SHIFT                                              0x10
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY__SHIFT                                                0x18
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW__SHIFT                                                 0x19
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE__SHIFT                                      0x1a
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__PEWF_COUNTEW_SEWECT_MASK                                         0x0000000FW
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STAWT_TWIGGEW_MASK                                               0x0000FF00W
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_TWIGGEW_MASK                                                0x00FF0000W
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__ENABWE_ANY_MASK                                                  0x01000000W
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__CWEAW_AWW_MASK                                                   0x02000000W
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WSWT_CNTW__STOP_AWW_ON_SATUWATE_MASK                                        0x04000000W
//WSDMA_PEWFCNT_MISC_CNTW
#define WSDMA_PEWFCNT_MISC_CNTW__CMD_OP__SHIFT                                                                0x0
#define WSDMA_PEWFCNT_MISC_CNTW__MMHUB_WEQ_EVENT_SEWECT__SHIFT                                                0x10
#define WSDMA_PEWFCNT_MISC_CNTW__CMD_OP_MASK                                                                  0x0000FFFFW
#define WSDMA_PEWFCNT_MISC_CNTW__MMHUB_WEQ_EVENT_SEWECT_MASK                                                  0x00010000W
//WSDMA_PEWFCNT_PEWFCOUNTEW_WO
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO__SHIFT                                                       0x0
#define WSDMA_PEWFCNT_PEWFCOUNTEW_WO__COUNTEW_WO_MASK                                                         0xFFFFFFFFW
//WSDMA_PEWFCNT_PEWFCOUNTEW_HI
#define WSDMA_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI__SHIFT                                                       0x0
#define WSDMA_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE__SHIFT                                                    0x10
#define WSDMA_PEWFCNT_PEWFCOUNTEW_HI__COUNTEW_HI_MASK                                                         0x0000FFFFW
#define WSDMA_PEWFCNT_PEWFCOUNTEW_HI__COMPAWE_VAWUE_MASK                                                      0xFFFF0000W
//WSDMA_CWD_CNTW
#define WSDMA_CWD_CNTW__MC_WWWEQ_CWEDIT__SHIFT                                                                0x7
#define WSDMA_CWD_CNTW__MC_WDWEQ_CWEDIT__SHIFT                                                                0xd
#define WSDMA_CWD_CNTW__MC_WWWEQ_CWEDIT_MASK                                                                  0x00001F80W
#define WSDMA_CWD_CNTW__MC_WDWEQ_CWEDIT_MASK                                                                  0x0007E000W
//WSDMA_UWV_CNTW
#define WSDMA_UWV_CNTW__HYSTEWESIS__SHIFT                                                                     0x0
#define WSDMA_UWV_CNTW__ENTEW_UWV_INT_CWW__SHIFT                                                              0x1b
#define WSDMA_UWV_CNTW__EXIT_UWV_INT_CWW__SHIFT                                                               0x1c
#define WSDMA_UWV_CNTW__ENTEW_UWV_INT__SHIFT                                                                  0x1d
#define WSDMA_UWV_CNTW__EXIT_UWV_INT__SHIFT                                                                   0x1e
#define WSDMA_UWV_CNTW__UWV_STATUS__SHIFT                                                                     0x1f
#define WSDMA_UWV_CNTW__HYSTEWESIS_MASK                                                                       0x0000001FW
#define WSDMA_UWV_CNTW__ENTEW_UWV_INT_CWW_MASK                                                                0x08000000W
#define WSDMA_UWV_CNTW__EXIT_UWV_INT_CWW_MASK                                                                 0x10000000W
#define WSDMA_UWV_CNTW__ENTEW_UWV_INT_MASK                                                                    0x20000000W
#define WSDMA_UWV_CNTW__EXIT_UWV_INT_MASK                                                                     0x40000000W
#define WSDMA_UWV_CNTW__UWV_STATUS_MASK                                                                       0x80000000W
//WSDMA_EA_DBIT_ADDW_DATA
#define WSDMA_EA_DBIT_ADDW_DATA__VAWUE__SHIFT                                                                 0x0
#define WSDMA_EA_DBIT_ADDW_DATA__VAWUE_MASK                                                                   0xFFFFFFFFW
//WSDMA_EA_DBIT_ADDW_INDEX
#define WSDMA_EA_DBIT_ADDW_INDEX__VAWUE__SHIFT                                                                0x0
#define WSDMA_EA_DBIT_ADDW_INDEX__VAWUE_MASK                                                                  0x00000007W
//WSDMA_STATUS4_WEG
#define WSDMA_STATUS4_WEG__IDWE__SHIFT                                                                        0x0
#define WSDMA_STATUS4_WEG__IH_OUTSTANDING__SHIFT                                                              0x2
#define WSDMA_STATUS4_WEG__SEM_OUTSTANDING__SHIFT                                                             0x3
#define WSDMA_STATUS4_WEG__MMHUB_WD_OUTSTANDING__SHIFT                                                        0x4
#define WSDMA_STATUS4_WEG__MMHUB_WW_OUTSTANDING__SHIFT                                                        0x5
#define WSDMA_STATUS4_WEG__UTCW2_WD_OUTSTANDING__SHIFT                                                        0x6
#define WSDMA_STATUS4_WEG__UTCW2_WW_OUTSTANDING__SHIFT                                                        0x7
#define WSDMA_STATUS4_WEG__WEG_POWWING__SHIFT                                                                 0x8
#define WSDMA_STATUS4_WEG__MEM_POWWING__SHIFT                                                                 0x9
#define WSDMA_STATUS4_WEG__UTCW2_WD_XNACK__SHIFT                                                              0xa
#define WSDMA_STATUS4_WEG__UTCW2_WW_XNACK__SHIFT                                                              0xc
#define WSDMA_STATUS4_WEG__ACTIVE_QUEUE_ID__SHIFT                                                             0xe
#define WSDMA_STATUS4_WEG__SWIOV_WATING_WWCV_CMD__SHIFT                                                       0x12
#define WSDMA_STATUS4_WEG__SWIOV_WSDMA_EXECUTING_CMD__SHIFT                                                   0x13
#define WSDMA_STATUS4_WEG__IDWE_MASK                                                                          0x00000001W
#define WSDMA_STATUS4_WEG__IH_OUTSTANDING_MASK                                                                0x00000004W
#define WSDMA_STATUS4_WEG__SEM_OUTSTANDING_MASK                                                               0x00000008W
#define WSDMA_STATUS4_WEG__MMHUB_WD_OUTSTANDING_MASK                                                          0x00000010W
#define WSDMA_STATUS4_WEG__MMHUB_WW_OUTSTANDING_MASK                                                          0x00000020W
#define WSDMA_STATUS4_WEG__UTCW2_WD_OUTSTANDING_MASK                                                          0x00000040W
#define WSDMA_STATUS4_WEG__UTCW2_WW_OUTSTANDING_MASK                                                          0x00000080W
#define WSDMA_STATUS4_WEG__WEG_POWWING_MASK                                                                   0x00000100W
#define WSDMA_STATUS4_WEG__MEM_POWWING_MASK                                                                   0x00000200W
#define WSDMA_STATUS4_WEG__UTCW2_WD_XNACK_MASK                                                                0x00000C00W
#define WSDMA_STATUS4_WEG__UTCW2_WW_XNACK_MASK                                                                0x00003000W
#define WSDMA_STATUS4_WEG__ACTIVE_QUEUE_ID_MASK                                                               0x0003C000W
#define WSDMA_STATUS4_WEG__SWIOV_WATING_WWCV_CMD_MASK                                                         0x00040000W
#define WSDMA_STATUS4_WEG__SWIOV_WSDMA_EXECUTING_CMD_MASK                                                     0x00080000W
//WSDMA_CE_CTWW
#define WSDMA_CE_CTWW__WD_WUT_WATEWMAWK__SHIFT                                                                0x0
#define WSDMA_CE_CTWW__WD_WUT_DEPTH__SHIFT                                                                    0x3
#define WSDMA_CE_CTWW__WESEWVED_7_5__SHIFT                                                                    0x5
#define WSDMA_CE_CTWW__WESEWVED__SHIFT                                                                        0x8
#define WSDMA_CE_CTWW__WD_WUT_WATEWMAWK_MASK                                                                  0x00000007W
#define WSDMA_CE_CTWW__WD_WUT_DEPTH_MASK                                                                      0x00000018W
#define WSDMA_CE_CTWW__WESEWVED_7_5_MASK                                                                      0x000000E0W
#define WSDMA_CE_CTWW__WESEWVED_MASK                                                                          0xFFFFFF00W
//WSDMA_EXCEPTION_STATUS
#define WSDMA_EXCEPTION_STATUS__WB_FETCH_ECC__SHIFT                                                           0x0
#define WSDMA_EXCEPTION_STATUS__IB_FETCH_ECC__SHIFT                                                           0x1
#define WSDMA_EXCEPTION_STATUS__COPY_CMD_ECC__SHIFT                                                           0x2
#define WSDMA_EXCEPTION_STATUS__NON_COPY_CMD_ECC__SHIFT                                                       0x3
#define WSDMA_EXCEPTION_STATUS__SWAM_ECC__SHIFT                                                               0x6
#define WSDMA_EXCEPTION_STATUS__WB_FETCH_NACK_GEN_EWW__SHIFT                                                  0x8
#define WSDMA_EXCEPTION_STATUS__IB_FETCH_NACK_GEN_EWW__SHIFT                                                  0x9
#define WSDMA_EXCEPTION_STATUS__COPY_CMD_NACK_GEN_EWW__SHIFT                                                  0xa
#define WSDMA_EXCEPTION_STATUS__NON_COPY_CMD_NACK_GEN_EWW__SHIFT                                              0xb
#define WSDMA_EXCEPTION_STATUS__WPTW_WB_NACK_GEN_EWW__SHIFT                                                   0xd
#define WSDMA_EXCEPTION_STATUS__WB_FETCH_NACK_PWT__SHIFT                                                      0x10
#define WSDMA_EXCEPTION_STATUS__IB_FETCH_NACK_PWT__SHIFT                                                      0x11
#define WSDMA_EXCEPTION_STATUS__COPY_CMD_NACK_PWT__SHIFT                                                      0x12
#define WSDMA_EXCEPTION_STATUS__NON_COPY_CMD_NACK_PWT__SHIFT                                                  0x13
#define WSDMA_EXCEPTION_STATUS__WPTW_WB_NACK_PWT__SHIFT                                                       0x15
#define WSDMA_EXCEPTION_STATUS__VM_HOWE__SHIFT                                                                0x18
#define WSDMA_EXCEPTION_STATUS__WB_FETCH_ECC_MASK                                                             0x00000001W
#define WSDMA_EXCEPTION_STATUS__IB_FETCH_ECC_MASK                                                             0x00000002W
#define WSDMA_EXCEPTION_STATUS__COPY_CMD_ECC_MASK                                                             0x00000004W
#define WSDMA_EXCEPTION_STATUS__NON_COPY_CMD_ECC_MASK                                                         0x00000008W
#define WSDMA_EXCEPTION_STATUS__SWAM_ECC_MASK                                                                 0x00000040W
#define WSDMA_EXCEPTION_STATUS__WB_FETCH_NACK_GEN_EWW_MASK                                                    0x00000100W
#define WSDMA_EXCEPTION_STATUS__IB_FETCH_NACK_GEN_EWW_MASK                                                    0x00000200W
#define WSDMA_EXCEPTION_STATUS__COPY_CMD_NACK_GEN_EWW_MASK                                                    0x00000400W
#define WSDMA_EXCEPTION_STATUS__NON_COPY_CMD_NACK_GEN_EWW_MASK                                                0x00000800W
#define WSDMA_EXCEPTION_STATUS__WPTW_WB_NACK_GEN_EWW_MASK                                                     0x00002000W
#define WSDMA_EXCEPTION_STATUS__WB_FETCH_NACK_PWT_MASK                                                        0x00010000W
#define WSDMA_EXCEPTION_STATUS__IB_FETCH_NACK_PWT_MASK                                                        0x00020000W
#define WSDMA_EXCEPTION_STATUS__COPY_CMD_NACK_PWT_MASK                                                        0x00040000W
#define WSDMA_EXCEPTION_STATUS__NON_COPY_CMD_NACK_PWT_MASK                                                    0x00080000W
#define WSDMA_EXCEPTION_STATUS__WPTW_WB_NACK_PWT_MASK                                                         0x00200000W
#define WSDMA_EXCEPTION_STATUS__VM_HOWE_MASK                                                                  0x01000000W
//WSDMA_PIO_SWC_ADDW_WO
#define WSDMA_PIO_SWC_ADDW_WO__SWC_ADDW_WO__SHIFT                                                             0x0
#define WSDMA_PIO_SWC_ADDW_WO__SWC_ADDW_WO_MASK                                                               0xFFFFFFFFW
//WSDMA_PIO_SWC_ADDW_HI
#define WSDMA_PIO_SWC_ADDW_HI__SWC_ADDW_HI__SHIFT                                                             0x0
#define WSDMA_PIO_SWC_ADDW_HI__SWC_ADDW_HI_MASK                                                               0xFFFFFFFFW
//WSDMA_PIO_DST_ADDW_WO
#define WSDMA_PIO_DST_ADDW_WO__DST_ADDW_WO__SHIFT                                                             0x0
#define WSDMA_PIO_DST_ADDW_WO__DST_ADDW_WO_MASK                                                               0xFFFFFFFFW
//WSDMA_PIO_DST_ADDW_HI
#define WSDMA_PIO_DST_ADDW_HI__DST_ADDW_HI__SHIFT                                                             0x0
#define WSDMA_PIO_DST_ADDW_HI__DST_ADDW_HI_MASK                                                               0xFFFFFFFFW
//WSDMA_PIO_COMMAND
#define WSDMA_PIO_COMMAND__BYTE_COUNT__SHIFT                                                                  0x0
#define WSDMA_PIO_COMMAND__SWC_WOCATION__SHIFT                                                                0x1a
#define WSDMA_PIO_COMMAND__DST_WOCATION__SHIFT                                                                0x1b
#define WSDMA_PIO_COMMAND__SWC_ADDW_INC__SHIFT                                                                0x1c
#define WSDMA_PIO_COMMAND__DST_ADDW_INC__SHIFT                                                                0x1d
#define WSDMA_PIO_COMMAND__OVEWWAP_DISABWE__SHIFT                                                             0x1e
#define WSDMA_PIO_COMMAND__CONSTANT_FIWW__SHIFT                                                               0x1f
#define WSDMA_PIO_COMMAND__BYTE_COUNT_MASK                                                                    0x03FFFFFFW
#define WSDMA_PIO_COMMAND__SWC_WOCATION_MASK                                                                  0x04000000W
#define WSDMA_PIO_COMMAND__DST_WOCATION_MASK                                                                  0x08000000W
#define WSDMA_PIO_COMMAND__SWC_ADDW_INC_MASK                                                                  0x10000000W
#define WSDMA_PIO_COMMAND__DST_ADDW_INC_MASK                                                                  0x20000000W
#define WSDMA_PIO_COMMAND__OVEWWAP_DISABWE_MASK                                                               0x40000000W
#define WSDMA_PIO_COMMAND__CONSTANT_FIWW_MASK                                                                 0x80000000W
//WSDMA_PIO_CONSTFIWW_DATA
#define WSDMA_PIO_CONSTFIWW_DATA__DATA__SHIFT                                                                 0x0
#define WSDMA_PIO_CONSTFIWW_DATA__DATA_MASK                                                                   0xFFFFFFFFW
//WSDMA_PIO_CONTWOW
#define WSDMA_PIO_CONTWOW__VMID__SHIFT                                                                        0x0
#define WSDMA_PIO_CONTWOW__GPA__SHIFT                                                                         0x4
#define WSDMA_PIO_CONTWOW__SYS__SHIFT                                                                         0x5
#define WSDMA_PIO_CONTWOW__GCC__SHIFT                                                                         0x6
#define WSDMA_PIO_CONTWOW__SNOOP__SHIFT                                                                       0x7
#define WSDMA_PIO_CONTWOW__VMID_MASK                                                                          0x0000000FW
#define WSDMA_PIO_CONTWOW__GPA_MASK                                                                           0x00000010W
#define WSDMA_PIO_CONTWOW__SYS_MASK                                                                           0x00000020W
#define WSDMA_PIO_CONTWOW__GCC_MASK                                                                           0x00000040W
#define WSDMA_PIO_CONTWOW__SNOOP_MASK                                                                         0x00000080W
//WSDMA_INT_CNTW
#define WSDMA_INT_CNTW__ATOMIC_WTN_DONE_INT_ENABWE__SHIFT                                                     0x0
#define WSDMA_INT_CNTW__TWAP_INT_ENABWE__SHIFT                                                                0x1
#define WSDMA_INT_CNTW__SWBM_WWITE_INT_ENABWE__SHIFT                                                          0x2
#define WSDMA_INT_CNTW__CTX_EMPTY_INT_ENABWE__SHIFT                                                           0x3
#define WSDMA_INT_CNTW__FWOZEN_INT_ENABWE__SHIFT                                                              0x4
#define WSDMA_INT_CNTW__PWEEMPT_INT_ENABWE__SHIFT                                                             0x5
#define WSDMA_INT_CNTW__IB_PWEEMPT_INT_ENABWE__SHIFT                                                          0x6
#define WSDMA_INT_CNTW__ATOMIC_TIMEOUT_INT_ENABWE__SHIFT                                                      0x7
#define WSDMA_INT_CNTW__POWW_TIMEOUT_INT_ENABWE__SHIFT                                                        0x8
#define WSDMA_INT_CNTW__VM_HOWE_INT_ENABWE__SHIFT                                                             0x9
#define WSDMA_INT_CNTW__NACK_GEN_EWW_INT_ENABWE__SHIFT                                                        0xa
#define WSDMA_INT_CNTW__NACK_PWT_INT_ENABWE__SHIFT                                                            0xb
#define WSDMA_INT_CNTW__ECC_INT_ENABWE__SHIFT                                                                 0xc
#define WSDMA_INT_CNTW__ATOMIC_WTN_DONE_INT_ENABWE_MASK                                                       0x00000001W
#define WSDMA_INT_CNTW__TWAP_INT_ENABWE_MASK                                                                  0x00000002W
#define WSDMA_INT_CNTW__SWBM_WWITE_INT_ENABWE_MASK                                                            0x00000004W
#define WSDMA_INT_CNTW__CTX_EMPTY_INT_ENABWE_MASK                                                             0x00000008W
#define WSDMA_INT_CNTW__FWOZEN_INT_ENABWE_MASK                                                                0x00000010W
#define WSDMA_INT_CNTW__PWEEMPT_INT_ENABWE_MASK                                                               0x00000020W
#define WSDMA_INT_CNTW__IB_PWEEMPT_INT_ENABWE_MASK                                                            0x00000040W
#define WSDMA_INT_CNTW__ATOMIC_TIMEOUT_INT_ENABWE_MASK                                                        0x00000080W
#define WSDMA_INT_CNTW__POWW_TIMEOUT_INT_ENABWE_MASK                                                          0x00000100W
#define WSDMA_INT_CNTW__VM_HOWE_INT_ENABWE_MASK                                                               0x00000200W
#define WSDMA_INT_CNTW__NACK_GEN_EWW_INT_ENABWE_MASK                                                          0x00000400W
#define WSDMA_INT_CNTW__NACK_PWT_INT_ENABWE_MASK                                                              0x00000800W
#define WSDMA_INT_CNTW__ECC_INT_ENABWE_MASK                                                                   0x00001000W
//WSDMA_MEM_POWEW_CTWW
#define WSDMA_MEM_POWEW_CTWW__MEM_POWEW_CTWW_EN__SHIFT                                                        0x0
#define WSDMA_MEM_POWEW_CTWW__MEM_POWEW_CTWW_EN_MASK                                                          0x00000001W
//WSDMA_CWK_CTWW
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE_SWAM_FGCG__SHIFT                                                        0x0
#define WSDMA_CWK_CTWW__WESEWVED__SHIFT                                                                       0x1
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE7__SHIFT                                                                 0x18
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE6__SHIFT                                                                 0x19
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE5__SHIFT                                                                 0x1a
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE4__SHIFT                                                                 0x1b
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE3__SHIFT                                                                 0x1c
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE2__SHIFT                                                                 0x1d
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE1__SHIFT                                                                 0x1e
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE0__SHIFT                                                                 0x1f
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE_SWAM_FGCG_MASK                                                          0x00000001W
#define WSDMA_CWK_CTWW__WESEWVED_MASK                                                                         0x00FFFFFEW
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE7_MASK                                                                   0x01000000W
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE6_MASK                                                                   0x02000000W
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE5_MASK                                                                   0x04000000W
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE4_MASK                                                                   0x08000000W
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE3_MASK                                                                   0x10000000W
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE2_MASK                                                                   0x20000000W
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE1_MASK                                                                   0x40000000W
#define WSDMA_CWK_CTWW__SOFT_OVEWWIDE0_MASK                                                                   0x80000000W
//WSDMA_CNTW
#define WSDMA_CNTW__UTC_W1_ENABWE__SHIFT                                                                      0x1
#define WSDMA_CNTW__SEM_WAIT_INT_ENABWE__SHIFT                                                                0x2
#define WSDMA_CNTW__DATA_SWAP_ENABWE__SHIFT                                                                   0x3
#define WSDMA_CNTW__FENCE_SWAP_ENABWE__SHIFT                                                                  0x4
#define WSDMA_CNTW__MIDCMD_PWEEMPT_ENABWE__SHIFT                                                              0x5
#define WSDMA_CNTW__MIDCMD_EXPIWE_ENABWE__SHIFT                                                               0x6
#define WSDMA_CNTW__MIDCMD_WOWWDSWITCH_ENABWE__SHIFT                                                          0x11
#define WSDMA_CNTW__AUTO_CTXSW_ENABWE__SHIFT                                                                  0x12
#define WSDMA_CNTW__UTC_W1_ENABWE_MASK                                                                        0x00000002W
#define WSDMA_CNTW__SEM_WAIT_INT_ENABWE_MASK                                                                  0x00000004W
#define WSDMA_CNTW__DATA_SWAP_ENABWE_MASK                                                                     0x00000008W
#define WSDMA_CNTW__FENCE_SWAP_ENABWE_MASK                                                                    0x00000010W
#define WSDMA_CNTW__MIDCMD_PWEEMPT_ENABWE_MASK                                                                0x00000020W
#define WSDMA_CNTW__MIDCMD_EXPIWE_ENABWE_MASK                                                                 0x00000040W
#define WSDMA_CNTW__MIDCMD_WOWWDSWITCH_ENABWE_MASK                                                            0x00020000W
#define WSDMA_CNTW__AUTO_CTXSW_ENABWE_MASK                                                                    0x00040000W
//WSDMA_CHICKEN_BITS
#define WSDMA_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE__SHIFT                                                 0x1
#define WSDMA_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE__SHIFT                                        0x2
#define WSDMA_CHICKEN_BITS__F32_MGCG_ENABWE__SHIFT                                                            0x3
#define WSDMA_CHICKEN_BITS__WWITE_BUWST_WENGTH__SHIFT                                                         0x8
#define WSDMA_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE__SHIFT                                                     0xa
#define WSDMA_CHICKEN_BITS__COPY_OVEWWAP_ENABWE__SHIFT                                                        0x10
#define WSDMA_CHICKEN_BITS__WAW_CHECK_ENABWE__SHIFT                                                           0x11
#define WSDMA_CHICKEN_BITS__T2W_256B_ENABWE__SHIFT                                                            0x12
#define WSDMA_CHICKEN_BITS__SWBM_POWW_WETWYING__SHIFT                                                         0x14
#define WSDMA_CHICKEN_BITS__CG_STATUS_OUTPUT__SHIFT                                                           0x17
#define WSDMA_CHICKEN_BITS__STAWW_ON_TWANS_FUWW_ENABWE_MASK                                                   0x00000002W
#define WSDMA_CHICKEN_BITS__STAWW_ON_NO_FWEE_DATA_BUFFEW_ENABWE_MASK                                          0x00000004W
#define WSDMA_CHICKEN_BITS__F32_MGCG_ENABWE_MASK                                                              0x00000008W
#define WSDMA_CHICKEN_BITS__WWITE_BUWST_WENGTH_MASK                                                           0x00000300W
#define WSDMA_CHICKEN_BITS__WWITE_BUWST_WAIT_CYCWE_MASK                                                       0x00001C00W
#define WSDMA_CHICKEN_BITS__COPY_OVEWWAP_ENABWE_MASK                                                          0x00010000W
#define WSDMA_CHICKEN_BITS__WAW_CHECK_ENABWE_MASK                                                             0x00020000W
#define WSDMA_CHICKEN_BITS__T2W_256B_ENABWE_MASK                                                              0x00040000W
#define WSDMA_CHICKEN_BITS__SWBM_POWW_WETWYING_MASK                                                           0x00100000W
#define WSDMA_CHICKEN_BITS__CG_STATUS_OUTPUT_MASK                                                             0x00800000W
//WSDMA_GB_ADDW_CONFIG
#define WSDMA_GB_ADDW_CONFIG__NUM_PIPES__SHIFT                                                                0x0
#define WSDMA_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE__SHIFT                                                     0x3
#define WSDMA_GB_ADDW_CONFIG__MAX_COMPWESSED_FWAGS__SHIFT                                                     0x6
#define WSDMA_GB_ADDW_CONFIG__NUM_PKWS__SHIFT                                                                 0x8
#define WSDMA_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES__SHIFT                                                       0x13
#define WSDMA_GB_ADDW_CONFIG__NUM_WB_PEW_SE__SHIFT                                                            0x1a
#define WSDMA_GB_ADDW_CONFIG__NUM_PIPES_MASK                                                                  0x00000007W
#define WSDMA_GB_ADDW_CONFIG__PIPE_INTEWWEAVE_SIZE_MASK                                                       0x00000038W
#define WSDMA_GB_ADDW_CONFIG__MAX_COMPWESSED_FWAGS_MASK                                                       0x000000C0W
#define WSDMA_GB_ADDW_CONFIG__NUM_PKWS_MASK                                                                   0x00000700W
#define WSDMA_GB_ADDW_CONFIG__NUM_SHADEW_ENGINES_MASK                                                         0x00180000W
#define WSDMA_GB_ADDW_CONFIG__NUM_WB_PEW_SE_MASK                                                              0x0C000000W
//WSDMA_GB_ADDW_CONFIG_WEAD
#define WSDMA_GB_ADDW_CONFIG_WEAD__NUM_PIPES__SHIFT                                                           0x0
#define WSDMA_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE__SHIFT                                                0x3
#define WSDMA_GB_ADDW_CONFIG_WEAD__MAX_COMPWESSED_FWAGS__SHIFT                                                0x6
#define WSDMA_GB_ADDW_CONFIG_WEAD__NUM_PKWS__SHIFT                                                            0x8
#define WSDMA_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES__SHIFT                                                  0x13
#define WSDMA_GB_ADDW_CONFIG_WEAD__NUM_WB_PEW_SE__SHIFT                                                       0x1a
#define WSDMA_GB_ADDW_CONFIG_WEAD__NUM_PIPES_MASK                                                             0x00000007W
#define WSDMA_GB_ADDW_CONFIG_WEAD__PIPE_INTEWWEAVE_SIZE_MASK                                                  0x00000038W
#define WSDMA_GB_ADDW_CONFIG_WEAD__MAX_COMPWESSED_FWAGS_MASK                                                  0x000000C0W
#define WSDMA_GB_ADDW_CONFIG_WEAD__NUM_PKWS_MASK                                                              0x00000700W
#define WSDMA_GB_ADDW_CONFIG_WEAD__NUM_SHADEW_ENGINES_MASK                                                    0x00180000W
#define WSDMA_GB_ADDW_CONFIG_WEAD__NUM_WB_PEW_SE_MASK                                                         0x0C000000W
//WSDMA_QUEUE0_WB_CNTW
#define WSDMA_QUEUE0_WB_CNTW__WB_ENABWE__SHIFT                                                                0x0
#define WSDMA_QUEUE0_WB_CNTW__WB_SIZE__SHIFT                                                                  0x1
#define WSDMA_QUEUE0_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                           0x9
#define WSDMA_QUEUE0_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                    0xc
#define WSDMA_QUEUE0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                               0xd
#define WSDMA_QUEUE0_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                     0x10
#define WSDMA_QUEUE0_WB_CNTW__WB_VMID__SHIFT                                                                  0x18
#define WSDMA_QUEUE0_WB_CNTW__WB_ENABWE_MASK                                                                  0x00000001W
#define WSDMA_QUEUE0_WB_CNTW__WB_SIZE_MASK                                                                    0x0000003EW
#define WSDMA_QUEUE0_WB_CNTW__WB_SWAP_ENABWE_MASK                                                             0x00000200W
#define WSDMA_QUEUE0_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                      0x00001000W
#define WSDMA_QUEUE0_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                 0x00002000W
#define WSDMA_QUEUE0_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                       0x001F0000W
#define WSDMA_QUEUE0_WB_CNTW__WB_VMID_MASK                                                                    0x0F000000W
//WSDMA_QUEUE0_WB_BASE
#define WSDMA_QUEUE0_WB_BASE__ADDW__SHIFT                                                                     0x0
#define WSDMA_QUEUE0_WB_BASE__ADDW_MASK                                                                       0xFFFFFFFFW
//WSDMA_QUEUE0_WB_BASE_HI
#define WSDMA_QUEUE0_WB_BASE_HI__ADDW__SHIFT                                                                  0x0
#define WSDMA_QUEUE0_WB_BASE_HI__ADDW_MASK                                                                    0x00FFFFFFW
//WSDMA_QUEUE0_WB_WPTW
#define WSDMA_QUEUE0_WB_WPTW__OFFSET__SHIFT                                                                   0x0
#define WSDMA_QUEUE0_WB_WPTW__OFFSET_MASK                                                                     0xFFFFFFFFW
//WSDMA_QUEUE0_WB_WPTW_HI
#define WSDMA_QUEUE0_WB_WPTW_HI__OFFSET__SHIFT                                                                0x0
#define WSDMA_QUEUE0_WB_WPTW_HI__OFFSET_MASK                                                                  0xFFFFFFFFW
//WSDMA_QUEUE0_WB_WPTW
#define WSDMA_QUEUE0_WB_WPTW__OFFSET__SHIFT                                                                   0x0
#define WSDMA_QUEUE0_WB_WPTW__OFFSET_MASK                                                                     0xFFFFFFFFW
//WSDMA_QUEUE0_WB_WPTW_HI
#define WSDMA_QUEUE0_WB_WPTW_HI__OFFSET__SHIFT                                                                0x0
#define WSDMA_QUEUE0_WB_WPTW_HI__OFFSET_MASK                                                                  0xFFFFFFFFW
//WSDMA_QUEUE0_WB_WPTW_POWW_CNTW
#define WSDMA_QUEUE0_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                         0x0
#define WSDMA_QUEUE0_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                    0x1
#define WSDMA_QUEUE0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                0x2
#define WSDMA_QUEUE0_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                      0x4
#define WSDMA_QUEUE0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                0x10
#define WSDMA_QUEUE0_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                           0x00000001W
#define WSDMA_QUEUE0_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                      0x00000002W
#define WSDMA_QUEUE0_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                  0x00000004W
#define WSDMA_QUEUE0_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                        0x0000FFF0W
#define WSDMA_QUEUE0_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                  0xFFFF0000W
//WSDMA_QUEUE0_WB_WPTW_ADDW_HI
#define WSDMA_QUEUE0_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                             0x0
#define WSDMA_QUEUE0_WB_WPTW_ADDW_HI__ADDW_MASK                                                               0xFFFFFFFFW
//WSDMA_QUEUE0_WB_WPTW_ADDW_WO
#define WSDMA_QUEUE0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                     0x0
#define WSDMA_QUEUE0_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                             0x2
#define WSDMA_QUEUE0_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                       0x00000001W
#define WSDMA_QUEUE0_WB_WPTW_ADDW_WO__ADDW_MASK                                                               0xFFFFFFFCW
//WSDMA_QUEUE0_IB_CNTW
#define WSDMA_QUEUE0_IB_CNTW__IB_ENABWE__SHIFT                                                                0x0
#define WSDMA_QUEUE0_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                           0x4
#define WSDMA_QUEUE0_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                         0x8
#define WSDMA_QUEUE0_IB_CNTW__CMD_VMID__SHIFT                                                                 0x10
#define WSDMA_QUEUE0_IB_CNTW__IB_ENABWE_MASK                                                                  0x00000001W
#define WSDMA_QUEUE0_IB_CNTW__IB_SWAP_ENABWE_MASK                                                             0x00000010W
#define WSDMA_QUEUE0_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                           0x00000100W
#define WSDMA_QUEUE0_IB_CNTW__CMD_VMID_MASK                                                                   0x000F0000W
//WSDMA_QUEUE0_IB_WPTW
#define WSDMA_QUEUE0_IB_WPTW__OFFSET__SHIFT                                                                   0x2
#define WSDMA_QUEUE0_IB_WPTW__OFFSET_MASK                                                                     0x003FFFFCW
//WSDMA_QUEUE0_IB_OFFSET
#define WSDMA_QUEUE0_IB_OFFSET__OFFSET__SHIFT                                                                 0x2
#define WSDMA_QUEUE0_IB_OFFSET__OFFSET_MASK                                                                   0x003FFFFCW
//WSDMA_QUEUE0_IB_BASE_WO
#define WSDMA_QUEUE0_IB_BASE_WO__ADDW__SHIFT                                                                  0x5
#define WSDMA_QUEUE0_IB_BASE_WO__ADDW_MASK                                                                    0xFFFFFFE0W
//WSDMA_QUEUE0_IB_BASE_HI
#define WSDMA_QUEUE0_IB_BASE_HI__ADDW__SHIFT                                                                  0x0
#define WSDMA_QUEUE0_IB_BASE_HI__ADDW_MASK                                                                    0xFFFFFFFFW
//WSDMA_QUEUE0_IB_SIZE
#define WSDMA_QUEUE0_IB_SIZE__SIZE__SHIFT                                                                     0x0
#define WSDMA_QUEUE0_IB_SIZE__SIZE_MASK                                                                       0x000FFFFFW
//WSDMA_QUEUE0_SKIP_CNTW
#define WSDMA_QUEUE0_SKIP_CNTW__SKIP_COUNT__SHIFT                                                             0x0
#define WSDMA_QUEUE0_SKIP_CNTW__SKIP_COUNT_MASK                                                               0x000FFFFFW
//WSDMA_QUEUE0_CONTEXT_STATUS
#define WSDMA_QUEUE0_CONTEXT_STATUS__SEWECTED__SHIFT                                                          0x0
#define WSDMA_QUEUE0_CONTEXT_STATUS__IDWE__SHIFT                                                              0x2
#define WSDMA_QUEUE0_CONTEXT_STATUS__EXPIWED__SHIFT                                                           0x3
#define WSDMA_QUEUE0_CONTEXT_STATUS__EXCEPTION__SHIFT                                                         0x4
#define WSDMA_QUEUE0_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                        0x7
#define WSDMA_QUEUE0_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                       0x8
#define WSDMA_QUEUE0_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                         0x9
#define WSDMA_QUEUE0_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                   0xa
#define WSDMA_QUEUE0_CONTEXT_STATUS__SEWECTED_MASK                                                            0x00000001W
#define WSDMA_QUEUE0_CONTEXT_STATUS__IDWE_MASK                                                                0x00000004W
#define WSDMA_QUEUE0_CONTEXT_STATUS__EXPIWED_MASK                                                             0x00000008W
#define WSDMA_QUEUE0_CONTEXT_STATUS__EXCEPTION_MASK                                                           0x00000070W
#define WSDMA_QUEUE0_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                          0x00000080W
#define WSDMA_QUEUE0_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                         0x00000100W
#define WSDMA_QUEUE0_CONTEXT_STATUS__PWEEMPTED_MASK                                                           0x00000200W
#define WSDMA_QUEUE0_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                     0x00000400W
//WSDMA_QUEUE0_DOOWBEWW
#define WSDMA_QUEUE0_DOOWBEWW__ENABWE__SHIFT                                                                  0x1c
#define WSDMA_QUEUE0_DOOWBEWW__CAPTUWED__SHIFT                                                                0x1e
#define WSDMA_QUEUE0_DOOWBEWW__ENABWE_MASK                                                                    0x10000000W
#define WSDMA_QUEUE0_DOOWBEWW__CAPTUWED_MASK                                                                  0x40000000W
//WSDMA_QUEUE0_STATUS
#define WSDMA_QUEUE0_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                    0x0
#define WSDMA_QUEUE0_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                       0x8
#define WSDMA_QUEUE0_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                      0x000000FFW
#define WSDMA_QUEUE0_STATUS__WPTW_UPDATE_PENDING_MASK                                                         0x00000100W
//WSDMA_QUEUE0_DOOWBEWW_WOG
#define WSDMA_QUEUE0_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                            0x0
#define WSDMA_QUEUE0_DOOWBEWW_WOG__DATA__SHIFT                                                                0x2
#define WSDMA_QUEUE0_DOOWBEWW_WOG__BE_EWWOW_MASK                                                              0x00000001W
#define WSDMA_QUEUE0_DOOWBEWW_WOG__DATA_MASK                                                                  0xFFFFFFFCW
//WSDMA_QUEUE0_WATEWMAWK
#define WSDMA_QUEUE0_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                         0x0
#define WSDMA_QUEUE0_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                         0x10
#define WSDMA_QUEUE0_WATEWMAWK__WD_OUTSTANDING_MASK                                                           0x00000FFFW
#define WSDMA_QUEUE0_WATEWMAWK__WW_OUTSTANDING_MASK                                                           0x03FF0000W
//WSDMA_QUEUE0_DOOWBEWW_OFFSET
#define WSDMA_QUEUE0_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                           0x2
#define WSDMA_QUEUE0_DOOWBEWW_OFFSET__OFFSET_MASK                                                             0x0FFFFFFCW
//WSDMA_QUEUE0_CSA_ADDW_WO
#define WSDMA_QUEUE0_CSA_ADDW_WO__ADDW__SHIFT                                                                 0x2
#define WSDMA_QUEUE0_CSA_ADDW_WO__ADDW_MASK                                                                   0xFFFFFFFCW
//WSDMA_QUEUE0_CSA_ADDW_HI
#define WSDMA_QUEUE0_CSA_ADDW_HI__ADDW__SHIFT                                                                 0x0
#define WSDMA_QUEUE0_CSA_ADDW_HI__ADDW_MASK                                                                   0xFFFFFFFFW
//WSDMA_QUEUE0_WB_PWEEMPT
#define WSDMA_QUEUE0_WB_PWEEMPT__PWEEMPT_WEQ__SHIFT                                                           0x0
#define WSDMA_QUEUE0_WB_PWEEMPT__PWEEMPT_WEQ_MASK                                                             0x00000001W
//WSDMA_QUEUE0_IB_SUB_WEMAIN
#define WSDMA_QUEUE0_IB_SUB_WEMAIN__SIZE__SHIFT                                                               0x0
#define WSDMA_QUEUE0_IB_SUB_WEMAIN__SIZE_MASK                                                                 0x000FFFFFW
//WSDMA_QUEUE0_PWEEMPT
#define WSDMA_QUEUE0_PWEEMPT__IB_PWEEMPT__SHIFT                                                               0x0
#define WSDMA_QUEUE0_PWEEMPT__IB_PWEEMPT_MASK                                                                 0x00000001W
//WSDMA_QUEUE0_DUMMY0
#define WSDMA_QUEUE0_DUMMY0__DUMMY__SHIFT                                                                     0x0
#define WSDMA_QUEUE0_DUMMY0__DUMMY_MASK                                                                       0xFFFFFFFFW
//WSDMA_QUEUE0_WB_WPTW_POWW_ADDW_HI
#define WSDMA_QUEUE0_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                        0x0
#define WSDMA_QUEUE0_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                          0xFFFFFFFFW
//WSDMA_QUEUE0_WB_WPTW_POWW_ADDW_WO
#define WSDMA_QUEUE0_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                        0x2
#define WSDMA_QUEUE0_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                          0xFFFFFFFCW
//WSDMA_QUEUE0_WB_AQW_CNTW
#define WSDMA_QUEUE0_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                           0x0
#define WSDMA_QUEUE0_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                      0x1
#define WSDMA_QUEUE0_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                          0x8
#define WSDMA_QUEUE0_WB_AQW_CNTW__AQW_ENABWE_MASK                                                             0x00000001W
#define WSDMA_QUEUE0_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                        0x000000FEW
#define WSDMA_QUEUE0_WB_AQW_CNTW__PACKET_STEP_MASK                                                            0x0000FF00W
//WSDMA_QUEUE0_MINOW_PTW_UPDATE
#define WSDMA_QUEUE0_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                          0x0
#define WSDMA_QUEUE0_MINOW_PTW_UPDATE__ENABWE_MASK                                                            0x00000001W
//WSDMA_QUEUE0_CNTW
#define WSDMA_QUEUE0_CNTW__QUANTUM__SHIFT                                                                     0x0
#define WSDMA_QUEUE0_CNTW__QUANTUM_MASK                                                                       0x000000FFW
//WSDMA_QUEUE0_DUMMY1
#define WSDMA_QUEUE0_DUMMY1__DUMMY__SHIFT                                                                     0x0
#define WSDMA_QUEUE0_DUMMY1__DUMMY_MASK                                                                       0xFFFFFFFFW
//WSDMA_QUEUE0_DUMMY2
#define WSDMA_QUEUE0_DUMMY2__DUMMY__SHIFT                                                                     0x0
#define WSDMA_QUEUE0_DUMMY2__DUMMY_MASK                                                                       0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_DATA0
#define WSDMA_QUEUE0_MIDCMD_DATA0__DATA0__SHIFT                                                               0x0
#define WSDMA_QUEUE0_MIDCMD_DATA0__DATA0_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_DATA1
#define WSDMA_QUEUE0_MIDCMD_DATA1__DATA1__SHIFT                                                               0x0
#define WSDMA_QUEUE0_MIDCMD_DATA1__DATA1_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_DATA2
#define WSDMA_QUEUE0_MIDCMD_DATA2__DATA2__SHIFT                                                               0x0
#define WSDMA_QUEUE0_MIDCMD_DATA2__DATA2_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_DATA3
#define WSDMA_QUEUE0_MIDCMD_DATA3__DATA3__SHIFT                                                               0x0
#define WSDMA_QUEUE0_MIDCMD_DATA3__DATA3_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_DATA4
#define WSDMA_QUEUE0_MIDCMD_DATA4__DATA4__SHIFT                                                               0x0
#define WSDMA_QUEUE0_MIDCMD_DATA4__DATA4_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_DATA5
#define WSDMA_QUEUE0_MIDCMD_DATA5__DATA5__SHIFT                                                               0x0
#define WSDMA_QUEUE0_MIDCMD_DATA5__DATA5_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_DATA6
#define WSDMA_QUEUE0_MIDCMD_DATA6__DATA6__SHIFT                                                               0x0
#define WSDMA_QUEUE0_MIDCMD_DATA6__DATA6_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_DATA7
#define WSDMA_QUEUE0_MIDCMD_DATA7__DATA7__SHIFT                                                               0x0
#define WSDMA_QUEUE0_MIDCMD_DATA7__DATA7_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_DATA8
#define WSDMA_QUEUE0_MIDCMD_DATA8__DATA8__SHIFT                                                               0x0
#define WSDMA_QUEUE0_MIDCMD_DATA8__DATA8_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_DATA9
#define WSDMA_QUEUE0_MIDCMD_DATA9__DATA9__SHIFT                                                               0x0
#define WSDMA_QUEUE0_MIDCMD_DATA9__DATA9_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_DATA10
#define WSDMA_QUEUE0_MIDCMD_DATA10__DATA10__SHIFT                                                             0x0
#define WSDMA_QUEUE0_MIDCMD_DATA10__DATA10_MASK                                                               0xFFFFFFFFW
//WSDMA_QUEUE0_MIDCMD_CNTW
#define WSDMA_QUEUE0_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                           0x0
#define WSDMA_QUEUE0_MIDCMD_CNTW__COPY_MODE__SHIFT                                                            0x1
#define WSDMA_QUEUE0_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                          0x4
#define WSDMA_QUEUE0_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                        0x8
#define WSDMA_QUEUE0_MIDCMD_CNTW__DATA_VAWID_MASK                                                             0x00000001W
#define WSDMA_QUEUE0_MIDCMD_CNTW__COPY_MODE_MASK                                                              0x00000002W
#define WSDMA_QUEUE0_MIDCMD_CNTW__SPWIT_STATE_MASK                                                            0x000000F0W
#define WSDMA_QUEUE0_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                          0x00000100W
//WSDMA_QUEUE1_WB_CNTW
#define WSDMA_QUEUE1_WB_CNTW__WB_ENABWE__SHIFT                                                                0x0
#define WSDMA_QUEUE1_WB_CNTW__WB_SIZE__SHIFT                                                                  0x1
#define WSDMA_QUEUE1_WB_CNTW__WB_SWAP_ENABWE__SHIFT                                                           0x9
#define WSDMA_QUEUE1_WB_CNTW__WPTW_WWITEBACK_ENABWE__SHIFT                                                    0xc
#define WSDMA_QUEUE1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE__SHIFT                                               0xd
#define WSDMA_QUEUE1_WB_CNTW__WPTW_WWITEBACK_TIMEW__SHIFT                                                     0x10
#define WSDMA_QUEUE1_WB_CNTW__WB_VMID__SHIFT                                                                  0x18
#define WSDMA_QUEUE1_WB_CNTW__WB_ENABWE_MASK                                                                  0x00000001W
#define WSDMA_QUEUE1_WB_CNTW__WB_SIZE_MASK                                                                    0x0000003EW
#define WSDMA_QUEUE1_WB_CNTW__WB_SWAP_ENABWE_MASK                                                             0x00000200W
#define WSDMA_QUEUE1_WB_CNTW__WPTW_WWITEBACK_ENABWE_MASK                                                      0x00001000W
#define WSDMA_QUEUE1_WB_CNTW__WPTW_WWITEBACK_SWAP_ENABWE_MASK                                                 0x00002000W
#define WSDMA_QUEUE1_WB_CNTW__WPTW_WWITEBACK_TIMEW_MASK                                                       0x001F0000W
#define WSDMA_QUEUE1_WB_CNTW__WB_VMID_MASK                                                                    0x0F000000W
//WSDMA_QUEUE1_WB_BASE
#define WSDMA_QUEUE1_WB_BASE__ADDW__SHIFT                                                                     0x0
#define WSDMA_QUEUE1_WB_BASE__ADDW_MASK                                                                       0xFFFFFFFFW
//WSDMA_QUEUE1_WB_BASE_HI
#define WSDMA_QUEUE1_WB_BASE_HI__ADDW__SHIFT                                                                  0x0
#define WSDMA_QUEUE1_WB_BASE_HI__ADDW_MASK                                                                    0x00FFFFFFW
//WSDMA_QUEUE1_WB_WPTW
#define WSDMA_QUEUE1_WB_WPTW__OFFSET__SHIFT                                                                   0x0
#define WSDMA_QUEUE1_WB_WPTW__OFFSET_MASK                                                                     0xFFFFFFFFW
//WSDMA_QUEUE1_WB_WPTW_HI
#define WSDMA_QUEUE1_WB_WPTW_HI__OFFSET__SHIFT                                                                0x0
#define WSDMA_QUEUE1_WB_WPTW_HI__OFFSET_MASK                                                                  0xFFFFFFFFW
//WSDMA_QUEUE1_WB_WPTW
#define WSDMA_QUEUE1_WB_WPTW__OFFSET__SHIFT                                                                   0x0
#define WSDMA_QUEUE1_WB_WPTW__OFFSET_MASK                                                                     0xFFFFFFFFW
//WSDMA_QUEUE1_WB_WPTW_HI
#define WSDMA_QUEUE1_WB_WPTW_HI__OFFSET__SHIFT                                                                0x0
#define WSDMA_QUEUE1_WB_WPTW_HI__OFFSET_MASK                                                                  0xFFFFFFFFW
//WSDMA_QUEUE1_WB_WPTW_POWW_CNTW
#define WSDMA_QUEUE1_WB_WPTW_POWW_CNTW__ENABWE__SHIFT                                                         0x0
#define WSDMA_QUEUE1_WB_WPTW_POWW_CNTW__SWAP_ENABWE__SHIFT                                                    0x1
#define WSDMA_QUEUE1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE__SHIFT                                                0x2
#define WSDMA_QUEUE1_WB_WPTW_POWW_CNTW__FWEQUENCY__SHIFT                                                      0x4
#define WSDMA_QUEUE1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT__SHIFT                                                0x10
#define WSDMA_QUEUE1_WB_WPTW_POWW_CNTW__ENABWE_MASK                                                           0x00000001W
#define WSDMA_QUEUE1_WB_WPTW_POWW_CNTW__SWAP_ENABWE_MASK                                                      0x00000002W
#define WSDMA_QUEUE1_WB_WPTW_POWW_CNTW__F32_POWW_ENABWE_MASK                                                  0x00000004W
#define WSDMA_QUEUE1_WB_WPTW_POWW_CNTW__FWEQUENCY_MASK                                                        0x0000FFF0W
#define WSDMA_QUEUE1_WB_WPTW_POWW_CNTW__IDWE_POWW_COUNT_MASK                                                  0xFFFF0000W
//WSDMA_QUEUE1_WB_WPTW_ADDW_HI
#define WSDMA_QUEUE1_WB_WPTW_ADDW_HI__ADDW__SHIFT                                                             0x0
#define WSDMA_QUEUE1_WB_WPTW_ADDW_HI__ADDW_MASK                                                               0xFFFFFFFFW
//WSDMA_QUEUE1_WB_WPTW_ADDW_WO
#define WSDMA_QUEUE1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE__SHIFT                                                     0x0
#define WSDMA_QUEUE1_WB_WPTW_ADDW_WO__ADDW__SHIFT                                                             0x2
#define WSDMA_QUEUE1_WB_WPTW_ADDW_WO__WPTW_WB_IDWE_MASK                                                       0x00000001W
#define WSDMA_QUEUE1_WB_WPTW_ADDW_WO__ADDW_MASK                                                               0xFFFFFFFCW
//WSDMA_QUEUE1_IB_CNTW
#define WSDMA_QUEUE1_IB_CNTW__IB_ENABWE__SHIFT                                                                0x0
#define WSDMA_QUEUE1_IB_CNTW__IB_SWAP_ENABWE__SHIFT                                                           0x4
#define WSDMA_QUEUE1_IB_CNTW__SWITCH_INSIDE_IB__SHIFT                                                         0x8
#define WSDMA_QUEUE1_IB_CNTW__CMD_VMID__SHIFT                                                                 0x10
#define WSDMA_QUEUE1_IB_CNTW__IB_ENABWE_MASK                                                                  0x00000001W
#define WSDMA_QUEUE1_IB_CNTW__IB_SWAP_ENABWE_MASK                                                             0x00000010W
#define WSDMA_QUEUE1_IB_CNTW__SWITCH_INSIDE_IB_MASK                                                           0x00000100W
#define WSDMA_QUEUE1_IB_CNTW__CMD_VMID_MASK                                                                   0x000F0000W
//WSDMA_QUEUE1_IB_WPTW
#define WSDMA_QUEUE1_IB_WPTW__OFFSET__SHIFT                                                                   0x2
#define WSDMA_QUEUE1_IB_WPTW__OFFSET_MASK                                                                     0x003FFFFCW
//WSDMA_QUEUE1_IB_OFFSET
#define WSDMA_QUEUE1_IB_OFFSET__OFFSET__SHIFT                                                                 0x2
#define WSDMA_QUEUE1_IB_OFFSET__OFFSET_MASK                                                                   0x003FFFFCW
//WSDMA_QUEUE1_IB_BASE_WO
#define WSDMA_QUEUE1_IB_BASE_WO__ADDW__SHIFT                                                                  0x5
#define WSDMA_QUEUE1_IB_BASE_WO__ADDW_MASK                                                                    0xFFFFFFE0W
//WSDMA_QUEUE1_IB_BASE_HI
#define WSDMA_QUEUE1_IB_BASE_HI__ADDW__SHIFT                                                                  0x0
#define WSDMA_QUEUE1_IB_BASE_HI__ADDW_MASK                                                                    0xFFFFFFFFW
//WSDMA_QUEUE1_IB_SIZE
#define WSDMA_QUEUE1_IB_SIZE__SIZE__SHIFT                                                                     0x0
#define WSDMA_QUEUE1_IB_SIZE__SIZE_MASK                                                                       0x000FFFFFW
//WSDMA_QUEUE1_SKIP_CNTW
#define WSDMA_QUEUE1_SKIP_CNTW__SKIP_COUNT__SHIFT                                                             0x0
#define WSDMA_QUEUE1_SKIP_CNTW__SKIP_COUNT_MASK                                                               0x000FFFFFW
//WSDMA_QUEUE1_CONTEXT_STATUS
#define WSDMA_QUEUE1_CONTEXT_STATUS__SEWECTED__SHIFT                                                          0x0
#define WSDMA_QUEUE1_CONTEXT_STATUS__IDWE__SHIFT                                                              0x2
#define WSDMA_QUEUE1_CONTEXT_STATUS__EXPIWED__SHIFT                                                           0x3
#define WSDMA_QUEUE1_CONTEXT_STATUS__EXCEPTION__SHIFT                                                         0x4
#define WSDMA_QUEUE1_CONTEXT_STATUS__CTXSW_ABWE__SHIFT                                                        0x7
#define WSDMA_QUEUE1_CONTEXT_STATUS__CTXSW_WEADY__SHIFT                                                       0x8
#define WSDMA_QUEUE1_CONTEXT_STATUS__PWEEMPTED__SHIFT                                                         0x9
#define WSDMA_QUEUE1_CONTEXT_STATUS__PWEEMPT_DISABWE__SHIFT                                                   0xa
#define WSDMA_QUEUE1_CONTEXT_STATUS__SEWECTED_MASK                                                            0x00000001W
#define WSDMA_QUEUE1_CONTEXT_STATUS__IDWE_MASK                                                                0x00000004W
#define WSDMA_QUEUE1_CONTEXT_STATUS__EXPIWED_MASK                                                             0x00000008W
#define WSDMA_QUEUE1_CONTEXT_STATUS__EXCEPTION_MASK                                                           0x00000070W
#define WSDMA_QUEUE1_CONTEXT_STATUS__CTXSW_ABWE_MASK                                                          0x00000080W
#define WSDMA_QUEUE1_CONTEXT_STATUS__CTXSW_WEADY_MASK                                                         0x00000100W
#define WSDMA_QUEUE1_CONTEXT_STATUS__PWEEMPTED_MASK                                                           0x00000200W
#define WSDMA_QUEUE1_CONTEXT_STATUS__PWEEMPT_DISABWE_MASK                                                     0x00000400W
//WSDMA_QUEUE1_DOOWBEWW
#define WSDMA_QUEUE1_DOOWBEWW__ENABWE__SHIFT                                                                  0x1c
#define WSDMA_QUEUE1_DOOWBEWW__CAPTUWED__SHIFT                                                                0x1e
#define WSDMA_QUEUE1_DOOWBEWW__ENABWE_MASK                                                                    0x10000000W
#define WSDMA_QUEUE1_DOOWBEWW__CAPTUWED_MASK                                                                  0x40000000W
//WSDMA_QUEUE1_STATUS
#define WSDMA_QUEUE1_STATUS__WPTW_UPDATE_FAIW_COUNT__SHIFT                                                    0x0
#define WSDMA_QUEUE1_STATUS__WPTW_UPDATE_PENDING__SHIFT                                                       0x8
#define WSDMA_QUEUE1_STATUS__WPTW_UPDATE_FAIW_COUNT_MASK                                                      0x000000FFW
#define WSDMA_QUEUE1_STATUS__WPTW_UPDATE_PENDING_MASK                                                         0x00000100W
//WSDMA_QUEUE1_DOOWBEWW_WOG
#define WSDMA_QUEUE1_DOOWBEWW_WOG__BE_EWWOW__SHIFT                                                            0x0
#define WSDMA_QUEUE1_DOOWBEWW_WOG__DATA__SHIFT                                                                0x2
#define WSDMA_QUEUE1_DOOWBEWW_WOG__BE_EWWOW_MASK                                                              0x00000001W
#define WSDMA_QUEUE1_DOOWBEWW_WOG__DATA_MASK                                                                  0xFFFFFFFCW
//WSDMA_QUEUE1_WATEWMAWK
#define WSDMA_QUEUE1_WATEWMAWK__WD_OUTSTANDING__SHIFT                                                         0x0
#define WSDMA_QUEUE1_WATEWMAWK__WW_OUTSTANDING__SHIFT                                                         0x10
#define WSDMA_QUEUE1_WATEWMAWK__WD_OUTSTANDING_MASK                                                           0x00000FFFW
#define WSDMA_QUEUE1_WATEWMAWK__WW_OUTSTANDING_MASK                                                           0x03FF0000W
//WSDMA_QUEUE1_DOOWBEWW_OFFSET
#define WSDMA_QUEUE1_DOOWBEWW_OFFSET__OFFSET__SHIFT                                                           0x2
#define WSDMA_QUEUE1_DOOWBEWW_OFFSET__OFFSET_MASK                                                             0x0FFFFFFCW
//WSDMA_QUEUE1_CSA_ADDW_WO
#define WSDMA_QUEUE1_CSA_ADDW_WO__ADDW__SHIFT                                                                 0x2
#define WSDMA_QUEUE1_CSA_ADDW_WO__ADDW_MASK                                                                   0xFFFFFFFCW
//WSDMA_QUEUE1_CSA_ADDW_HI
#define WSDMA_QUEUE1_CSA_ADDW_HI__ADDW__SHIFT                                                                 0x0
#define WSDMA_QUEUE1_CSA_ADDW_HI__ADDW_MASK                                                                   0xFFFFFFFFW
//WSDMA_QUEUE1_WB_PWEEMPT
#define WSDMA_QUEUE1_WB_PWEEMPT__PWEEMPT_WEQ__SHIFT                                                           0x0
#define WSDMA_QUEUE1_WB_PWEEMPT__PWEEMPT_WEQ_MASK                                                             0x00000001W
//WSDMA_QUEUE1_IB_SUB_WEMAIN
#define WSDMA_QUEUE1_IB_SUB_WEMAIN__SIZE__SHIFT                                                               0x0
#define WSDMA_QUEUE1_IB_SUB_WEMAIN__SIZE_MASK                                                                 0x000FFFFFW
//WSDMA_QUEUE1_PWEEMPT
#define WSDMA_QUEUE1_PWEEMPT__IB_PWEEMPT__SHIFT                                                               0x0
#define WSDMA_QUEUE1_PWEEMPT__IB_PWEEMPT_MASK                                                                 0x00000001W
//WSDMA_QUEUE1_DUMMY0
#define WSDMA_QUEUE1_DUMMY0__DUMMY__SHIFT                                                                     0x0
#define WSDMA_QUEUE1_DUMMY0__DUMMY_MASK                                                                       0xFFFFFFFFW
//WSDMA_QUEUE1_WB_WPTW_POWW_ADDW_HI
#define WSDMA_QUEUE1_WB_WPTW_POWW_ADDW_HI__ADDW__SHIFT                                                        0x0
#define WSDMA_QUEUE1_WB_WPTW_POWW_ADDW_HI__ADDW_MASK                                                          0xFFFFFFFFW
//WSDMA_QUEUE1_WB_WPTW_POWW_ADDW_WO
#define WSDMA_QUEUE1_WB_WPTW_POWW_ADDW_WO__ADDW__SHIFT                                                        0x2
#define WSDMA_QUEUE1_WB_WPTW_POWW_ADDW_WO__ADDW_MASK                                                          0xFFFFFFFCW
//WSDMA_QUEUE1_WB_AQW_CNTW
#define WSDMA_QUEUE1_WB_AQW_CNTW__AQW_ENABWE__SHIFT                                                           0x0
#define WSDMA_QUEUE1_WB_AQW_CNTW__AQW_PACKET_SIZE__SHIFT                                                      0x1
#define WSDMA_QUEUE1_WB_AQW_CNTW__PACKET_STEP__SHIFT                                                          0x8
#define WSDMA_QUEUE1_WB_AQW_CNTW__AQW_ENABWE_MASK                                                             0x00000001W
#define WSDMA_QUEUE1_WB_AQW_CNTW__AQW_PACKET_SIZE_MASK                                                        0x000000FEW
#define WSDMA_QUEUE1_WB_AQW_CNTW__PACKET_STEP_MASK                                                            0x0000FF00W
//WSDMA_QUEUE1_MINOW_PTW_UPDATE
#define WSDMA_QUEUE1_MINOW_PTW_UPDATE__ENABWE__SHIFT                                                          0x0
#define WSDMA_QUEUE1_MINOW_PTW_UPDATE__ENABWE_MASK                                                            0x00000001W
//WSDMA_QUEUE1_CNTW
#define WSDMA_QUEUE1_CNTW__QUANTUM__SHIFT                                                                     0x0
#define WSDMA_QUEUE1_CNTW__QUANTUM_MASK                                                                       0x000000FFW
//WSDMA_QUEUE1_DUMMY1
#define WSDMA_QUEUE1_DUMMY1__DUMMY__SHIFT                                                                     0x0
#define WSDMA_QUEUE1_DUMMY1__DUMMY_MASK                                                                       0xFFFFFFFFW
//WSDMA_QUEUE1_DUMMY2
#define WSDMA_QUEUE1_DUMMY2__DUMMY__SHIFT                                                                     0x0
#define WSDMA_QUEUE1_DUMMY2__DUMMY_MASK                                                                       0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_DATA0
#define WSDMA_QUEUE1_MIDCMD_DATA0__DATA0__SHIFT                                                               0x0
#define WSDMA_QUEUE1_MIDCMD_DATA0__DATA0_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_DATA1
#define WSDMA_QUEUE1_MIDCMD_DATA1__DATA1__SHIFT                                                               0x0
#define WSDMA_QUEUE1_MIDCMD_DATA1__DATA1_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_DATA2
#define WSDMA_QUEUE1_MIDCMD_DATA2__DATA2__SHIFT                                                               0x0
#define WSDMA_QUEUE1_MIDCMD_DATA2__DATA2_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_DATA3
#define WSDMA_QUEUE1_MIDCMD_DATA3__DATA3__SHIFT                                                               0x0
#define WSDMA_QUEUE1_MIDCMD_DATA3__DATA3_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_DATA4
#define WSDMA_QUEUE1_MIDCMD_DATA4__DATA4__SHIFT                                                               0x0
#define WSDMA_QUEUE1_MIDCMD_DATA4__DATA4_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_DATA5
#define WSDMA_QUEUE1_MIDCMD_DATA5__DATA5__SHIFT                                                               0x0
#define WSDMA_QUEUE1_MIDCMD_DATA5__DATA5_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_DATA6
#define WSDMA_QUEUE1_MIDCMD_DATA6__DATA6__SHIFT                                                               0x0
#define WSDMA_QUEUE1_MIDCMD_DATA6__DATA6_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_DATA7
#define WSDMA_QUEUE1_MIDCMD_DATA7__DATA7__SHIFT                                                               0x0
#define WSDMA_QUEUE1_MIDCMD_DATA7__DATA7_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_DATA8
#define WSDMA_QUEUE1_MIDCMD_DATA8__DATA8__SHIFT                                                               0x0
#define WSDMA_QUEUE1_MIDCMD_DATA8__DATA8_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_DATA9
#define WSDMA_QUEUE1_MIDCMD_DATA9__DATA9__SHIFT                                                               0x0
#define WSDMA_QUEUE1_MIDCMD_DATA9__DATA9_MASK                                                                 0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_DATA10
#define WSDMA_QUEUE1_MIDCMD_DATA10__DATA10__SHIFT                                                             0x0
#define WSDMA_QUEUE1_MIDCMD_DATA10__DATA10_MASK                                                               0xFFFFFFFFW
//WSDMA_QUEUE1_MIDCMD_CNTW
#define WSDMA_QUEUE1_MIDCMD_CNTW__DATA_VAWID__SHIFT                                                           0x0
#define WSDMA_QUEUE1_MIDCMD_CNTW__COPY_MODE__SHIFT                                                            0x1
#define WSDMA_QUEUE1_MIDCMD_CNTW__SPWIT_STATE__SHIFT                                                          0x4
#define WSDMA_QUEUE1_MIDCMD_CNTW__AWWOW_PWEEMPT__SHIFT                                                        0x8
#define WSDMA_QUEUE1_MIDCMD_CNTW__DATA_VAWID_MASK                                                             0x00000001W
#define WSDMA_QUEUE1_MIDCMD_CNTW__COPY_MODE_MASK                                                              0x00000002W
#define WSDMA_QUEUE1_MIDCMD_CNTW__SPWIT_STATE_MASK                                                            0x000000F0W
#define WSDMA_QUEUE1_MIDCMD_CNTW__AWWOW_PWEEMPT_MASK                                                          0x00000100W

#endif
