Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne08.ecn.purdue.edu, pid 5988
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/freqmine/ns_s_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/freqmine --router_map_file configs/topologies/paper_solutions/ns_s_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60a7668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60b06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60b86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60c36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60cb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60556d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec605d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60666d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60706d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60786d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60826d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec608a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60146d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec601c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60266d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec602e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60396d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60416d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60496d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5fd36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5fdb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5fe56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5fee6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5ff86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec60016d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec600a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f936d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f9c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5fa66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5fae6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5fb86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5fc06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5fca6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f526d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f5b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f646d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f6e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f776d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f806d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f896d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f126d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f1c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f246d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f2e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f376d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f406d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f496d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5ed26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5edb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5ee46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5eed6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5ef66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f006d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5f096d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5e926d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5e9b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5ea46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5ead6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5eb66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5ebe6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5ec86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5ed06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5e596d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9ec5e626d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e6d3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e6de10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e76898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e7e320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e7ed68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e877f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e90278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e90cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e19748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e221d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e22c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e2a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e33128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e33b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e3c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e46080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e46ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e4f550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e4ff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5dd8a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5de04a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5de0ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5de9978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5df3400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5df3e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5dfb8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e04358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e04da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5e0e828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d972b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d97cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5da0780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5da9208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5da9c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5db26d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5dbb160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5dbbba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5dc3630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5dcd0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5dcdb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d56588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d56fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d60a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d694e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d69f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d719b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d7a438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d7ae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d83908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d8c390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d8cdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d15860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d1d2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d1dd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d277b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d30240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d30c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d38710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec6def0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec6defb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5d485f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5cd2080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5cd2ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9ec5cdb550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5cdbe80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5ce20f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5ce2320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5ce2550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5ce2780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5ce29b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5ce2be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5ce2e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5cef080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5cef2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5cef4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5cef710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5cef940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5cefb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5cefda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9ec5ceffd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9ec5ca1ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9ec5caa550>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 37198828285500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 37245811560000 because a thread reached the max instruction count
