INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:12:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 buffer92/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer92/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 1.895ns (24.391%)  route 5.874ns (75.609%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2362, unset)         0.508     0.508    buffer92/clk
    SLICE_X14Y171        FDRE                                         r  buffer92/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y171        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer92/dataReg_reg[0]/Q
                         net (fo=6, routed)           0.523     1.285    buffer92/control/Q[0]
    SLICE_X14Y171        LUT3 (Prop_lut3_I0_O)        0.043     1.328 r  buffer92/control/Memory[0][0]_i_1__12/O
                         net (fo=17, routed)          0.169     1.498    buffer92/control/dataReg_reg[0]
    SLICE_X15Y170        LUT6 (Prop_lut6_I5_O)        0.127     1.625 r  buffer92/control/Memory[0][4]_i_2__0/O
                         net (fo=2, routed)           0.090     1.715    buffer92/control/Memory[0][4]_i_2__0_n_0
    SLICE_X15Y170        LUT6 (Prop_lut6_I2_O)        0.043     1.758 r  buffer92/control/Memory[0][6]_i_2__4/O
                         net (fo=2, routed)           0.221     1.978    buffer92/control/Memory[0][6]_i_2__4_n_0
    SLICE_X15Y170        LUT6 (Prop_lut6_I2_O)        0.043     2.021 r  buffer92/control/Memory[0][7]_i_5/O
                         net (fo=3, routed)           0.219     2.241    buffer92/control/Memory[0][7]_i_5_n_0
    SLICE_X15Y170        LUT4 (Prop_lut4_I3_O)        0.043     2.284 f  buffer92/control/Memory[0][7]_i_2__6/O
                         net (fo=5, routed)           0.259     2.543    buffer261/fifo/D[7]
    SLICE_X14Y169        LUT5 (Prop_lut5_I4_O)        0.043     2.586 r  buffer261/fifo/transmitValue_i_9__5/O
                         net (fo=1, routed)           0.000     2.586    cmpi1/S[2]
    SLICE_X14Y169        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.759 r  cmpi1/transmitValue_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.759    cmpi1/transmitValue_reg_i_4_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     2.881 f  cmpi1/transmitValue_reg_i_2/CO[0]
                         net (fo=107, routed)         0.416     3.297    init92/control/result[0]
    SLICE_X14Y165        LUT3 (Prop_lut3_I2_O)        0.129     3.426 f  init92/control/outputValid_i_4__9/O
                         net (fo=51, routed)          0.597     4.024    init92/control/dataReg_reg[0]
    SLICE_X13Y154        LUT6 (Prop_lut6_I5_O)        0.126     4.150 r  init92/control/fullReg_i_3__3/O
                         net (fo=75, routed)          0.490     4.640    buffer62/control/p_1_in
    SLICE_X20Y152        LUT6 (Prop_lut6_I0_O)        0.043     4.683 r  buffer62/control/Memory[0][28]_i_1__1/O
                         net (fo=3, routed)           0.332     5.014    cmpi12/Memory_reg[0][0]_i_2_0[24]
    SLICE_X19Y152        LUT6 (Prop_lut6_I1_O)        0.043     5.057 r  cmpi12/Memory[0][0]_i_12/O
                         net (fo=1, routed)           0.292     5.350    cmpi12/Memory[0][0]_i_12_n_0
    SLICE_X17Y154        LUT5 (Prop_lut5_I4_O)        0.043     5.393 r  cmpi12/Memory[0][0]_i_5/O
                         net (fo=1, routed)           0.000     5.393    cmpi12/Memory[0][0]_i_5_n_0
    SLICE_X17Y154        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.282     5.675 f  cmpi12/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, routed)           0.410     6.085    buffer229/fifo/result[0]
    SLICE_X18Y158        LUT3 (Prop_lut3_I0_O)        0.123     6.208 f  buffer229/fifo/i__i_7__2/O
                         net (fo=2, routed)           0.361     6.569    buffer229/fifo/i__i_7__2_n_0
    SLICE_X18Y158        LUT6 (Prop_lut6_I2_O)        0.043     6.612 r  buffer229/fifo/fullReg_i_6__4/O
                         net (fo=1, routed)           0.152     6.764    buffer229/fifo/fullReg_i_6__4_n_0
    SLICE_X18Y158        LUT6 (Prop_lut6_I4_O)        0.043     6.807 r  buffer229/fifo/fullReg_i_5__11/O
                         net (fo=2, routed)           0.391     7.198    fork74/control/generateBlocks[0].regblock/fullReg_i_2__14_0
    SLICE_X16Y160        LUT6 (Prop_lut6_I3_O)        0.043     7.241 r  fork74/control/generateBlocks[0].regblock/fullReg_i_6__1/O
                         net (fo=1, routed)           0.259     7.499    fork74/control/generateBlocks[3].regblock/transmitValue_reg_2
    SLICE_X16Y163        LUT5 (Prop_lut5_I3_O)        0.043     7.542 r  fork74/control/generateBlocks[3].regblock/fullReg_i_2__14/O
                         net (fo=6, routed)           0.398     7.940    fork73/control/generateBlocks[0].regblock/dataReg_reg[7]
    SLICE_X15Y171        LUT6 (Prop_lut6_I2_O)        0.043     7.983 r  fork73/control/generateBlocks[0].regblock/dataReg[7]_i_1__2/O
                         net (fo=8, routed)           0.294     8.277    buffer92/dataReg_reg[7]_3[0]
    SLICE_X14Y171        FDRE                                         r  buffer92/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=2362, unset)         0.483     9.683    buffer92/clk
    SLICE_X14Y171        FDRE                                         r  buffer92/dataReg_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X14Y171        FDRE (Setup_fdre_C_CE)      -0.169     9.478    buffer92/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.478    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  1.201    




