#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002239bbc9970 .scope module, "VGAtimingSim" "VGAtimingSim" 2 96;
 .timescale 0 0;
v000002239bbca610_0 .net "blank", 0 0, L_000002239bc39230;  1 drivers
v000002239bbca6b0_0 .net "clk_25MHz", 0 0, v000002239bba28d0_0;  1 drivers
v000002239bc38280_0 .net "hcnt", 10 0, L_000002239bbe0810;  1 drivers
v000002239bc380a0_0 .net "hsync", 0 0, L_000002239bbe08f0;  1 drivers
v000002239bc37ce0_0 .var "reset", 0 0;
v000002239bc383c0_0 .net "vcnt", 10 0, L_000002239bbe0880;  1 drivers
v000002239bc37c40_0 .net "vsync", 0 0, L_000002239bc38b30;  1 drivers
S_000002239bbe17d0 .scope module, "VGAtiming" "VGAtiming" 2 101, 2 14 0, S_000002239bbc9970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCLK_I";
    .port_info 1 /INPUT 1 "RST_I";
    .port_info 2 /OUTPUT 1 "BLANK_O";
    .port_info 3 /OUTPUT 1 "HSYNC_O";
    .port_info 4 /OUTPUT 1 "VSYNC_O";
    .port_info 5 /OUTPUT 11 "HCNT_O";
    .port_info 6 /OUTPUT 11 "VCNT_O";
L_000002239bbe0810 .functor BUFZ 11, v000002239bbe1960_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_000002239bbe0880 .functor BUFZ 11, v000002239bba25b0_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_000002239bbe08f0 .functor BUFZ 1, v000002239bba2790_0, C4<0>, C4<0>, C4<0>;
L_000002239bc38b30 .functor BUFZ 1, v000002239bba2830_0, C4<0>, C4<0>, C4<0>;
L_000002239bc39230 .functor BUFZ 1, v000002239bba26f0_0, C4<0>, C4<0>, C4<0>;
v000002239bba2b70_0 .net "BLANK_O", 0 0, L_000002239bc39230;  alias, 1 drivers
v000002239bbc9dc0_0 .net "HCNT_O", 10 0, L_000002239bbe0810;  alias, 1 drivers
v000002239bbe1960_0 .var "HCnt", 10 0;
v000002239bbe1a00_0 .net "HSYNC_O", 0 0, L_000002239bbe08f0;  alias, 1 drivers
v000002239bbe1aa0_0 .net "PCLK_I", 0 0, v000002239bba28d0_0;  alias, 1 drivers
v000002239bbe1b40_0 .net "RST_I", 0 0, v000002239bc37ce0_0;  1 drivers
v000002239bba2510_0 .net "VCNT_O", 10 0, L_000002239bbe0880;  alias, 1 drivers
v000002239bba25b0_0 .var "VCnt", 10 0;
v000002239bba2650_0 .net "VSYNC_O", 0 0, L_000002239bc38b30;  alias, 1 drivers
v000002239bba26f0_0 .var "blank", 0 0;
v000002239bba2790_0 .var "hsync", 0 0;
v000002239bba2830_0 .var "vsync", 0 0;
E_000002239bbc8ee0 .event posedge, v000002239bbe1aa0_0;
S_000002239bbca480 .scope module, "clock2_25MHz" "clock2_25MHz" 2 100, 2 91 0, S_000002239bbc9970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_25MHz";
v000002239bba28d0_0 .var "clk_25MHz", 0 0;
    .scope S_000002239bbca480;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002239bba28d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002239bbca480;
T_1 ;
    %delay 20, 0;
    %load/vec4 v000002239bba28d0_0;
    %inv;
    %store/vec4 v000002239bba28d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002239bbe17d0;
T_2 ;
    %wait E_000002239bbc8ee0;
    %load/vec4 v000002239bbe1b40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 19, 0, 11;
    %assign/vec4 v000002239bbe1960_0, 0;
    %pushi/vec4 14, 0, 11;
    %assign/vec4 v000002239bba25b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002239bba26f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002239bba2790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002239bba2830_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002239bbe1960_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000002239bbe1960_0, 0;
    %load/vec4 v000002239bba25b0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000002239bba25b0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000002239bba25b0_0;
    %addi 1, 0, 11;
    %assign/vec4 v000002239bba25b0_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002239bbe1960_0;
    %addi 1, 0, 11;
    %assign/vec4 v000002239bbe1960_0, 0;
T_2.3 ;
    %load/vec4 v000002239bba25b0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v000002239bbe1960_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002239bba26f0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000002239bbe1960_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002239bba26f0_0, 0;
T_2.10 ;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000002239bba25b0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002239bbe1960_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002239bba26f0_0, 0;
T_2.14 ;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002239bba25b0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v000002239bbe1960_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002239bba26f0_0, 0;
T_2.18 ;
T_2.16 ;
T_2.13 ;
T_2.7 ;
    %load/vec4 v000002239bbe1960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002239bba2790_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v000002239bbe1960_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002239bba2790_0, 0;
    %load/vec4 v000002239bba25b0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002239bba2830_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v000002239bba25b0_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002239bba2830_0, 0;
T_2.26 ;
T_2.25 ;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v000002239bbe1960_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002239bba2790_0, 0;
T_2.28 ;
T_2.23 ;
T_2.21 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002239bbc9970;
T_3 ;
    %vpi_call 2 103 "$display", "clk reset hsync vsync blank hcnt vcnt   time(ns)" {0 0 0};
    %vpi_call 2 105 "$display", " null line\012 null line" {0 0 0};
    %vpi_call 2 107 "$monitor", " %b    %b     %b     %b     %b   %3d  %3d", v000002239bbca6b0_0, v000002239bc37ce0_0, v000002239bc380a0_0, v000002239bc37c40_0, v000002239bbca610_0, v000002239bc38280_0, v000002239bc383c0_0, $stime {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002239bc37ce0_0, 0, 1;
    %delay 40, 0;
    %wait E_000002239bbc8ee0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002239bc37ce0_0, 0, 1;
    %wait E_000002239bbc8ee0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002239bc37ce0_0, 0, 1;
    %delay 30000, 0;
    %vpi_call 2 113 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "VGAtiming2edit.v";
