{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466038673998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466038674000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 21:57:53 2016 " "Processing started: Wed Jun 15 21:57:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466038674000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466038674000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLab3 -c PLab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PLab3 -c PLab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466038674000 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466038674195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-ARCH " "Found design unit 1: decod-ARCH" {  } { { "decod.vhd" "" { Text "/home/mfd/MyGitHub/Mariany/INE5406-SD/PLabs/PLab3/FSM2/decod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466038674698 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "/home/mfd/MyGitHub/Mariany/INE5406-SD/PLabs/PLab3/FSM2/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466038674698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466038674698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-ARCH " "Found design unit 1: top_level-ARCH" {  } { { "top_level.vhd" "" { Text "/home/mfd/MyGitHub/Mariany/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466038674699 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/mfd/MyGitHub/Mariany/INE5406-SD/PLabs/PLab3/FSM2/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466038674699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466038674699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Control-ARCH " "Found design unit 1: FSM_Control-ARCH" {  } { { "FSM_Control.vhd" "" { Text "/home/mfd/MyGitHub/Mariany/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466038674700 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Control " "Found entity 1: FSM_Control" {  } { { "FSM_Control.vhd" "" { Text "/home/mfd/MyGitHub/Mariany/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466038674700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466038674700 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "unsigned FSM_Control.vhd(68) " "VHDL error at FSM_Control.vhd(68): object \"unsigned\" is used but not declared" {  } { { "FSM_Control.vhd" "" { Text "/home/mfd/MyGitHub/Mariany/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 68 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1466038674701 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "std_logic_vector FSM_Control.vhd(68) " "VHDL Type Conversion error at FSM_Control.vhd(68): can't determine type of object or expression near text or symbol \"std_logic_vector\"" {  } { { "FSM_Control.vhd" "" { Text "/home/mfd/MyGitHub/Mariany/INE5406-SD/PLabs/PLab3/FSM2/FSM_Control.vhd" 68 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466038674701 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466038674797 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 15 21:57:54 2016 " "Processing ended: Wed Jun 15 21:57:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466038674797 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466038674797 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466038674797 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466038674797 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466038674879 ""}
