# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Neoronio_2.srcs/sources_1/ip/ROMmenXul/sim/ROMmenXul.v" \
"../../../../Neoronio_2.srcs/sources_1/ip/ROMmenXir/sim/ROMmenXir.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
