

================================================================
== Vitis HLS Report for 'state_table'
================================================================
* Date:           Tue Aug 15 18:30:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.087 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  25.600 ns|  25.600 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %rxIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %rxIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %rxIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i75 %stateTable2rxIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i75 %stateTable2rxIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i75 %stateTable2rxIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2txIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2txIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2txIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i41 %txIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i41 %txIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i41 %txIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2txIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i41 %txIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i75 %stateTable2rxIbh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i45 %rxIbh2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i123 %stateTable2qpi_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %qpi2stateTable_upd_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 30 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i24 %state_table_resp_epsn_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 31 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i24 %state_table_resp_old_outstanding_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 32 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i24 %state_table_req_next_psn_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 33 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i24 %state_table_req_old_unack_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 34 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i24 %state_table_req_old_valid_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 35 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i3 %state_table_retryCounter_V, i64 666, i64 22, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:43]   --->   Operation 36 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i45P0A, i45 %rxIbh2stateTable_upd_req, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:49]   --->   Operation 37 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 45> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %tmp_i, void %if.else36.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:49]   --->   Operation 38 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %state_table.exit"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.33ns)   --->   "%rxIbh2stateTable_upd_req_read = read i45 @_ssdm_op_Read.ap_fifo.volatile.i45P0A, i45 %rxIbh2stateTable_upd_req" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 40 'read' 'rxIbh2stateTable_upd_req_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 45> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rxRequest_qpn_V = trunc i45 %rxIbh2stateTable_upd_req_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 41 'trunc' 'rxRequest_qpn_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rxRequest_isResponse = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %rxIbh2stateTable_upd_req_read, i32 43" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 42 'bitselect' 'rxRequest_isResponse' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rxRequest_write = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %rxIbh2stateTable_upd_req_read, i32 44" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 43 'bitselect' 'rxRequest_write' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%rxRequest_epsn_V = partselect i24 @_ssdm_op_PartSelect.i24.i45.i32.i32, i45 %rxIbh2stateTable_upd_req_read, i32 16, i32 39" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 44 'partselect' 'rxRequest_epsn_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rxRequest_retryCounter_V = partselect i3 @_ssdm_op_PartSelect.i3.i45.i32.i32, i45 %rxIbh2stateTable_upd_req_read, i32 40, i32 42" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:51]   --->   Operation 45 'partselect' 'rxRequest_retryCounter_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %rxRequest_write, void %if.else14.i, void %if.then3.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:52]   --->   Operation 46 'br' 'br_ln52' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %rxRequest_isResponse, void %if.else25.i, void %if.then20.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:68]   --->   Operation 47 'br' 'br_ln68' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end35.i"   --->   Operation 48 'br' 'br_ln0' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %rxRequest_isResponse, void %if.else.i, void %if.then4.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:54]   --->   Operation 49 'br' 'br_ln54' <Predicate = (tmp_i & rxRequest_write)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln64 = br void %if.end35.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:64]   --->   Operation 50 'br' 'br_ln64' <Predicate = (tmp_i & rxRequest_write)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln77 = br void %state_table.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:77]   --->   Operation 51 'br' 'br_ln77' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_i_146 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i41P0A, i41 %txIbh2stateTable_upd_req, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:78]   --->   Operation 52 'nbreadreq' 'tmp_i_146' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 41> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %tmp_i_146, void %if.else50.i, void %if.then38.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:78]   --->   Operation 53 'br' 'br_ln78' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end95.i"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_i_146)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.33ns)   --->   "%txIbh2stateTable_upd_req_read = read i41 @_ssdm_op_Read.ap_fifo.volatile.i41P0A, i41 %txIbh2stateTable_upd_req" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:80]   --->   Operation 55 'read' 'txIbh2stateTable_upd_req_read' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 41> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%txRequest_qpn_V = trunc i41 %txIbh2stateTable_upd_req_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:80]   --->   Operation 56 'trunc' 'txRequest_qpn_V' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%txRequest_psn_V = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %txIbh2stateTable_upd_req_read, i32 16, i32 39" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:80]   --->   Operation 57 'partselect' 'txRequest_psn_V' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%txRequest_write = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %txIbh2stateTable_upd_req_read, i32 40" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:80]   --->   Operation 58 'bitselect' 'txRequest_write' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %txRequest_write, void %if.else45.i, void %if.then40.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:81]   --->   Operation 59 'br' 'br_ln81' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln89 = br void %if.end95.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:89]   --->   Operation 60 'br' 'br_ln89' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_14_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i97P0A, i97 %qpi2stateTable_upd_req, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:90]   --->   Operation 61 'nbreadreq' 'tmp_14_i' <Predicate = (!tmp_i & !tmp_i_146)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %tmp_14_i, void %if.end94.i, void %if.then52.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:90]   --->   Operation 62 'br' 'br_ln90' <Predicate = (!tmp_i & !tmp_i_146)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.33ns)   --->   "%qpi2stateTable_upd_req_read = read i97 @_ssdm_op_Read.ap_fifo.volatile.i97P0A, i97 %qpi2stateTable_upd_req" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92]   --->   Operation 63 'read' 'qpi2stateTable_upd_req_read' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 2> <FIFO>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ifRequest_qpn_V = trunc i97 %qpi2stateTable_upd_req_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92]   --->   Operation 64 'trunc' 'ifRequest_qpn_V' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%ifRequest_local_psn_V = partselect i24 @_ssdm_op_PartSelect.i24.i97.i32.i32, i97 %qpi2stateTable_upd_req_read, i32 72, i32 95" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92]   --->   Operation 65 'partselect' 'ifRequest_local_psn_V' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%ifRequest_write = bitselect i1 @_ssdm_op_BitSelect.i1.i97.i32, i97 %qpi2stateTable_upd_req_read, i32 96" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92]   --->   Operation 66 'bitselect' 'ifRequest_write' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%ifRequest_remote_psn_V = partselect i24 @_ssdm_op_PartSelect.i24.i97.i32.i32, i97 %qpi2stateTable_upd_req_read, i32 48, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:92]   --->   Operation 67 'partselect' 'ifRequest_remote_psn_V' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i16 %ifRequest_qpn_V"   --->   Operation 68 'zext' 'zext_ln541_2' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%state_table_resp_epsn_V_addr_3 = getelementptr i24 %state_table_resp_epsn_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:98]   --->   Operation 69 'getelementptr' 'state_table_resp_epsn_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %ifRequest_write, void %if.else88.i, void %if.then54.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:93]   --->   Operation 70 'br' 'br_ln93' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%state_table_resp_old_outstanding_V_addr_3 = getelementptr i24 %state_table_resp_old_outstanding_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 71 'getelementptr' 'state_table_resp_old_outstanding_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%state_table_req_next_psn_V_addr_3 = getelementptr i24 %state_table_req_next_psn_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 72 'getelementptr' 'state_table_req_next_psn_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%state_table_req_old_unack_V_addr_4 = getelementptr i24 %state_table_req_old_unack_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 73 'getelementptr' 'state_table_req_old_unack_V_addr_4' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%state_table_req_old_valid_V_addr_3 = getelementptr i24 %state_table_req_old_valid_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 74 'getelementptr' 'state_table_req_old_valid_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%state_table_retryCounter_V_addr_4 = getelementptr i3 %state_table_retryCounter_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 75 'getelementptr' 'state_table_retryCounter_V_addr_4' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (2.26ns)   --->   "%state_table_resp_epsn_V_load_1 = load i9 %state_table_resp_epsn_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 76 'load' 'state_table_resp_epsn_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 77 [2/2] (2.26ns)   --->   "%state_table_resp_old_outstanding_V_load_1 = load i9 %state_table_resp_old_outstanding_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 77 'load' 'state_table_resp_old_outstanding_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 78 [2/2] (2.26ns)   --->   "%state_table_req_next_psn_V_load_1 = load i9 %state_table_req_next_psn_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 78 'load' 'state_table_req_next_psn_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 79 [2/2] (2.26ns)   --->   "%state_table_req_old_unack_V_load_1 = load i9 %state_table_req_old_unack_V_addr_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 79 'load' 'state_table_req_old_unack_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 80 [2/2] (2.26ns)   --->   "%state_table_req_old_valid_V_load_1 = load i9 %state_table_req_old_valid_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 80 'load' 'state_table_req_old_valid_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 81 [2/2] (2.26ns)   --->   "%state_table_retryCounter_V_load_1 = load i9 %state_table_retryCounter_V_addr_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 81 'load' 'state_table_retryCounter_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_3 : Operation 82 [1/1] (2.26ns)   --->   "%store_ln98 = store i24 %ifRequest_local_psn_V, i9 %state_table_resp_epsn_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:98]   --->   Operation 82 'store' 'store_ln98' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%state_table_resp_old_outstanding_V_addr_2 = getelementptr i24 %state_table_resp_old_outstanding_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:99]   --->   Operation 83 'getelementptr' 'state_table_resp_old_outstanding_V_addr_2' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.26ns)   --->   "%store_ln99 = store i24 %ifRequest_local_psn_V, i9 %state_table_resp_old_outstanding_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:99]   --->   Operation 84 'store' 'store_ln99' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%state_table_req_next_psn_V_addr_2 = getelementptr i24 %state_table_req_next_psn_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:100]   --->   Operation 85 'getelementptr' 'state_table_req_next_psn_V_addr_2' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.26ns)   --->   "%store_ln100 = store i24 %ifRequest_remote_psn_V, i9 %state_table_req_next_psn_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:100]   --->   Operation 86 'store' 'store_ln100' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%state_table_req_old_unack_V_addr_3 = getelementptr i24 %state_table_req_old_unack_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:101]   --->   Operation 87 'getelementptr' 'state_table_req_old_unack_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (2.26ns)   --->   "%store_ln101 = store i24 %ifRequest_remote_psn_V, i9 %state_table_req_old_unack_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:101]   --->   Operation 88 'store' 'store_ln101' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%state_table_req_old_valid_V_addr_2 = getelementptr i24 %state_table_req_old_valid_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:102]   --->   Operation 89 'getelementptr' 'state_table_req_old_valid_V_addr_2' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.26ns)   --->   "%store_ln102 = store i24 %ifRequest_remote_psn_V, i9 %state_table_req_old_valid_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:102]   --->   Operation 90 'store' 'store_ln102' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%state_table_retryCounter_V_addr_3 = getelementptr i3 %state_table_retryCounter_V, i64 0, i64 %zext_ln541_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:103]   --->   Operation 91 'getelementptr' 'state_table_retryCounter_V_addr_3' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.26ns)   --->   "%store_ln103 = store i3 7, i9 %state_table_retryCounter_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:103]   --->   Operation 92 'store' 'store_ln103' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln108 = br void %if.end93.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:108]   --->   Operation 93 'br' 'br_ln108' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & ifRequest_write)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end94.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:113]   --->   Operation 94 'br' 'br_ln113' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i9 %txRequest_qpn_V"   --->   Operation 95 'zext' 'zext_ln541_1' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%state_table_req_next_psn_V_addr_1 = getelementptr i24 %state_table_req_next_psn_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:83]   --->   Operation 96 'getelementptr' 'state_table_req_next_psn_V_addr_1' <Predicate = (!tmp_i & tmp_i_146)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%state_table_resp_epsn_V_addr_2 = getelementptr i24 %state_table_resp_epsn_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 97 'getelementptr' 'state_table_resp_epsn_V_addr_2' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%state_table_resp_old_outstanding_V_addr_1 = getelementptr i24 %state_table_resp_old_outstanding_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 98 'getelementptr' 'state_table_resp_old_outstanding_V_addr_1' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%state_table_req_old_unack_V_addr_2 = getelementptr i24 %state_table_req_old_unack_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 99 'getelementptr' 'state_table_req_old_unack_V_addr_2' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%state_table_req_old_valid_V_addr_1 = getelementptr i24 %state_table_req_old_valid_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 100 'getelementptr' 'state_table_req_old_valid_V_addr_1' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%state_table_retryCounter_V_addr_2 = getelementptr i3 %state_table_retryCounter_V, i64 0, i64 %zext_ln541_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 101 'getelementptr' 'state_table_retryCounter_V_addr_2' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (2.26ns)   --->   "%state_table_resp_epsn_V_load = load i9 %state_table_resp_epsn_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 102 'load' 'state_table_resp_epsn_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 103 [2/2] (2.26ns)   --->   "%state_table_resp_old_outstanding_V_load = load i9 %state_table_resp_old_outstanding_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 103 'load' 'state_table_resp_old_outstanding_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 104 [2/2] (2.26ns)   --->   "%state_table_req_next_psn_V_load = load i9 %state_table_req_next_psn_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 104 'load' 'state_table_req_next_psn_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 105 [2/2] (2.26ns)   --->   "%state_table_req_old_unack_V_load = load i9 %state_table_req_old_unack_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 105 'load' 'state_table_req_old_unack_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 106 [2/2] (2.26ns)   --->   "%state_table_req_old_valid_V_load = load i9 %state_table_req_old_valid_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 106 'load' 'state_table_req_old_valid_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 107 [2/2] (2.26ns)   --->   "%state_table_retryCounter_V_load = load i9 %state_table_retryCounter_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 107 'load' 'state_table_retryCounter_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_3 : Operation 108 [1/1] (2.26ns)   --->   "%store_ln83 = store i24 %txRequest_psn_V, i9 %state_table_req_next_psn_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:83]   --->   Operation 108 'store' 'store_ln83' <Predicate = (!tmp_i & tmp_i_146 & txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln84 = br void %if.end49.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:84]   --->   Operation 109 'br' 'br_ln84' <Predicate = (!tmp_i & tmp_i_146 & txRequest_write)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i16 %rxRequest_qpn_V"   --->   Operation 110 'zext' 'zext_ln541' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%state_table_resp_epsn_V_addr = getelementptr i24 %state_table_resp_epsn_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 111 'getelementptr' 'state_table_resp_epsn_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%state_table_resp_old_outstanding_V_addr = getelementptr i24 %state_table_resp_old_outstanding_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 112 'getelementptr' 'state_table_resp_old_outstanding_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%state_table_req_next_psn_V_addr = getelementptr i24 %state_table_req_next_psn_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 113 'getelementptr' 'state_table_req_next_psn_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%state_table_req_old_unack_V_addr = getelementptr i24 %state_table_req_old_unack_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 114 'getelementptr' 'state_table_req_old_unack_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%state_table_req_old_valid_V_addr = getelementptr i24 %state_table_req_old_valid_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 115 'getelementptr' 'state_table_req_old_valid_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%state_table_retryCounter_V_addr = getelementptr i3 %state_table_retryCounter_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 116 'getelementptr' 'state_table_retryCounter_V_addr' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (2.26ns)   --->   "%entry_resp_epsn_V = load i9 %state_table_resp_epsn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 117 'load' 'entry_resp_epsn_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 118 [2/2] (2.26ns)   --->   "%entry_resp_old_outstanding_V = load i9 %state_table_resp_old_outstanding_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 118 'load' 'entry_resp_old_outstanding_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 119 [2/2] (2.26ns)   --->   "%entry_req_next_psn_V = load i9 %state_table_req_next_psn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 119 'load' 'entry_req_next_psn_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 120 [2/2] (2.26ns)   --->   "%entry_req_old_unack_V = load i9 %state_table_req_old_unack_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 120 'load' 'entry_req_old_unack_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 121 [2/2] (2.26ns)   --->   "%entry_req_old_valid_V = load i9 %state_table_req_old_valid_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 121 'load' 'entry_req_old_valid_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 122 [2/2] (2.26ns)   --->   "%entry_retryCounter_V = load i9 %state_table_retryCounter_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 122 'load' 'entry_retryCounter_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%state_table_resp_epsn_V_addr_1 = getelementptr i24 %state_table_resp_epsn_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:60]   --->   Operation 123 'getelementptr' 'state_table_resp_epsn_V_addr_1' <Predicate = (tmp_i & rxRequest_write & !rxRequest_isResponse)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (2.26ns)   --->   "%store_ln60 = store i24 %rxRequest_epsn_V, i9 %state_table_resp_epsn_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:60]   --->   Operation 124 'store' 'store_ln60' <Predicate = (tmp_i & rxRequest_write & !rxRequest_isResponse)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%state_table_retryCounter_V_addr_1 = getelementptr i3 %state_table_retryCounter_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:61]   --->   Operation 125 'getelementptr' 'state_table_retryCounter_V_addr_1' <Predicate = (tmp_i & rxRequest_write & !rxRequest_isResponse)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.26ns)   --->   "%store_ln61 = store i3 %rxRequest_retryCounter_V, i9 %state_table_retryCounter_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:61]   --->   Operation 126 'store' 'store_ln61' <Predicate = (tmp_i & rxRequest_write & !rxRequest_isResponse)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 127 'br' 'br_ln0' <Predicate = (tmp_i & rxRequest_write & !rxRequest_isResponse)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%state_table_req_old_unack_V_addr_1 = getelementptr i24 %state_table_req_old_unack_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:56]   --->   Operation 128 'getelementptr' 'state_table_req_old_unack_V_addr_1' <Predicate = (tmp_i & rxRequest_write & rxRequest_isResponse)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.26ns)   --->   "%store_ln56 = store i24 %rxRequest_epsn_V, i9 %state_table_req_old_unack_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:56]   --->   Operation 129 'store' 'store_ln56' <Predicate = (tmp_i & rxRequest_write & rxRequest_isResponse)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:57]   --->   Operation 130 'br' 'br_ln57' <Predicate = (tmp_i & rxRequest_write & rxRequest_isResponse)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.60>
ST_4 : Operation 131 [1/2] (2.26ns)   --->   "%state_table_resp_epsn_V_load_1 = load i9 %state_table_resp_epsn_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 131 'load' 'state_table_resp_epsn_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 132 [1/2] (2.26ns)   --->   "%state_table_resp_old_outstanding_V_load_1 = load i9 %state_table_resp_old_outstanding_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 132 'load' 'state_table_resp_old_outstanding_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 133 [1/2] (2.26ns)   --->   "%state_table_req_next_psn_V_load_1 = load i9 %state_table_req_next_psn_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 133 'load' 'state_table_req_next_psn_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 134 [1/2] (2.26ns)   --->   "%state_table_req_old_unack_V_load_1 = load i9 %state_table_req_old_unack_V_addr_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 134 'load' 'state_table_req_old_unack_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 135 [1/2] (2.26ns)   --->   "%state_table_req_old_valid_V_load_1 = load i9 %state_table_req_old_valid_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 135 'load' 'state_table_req_old_valid_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 136 [1/2] (2.26ns)   --->   "%state_table_retryCounter_V_load_1 = load i9 %state_table_retryCounter_V_addr_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 136 'load' 'state_table_retryCounter_V_load_1' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i123 @_ssdm_op_BitConcatenate.i123.i3.i24.i24.i24.i24.i24, i3 %state_table_retryCounter_V_load_1, i24 %state_table_req_old_valid_V_load_1, i24 %state_table_req_old_unack_V_load_1, i24 %state_table_req_next_psn_V_load_1, i24 %state_table_resp_old_outstanding_V_load_1, i24 %state_table_resp_epsn_V_load_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 137 'bitconcatenate' 'p_0' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (2.33ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_fifo.volatile.i123P0A, i123 %stateTable2qpi_rsp, i123 %p_0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:111]   --->   Operation 138 'write' 'write_ln111' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 123> <Depth = 2> <FIFO>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end93.i"   --->   Operation 139 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_i_146 & tmp_14_i & !ifRequest_write)> <Delay = 0.00>
ST_4 : Operation 140 [1/2] (2.26ns)   --->   "%state_table_resp_epsn_V_load = load i9 %state_table_resp_epsn_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 140 'load' 'state_table_resp_epsn_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 141 [1/2] (2.26ns)   --->   "%state_table_resp_old_outstanding_V_load = load i9 %state_table_resp_old_outstanding_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 141 'load' 'state_table_resp_old_outstanding_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 142 [1/2] (2.26ns)   --->   "%state_table_req_next_psn_V_load = load i9 %state_table_req_next_psn_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 142 'load' 'state_table_req_next_psn_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 143 [1/2] (2.26ns)   --->   "%state_table_req_old_unack_V_load = load i9 %state_table_req_old_unack_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 143 'load' 'state_table_req_old_unack_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 144 [1/2] (2.26ns)   --->   "%state_table_req_old_valid_V_load = load i9 %state_table_req_old_valid_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 144 'load' 'state_table_req_old_valid_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 145 [1/2] (2.26ns)   --->   "%state_table_retryCounter_V_load = load i9 %state_table_retryCounter_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 145 'load' 'state_table_retryCounter_V_load' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i123 @_ssdm_op_BitConcatenate.i123.i3.i24.i24.i24.i24.i24, i3 %state_table_retryCounter_V_load, i24 %state_table_req_old_valid_V_load, i24 %state_table_req_old_unack_V_load, i24 %state_table_req_next_psn_V_load, i24 %state_table_resp_old_outstanding_V_load, i24 %state_table_resp_epsn_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 146 'bitconcatenate' 'p_1' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (2.33ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.ap_fifo.volatile.i123P0A, i123 %stateTable2txIbh_rsp, i123 %p_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:87]   --->   Operation 147 'write' 'write_ln87' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 123> <Depth = 2> <FIFO>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end49.i"   --->   Operation 148 'br' 'br_ln0' <Predicate = (!tmp_i & tmp_i_146 & !txRequest_write)> <Delay = 0.00>
ST_4 : Operation 149 [1/2] (2.26ns)   --->   "%entry_resp_epsn_V = load i9 %state_table_resp_epsn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 149 'load' 'entry_resp_epsn_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 150 [1/2] (2.26ns)   --->   "%entry_resp_old_outstanding_V = load i9 %state_table_resp_old_outstanding_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 150 'load' 'entry_resp_old_outstanding_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 151 [1/2] (2.26ns)   --->   "%entry_req_next_psn_V = load i9 %state_table_req_next_psn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 151 'load' 'entry_req_next_psn_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 152 [1/2] (2.26ns)   --->   "%entry_req_old_unack_V = load i9 %state_table_req_old_unack_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 152 'load' 'entry_req_old_unack_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 153 [1/2] (2.26ns)   --->   "%entry_req_old_valid_V = load i9 %state_table_req_old_valid_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 153 'load' 'entry_req_old_valid_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_4 : Operation 154 [1/2] (2.26ns)   --->   "%entry_retryCounter_V = load i9 %state_table_retryCounter_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:67]   --->   Operation 154 'load' 'entry_retryCounter_V' <Predicate = (tmp_i & !rxRequest_write)> <Delay = 2.26> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 500> <RAM>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i3.i24.i24.i24, i3 %entry_retryCounter_V, i24 %entry_resp_epsn_V, i24 %entry_resp_old_outstanding_V, i24 %entry_resp_epsn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:74]   --->   Operation 155 'bitconcatenate' 'p_s' <Predicate = (tmp_i & !rxRequest_write & !rxRequest_isResponse)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (2.33ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_fifo.volatile.i75P0A, i75 %stateTable2rxIbh_rsp, i75 %p_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:74]   --->   Operation 156 'write' 'write_ln74' <Predicate = (tmp_i & !rxRequest_write & !rxRequest_isResponse)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end34.i"   --->   Operation 157 'br' 'br_ln0' <Predicate = (tmp_i & !rxRequest_write & !rxRequest_isResponse)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (1.41ns)   --->   "%add_ln186 = add i24 %entry_req_next_psn_V, i24 16777215"   --->   Operation 158 'add' 'add_ln186' <Predicate = (tmp_i & !rxRequest_write & rxRequest_isResponse)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_7_i = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i24.i24.i24, i24 %add_ln186, i24 %entry_req_old_valid_V, i24 %entry_req_old_unack_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:70]   --->   Operation 159 'bitconcatenate' 'tmp_7_i' <Predicate = (tmp_i & !rxRequest_write & rxRequest_isResponse)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i72 %tmp_7_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:70]   --->   Operation 160 'zext' 'zext_ln70' <Predicate = (tmp_i & !rxRequest_write & rxRequest_isResponse)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (2.33ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_fifo.volatile.i75P0A, i75 %stateTable2rxIbh_rsp, i75 %zext_ln70" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:70]   --->   Operation 161 'write' 'write_ln70' <Predicate = (tmp_i & !rxRequest_write & rxRequest_isResponse)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 75> <Depth = 2> <FIFO>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln71 = br void %if.end34.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/state_table.cpp:71]   --->   Operation 162 'br' 'br_ln71' <Predicate = (tmp_i & !rxRequest_write & rxRequest_isResponse)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 163 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rxIbh2stateTable_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ state_table_req_old_unack_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ state_table_resp_epsn_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ state_table_retryCounter_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ state_table_resp_old_outstanding_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ state_table_req_next_psn_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ state_table_req_old_valid_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[32]; IO mode=ap_memory:ce=0
Port [ stateTable2rxIbh_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txIbh2stateTable_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stateTable2txIbh_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ qpi2stateTable_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stateTable2qpi_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specinterface_ln0                         (specinterface ) [ 000000]
specpipeline_ln43                         (specpipeline  ) [ 000000]
specmemcore_ln43                          (specmemcore   ) [ 000000]
specmemcore_ln43                          (specmemcore   ) [ 000000]
specmemcore_ln43                          (specmemcore   ) [ 000000]
specmemcore_ln43                          (specmemcore   ) [ 000000]
specmemcore_ln43                          (specmemcore   ) [ 000000]
specmemcore_ln43                          (specmemcore   ) [ 000000]
tmp_i                                     (nbreadreq     ) [ 011111]
br_ln49                                   (br            ) [ 000000]
br_ln0                                    (br            ) [ 000000]
rxIbh2stateTable_upd_req_read             (read          ) [ 000000]
rxRequest_qpn_V                           (trunc         ) [ 011100]
rxRequest_isResponse                      (bitselect     ) [ 011111]
rxRequest_write                           (bitselect     ) [ 011111]
rxRequest_epsn_V                          (partselect    ) [ 011100]
rxRequest_retryCounter_V                  (partselect    ) [ 011100]
br_ln52                                   (br            ) [ 000000]
br_ln68                                   (br            ) [ 000000]
br_ln0                                    (br            ) [ 000000]
br_ln54                                   (br            ) [ 000000]
br_ln64                                   (br            ) [ 000000]
br_ln77                                   (br            ) [ 000000]
tmp_i_146                                 (nbreadreq     ) [ 011110]
br_ln78                                   (br            ) [ 000000]
br_ln0                                    (br            ) [ 000000]
txIbh2stateTable_upd_req_read             (read          ) [ 000000]
txRequest_qpn_V                           (trunc         ) [ 010100]
txRequest_psn_V                           (partselect    ) [ 010100]
txRequest_write                           (bitselect     ) [ 010110]
br_ln81                                   (br            ) [ 000000]
br_ln89                                   (br            ) [ 000000]
tmp_14_i                                  (nbreadreq     ) [ 010110]
br_ln90                                   (br            ) [ 000000]
qpi2stateTable_upd_req_read               (read          ) [ 000000]
ifRequest_qpn_V                           (trunc         ) [ 000000]
ifRequest_local_psn_V                     (partselect    ) [ 000000]
ifRequest_write                           (bitselect     ) [ 010110]
ifRequest_remote_psn_V                    (partselect    ) [ 000000]
zext_ln541_2                              (zext          ) [ 000000]
state_table_resp_epsn_V_addr_3            (getelementptr ) [ 010010]
br_ln93                                   (br            ) [ 000000]
state_table_resp_old_outstanding_V_addr_3 (getelementptr ) [ 010010]
state_table_req_next_psn_V_addr_3         (getelementptr ) [ 010010]
state_table_req_old_unack_V_addr_4        (getelementptr ) [ 010010]
state_table_req_old_valid_V_addr_3        (getelementptr ) [ 010010]
state_table_retryCounter_V_addr_4         (getelementptr ) [ 010010]
store_ln98                                (store         ) [ 000000]
state_table_resp_old_outstanding_V_addr_2 (getelementptr ) [ 000000]
store_ln99                                (store         ) [ 000000]
state_table_req_next_psn_V_addr_2         (getelementptr ) [ 000000]
store_ln100                               (store         ) [ 000000]
state_table_req_old_unack_V_addr_3        (getelementptr ) [ 000000]
store_ln101                               (store         ) [ 000000]
state_table_req_old_valid_V_addr_2        (getelementptr ) [ 000000]
store_ln102                               (store         ) [ 000000]
state_table_retryCounter_V_addr_3         (getelementptr ) [ 000000]
store_ln103                               (store         ) [ 000000]
br_ln108                                  (br            ) [ 000000]
br_ln113                                  (br            ) [ 000000]
zext_ln541_1                              (zext          ) [ 000000]
state_table_req_next_psn_V_addr_1         (getelementptr ) [ 010010]
state_table_resp_epsn_V_addr_2            (getelementptr ) [ 010010]
state_table_resp_old_outstanding_V_addr_1 (getelementptr ) [ 010010]
state_table_req_old_unack_V_addr_2        (getelementptr ) [ 010010]
state_table_req_old_valid_V_addr_1        (getelementptr ) [ 010010]
state_table_retryCounter_V_addr_2         (getelementptr ) [ 010010]
store_ln83                                (store         ) [ 000000]
br_ln84                                   (br            ) [ 000000]
zext_ln541                                (zext          ) [ 000000]
state_table_resp_epsn_V_addr              (getelementptr ) [ 010010]
state_table_resp_old_outstanding_V_addr   (getelementptr ) [ 010010]
state_table_req_next_psn_V_addr           (getelementptr ) [ 010010]
state_table_req_old_unack_V_addr          (getelementptr ) [ 010010]
state_table_req_old_valid_V_addr          (getelementptr ) [ 010010]
state_table_retryCounter_V_addr           (getelementptr ) [ 010010]
state_table_resp_epsn_V_addr_1            (getelementptr ) [ 000000]
store_ln60                                (store         ) [ 000000]
state_table_retryCounter_V_addr_1         (getelementptr ) [ 000000]
store_ln61                                (store         ) [ 000000]
br_ln0                                    (br            ) [ 000000]
state_table_req_old_unack_V_addr_1        (getelementptr ) [ 000000]
store_ln56                                (store         ) [ 000000]
br_ln57                                   (br            ) [ 000000]
state_table_resp_epsn_V_load_1            (load          ) [ 000000]
state_table_resp_old_outstanding_V_load_1 (load          ) [ 000000]
state_table_req_next_psn_V_load_1         (load          ) [ 000000]
state_table_req_old_unack_V_load_1        (load          ) [ 000000]
state_table_req_old_valid_V_load_1        (load          ) [ 000000]
state_table_retryCounter_V_load_1         (load          ) [ 000000]
p_0                                       (bitconcatenate) [ 000000]
write_ln111                               (write         ) [ 000000]
br_ln0                                    (br            ) [ 000000]
state_table_resp_epsn_V_load              (load          ) [ 000000]
state_table_resp_old_outstanding_V_load   (load          ) [ 000000]
state_table_req_next_psn_V_load           (load          ) [ 000000]
state_table_req_old_unack_V_load          (load          ) [ 000000]
state_table_req_old_valid_V_load          (load          ) [ 000000]
state_table_retryCounter_V_load           (load          ) [ 000000]
p_1                                       (bitconcatenate) [ 000000]
write_ln87                                (write         ) [ 000000]
br_ln0                                    (br            ) [ 000000]
entry_resp_epsn_V                         (load          ) [ 010001]
entry_resp_old_outstanding_V              (load          ) [ 010001]
entry_req_next_psn_V                      (load          ) [ 010001]
entry_req_old_unack_V                     (load          ) [ 010001]
entry_req_old_valid_V                     (load          ) [ 010001]
entry_retryCounter_V                      (load          ) [ 010001]
p_s                                       (bitconcatenate) [ 000000]
write_ln74                                (write         ) [ 000000]
br_ln0                                    (br            ) [ 000000]
add_ln186                                 (add           ) [ 000000]
tmp_7_i                                   (bitconcatenate) [ 000000]
zext_ln70                                 (zext          ) [ 000000]
write_ln70                                (write         ) [ 000000]
br_ln71                                   (br            ) [ 000000]
ret_ln0                                   (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rxIbh2stateTable_upd_req">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxIbh2stateTable_upd_req"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_table_req_old_unack_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_table_req_old_unack_V"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_table_resp_epsn_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_table_resp_epsn_V"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_table_retryCounter_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_table_retryCounter_V"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_table_resp_old_outstanding_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_table_resp_old_outstanding_V"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_table_req_next_psn_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_table_req_next_psn_V"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_table_req_old_valid_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_table_req_old_valid_V"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stateTable2rxIbh_rsp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateTable2rxIbh_rsp"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="txIbh2stateTable_upd_req">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txIbh2stateTable_upd_req"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stateTable2txIbh_rsp">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateTable2txIbh_rsp"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="qpi2stateTable_upd_req">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qpi2stateTable_upd_req"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stateTable2qpi_rsp">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateTable2qpi_rsp"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i45P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i45P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i45.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i41P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i41P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i41.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i97P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i97P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i97.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i97.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i123.i3.i24.i24.i24.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i123P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i75.i3.i24.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i75P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i24.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_i_nbreadreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="45" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="rxIbh2stateTable_upd_req_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="45" slack="0"/>
<pin id="120" dir="0" index="1" bw="45" slack="0"/>
<pin id="121" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxIbh2stateTable_upd_req_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_i_146_nbreadreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="41" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_146/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="txIbh2stateTable_upd_req_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="41" slack="0"/>
<pin id="134" dir="0" index="1" bw="41" slack="0"/>
<pin id="135" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txIbh2stateTable_upd_req_read/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_14_i_nbreadreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="97" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_14_i/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="qpi2stateTable_upd_req_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="97" slack="0"/>
<pin id="148" dir="0" index="1" bw="97" slack="0"/>
<pin id="149" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="qpi2stateTable_upd_req_read/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln111_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="123" slack="0"/>
<pin id="155" dir="0" index="2" bw="123" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln111/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln87_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="123" slack="0"/>
<pin id="162" dir="0" index="2" bw="123" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="75" slack="0"/>
<pin id="169" dir="0" index="2" bw="75" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/5 write_ln70/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="state_table_resp_epsn_V_addr_3_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="24" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="16" slack="0"/>
<pin id="177" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_resp_epsn_V_addr_3/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="state_table_resp_old_outstanding_V_addr_3_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_resp_old_outstanding_V_addr_3/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="state_table_req_next_psn_V_addr_3_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="24" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="16" slack="0"/>
<pin id="191" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_next_psn_V_addr_3/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="state_table_req_old_unack_V_addr_4_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="24" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="16" slack="0"/>
<pin id="198" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_old_unack_V_addr_4/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="state_table_req_old_valid_V_addr_3_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="16" slack="0"/>
<pin id="205" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_old_valid_V_addr_3/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="state_table_retryCounter_V_addr_4_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="16" slack="0"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_retryCounter_V_addr_4/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="0"/>
<pin id="220" dir="0" index="4" bw="9" slack="0"/>
<pin id="221" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="222" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="223" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_table_resp_epsn_V_load_1/3 store_ln98/3 state_table_resp_epsn_V_load/3 entry_resp_epsn_V/3 store_ln60/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="9" slack="0"/>
<pin id="231" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="233" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="state_table_resp_old_outstanding_V_load_1/3 store_ln99/3 state_table_resp_old_outstanding_V_load/3 entry_resp_old_outstanding_V/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="0"/>
<pin id="240" dir="0" index="4" bw="9" slack="0"/>
<pin id="241" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="242" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="243" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="state_table_req_next_psn_V_load_1/3 store_ln100/3 state_table_req_next_psn_V_load/3 store_ln83/3 entry_req_next_psn_V/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="0"/>
<pin id="250" dir="0" index="4" bw="9" slack="0"/>
<pin id="251" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="252" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="253" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_table_req_old_unack_V_load_1/3 store_ln101/3 state_table_req_old_unack_V_load/3 entry_req_old_unack_V/3 store_ln56/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="0"/>
<pin id="260" dir="0" index="4" bw="9" slack="0"/>
<pin id="261" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="262" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="263" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="state_table_req_old_valid_V_load_1/3 store_ln102/3 state_table_req_old_valid_V_load/3 entry_req_old_valid_V/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="0"/>
<pin id="270" dir="0" index="4" bw="9" slack="0"/>
<pin id="271" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="272" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="3" slack="2147483647"/>
<pin id="273" dir="1" index="7" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_table_retryCounter_V_load_1/3 store_ln103/3 state_table_retryCounter_V_load/3 entry_retryCounter_V/3 store_ln61/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="state_table_resp_old_outstanding_V_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="24" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="16" slack="0"/>
<pin id="279" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_resp_old_outstanding_V_addr_2/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="state_table_req_next_psn_V_addr_2_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="24" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="16" slack="0"/>
<pin id="287" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_next_psn_V_addr_2/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="state_table_req_old_unack_V_addr_3_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="16" slack="0"/>
<pin id="295" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_old_unack_V_addr_3/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="state_table_req_old_valid_V_addr_2_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="24" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="16" slack="0"/>
<pin id="303" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_old_valid_V_addr_2/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="state_table_retryCounter_V_addr_3_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="16" slack="0"/>
<pin id="311" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_retryCounter_V_addr_3/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="state_table_req_next_psn_V_addr_1_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="24" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="9" slack="0"/>
<pin id="320" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_next_psn_V_addr_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="state_table_resp_epsn_V_addr_2_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="24" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="9" slack="0"/>
<pin id="327" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_resp_epsn_V_addr_2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="state_table_resp_old_outstanding_V_addr_1_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="24" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="9" slack="0"/>
<pin id="334" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_resp_old_outstanding_V_addr_1/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="state_table_req_old_unack_V_addr_2_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="24" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="9" slack="0"/>
<pin id="341" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_old_unack_V_addr_2/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="state_table_req_old_valid_V_addr_1_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="24" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="9" slack="0"/>
<pin id="348" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_old_valid_V_addr_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="state_table_retryCounter_V_addr_2_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="9" slack="0"/>
<pin id="355" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_retryCounter_V_addr_2/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="state_table_resp_epsn_V_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="24" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="16" slack="0"/>
<pin id="368" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_resp_epsn_V_addr/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="state_table_resp_old_outstanding_V_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="24" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="16" slack="0"/>
<pin id="375" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_resp_old_outstanding_V_addr/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="state_table_req_next_psn_V_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="24" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="16" slack="0"/>
<pin id="382" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_next_psn_V_addr/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="state_table_req_old_unack_V_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="24" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="16" slack="0"/>
<pin id="389" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_old_unack_V_addr/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="state_table_req_old_valid_V_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="24" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="16" slack="0"/>
<pin id="396" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_old_valid_V_addr/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="state_table_retryCounter_V_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="16" slack="0"/>
<pin id="403" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_retryCounter_V_addr/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="state_table_resp_epsn_V_addr_1_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="24" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="16" slack="0"/>
<pin id="416" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_resp_epsn_V_addr_1/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="state_table_retryCounter_V_addr_1_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="16" slack="0"/>
<pin id="424" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_retryCounter_V_addr_1/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="state_table_req_old_unack_V_addr_1_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="16" slack="0"/>
<pin id="432" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_table_req_old_unack_V_addr_1/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="rxRequest_qpn_V_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="45" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rxRequest_qpn_V/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="rxRequest_isResponse_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="45" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="rxRequest_isResponse/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="rxRequest_write_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="45" slack="0"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="rxRequest_write/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="rxRequest_epsn_V_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="24" slack="0"/>
<pin id="458" dir="0" index="1" bw="45" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="0" index="3" bw="7" slack="0"/>
<pin id="461" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rxRequest_epsn_V/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="rxRequest_retryCounter_V_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="0" index="1" bw="45" slack="0"/>
<pin id="469" dir="0" index="2" bw="7" slack="0"/>
<pin id="470" dir="0" index="3" bw="7" slack="0"/>
<pin id="471" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rxRequest_retryCounter_V/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="txRequest_qpn_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="41" slack="0"/>
<pin id="478" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="txRequest_qpn_V/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="txRequest_psn_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="24" slack="0"/>
<pin id="482" dir="0" index="1" bw="41" slack="0"/>
<pin id="483" dir="0" index="2" bw="6" slack="0"/>
<pin id="484" dir="0" index="3" bw="7" slack="0"/>
<pin id="485" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="txRequest_psn_V/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="txRequest_write_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="41" slack="0"/>
<pin id="493" dir="0" index="2" bw="7" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="txRequest_write/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="ifRequest_qpn_V_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="97" slack="0"/>
<pin id="500" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ifRequest_qpn_V/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="ifRequest_local_psn_V_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="24" slack="0"/>
<pin id="504" dir="0" index="1" bw="97" slack="0"/>
<pin id="505" dir="0" index="2" bw="8" slack="0"/>
<pin id="506" dir="0" index="3" bw="8" slack="0"/>
<pin id="507" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ifRequest_local_psn_V/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="ifRequest_write_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="97" slack="0"/>
<pin id="517" dir="0" index="2" bw="8" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ifRequest_write/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="ifRequest_remote_psn_V_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="24" slack="0"/>
<pin id="524" dir="0" index="1" bw="97" slack="0"/>
<pin id="525" dir="0" index="2" bw="7" slack="0"/>
<pin id="526" dir="0" index="3" bw="8" slack="0"/>
<pin id="527" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ifRequest_remote_psn_V/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln541_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln541_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln541_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="2"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_0_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="123" slack="0"/>
<pin id="573" dir="0" index="1" bw="3" slack="0"/>
<pin id="574" dir="0" index="2" bw="24" slack="0"/>
<pin id="575" dir="0" index="3" bw="24" slack="0"/>
<pin id="576" dir="0" index="4" bw="24" slack="0"/>
<pin id="577" dir="0" index="5" bw="24" slack="0"/>
<pin id="578" dir="0" index="6" bw="24" slack="0"/>
<pin id="579" dir="1" index="7" bw="123" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="123" slack="0"/>
<pin id="590" dir="0" index="1" bw="3" slack="0"/>
<pin id="591" dir="0" index="2" bw="24" slack="0"/>
<pin id="592" dir="0" index="3" bw="24" slack="0"/>
<pin id="593" dir="0" index="4" bw="24" slack="0"/>
<pin id="594" dir="0" index="5" bw="24" slack="0"/>
<pin id="595" dir="0" index="6" bw="24" slack="0"/>
<pin id="596" dir="1" index="7" bw="123" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_s_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="75" slack="0"/>
<pin id="607" dir="0" index="1" bw="3" slack="1"/>
<pin id="608" dir="0" index="2" bw="24" slack="1"/>
<pin id="609" dir="0" index="3" bw="24" slack="1"/>
<pin id="610" dir="0" index="4" bw="24" slack="1"/>
<pin id="611" dir="1" index="5" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln186_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="24" slack="1"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_7_i_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="72" slack="0"/>
<pin id="621" dir="0" index="1" bw="24" slack="0"/>
<pin id="622" dir="0" index="2" bw="24" slack="1"/>
<pin id="623" dir="0" index="3" bw="24" slack="1"/>
<pin id="624" dir="1" index="4" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_i/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln70_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="72" slack="0"/>
<pin id="629" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/5 "/>
</bind>
</comp>

<comp id="632" class="1005" name="tmp_i_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="636" class="1005" name="rxRequest_qpn_V_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="2"/>
<pin id="638" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="rxRequest_qpn_V "/>
</bind>
</comp>

<comp id="641" class="1005" name="rxRequest_isResponse_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="2"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rxRequest_isResponse "/>
</bind>
</comp>

<comp id="645" class="1005" name="rxRequest_write_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="2"/>
<pin id="647" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rxRequest_write "/>
</bind>
</comp>

<comp id="649" class="1005" name="rxRequest_epsn_V_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="24" slack="2"/>
<pin id="651" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="rxRequest_epsn_V "/>
</bind>
</comp>

<comp id="655" class="1005" name="rxRequest_retryCounter_V_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="2"/>
<pin id="657" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="rxRequest_retryCounter_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_i_146_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_146 "/>
</bind>
</comp>

<comp id="664" class="1005" name="txRequest_qpn_V_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="1"/>
<pin id="666" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="txRequest_qpn_V "/>
</bind>
</comp>

<comp id="669" class="1005" name="txRequest_psn_V_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="24" slack="1"/>
<pin id="671" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="txRequest_psn_V "/>
</bind>
</comp>

<comp id="674" class="1005" name="txRequest_write_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="txRequest_write "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_14_i_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

<comp id="682" class="1005" name="ifRequest_write_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifRequest_write "/>
</bind>
</comp>

<comp id="686" class="1005" name="state_table_resp_epsn_V_addr_3_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="9" slack="1"/>
<pin id="688" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_resp_epsn_V_addr_3 "/>
</bind>
</comp>

<comp id="691" class="1005" name="state_table_resp_old_outstanding_V_addr_3_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="9" slack="1"/>
<pin id="693" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_resp_old_outstanding_V_addr_3 "/>
</bind>
</comp>

<comp id="696" class="1005" name="state_table_req_next_psn_V_addr_3_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="9" slack="1"/>
<pin id="698" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_req_next_psn_V_addr_3 "/>
</bind>
</comp>

<comp id="701" class="1005" name="state_table_req_old_unack_V_addr_4_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="9" slack="1"/>
<pin id="703" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_req_old_unack_V_addr_4 "/>
</bind>
</comp>

<comp id="706" class="1005" name="state_table_req_old_valid_V_addr_3_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="9" slack="1"/>
<pin id="708" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_req_old_valid_V_addr_3 "/>
</bind>
</comp>

<comp id="711" class="1005" name="state_table_retryCounter_V_addr_4_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="9" slack="1"/>
<pin id="713" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_retryCounter_V_addr_4 "/>
</bind>
</comp>

<comp id="716" class="1005" name="state_table_req_next_psn_V_addr_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="9" slack="1"/>
<pin id="718" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_req_next_psn_V_addr_1 "/>
</bind>
</comp>

<comp id="721" class="1005" name="state_table_resp_epsn_V_addr_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="9" slack="1"/>
<pin id="723" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_resp_epsn_V_addr_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="state_table_resp_old_outstanding_V_addr_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="9" slack="1"/>
<pin id="728" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_resp_old_outstanding_V_addr_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="state_table_req_old_unack_V_addr_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="9" slack="1"/>
<pin id="733" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_req_old_unack_V_addr_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="state_table_req_old_valid_V_addr_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="1"/>
<pin id="738" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_req_old_valid_V_addr_1 "/>
</bind>
</comp>

<comp id="741" class="1005" name="state_table_retryCounter_V_addr_2_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="9" slack="1"/>
<pin id="743" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_retryCounter_V_addr_2 "/>
</bind>
</comp>

<comp id="746" class="1005" name="state_table_resp_epsn_V_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="9" slack="1"/>
<pin id="748" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_resp_epsn_V_addr "/>
</bind>
</comp>

<comp id="751" class="1005" name="state_table_resp_old_outstanding_V_addr_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="9" slack="1"/>
<pin id="753" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_resp_old_outstanding_V_addr "/>
</bind>
</comp>

<comp id="756" class="1005" name="state_table_req_next_psn_V_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="9" slack="1"/>
<pin id="758" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_req_next_psn_V_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="state_table_req_old_unack_V_addr_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="9" slack="1"/>
<pin id="763" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_req_old_unack_V_addr "/>
</bind>
</comp>

<comp id="766" class="1005" name="state_table_req_old_valid_V_addr_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="9" slack="1"/>
<pin id="768" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_req_old_valid_V_addr "/>
</bind>
</comp>

<comp id="771" class="1005" name="state_table_retryCounter_V_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="9" slack="1"/>
<pin id="773" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_table_retryCounter_V_addr "/>
</bind>
</comp>

<comp id="776" class="1005" name="entry_resp_epsn_V_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="24" slack="1"/>
<pin id="778" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="entry_resp_epsn_V "/>
</bind>
</comp>

<comp id="782" class="1005" name="entry_resp_old_outstanding_V_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="24" slack="1"/>
<pin id="784" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="entry_resp_old_outstanding_V "/>
</bind>
</comp>

<comp id="787" class="1005" name="entry_req_next_psn_V_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="24" slack="1"/>
<pin id="789" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="entry_req_next_psn_V "/>
</bind>
</comp>

<comp id="792" class="1005" name="entry_req_old_unack_V_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="24" slack="1"/>
<pin id="794" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="entry_req_old_unack_V "/>
</bind>
</comp>

<comp id="797" class="1005" name="entry_req_old_valid_V_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="24" slack="1"/>
<pin id="799" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="entry_req_old_valid_V "/>
</bind>
</comp>

<comp id="802" class="1005" name="entry_retryCounter_V_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="1"/>
<pin id="804" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="entry_retryCounter_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="76" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="100" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="100" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="104" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="94" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="94" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="94" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="94" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="94" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="94" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="224"><net_src comp="173" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="234"><net_src comp="180" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="244"><net_src comp="187" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="254"><net_src comp="194" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="264"><net_src comp="201" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="274"><net_src comp="208" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="280"><net_src comp="8" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="94" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="94" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="283" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="94" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="291" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="304"><net_src comp="12" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="94" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="299" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="312"><net_src comp="6" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="94" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="96" pin="0"/><net_sink comp="265" pin=4"/></net>

<net id="315"><net_src comp="307" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="321"><net_src comp="10" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="94" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="4" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="94" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="8" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="94" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="2" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="94" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="94" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="6" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="94" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="323" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="359"><net_src comp="330" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="360"><net_src comp="316" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="361"><net_src comp="337" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="362"><net_src comp="344" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="369"><net_src comp="4" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="94" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="8" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="94" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="10" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="94" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="2" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="94" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="12" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="94" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="6" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="94" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="364" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="407"><net_src comp="371" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="408"><net_src comp="378" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="409"><net_src comp="385" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="410"><net_src comp="392" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="411"><net_src comp="399" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="417"><net_src comp="4" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="94" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="412" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="425"><net_src comp="6" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="94" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="420" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="433"><net_src comp="2" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="94" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="428" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="439"><net_src comp="118" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="118" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="52" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="118" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="54" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="118" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="58" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="472"><net_src comp="62" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="118" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="64" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="66" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="479"><net_src comp="132" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="72" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="132" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="58" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="60" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="495"><net_src comp="74" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="132" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="64" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="146" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="80" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="146" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="82" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="84" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="512"><net_src comp="502" pin="4"/><net_sink comp="215" pin=4"/></net>

<net id="513"><net_src comp="502" pin="4"/><net_sink comp="225" pin=4"/></net>

<net id="519"><net_src comp="86" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="146" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="88" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="528"><net_src comp="80" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="146" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="90" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="92" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="532"><net_src comp="522" pin="4"/><net_sink comp="235" pin=4"/></net>

<net id="533"><net_src comp="522" pin="4"/><net_sink comp="245" pin=4"/></net>

<net id="534"><net_src comp="522" pin="4"/><net_sink comp="255" pin=4"/></net>

<net id="538"><net_src comp="498" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="545"><net_src comp="535" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="546"><net_src comp="535" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="547"><net_src comp="535" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="548"><net_src comp="535" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="549"><net_src comp="535" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="553"><net_src comp="550" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="557"><net_src comp="550" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="558"><net_src comp="550" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="562"><net_src comp="559" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="570"><net_src comp="559" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="580"><net_src comp="98" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="265" pin="7"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="255" pin="7"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="245" pin="7"/><net_sink comp="571" pin=3"/></net>

<net id="584"><net_src comp="235" pin="7"/><net_sink comp="571" pin=4"/></net>

<net id="585"><net_src comp="225" pin="7"/><net_sink comp="571" pin=5"/></net>

<net id="586"><net_src comp="215" pin="7"/><net_sink comp="571" pin=6"/></net>

<net id="587"><net_src comp="571" pin="7"/><net_sink comp="152" pin=2"/></net>

<net id="597"><net_src comp="98" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="265" pin="7"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="255" pin="7"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="245" pin="7"/><net_sink comp="588" pin=3"/></net>

<net id="601"><net_src comp="235" pin="7"/><net_sink comp="588" pin=4"/></net>

<net id="602"><net_src comp="225" pin="7"/><net_sink comp="588" pin=5"/></net>

<net id="603"><net_src comp="215" pin="7"/><net_sink comp="588" pin=6"/></net>

<net id="604"><net_src comp="588" pin="7"/><net_sink comp="159" pin=2"/></net>

<net id="612"><net_src comp="102" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="5"/><net_sink comp="166" pin=2"/></net>

<net id="618"><net_src comp="106" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="108" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="614" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="619" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="635"><net_src comp="110" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="436" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="644"><net_src comp="440" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="448" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="456" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="215" pin=4"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="245" pin=4"/></net>

<net id="658"><net_src comp="466" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="663"><net_src comp="124" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="476" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="672"><net_src comp="480" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="235" pin=4"/></net>

<net id="677"><net_src comp="490" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="138" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="514" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="173" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="694"><net_src comp="180" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="699"><net_src comp="187" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="704"><net_src comp="194" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="709"><net_src comp="201" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="714"><net_src comp="208" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="719"><net_src comp="316" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="724"><net_src comp="323" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="729"><net_src comp="330" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="734"><net_src comp="337" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="739"><net_src comp="344" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="744"><net_src comp="351" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="749"><net_src comp="364" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="754"><net_src comp="371" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="759"><net_src comp="378" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="764"><net_src comp="385" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="769"><net_src comp="392" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="774"><net_src comp="399" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="779"><net_src comp="215" pin="7"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="605" pin=4"/></net>

<net id="785"><net_src comp="225" pin="7"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="605" pin=3"/></net>

<net id="790"><net_src comp="235" pin="7"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="795"><net_src comp="245" pin="7"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="619" pin=3"/></net>

<net id="800"><net_src comp="255" pin="7"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="805"><net_src comp="265" pin="7"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="605" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_table_req_old_unack_V | {3 }
	Port: state_table_resp_epsn_V | {3 }
	Port: state_table_retryCounter_V | {3 }
	Port: state_table_resp_old_outstanding_V | {3 }
	Port: state_table_req_next_psn_V | {3 }
	Port: state_table_req_old_valid_V | {3 }
	Port: stateTable2rxIbh_rsp | {5 }
	Port: stateTable2txIbh_rsp | {4 }
	Port: stateTable2qpi_rsp | {4 }
 - Input state : 
	Port: state_table : rxIbh2stateTable_upd_req | {1 }
	Port: state_table : state_table_req_old_unack_V | {3 4 }
	Port: state_table : state_table_resp_epsn_V | {3 4 }
	Port: state_table : state_table_retryCounter_V | {3 4 }
	Port: state_table : state_table_resp_old_outstanding_V | {3 4 }
	Port: state_table : state_table_req_next_psn_V | {3 4 }
	Port: state_table : state_table_req_old_valid_V | {3 4 }
	Port: state_table : txIbh2stateTable_upd_req | {2 }
	Port: state_table : qpi2stateTable_upd_req | {3 }
  - Chain level:
	State 1
		br_ln52 : 1
		br_ln68 : 1
		br_ln54 : 1
	State 2
		br_ln81 : 1
	State 3
		zext_ln541_2 : 1
		state_table_resp_epsn_V_addr_3 : 2
		br_ln93 : 1
		state_table_resp_old_outstanding_V_addr_3 : 2
		state_table_req_next_psn_V_addr_3 : 2
		state_table_req_old_unack_V_addr_4 : 2
		state_table_req_old_valid_V_addr_3 : 2
		state_table_retryCounter_V_addr_4 : 2
		state_table_resp_epsn_V_load_1 : 3
		state_table_resp_old_outstanding_V_load_1 : 3
		state_table_req_next_psn_V_load_1 : 3
		state_table_req_old_unack_V_load_1 : 3
		state_table_req_old_valid_V_load_1 : 3
		state_table_retryCounter_V_load_1 : 3
		store_ln98 : 3
		state_table_resp_old_outstanding_V_addr_2 : 2
		store_ln99 : 3
		state_table_req_next_psn_V_addr_2 : 2
		store_ln100 : 3
		state_table_req_old_unack_V_addr_3 : 2
		store_ln101 : 3
		state_table_req_old_valid_V_addr_2 : 2
		store_ln102 : 3
		state_table_retryCounter_V_addr_3 : 2
		store_ln103 : 3
		state_table_req_next_psn_V_addr_1 : 1
		state_table_resp_epsn_V_addr_2 : 1
		state_table_resp_old_outstanding_V_addr_1 : 1
		state_table_req_old_unack_V_addr_2 : 1
		state_table_req_old_valid_V_addr_1 : 1
		state_table_retryCounter_V_addr_2 : 1
		state_table_resp_epsn_V_load : 2
		state_table_resp_old_outstanding_V_load : 2
		state_table_req_next_psn_V_load : 2
		state_table_req_old_unack_V_load : 2
		state_table_req_old_valid_V_load : 2
		state_table_retryCounter_V_load : 2
		store_ln83 : 2
		state_table_resp_epsn_V_addr : 1
		state_table_resp_old_outstanding_V_addr : 1
		state_table_req_next_psn_V_addr : 1
		state_table_req_old_unack_V_addr : 1
		state_table_req_old_valid_V_addr : 1
		state_table_retryCounter_V_addr : 1
		entry_resp_epsn_V : 2
		entry_resp_old_outstanding_V : 2
		entry_req_next_psn_V : 2
		entry_req_old_unack_V : 2
		entry_req_old_valid_V : 2
		entry_retryCounter_V : 2
		state_table_resp_epsn_V_addr_1 : 1
		store_ln60 : 2
		state_table_retryCounter_V_addr_1 : 1
		store_ln61 : 2
		state_table_req_old_unack_V_addr_1 : 1
		store_ln56 : 2
	State 4
		p_0 : 1
		write_ln111 : 2
		p_1 : 1
		write_ln87 : 2
	State 5
		write_ln74 : 1
		tmp_7_i : 1
		zext_ln70 : 2
		write_ln70 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|    add   |              add_ln186_fu_614             |    0    |    31   |
|----------|-------------------------------------------|---------|---------|
|          |           tmp_i_nbreadreq_fu_110          |    0    |    0    |
| nbreadreq|         tmp_i_146_nbreadreq_fu_124        |    0    |    0    |
|          |         tmp_14_i_nbreadreq_fu_138         |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          | rxIbh2stateTable_upd_req_read_read_fu_118 |    0    |    0    |
|   read   | txIbh2stateTable_upd_req_read_read_fu_132 |    0    |    0    |
|          |  qpi2stateTable_upd_req_read_read_fu_146  |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |          write_ln111_write_fu_152         |    0    |    0    |
|   write  |          write_ln87_write_fu_159          |    0    |    0    |
|          |              grp_write_fu_166             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |           rxRequest_qpn_V_fu_436          |    0    |    0    |
|   trunc  |           txRequest_qpn_V_fu_476          |    0    |    0    |
|          |           ifRequest_qpn_V_fu_498          |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |        rxRequest_isResponse_fu_440        |    0    |    0    |
| bitselect|           rxRequest_write_fu_448          |    0    |    0    |
|          |           txRequest_write_fu_490          |    0    |    0    |
|          |           ifRequest_write_fu_514          |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |          rxRequest_epsn_V_fu_456          |    0    |    0    |
|          |      rxRequest_retryCounter_V_fu_466      |    0    |    0    |
|partselect|           txRequest_psn_V_fu_480          |    0    |    0    |
|          |        ifRequest_local_psn_V_fu_502       |    0    |    0    |
|          |       ifRequest_remote_psn_V_fu_522       |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |            zext_ln541_2_fu_535            |    0    |    0    |
|   zext   |            zext_ln541_1_fu_550            |    0    |    0    |
|          |             zext_ln541_fu_559             |    0    |    0    |
|          |              zext_ln70_fu_627             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |                 p_0_fu_571                |    0    |    0    |
|bitconcatenate|                 p_1_fu_588                |    0    |    0    |
|          |                 p_s_fu_605                |    0    |    0    |
|          |               tmp_7_i_fu_619              |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |    31   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|           entry_req_next_psn_V_reg_787          |   24   |
|          entry_req_old_unack_V_reg_792          |   24   |
|          entry_req_old_valid_V_reg_797          |   24   |
|            entry_resp_epsn_V_reg_776            |   24   |
|       entry_resp_old_outstanding_V_reg_782      |   24   |
|           entry_retryCounter_V_reg_802          |    3   |
|             ifRequest_write_reg_682             |    1   |
|             rxRequest_epsn_V_reg_649            |   24   |
|           rxRequest_isResponse_reg_641          |    1   |
|             rxRequest_qpn_V_reg_636             |   16   |
|         rxRequest_retryCounter_V_reg_655        |    3   |
|             rxRequest_write_reg_645             |    1   |
|    state_table_req_next_psn_V_addr_1_reg_716    |    9   |
|    state_table_req_next_psn_V_addr_3_reg_696    |    9   |
|     state_table_req_next_psn_V_addr_reg_756     |    9   |
|    state_table_req_old_unack_V_addr_2_reg_731   |    9   |
|    state_table_req_old_unack_V_addr_4_reg_701   |    9   |
|     state_table_req_old_unack_V_addr_reg_761    |    9   |
|    state_table_req_old_valid_V_addr_1_reg_736   |    9   |
|    state_table_req_old_valid_V_addr_3_reg_706   |    9   |
|     state_table_req_old_valid_V_addr_reg_766    |    9   |
|      state_table_resp_epsn_V_addr_2_reg_721     |    9   |
|      state_table_resp_epsn_V_addr_3_reg_686     |    9   |
|       state_table_resp_epsn_V_addr_reg_746      |    9   |
|state_table_resp_old_outstanding_V_addr_1_reg_726|    9   |
|state_table_resp_old_outstanding_V_addr_3_reg_691|    9   |
| state_table_resp_old_outstanding_V_addr_reg_751 |    9   |
|    state_table_retryCounter_V_addr_2_reg_741    |    9   |
|    state_table_retryCounter_V_addr_4_reg_711    |    9   |
|     state_table_retryCounter_V_addr_reg_771     |    9   |
|                 tmp_14_i_reg_678                |    1   |
|                tmp_i_146_reg_660                |    1   |
|                  tmp_i_reg_632                  |    1   |
|             txRequest_psn_V_reg_669             |   24   |
|             txRequest_qpn_V_reg_664             |    9   |
|             txRequest_write_reg_674             |    1   |
+-------------------------------------------------+--------+
|                      Total                      |   368  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_166 |  p2  |   2  |  75  |   150  ||    9    |
| grp_access_fu_215 |  p2  |   7  |   0  |    0   ||    29   |
| grp_access_fu_215 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_225 |  p2  |   7  |   0  |    0   ||    29   |
| grp_access_fu_235 |  p2  |   7  |   0  |    0   ||    29   |
| grp_access_fu_235 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_245 |  p2  |   8  |   0  |    0   ||    33   |
| grp_access_fu_245 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_255 |  p2  |   7  |   0  |    0   ||    29   |
| grp_access_fu_265 |  p2  |   8  |   0  |    0   ||    33   |
| grp_access_fu_265 |  p4  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   222  || 9.73657 ||   227   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   227  |
|  Register |    -   |   368  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   368  |   258  |
+-----------+--------+--------+--------+
