CPU_control32_0_0.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_control32_0_0/sim/CPU_control32_0_0.v,incdir="$ref_dir/../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
CPU_Ifetc32_0_0.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_Ifetc32_0_0/sim/CPU_Ifetc32_0_0.v,incdir="$ref_dir/../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
CPU_Executs32_0_0.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_Executs32_0_0/sim/CPU_Executs32_0_0.v,incdir="$ref_dir/../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
CPU_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_clk_wiz_0_0/CPU_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
CPU_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/ip/CPU_clk_wiz_0_0/CPU_clk_wiz_0_0.v,incdir="$ref_dir/../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
CPU.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/bd/CPU/sim/CPU.v,incdir="$ref_dir/../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"incdir="../../../../CPU.srcs/sources_1/bd/CPU/ipshared/4868"
glbl.v,Verilog,xil_defaultlib,glbl.v
