                    ISSUE     EXE            MEM            WB        COMMIT    
Ld F1 0(R1)         [1]       [2, 2]         [3, 7]         [8]       [9]
Mult.d F2 F1 F0     [1]       [9, 23]        []             [24]      [25]
Add.d F3 F3 F2      [1]       [25, 27]       []             [28]      [29]
Mult.d F2 F1 F1     [1]       [9, 23]        []             [24]      [29]
Ld F1 0(R1)         [2]       [3, 3]         [4, 8]         [9]       [29]
Addi R1 R1 4        [2]       [3, 3]         []             [4]       [29]
Add.d F4 F2 F4      [2]       [25, 27]       []             [28]      [30]
Addi R1 R1 8        [2]       [5, 5]         []             [6]       [30]
Ld F1 0(R1)         [3]       [7, 7]         [8, 12]        [13]      [30]
Mult.d F2 F1 F0     [9]       [14, 28]       []             [29]      [30]
Add.d F3 F3 F2      [9]       [30, 32]       []             [33]      [34]
Mult.d F2 F1 F1     [9]       [14, 28]       []             [29]      [34]
Ld F1 0(R1)         [9]       [10, 10]       [11, 15]       [16]      [34]
Mult.d F2 F1 F0     [14]      [17, 31]       []             [32]      [34]
Add.d F3 F3 F2      [25]      [34, 36]       []             [37]      [38]
Mult.d F2 F1 F1     [25]      [26, 40]       []             [41]      [42]
Add.d F4 F2 F4      [25]      [42, 44]       []             [45]      [46]
