// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "10/16/2020 21:17:10"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bus_t (
	clk,
	address_o,
	data_o,
	request_o,
	ready_o,
	rw_o,
	DMA_o,
	grant_o);
input 	clk;
output 	[31:0] address_o;
output 	[31:0] data_o;
output 	request_o;
output 	ready_o;
output 	rw_o;
output 	[7:0] DMA_o;
output 	[7:0] grant_o;

// Design Ports Information
// address_o[0]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[2]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[3]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[4]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[5]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[6]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[7]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[8]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[9]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[10]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[11]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[12]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[13]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[14]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[15]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[16]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[17]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[18]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[19]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[20]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[21]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[22]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[23]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[24]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[25]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[26]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[27]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[28]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[29]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[30]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_o[31]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[0]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[1]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[2]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[4]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[5]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[6]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[7]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[8]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[9]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[10]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[11]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[12]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[13]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[14]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[15]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[16]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[17]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[18]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[19]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[20]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[21]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[22]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[23]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[24]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[25]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[26]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[27]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[28]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[29]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[30]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_o[31]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// request_o	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ready_o	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rw_o	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DMA_o[0]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DMA_o[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DMA_o[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DMA_o[3]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DMA_o[4]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DMA_o[5]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DMA_o[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DMA_o[7]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grant_o[0]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grant_o[1]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grant_o[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grant_o[3]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grant_o[4]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grant_o[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grant_o[6]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// grant_o[7]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("HomeBrewComputer_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \address_o[0]~output_o ;
wire \address_o[1]~output_o ;
wire \address_o[2]~output_o ;
wire \address_o[3]~output_o ;
wire \address_o[4]~output_o ;
wire \address_o[5]~output_o ;
wire \address_o[6]~output_o ;
wire \address_o[7]~output_o ;
wire \address_o[8]~output_o ;
wire \address_o[9]~output_o ;
wire \address_o[10]~output_o ;
wire \address_o[11]~output_o ;
wire \address_o[12]~output_o ;
wire \address_o[13]~output_o ;
wire \address_o[14]~output_o ;
wire \address_o[15]~output_o ;
wire \address_o[16]~output_o ;
wire \address_o[17]~output_o ;
wire \address_o[18]~output_o ;
wire \address_o[19]~output_o ;
wire \address_o[20]~output_o ;
wire \address_o[21]~output_o ;
wire \address_o[22]~output_o ;
wire \address_o[23]~output_o ;
wire \address_o[24]~output_o ;
wire \address_o[25]~output_o ;
wire \address_o[26]~output_o ;
wire \address_o[27]~output_o ;
wire \address_o[28]~output_o ;
wire \address_o[29]~output_o ;
wire \address_o[30]~output_o ;
wire \address_o[31]~output_o ;
wire \data_o[0]~output_o ;
wire \data_o[1]~output_o ;
wire \data_o[2]~output_o ;
wire \data_o[3]~output_o ;
wire \data_o[4]~output_o ;
wire \data_o[5]~output_o ;
wire \data_o[6]~output_o ;
wire \data_o[7]~output_o ;
wire \data_o[8]~output_o ;
wire \data_o[9]~output_o ;
wire \data_o[10]~output_o ;
wire \data_o[11]~output_o ;
wire \data_o[12]~output_o ;
wire \data_o[13]~output_o ;
wire \data_o[14]~output_o ;
wire \data_o[15]~output_o ;
wire \data_o[16]~output_o ;
wire \data_o[17]~output_o ;
wire \data_o[18]~output_o ;
wire \data_o[19]~output_o ;
wire \data_o[20]~output_o ;
wire \data_o[21]~output_o ;
wire \data_o[22]~output_o ;
wire \data_o[23]~output_o ;
wire \data_o[24]~output_o ;
wire \data_o[25]~output_o ;
wire \data_o[26]~output_o ;
wire \data_o[27]~output_o ;
wire \data_o[28]~output_o ;
wire \data_o[29]~output_o ;
wire \data_o[30]~output_o ;
wire \data_o[31]~output_o ;
wire \ready_o~output_o ;
wire \rw_o~output_o ;
wire \request_o~output_o ;
wire \DMA_o[0]~output_o ;
wire \DMA_o[1]~output_o ;
wire \DMA_o[2]~output_o ;
wire \DMA_o[3]~output_o ;
wire \DMA_o[4]~output_o ;
wire \DMA_o[5]~output_o ;
wire \DMA_o[6]~output_o ;
wire \DMA_o[7]~output_o ;
wire \grant_o[0]~output_o ;
wire \grant_o[1]~output_o ;
wire \grant_o[2]~output_o ;
wire \grant_o[3]~output_o ;
wire \grant_o[4]~output_o ;
wire \grant_o[5]~output_o ;
wire \grant_o[6]~output_o ;
wire \grant_o[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \dummy_master_a|Add0~3 ;
wire \dummy_master_a|Add0~4_combout ;
wire \dummy_master_a|Add0~5 ;
wire \dummy_master_a|Add0~6_combout ;
wire \dummy_master_a|Add0~7 ;
wire \dummy_master_a|Add0~8_combout ;
wire \dummy_master_a|Mux0~1_combout ;
wire \dummy_master_a|state~q ;
wire \dummy_slave_b|state~11_combout ;
wire \dummy_slave_b|state.000~q ;
wire \bus_control_0|grant[1]~1_combout ;
wire \dummy_master_b|state~q ;
wire \dummy_master_b|req_num~0_combout ;
wire \dummy_master_b|Add0~0_combout ;
wire \dummy_master_b|Add0~1 ;
wire \dummy_master_b|Add0~2_combout ;
wire \dummy_master_b|req_num[1]~feeder_combout ;
wire \dummy_master_b|Add0~3 ;
wire \dummy_master_b|Add0~4_combout ;
wire \dummy_master_b|req_num[2]~feeder_combout ;
wire \dummy_master_b|Add0~5 ;
wire \dummy_master_b|Add0~6_combout ;
wire \dummy_master_b|Add0~7 ;
wire \dummy_master_b|Add0~8_combout ;
wire \dummy_master_b|Mux0~0_combout ;
wire \dummy_master_a|Add0~0_combout ;
wire \dummy_master_a|req_addr~0_combout ;
wire \dummy_master_a|address[5]~34_combout ;
wire \dummy_master_a|address[5]~35_combout ;
wire \dummy_slave_b|always1~1_combout ;
wire \dummy_slave_b|state.001~q ;
wire \dummy_slave_b|state.010~feeder_combout ;
wire \dummy_slave_b|state.010~q ;
wire \dummy_slave_b|state.011~q ;
wire \dummy_slave_b|ready~1_combout ;
wire \dummy_slave_b|ready~0_combout ;
wire \dummy_slave_b|ready~en_q ;
wire \dummy_slave_b|ready~2_combout ;
wire \dummy_slave_b|ready~reg0_q ;
wire \dummy_slave_a|state.001~feeder_combout ;
wire \dummy_slave_a|state.001~q ;
wire \dummy_slave_a|state.010~feeder_combout ;
wire \dummy_slave_a|state.010~q ;
wire \dummy_slave_a|state.011~feeder_combout ;
wire \dummy_slave_a|state.011~q ;
wire \dummy_slave_a|state~11_combout ;
wire \dummy_slave_a|state.000~q ;
wire \dummy_slave_a|always1~1_combout ;
wire \dummy_slave_a|ready~5_combout ;
wire \dummy_slave_a|ready~3_combout ;
wire \dummy_slave_a|ready~reg0_q ;
wire \dummy_slave_a|ready~4_combout ;
wire \dummy_slave_a|ready~en_q ;
wire \dummy_slave_a|ready~1_combout ;
wire \dummy_master_a|req_num~0_combout ;
wire \dummy_master_a|Add0~1 ;
wire \dummy_master_a|Add0~2_combout ;
wire \dummy_master_a|Mux0~0_combout ;
wire \bus_control_0|Decoder1~0_combout ;
wire \bus_control_0|WideOr6~combout ;
wire \bus_control_0|state~0_combout ;
wire \bus_control_0|state~q ;
wire \bus_control_0|grant_reg[0]~0_combout ;
wire \bus_control_0|grant[0]~0_combout ;
wire \dummy_master_a|address[1]~32_combout ;
wire \dummy_master_b|req_addr~0_combout ;
wire \dummy_master_a|address[1]~33_combout ;
wire \dummy_master_b|mem~0_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[12]~feeder_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[7]~feeder_combout ;
wire \dummy_master_b|mem~1_combout ;
wire \dummy_master_b|Mux1~0_combout ;
wire \dummy_master_b|data_out[0]~0_combout ;
wire \dummy_master_b|mem~35_combout ;
wire \dummy_master_b|mem~2_combout ;
wire \dummy_master_b|mem~3_combout ;
wire \dummy_master_b|data_out[0]~1_combout ;
wire \dummy_master_a|Mux1~0_combout ;
wire \dummy_master_a|data_out[0]~0_combout ;
wire \dummy_master_a|data_out[0]~1_combout ;
wire \dummy_master_a|r_w~1_combout ;
wire \dummy_slave_b|r_w_reg~0_combout ;
wire \dummy_slave_b|state.100~q ;
wire \dummy_slave_b|addr_reg~0_combout ;
wire \dummy_slave_b|r_w_reg~q ;
wire \dummy_slave_b|selected_reg~q ;
wire \dummy_slave_b|data~0_combout ;
wire \dummy_slave_a|r_w_reg~0_combout ;
wire \dummy_slave_a|state.100~q ;
wire \dummy_slave_a|addr_reg~0_combout ;
wire \dummy_slave_a|r_w_reg~q ;
wire \dummy_slave_a|selected_reg~q ;
wire \dummy_slave_a|data~32_combout ;
wire \dummy_slave_a|data[0]~35_combout ;
wire \dummy_slave_a|data[0]~98_combout ;
wire \dummy_slave_a|addr_reg~1_combout ;
wire \dummy_slave_a|addr_reg[0]~feeder_combout ;
wire \dummy_slave_a|mem_rtl_0_bypass[8]~feeder_combout ;
wire \dummy_slave_a|mem~1_combout ;
wire \dummy_slave_a|mem~3_combout ;
wire \dummy_slave_a|mem_rtl_0_bypass[2]~feeder_combout ;
wire \dummy_slave_a|mem~0_combout ;
wire \dummy_slave_a|mem~2_combout ;
wire \dummy_slave_a|data_reg~2_combout ;
wire \dummy_slave_a|data_reg~1_combout ;
wire \dummy_slave_a|data_reg~0_combout ;
wire \dummy_slave_a|data[2]~100_combout ;
wire \dummy_slave_a|data_reg~4_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[20]~feeder_combout ;
wire \dummy_master_b|mem~7_combout ;
wire \dummy_slave_a|data[4]~102_combout ;
wire \dummy_slave_a|data_reg~6_combout ;
wire \dummy_slave_a|data[6]~104_combout ;
wire \dummy_slave_a|data_reg~8_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[28]~feeder_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[8]~feeder_combout ;
wire \dummy_master_a|mem~1_combout ;
wire \dummy_master_a|mem~35_combout ;
wire \dummy_master_a|mem~2_combout ;
wire \dummy_master_a|mem~0_combout ;
wire \dummy_master_a|mem~11_combout ;
wire \dummy_slave_a|data[8]~106_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[30]~feeder_combout ;
wire \dummy_master_b|mem~12_combout ;
wire \dummy_slave_b|mem~4_combout ;
wire \dummy_slave_b|data_reg~0_combout ;
wire \dummy_slave_b|data_reg~1_combout ;
wire \dummy_slave_b|addr_reg~1_combout ;
wire \dummy_slave_b|addr_reg[0]~feeder_combout ;
wire \dummy_slave_b|addr_reg~2_combout ;
wire \dummy_slave_b|addr_reg~3_combout ;
wire \dummy_slave_b|addr_reg[4]~feeder_combout ;
wire \dummy_slave_b|data_reg~2_combout ;
wire \dummy_slave_b|data_reg~3_combout ;
wire \dummy_slave_b|data_reg~4_combout ;
wire \dummy_slave_b|data_reg~5_combout ;
wire \dummy_slave_b|data_reg~6_combout ;
wire \dummy_slave_b|data_reg~7_combout ;
wire \dummy_slave_b|data_reg~8_combout ;
wire \dummy_slave_b|data_reg~9_combout ;
wire \dummy_slave_b|data_reg~10_combout ;
wire \dummy_slave_b|data_reg~11_combout ;
wire \dummy_slave_b|mem~2_combout ;
wire \dummy_slave_b|mem_rtl_0_bypass[4]~feeder_combout ;
wire \dummy_slave_b|mem_rtl_0_bypass[3]~feeder_combout ;
wire \dummy_slave_b|mem_rtl_0_bypass[1]~feeder_combout ;
wire \dummy_slave_b|mem~0_combout ;
wire \dummy_slave_b|mem_rtl_0_bypass[8]~feeder_combout ;
wire \dummy_slave_b|mem_rtl_0_bypass[7]~feeder_combout ;
wire \dummy_slave_b|mem_rtl_0_bypass[5]~feeder_combout ;
wire \dummy_slave_b|mem~1_combout ;
wire \dummy_slave_b|mem~3_combout ;
wire \dummy_slave_a|data_reg~13_combout ;
wire \dummy_slave_a|data_reg~10_combout ;
wire \dummy_slave_a|data_reg~11_combout ;
wire \dummy_slave_a|data_reg~12_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[38]~feeder_combout ;
wire \dummy_master_b|mem~16_combout ;
wire \dummy_slave_a|data[13]~111_combout ;
wire \dummy_slave_a|data[11]~109_combout ;
wire \dummy_slave_a|data[12]~110_combout ;
wire \dummy_slave_a|data_reg~15_combout ;
wire \dummy_slave_a|data[15]~113_combout ;
wire \dummy_slave_a|data_reg~17_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[48]~feeder_combout ;
wire \dummy_master_a|mem~21_combout ;
wire \dummy_slave_a|data[18]~116_combout ;
wire \dummy_slave_a|data[17]~115_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[50]~feeder_combout ;
wire \dummy_master_a|mem~22_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[54]~feeder_combout ;
wire \dummy_master_a|mem~24_combout ;
wire \dummy_slave_b|data_reg~23_combout ;
wire \dummy_slave_b|data_reg~14_combout ;
wire \dummy_slave_b|data_reg~15_combout ;
wire \dummy_slave_b|data_reg~16_combout ;
wire \dummy_slave_b|data_reg~17_combout ;
wire \dummy_slave_b|data_reg~18_combout ;
wire \dummy_slave_b|data_reg~19_combout ;
wire \dummy_slave_b|data_reg~20_combout ;
wire \dummy_slave_b|data_reg~21_combout ;
wire \dummy_slave_b|data_reg~22_combout ;
wire \dummy_slave_a|data_reg~24_combout ;
wire \dummy_slave_a|data_reg~20_combout ;
wire \dummy_slave_a|data_reg~21_combout ;
wire \dummy_slave_a|data_reg~22_combout ;
wire \dummy_slave_a|data_reg~23_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[60]~feeder_combout ;
wire \dummy_master_a|mem~27_combout ;
wire \dummy_slave_a|data[24]~122_combout ;
wire \dummy_slave_a|data[23]~121_combout ;
wire \dummy_slave_a|data_reg~26_combout ;
wire \dummy_slave_b|data_reg~27_combout ;
wire \dummy_slave_b|data_reg~25_combout ;
wire \dummy_slave_b|data_reg~26_combout ;
wire \dummy_slave_a|data[27]~125_combout ;
wire \dummy_slave_a|data[26]~124_combout ;
wire \dummy_slave_b|data_reg~29_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[70]~feeder_combout ;
wire \dummy_master_b|mem~32_combout ;
wire \dummy_slave_a|data[29]~127_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[72]~feeder_combout ;
wire \dummy_master_a|mem~33_combout ;
wire \dummy_slave_a|data_reg~32_combout ;
wire \dummy_slave_a|data_reg~28_combout ;
wire \dummy_slave_a|data_reg~29_combout ;
wire \dummy_slave_a|data_reg~30_combout ;
wire \dummy_slave_a|data_reg~31_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \dummy_slave_a|data[31]~96_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[74]~feeder_combout ;
wire \dummy_master_b|mem~34_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \dummy_master_b|data[31]~31_combout ;
wire \dummy_slave_b|data_reg~32_combout ;
wire \dummy_slave_b|data_reg~31_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \dummy_slave_b|data[31]~32_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[74]~feeder_combout ;
wire \dummy_master_a|mem~34_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \dummy_master_a|data[31]~31_combout ;
wire \dummy_slave_a|data[31]~97_combout ;
wire \dummy_slave_a|data[31]~129_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \dummy_master_a|data[30]~30_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \dummy_slave_a|data[30]~94_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[72]~feeder_combout ;
wire \dummy_master_b|mem~33_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \dummy_master_b|data[30]~30_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \dummy_slave_b|data[30]~31_combout ;
wire \dummy_slave_a|data[30]~95_combout ;
wire \dummy_slave_a|data[30]~128_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \dummy_master_b|data[29]~29_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \dummy_slave_a|data[29]~92_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \dummy_slave_b|data[29]~30_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[70]~feeder_combout ;
wire \dummy_master_a|mem~32_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \dummy_master_a|data[29]~29_combout ;
wire \dummy_slave_a|data[29]~93_combout ;
wire \dummy_slave_b|data_reg~30_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \dummy_slave_b|data[28]~29_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[68]~feeder_combout ;
wire \dummy_master_a|mem~31_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \dummy_master_a|data[28]~28_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \dummy_slave_a|data[28]~90_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[68]~feeder_combout ;
wire \dummy_master_b|mem~31_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \dummy_master_b|data[28]~28_combout ;
wire \dummy_slave_a|data[28]~91_combout ;
wire \dummy_slave_a|data[28]~126_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \dummy_master_a|mem_rtl_0_bypass[66]~feeder_combout ;
wire \dummy_master_a|mem~30_combout ;
wire \dummy_master_a|data[27]~27_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \dummy_slave_b|data[27]~28_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \dummy_slave_a|data[27]~88_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[66]~feeder_combout ;
wire \dummy_master_b|mem~30_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \dummy_master_b|data[27]~27_combout ;
wire \dummy_slave_a|data[27]~89_combout ;
wire \dummy_slave_b|data_reg~28_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \dummy_slave_b|data[26]~27_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \dummy_slave_a|data[26]~86_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[64]~feeder_combout ;
wire \dummy_master_b|mem~29_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \dummy_master_b|data[26]~26_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[64]~feeder_combout ;
wire \dummy_master_a|mem~29_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \dummy_master_a|data[26]~26_combout ;
wire \dummy_slave_a|data[26]~87_combout ;
wire \dummy_slave_a|data_reg~27_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \dummy_slave_a|data[25]~84_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \dummy_master_a|mem_rtl_0_bypass[62]~feeder_combout ;
wire \dummy_master_a|mem~28_combout ;
wire \dummy_master_a|data[25]~25_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[62]~feeder_combout ;
wire \dummy_master_b|mem~28_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \dummy_master_b|data[25]~25_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \dummy_slave_b|data[25]~26_combout ;
wire \dummy_slave_a|data[25]~85_combout ;
wire \dummy_slave_a|data[25]~123_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \dummy_master_a|data[24]~24_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \dummy_slave_a|data[24]~82_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \dummy_slave_b|data[24]~25_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[60]~feeder_combout ;
wire \dummy_master_b|mem~27_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \dummy_master_b|data[24]~24_combout ;
wire \dummy_slave_a|data[24]~83_combout ;
wire \dummy_slave_a|data_reg~25_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \dummy_slave_a|data[23]~80_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[58]~feeder_combout ;
wire \dummy_master_a|mem~26_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \dummy_master_a|data[23]~23_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[58]~feeder_combout ;
wire \dummy_master_b|mem~26_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \dummy_master_b|data[23]~23_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \dummy_slave_b|data[23]~24_combout ;
wire \dummy_slave_a|data[23]~81_combout ;
wire \dummy_slave_b|data_reg~24_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \dummy_slave_b|data[22]~23_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \dummy_slave_a|data[22]~78_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[56]~feeder_combout ;
wire \dummy_master_b|mem~25_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \dummy_master_b|data[22]~22_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[56]~feeder_combout ;
wire \dummy_master_a|mem~25_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \dummy_master_a|data[22]~22_combout ;
wire \dummy_slave_a|data[22]~79_combout ;
wire \dummy_slave_a|data[22]~120_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \dummy_master_a|data[21]~21_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[54]~feeder_combout ;
wire \dummy_master_b|mem~24_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \dummy_master_b|data[21]~21_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \dummy_slave_a|data[21]~76_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \dummy_slave_b|data[21]~22_combout ;
wire \dummy_slave_a|data[21]~77_combout ;
wire \dummy_slave_a|data[21]~119_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \dummy_master_b|mem_rtl_0_bypass[52]~feeder_combout ;
wire \dummy_master_b|mem~23_combout ;
wire \dummy_master_b|data[20]~20_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \dummy_slave_a|data[20]~74_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[52]~feeder_combout ;
wire \dummy_master_a|mem~23_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \dummy_master_a|data[20]~20_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \dummy_slave_b|data[20]~21_combout ;
wire \dummy_slave_a|data[20]~75_combout ;
wire \dummy_slave_a|data[20]~118_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \dummy_master_a|data[19]~19_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \dummy_slave_a|data[19]~72_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[50]~feeder_combout ;
wire \dummy_master_b|mem~22_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \dummy_master_b|data[19]~19_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \dummy_slave_b|data[19]~20_combout ;
wire \dummy_slave_a|data[19]~73_combout ;
wire \dummy_slave_a|data[19]~117_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \dummy_master_a|data[18]~18_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[48]~feeder_combout ;
wire \dummy_master_b|mem~21_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \dummy_master_b|data[18]~18_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \dummy_slave_a|data[18]~70_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \dummy_slave_b|data[18]~19_combout ;
wire \dummy_slave_a|data[18]~71_combout ;
wire \dummy_slave_a|data_reg~19_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \dummy_slave_a|data[17]~68_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[46]~feeder_combout ;
wire \dummy_master_b|mem~20_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \dummy_master_b|data[17]~17_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \dummy_slave_b|data[17]~18_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \dummy_master_a|mem_rtl_0_bypass[46]~feeder_combout ;
wire \dummy_master_a|mem~20_combout ;
wire \dummy_master_a|data[17]~17_combout ;
wire \dummy_slave_a|data[17]~69_combout ;
wire \dummy_slave_a|data_reg~18_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \dummy_slave_a|data[16]~66_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[44]~feeder_combout ;
wire \dummy_master_a|mem~19_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \dummy_master_a|data[16]~16_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[44]~feeder_combout ;
wire \dummy_master_b|mem~19_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \dummy_master_b|data[16]~16_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \dummy_slave_b|data[16]~17_combout ;
wire \dummy_slave_a|data[16]~67_combout ;
wire \dummy_slave_a|data[16]~114_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \dummy_master_b|mem_rtl_0_bypass[42]~feeder_combout ;
wire \dummy_master_b|mem~18_combout ;
wire \dummy_master_b|data[15]~15_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \dummy_slave_b|data[15]~16_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[42]~feeder_combout ;
wire \dummy_master_a|mem~18_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \dummy_master_a|data[15]~15_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \dummy_slave_a|data[15]~64_combout ;
wire \dummy_slave_a|data[15]~65_combout ;
wire \dummy_slave_a|data_reg~16_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \dummy_slave_a|data[14]~62_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \dummy_slave_b|data[14]~15_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[40]~feeder_combout ;
wire \dummy_master_a|mem~17_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \dummy_master_a|data[14]~14_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[40]~feeder_combout ;
wire \dummy_master_b|mem~17_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \dummy_master_b|data[14]~14_combout ;
wire \dummy_slave_a|data[14]~63_combout ;
wire \dummy_slave_a|data[14]~112_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \dummy_master_b|data[13]~13_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \dummy_slave_a|data[13]~60_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[38]~feeder_combout ;
wire \dummy_master_a|mem~16_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[37]~feeder_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \dummy_master_a|data[13]~13_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \dummy_slave_b|data[13]~14_combout ;
wire \dummy_slave_a|data[13]~61_combout ;
wire \dummy_slave_a|data_reg~14_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \dummy_slave_a|data[12]~58_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \dummy_master_a|mem_rtl_0_bypass[36]~feeder_combout ;
wire \dummy_master_a|mem~15_combout ;
wire \dummy_master_a|data[12]~12_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[36]~feeder_combout ;
wire \dummy_master_b|mem~15_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \dummy_master_b|data[12]~12_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \dummy_slave_b|data[12]~13_combout ;
wire \dummy_slave_a|data[12]~59_combout ;
wire \dummy_slave_b|data_reg~13_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \dummy_slave_b|data[11]~12_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[34]~feeder_combout ;
wire \dummy_master_b|mem~14_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \dummy_master_b|data[11]~11_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \dummy_slave_a|data[11]~56_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[34]~feeder_combout ;
wire \dummy_master_a|mem~14_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \dummy_master_a|data[11]~11_combout ;
wire \dummy_slave_a|data[11]~57_combout ;
wire \dummy_slave_b|data_reg~12_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \dummy_slave_b|data[10]~11_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[32]~feeder_combout ;
wire \dummy_master_a|mem~13_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \dummy_master_a|data[10]~10_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \dummy_slave_a|data[10]~54_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[32]~feeder_combout ;
wire \dummy_master_b|mem~13_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \dummy_master_b|data[10]~10_combout ;
wire \dummy_slave_a|data[10]~55_combout ;
wire \dummy_slave_a|data[10]~108_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \dummy_master_b|data[9]~9_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \dummy_slave_b|data[9]~10_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \dummy_slave_a|data[9]~52_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[30]~feeder_combout ;
wire \dummy_master_a|mem~12_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \dummy_master_a|data[9]~9_combout ;
wire \dummy_slave_a|data[9]~53_combout ;
wire \dummy_slave_a|data[9]~107_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \dummy_master_a|data[8]~8_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[28]~feeder_combout ;
wire \dummy_master_b|mem~11_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \dummy_master_b|data[8]~8_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \dummy_slave_b|data[8]~9_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \dummy_slave_a|data[8]~50_combout ;
wire \dummy_slave_a|data[8]~51_combout ;
wire \dummy_slave_a|data_reg~9_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \dummy_slave_a|data[7]~48_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[25]~4_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[26]~feeder_combout ;
wire \dummy_master_a|mem~10_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \dummy_master_a|data[7]~7_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[25]~2_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[26]~feeder_combout ;
wire \dummy_master_b|mem~10_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \dummy_master_b|data[7]~7_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \dummy_slave_b|data[7]~8_combout ;
wire \dummy_slave_a|data[7]~49_combout ;
wire \dummy_slave_a|data[7]~105_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \dummy_master_b|mem_rtl_0_bypass[24]~feeder_combout ;
wire \dummy_master_b|mem~9_combout ;
wire \dummy_master_b|data[6]~6_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \dummy_slave_a|data[6]~46_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \dummy_slave_b|data[6]~7_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[24]~feeder_combout ;
wire \dummy_master_a|mem~9_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \dummy_master_a|data[6]~6_combout ;
wire \dummy_slave_a|data[6]~47_combout ;
wire \dummy_slave_a|data_reg~7_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \dummy_slave_a|data[5]~44_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[22]~feeder_combout ;
wire \dummy_master_b|mem~8_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[21]~1_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \dummy_master_b|data[5]~5_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \dummy_slave_b|data[5]~6_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[21]~3_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[22]~feeder_combout ;
wire \dummy_master_a|mem~8_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \dummy_master_a|data[5]~5_combout ;
wire \dummy_slave_a|data[5]~45_combout ;
wire \dummy_slave_a|data[5]~103_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \dummy_master_b|data[4]~4_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \dummy_slave_a|data[4]~42_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[20]~feeder_combout ;
wire \dummy_master_a|mem~7_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \dummy_master_a|data[4]~4_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \dummy_slave_b|data[4]~5_combout ;
wire \dummy_slave_a|data[4]~43_combout ;
wire \dummy_slave_a|data_reg~5_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \dummy_slave_a|data[3]~40_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[17]~0_combout ;
wire \dummy_master_b|mem_rtl_0_bypass[18]~feeder_combout ;
wire \dummy_master_b|mem~6_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \dummy_master_b|data[3]~3_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[18]~feeder_combout ;
wire \dummy_master_a|mem~6_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[17]~feeder_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \dummy_master_a|data[3]~3_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \dummy_slave_b|data[3]~4_combout ;
wire \dummy_slave_a|data[3]~41_combout ;
wire \dummy_slave_a|data[3]~101_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \dummy_master_b|mem_rtl_0_bypass[16]~feeder_combout ;
wire \dummy_master_b|mem~5_combout ;
wire \dummy_master_b|data[2]~2_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \dummy_slave_a|data[2]~38_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[16]~feeder_combout ;
wire \dummy_master_a|mem~5_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[15]~2_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \dummy_master_a|data[2]~2_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \dummy_slave_b|data[2]~3_combout ;
wire \dummy_slave_a|data[2]~39_combout ;
wire \dummy_slave_a|data_reg~3_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \dummy_slave_a|data[1]~36_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[13]~1_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \dummy_master_a|mem_rtl_0_bypass[14]~feeder_combout ;
wire \dummy_master_a|mem~4_combout ;
wire \dummy_master_a|data[1]~1_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \dummy_master_b|mem_rtl_0_bypass[14]~feeder_combout ;
wire \dummy_master_b|mem~4_combout ;
wire \dummy_master_b|data[1]~1_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \dummy_slave_b|data[1]~2_combout ;
wire \dummy_slave_a|data[1]~37_combout ;
wire \dummy_slave_a|data[1]~99_combout ;
wire \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dummy_master_b|data[0]~0_combout ;
wire \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dummy_slave_a|data[0]~33_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[11]~0_combout ;
wire \dummy_master_a|mem_rtl_0_bypass[12]~feeder_combout ;
wire \dummy_master_a|mem~3_combout ;
wire \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dummy_master_a|data[0]~0_combout ;
wire \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dummy_slave_b|data[0]~1_combout ;
wire \dummy_slave_a|data[0]~34_combout ;
wire \dummy_slave_a|ready~2_combout ;
wire [31:0] \dummy_slave_a|data_reg ;
wire [0:42] \dummy_slave_a|mem_rtl_0_bypass ;
wire [7:0] \bus_control_0|grant_reg ;
wire [4:0] \dummy_master_b|req_num ;
wire [4:0] \dummy_master_a|req_num ;
wire [0:42] \dummy_slave_b|mem_rtl_0_bypass ;
wire [0:74] \dummy_master_b|mem_rtl_0_bypass ;
wire [31:0] \dummy_slave_a|addr_reg ;
wire [31:0] \dummy_slave_b|data_reg ;
wire [0:74] \dummy_master_a|mem_rtl_0_bypass ;
wire [31:0] \dummy_slave_b|addr_reg ;

wire [35:0] \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a1  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a2  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a3  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a4  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a5  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a6  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a7  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a8  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a9  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a10  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a11  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a12  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a13  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a14  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a15  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a16  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a17  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a18  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a19  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a20  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a21  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a22  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a23  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a24  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a25  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a26  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a27  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a28  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a29  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a30  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a31  = \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a1  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a2  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a3  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a4  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a5  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a6  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a7  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a8  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a9  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a10  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a11  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a12  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a13  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a14  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a15  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a16  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a17  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a18  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a19  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a20  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a21  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a22  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a23  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a24  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a25  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a26  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a27  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a28  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a29  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a30  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a31  = \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a1  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a2  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a3  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a4  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a5  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a6  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a7  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a8  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a9  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a10  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a11  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a12  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a13  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a14  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a15  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a16  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a17  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a18  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a19  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a20  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a21  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a22  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a23  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a24  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a25  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a26  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a27  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a28  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a29  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a30  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a31  = \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a1  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a2  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a3  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a4  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a5  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a6  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a7  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a8  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a9  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a10  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a11  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a12  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a13  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a14  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a15  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a16  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a17  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a18  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a19  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a20  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a21  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a22  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a23  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a24  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a25  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a26  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a27  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a28  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a29  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a30  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a31  = \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \address_o[0]~output (
	.i(\dummy_master_a|address[1]~33_combout ),
	.oe(\bus_control_0|WideOr6~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[0]~output .bus_hold = "false";
defparam \address_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \address_o[1]~output (
	.i(\dummy_master_a|address[1]~33_combout ),
	.oe(\bus_control_0|WideOr6~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[1]~output .bus_hold = "false";
defparam \address_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \address_o[2]~output (
	.i(\dummy_master_a|address[1]~33_combout ),
	.oe(\bus_control_0|WideOr6~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[2]~output .bus_hold = "false";
defparam \address_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \address_o[3]~output (
	.i(\dummy_master_a|address[1]~33_combout ),
	.oe(\bus_control_0|WideOr6~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[3]~output .bus_hold = "false";
defparam \address_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \address_o[4]~output (
	.i(\dummy_master_a|address[5]~35_combout ),
	.oe(\bus_control_0|WideOr6~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[4]~output .bus_hold = "false";
defparam \address_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \address_o[5]~output (
	.i(\dummy_master_a|address[5]~35_combout ),
	.oe(\bus_control_0|WideOr6~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[5]~output .bus_hold = "false";
defparam \address_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \address_o[6]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[6]~output .bus_hold = "false";
defparam \address_o[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \address_o[7]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[7]~output .bus_hold = "false";
defparam \address_o[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \address_o[8]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[8]~output .bus_hold = "false";
defparam \address_o[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \address_o[9]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[9]~output .bus_hold = "false";
defparam \address_o[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \address_o[10]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[10]~output .bus_hold = "false";
defparam \address_o[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \address_o[11]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[11]~output .bus_hold = "false";
defparam \address_o[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \address_o[12]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[12]~output .bus_hold = "false";
defparam \address_o[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \address_o[13]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[13]~output .bus_hold = "false";
defparam \address_o[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \address_o[14]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[14]~output .bus_hold = "false";
defparam \address_o[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \address_o[15]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[15]~output .bus_hold = "false";
defparam \address_o[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \address_o[16]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[16]~output .bus_hold = "false";
defparam \address_o[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \address_o[17]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[17]~output .bus_hold = "false";
defparam \address_o[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \address_o[18]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[18]~output .bus_hold = "false";
defparam \address_o[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \address_o[19]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[19]~output .bus_hold = "false";
defparam \address_o[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \address_o[20]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[20]~output .bus_hold = "false";
defparam \address_o[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \address_o[21]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[21]~output .bus_hold = "false";
defparam \address_o[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \address_o[22]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[22]~output .bus_hold = "false";
defparam \address_o[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \address_o[23]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[23]~output .bus_hold = "false";
defparam \address_o[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \address_o[24]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[24]~output .bus_hold = "false";
defparam \address_o[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \address_o[25]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[25]~output .bus_hold = "false";
defparam \address_o[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \address_o[26]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[26]~output .bus_hold = "false";
defparam \address_o[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \address_o[27]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[27]~output .bus_hold = "false";
defparam \address_o[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \address_o[28]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[28]~output .bus_hold = "false";
defparam \address_o[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \address_o[29]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[29]~output .bus_hold = "false";
defparam \address_o[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \address_o[30]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[30]~output .bus_hold = "false";
defparam \address_o[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \address_o[31]~output (
	.i(!\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_o[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_o[31]~output .bus_hold = "false";
defparam \address_o[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \data_o[0]~output (
	.i(\dummy_slave_a|data[0]~34_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[0]~output .bus_hold = "false";
defparam \data_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \data_o[1]~output (
	.i(\dummy_slave_a|data[1]~37_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[1]~output .bus_hold = "false";
defparam \data_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \data_o[2]~output (
	.i(\dummy_slave_a|data[2]~39_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[2]~output .bus_hold = "false";
defparam \data_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \data_o[3]~output (
	.i(\dummy_slave_a|data[3]~41_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[3]~output .bus_hold = "false";
defparam \data_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \data_o[4]~output (
	.i(\dummy_slave_a|data[4]~43_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[4]~output .bus_hold = "false";
defparam \data_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \data_o[5]~output (
	.i(\dummy_slave_a|data[5]~45_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[5]~output .bus_hold = "false";
defparam \data_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \data_o[6]~output (
	.i(\dummy_slave_a|data[6]~47_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[6]~output .bus_hold = "false";
defparam \data_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \data_o[7]~output (
	.i(\dummy_slave_a|data[7]~49_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[7]~output .bus_hold = "false";
defparam \data_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \data_o[8]~output (
	.i(\dummy_slave_a|data[8]~51_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[8]~output .bus_hold = "false";
defparam \data_o[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \data_o[9]~output (
	.i(\dummy_slave_a|data[9]~53_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[9]~output .bus_hold = "false";
defparam \data_o[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \data_o[10]~output (
	.i(\dummy_slave_a|data[10]~55_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[10]~output .bus_hold = "false";
defparam \data_o[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \data_o[11]~output (
	.i(\dummy_slave_a|data[11]~57_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[11]~output .bus_hold = "false";
defparam \data_o[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \data_o[12]~output (
	.i(\dummy_slave_a|data[12]~59_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[12]~output .bus_hold = "false";
defparam \data_o[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \data_o[13]~output (
	.i(\dummy_slave_a|data[13]~61_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[13]~output .bus_hold = "false";
defparam \data_o[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \data_o[14]~output (
	.i(\dummy_slave_a|data[14]~63_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[14]~output .bus_hold = "false";
defparam \data_o[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \data_o[15]~output (
	.i(\dummy_slave_a|data[15]~65_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[15]~output .bus_hold = "false";
defparam \data_o[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \data_o[16]~output (
	.i(\dummy_slave_a|data[16]~67_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[16]~output .bus_hold = "false";
defparam \data_o[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \data_o[17]~output (
	.i(\dummy_slave_a|data[17]~69_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[17]~output .bus_hold = "false";
defparam \data_o[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \data_o[18]~output (
	.i(\dummy_slave_a|data[18]~71_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[18]~output .bus_hold = "false";
defparam \data_o[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \data_o[19]~output (
	.i(\dummy_slave_a|data[19]~73_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[19]~output .bus_hold = "false";
defparam \data_o[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \data_o[20]~output (
	.i(\dummy_slave_a|data[20]~75_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[20]~output .bus_hold = "false";
defparam \data_o[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \data_o[21]~output (
	.i(\dummy_slave_a|data[21]~77_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[21]~output .bus_hold = "false";
defparam \data_o[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \data_o[22]~output (
	.i(\dummy_slave_a|data[22]~79_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[22]~output .bus_hold = "false";
defparam \data_o[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \data_o[23]~output (
	.i(\dummy_slave_a|data[23]~81_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[23]~output .bus_hold = "false";
defparam \data_o[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \data_o[24]~output (
	.i(\dummy_slave_a|data[24]~83_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[24]~output .bus_hold = "false";
defparam \data_o[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \data_o[25]~output (
	.i(\dummy_slave_a|data[25]~85_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[25]~output .bus_hold = "false";
defparam \data_o[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \data_o[26]~output (
	.i(\dummy_slave_a|data[26]~87_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[26]~output .bus_hold = "false";
defparam \data_o[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \data_o[27]~output (
	.i(\dummy_slave_a|data[27]~89_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[27]~output .bus_hold = "false";
defparam \data_o[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \data_o[28]~output (
	.i(\dummy_slave_a|data[28]~91_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[28]~output .bus_hold = "false";
defparam \data_o[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \data_o[29]~output (
	.i(\dummy_slave_a|data[29]~93_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[29]~output .bus_hold = "false";
defparam \data_o[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \data_o[30]~output (
	.i(\dummy_slave_a|data[30]~95_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[30]~output .bus_hold = "false";
defparam \data_o[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \data_o[31]~output (
	.i(\dummy_slave_a|data[31]~97_combout ),
	.oe(\dummy_slave_a|data[0]~35_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_o[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_o[31]~output .bus_hold = "false";
defparam \data_o[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \ready_o~output (
	.i(\dummy_slave_a|ready~1_combout ),
	.oe(\dummy_slave_a|ready~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ready_o~output_o ),
	.obar());
// synopsys translate_off
defparam \ready_o~output .bus_hold = "false";
defparam \ready_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \rw_o~output (
	.i(\dummy_master_a|r_w~1_combout ),
	.oe(\bus_control_0|WideOr6~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rw_o~output_o ),
	.obar());
// synopsys translate_off
defparam \rw_o~output .bus_hold = "false";
defparam \rw_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \request_o~output (
	.i(\bus_control_0|WideOr6~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\request_o~output_o ),
	.obar());
// synopsys translate_off
defparam \request_o~output .bus_hold = "false";
defparam \request_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \DMA_o[0]~output (
	.i(!\dummy_master_a|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[0]~output .bus_hold = "false";
defparam \DMA_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \DMA_o[1]~output (
	.i(\dummy_master_b|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[1]~output .bus_hold = "false";
defparam \DMA_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \DMA_o[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[2]~output .bus_hold = "false";
defparam \DMA_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \DMA_o[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[3]~output .bus_hold = "false";
defparam \DMA_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \DMA_o[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[4]~output .bus_hold = "false";
defparam \DMA_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \DMA_o[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[5]~output .bus_hold = "false";
defparam \DMA_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \DMA_o[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[6]~output .bus_hold = "false";
defparam \DMA_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DMA_o[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[7]~output .bus_hold = "false";
defparam \DMA_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \grant_o[0]~output (
	.i(\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[0]~output .bus_hold = "false";
defparam \grant_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \grant_o[1]~output (
	.i(\bus_control_0|grant[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[1]~output .bus_hold = "false";
defparam \grant_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \grant_o[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[2]~output .bus_hold = "false";
defparam \grant_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \grant_o[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[3]~output .bus_hold = "false";
defparam \grant_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \grant_o[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[4]~output .bus_hold = "false";
defparam \grant_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \grant_o[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[5]~output .bus_hold = "false";
defparam \grant_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \grant_o[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[6]~output .bus_hold = "false";
defparam \grant_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \grant_o[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[7]~output .bus_hold = "false";
defparam \grant_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \dummy_master_a|Add0~2 (
// Equation(s):
// \dummy_master_a|Add0~2_combout  = (\dummy_master_a|req_num [1] & (!\dummy_master_a|Add0~1 )) # (!\dummy_master_a|req_num [1] & ((\dummy_master_a|Add0~1 ) # (GND)))
// \dummy_master_a|Add0~3  = CARRY((!\dummy_master_a|Add0~1 ) # (!\dummy_master_a|req_num [1]))

	.dataa(\dummy_master_a|req_num [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dummy_master_a|Add0~1 ),
	.combout(\dummy_master_a|Add0~2_combout ),
	.cout(\dummy_master_a|Add0~3 ));
// synopsys translate_off
defparam \dummy_master_a|Add0~2 .lut_mask = 16'h5A5F;
defparam \dummy_master_a|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \dummy_master_a|Add0~4 (
// Equation(s):
// \dummy_master_a|Add0~4_combout  = (\dummy_master_a|req_num [2] & (\dummy_master_a|Add0~3  $ (GND))) # (!\dummy_master_a|req_num [2] & (!\dummy_master_a|Add0~3  & VCC))
// \dummy_master_a|Add0~5  = CARRY((\dummy_master_a|req_num [2] & !\dummy_master_a|Add0~3 ))

	.dataa(\dummy_master_a|req_num [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dummy_master_a|Add0~3 ),
	.combout(\dummy_master_a|Add0~4_combout ),
	.cout(\dummy_master_a|Add0~5 ));
// synopsys translate_off
defparam \dummy_master_a|Add0~4 .lut_mask = 16'hA50A;
defparam \dummy_master_a|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \dummy_master_a|req_num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_a|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|req_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|req_num[2] .is_wysiwyg = "true";
defparam \dummy_master_a|req_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \dummy_master_a|Add0~6 (
// Equation(s):
// \dummy_master_a|Add0~6_combout  = (\dummy_master_a|req_num [3] & (!\dummy_master_a|Add0~5 )) # (!\dummy_master_a|req_num [3] & ((\dummy_master_a|Add0~5 ) # (GND)))
// \dummy_master_a|Add0~7  = CARRY((!\dummy_master_a|Add0~5 ) # (!\dummy_master_a|req_num [3]))

	.dataa(gnd),
	.datab(\dummy_master_a|req_num [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dummy_master_a|Add0~5 ),
	.combout(\dummy_master_a|Add0~6_combout ),
	.cout(\dummy_master_a|Add0~7 ));
// synopsys translate_off
defparam \dummy_master_a|Add0~6 .lut_mask = 16'h3C3F;
defparam \dummy_master_a|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \dummy_master_a|req_num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_a|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|req_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|req_num[3] .is_wysiwyg = "true";
defparam \dummy_master_a|req_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \dummy_master_a|Add0~8 (
// Equation(s):
// \dummy_master_a|Add0~8_combout  = \dummy_master_a|Add0~7  $ (!\dummy_master_a|req_num [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_master_a|req_num [4]),
	.cin(\dummy_master_a|Add0~7 ),
	.combout(\dummy_master_a|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|Add0~8 .lut_mask = 16'hF00F;
defparam \dummy_master_a|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N21
dffeas \dummy_master_a|req_num[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_a|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|req_num [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|req_num[4] .is_wysiwyg = "true";
defparam \dummy_master_a|req_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \dummy_master_a|Mux0~1 (
// Equation(s):
// \dummy_master_a|Mux0~1_combout  = (\dummy_master_a|Mux0~0_combout ) # (\dummy_master_a|req_num [4])

	.dataa(gnd),
	.datab(\dummy_master_a|Mux0~0_combout ),
	.datac(gnd),
	.datad(\dummy_master_a|req_num [4]),
	.cin(gnd),
	.combout(\dummy_master_a|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|Mux0~1 .lut_mask = 16'hFFCC;
defparam \dummy_master_a|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \dummy_master_a|state (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|req_num~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|state .is_wysiwyg = "true";
defparam \dummy_master_a|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \dummy_slave_b|state~11 (
// Equation(s):
// \dummy_slave_b|state~11_combout  = (\dummy_slave_b|state.001~q ) # ((\dummy_slave_b|state.011~q ) # ((\dummy_slave_b|state.010~q ) # (\dummy_slave_b|always1~1_combout )))

	.dataa(\dummy_slave_b|state.001~q ),
	.datab(\dummy_slave_b|state.011~q ),
	.datac(\dummy_slave_b|state.010~q ),
	.datad(\dummy_slave_b|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|state~11 .lut_mask = 16'hFFFE;
defparam \dummy_slave_b|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \dummy_slave_b|state.000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|state.000 .is_wysiwyg = "true";
defparam \dummy_slave_b|state.000 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N9
dffeas \bus_control_0|grant_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_control_0|Decoder1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\bus_control_0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_control_0|grant_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_control_0|grant_reg[1] .is_wysiwyg = "true";
defparam \bus_control_0|grant_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \bus_control_0|grant[1]~1 (
// Equation(s):
// \bus_control_0|grant[1]~1_combout  = (\bus_control_0|state~q  & (((\bus_control_0|grant_reg [1])))) # (!\bus_control_0|state~q  & (\dummy_master_a|Mux0~1_combout  & (\dummy_master_b|Mux0~0_combout )))

	.dataa(\dummy_master_a|Mux0~1_combout ),
	.datab(\dummy_master_b|Mux0~0_combout ),
	.datac(\bus_control_0|grant_reg [1]),
	.datad(\bus_control_0|state~q ),
	.cin(gnd),
	.combout(\bus_control_0|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|grant[1]~1 .lut_mask = 16'hF088;
defparam \bus_control_0|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \dummy_master_b|state (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|req_num~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|state .is_wysiwyg = "true";
defparam \dummy_master_b|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \dummy_master_b|req_num~0 (
// Equation(s):
// \dummy_master_b|req_num~0_combout  = (\dummy_master_b|state~q  & (((!\bus_control_0|grant[1]~1_combout )) # (!\dummy_slave_a|ready~1_combout ))) # (!\dummy_master_b|state~q  & (((\dummy_master_b|Mux0~0_combout ))))

	.dataa(\dummy_slave_a|ready~1_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\dummy_master_b|state~q ),
	.datad(\dummy_master_b|Mux0~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|req_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|req_num~0 .lut_mask = 16'h7F70;
defparam \dummy_master_b|req_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \dummy_master_b|Add0~0 (
// Equation(s):
// \dummy_master_b|Add0~0_combout  = (\dummy_master_b|req_num [0] & (\dummy_master_b|req_num~0_combout  $ (GND))) # (!\dummy_master_b|req_num [0] & (!\dummy_master_b|req_num~0_combout  & VCC))
// \dummy_master_b|Add0~1  = CARRY((\dummy_master_b|req_num [0] & !\dummy_master_b|req_num~0_combout ))

	.dataa(\dummy_master_b|req_num [0]),
	.datab(\dummy_master_b|req_num~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dummy_master_b|Add0~0_combout ),
	.cout(\dummy_master_b|Add0~1 ));
// synopsys translate_off
defparam \dummy_master_b|Add0~0 .lut_mask = 16'h9922;
defparam \dummy_master_b|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \dummy_master_b|req_num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_b|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|req_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|req_num[0] .is_wysiwyg = "true";
defparam \dummy_master_b|req_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \dummy_master_b|Add0~2 (
// Equation(s):
// \dummy_master_b|Add0~2_combout  = (\dummy_master_b|req_num [1] & (!\dummy_master_b|Add0~1 )) # (!\dummy_master_b|req_num [1] & ((\dummy_master_b|Add0~1 ) # (GND)))
// \dummy_master_b|Add0~3  = CARRY((!\dummy_master_b|Add0~1 ) # (!\dummy_master_b|req_num [1]))

	.dataa(gnd),
	.datab(\dummy_master_b|req_num [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dummy_master_b|Add0~1 ),
	.combout(\dummy_master_b|Add0~2_combout ),
	.cout(\dummy_master_b|Add0~3 ));
// synopsys translate_off
defparam \dummy_master_b|Add0~2 .lut_mask = 16'h3C3F;
defparam \dummy_master_b|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \dummy_master_b|req_num[1]~feeder (
// Equation(s):
// \dummy_master_b|req_num[1]~feeder_combout  = \dummy_master_b|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_master_b|Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|req_num[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|req_num[1]~feeder .lut_mask = 16'hF0F0;
defparam \dummy_master_b|req_num[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \dummy_master_b|req_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|req_num[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|req_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|req_num[1] .is_wysiwyg = "true";
defparam \dummy_master_b|req_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \dummy_master_b|Add0~4 (
// Equation(s):
// \dummy_master_b|Add0~4_combout  = (\dummy_master_b|req_num [2] & (\dummy_master_b|Add0~3  $ (GND))) # (!\dummy_master_b|req_num [2] & (!\dummy_master_b|Add0~3  & VCC))
// \dummy_master_b|Add0~5  = CARRY((\dummy_master_b|req_num [2] & !\dummy_master_b|Add0~3 ))

	.dataa(\dummy_master_b|req_num [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dummy_master_b|Add0~3 ),
	.combout(\dummy_master_b|Add0~4_combout ),
	.cout(\dummy_master_b|Add0~5 ));
// synopsys translate_off
defparam \dummy_master_b|Add0~4 .lut_mask = 16'hA50A;
defparam \dummy_master_b|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \dummy_master_b|req_num[2]~feeder (
// Equation(s):
// \dummy_master_b|req_num[2]~feeder_combout  = \dummy_master_b|Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_master_b|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|req_num[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|req_num[2]~feeder .lut_mask = 16'hF0F0;
defparam \dummy_master_b|req_num[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \dummy_master_b|req_num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|req_num[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|req_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|req_num[2] .is_wysiwyg = "true";
defparam \dummy_master_b|req_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \dummy_master_b|Add0~6 (
// Equation(s):
// \dummy_master_b|Add0~6_combout  = (\dummy_master_b|req_num [3] & (!\dummy_master_b|Add0~5 )) # (!\dummy_master_b|req_num [3] & ((\dummy_master_b|Add0~5 ) # (GND)))
// \dummy_master_b|Add0~7  = CARRY((!\dummy_master_b|Add0~5 ) # (!\dummy_master_b|req_num [3]))

	.dataa(gnd),
	.datab(\dummy_master_b|req_num [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dummy_master_b|Add0~5 ),
	.combout(\dummy_master_b|Add0~6_combout ),
	.cout(\dummy_master_b|Add0~7 ));
// synopsys translate_off
defparam \dummy_master_b|Add0~6 .lut_mask = 16'h3C3F;
defparam \dummy_master_b|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \dummy_master_b|req_num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_b|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|req_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|req_num[3] .is_wysiwyg = "true";
defparam \dummy_master_b|req_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \dummy_master_b|Add0~8 (
// Equation(s):
// \dummy_master_b|Add0~8_combout  = \dummy_master_b|req_num [4] $ (!\dummy_master_b|Add0~7 )

	.dataa(\dummy_master_b|req_num [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dummy_master_b|Add0~7 ),
	.combout(\dummy_master_b|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|Add0~8 .lut_mask = 16'hA5A5;
defparam \dummy_master_b|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \dummy_master_b|req_num[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_b|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|req_num [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|req_num[4] .is_wysiwyg = "true";
defparam \dummy_master_b|req_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \dummy_master_b|Mux0~0 (
// Equation(s):
// \dummy_master_b|Mux0~0_combout  = (!\dummy_master_b|req_num [4] & (!\dummy_master_b|req_num [3] & !\dummy_master_b|req_num [2]))

	.dataa(\dummy_master_b|req_num [4]),
	.datab(\dummy_master_b|req_num [3]),
	.datac(gnd),
	.datad(\dummy_master_b|req_num [2]),
	.cin(gnd),
	.combout(\dummy_master_b|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|Mux0~0 .lut_mask = 16'h0011;
defparam \dummy_master_b|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \dummy_master_a|Add0~0 (
// Equation(s):
// \dummy_master_a|Add0~0_combout  = (\dummy_master_a|req_num~0_combout  & (\dummy_master_a|req_num [0] & VCC)) # (!\dummy_master_a|req_num~0_combout  & (\dummy_master_a|req_num [0] $ (VCC)))
// \dummy_master_a|Add0~1  = CARRY((!\dummy_master_a|req_num~0_combout  & \dummy_master_a|req_num [0]))

	.dataa(\dummy_master_a|req_num~0_combout ),
	.datab(\dummy_master_a|req_num [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dummy_master_a|Add0~0_combout ),
	.cout(\dummy_master_a|Add0~1 ));
// synopsys translate_off
defparam \dummy_master_a|Add0~0 .lut_mask = 16'h9944;
defparam \dummy_master_a|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N27
dffeas \dummy_master_a|req_num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_a|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|req_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|req_num[0] .is_wysiwyg = "true";
defparam \dummy_master_a|req_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \dummy_master_a|req_addr~0 (
// Equation(s):
// \dummy_master_a|req_addr~0_combout  = (!\dummy_master_a|req_num [3] & (!\dummy_master_a|req_num [0] & (\dummy_master_a|req_num [1] $ (\dummy_master_a|req_num [2]))))

	.dataa(\dummy_master_a|req_num [1]),
	.datab(\dummy_master_a|req_num [3]),
	.datac(\dummy_master_a|req_num [2]),
	.datad(\dummy_master_a|req_num [0]),
	.cin(gnd),
	.combout(\dummy_master_a|req_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|req_addr~0 .lut_mask = 16'h0012;
defparam \dummy_master_a|req_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \dummy_master_a|address[5]~34 (
// Equation(s):
// \dummy_master_a|address[5]~34_combout  = ((!\dummy_master_a|req_num [4] & \dummy_master_a|req_addr~0_combout )) # (!\bus_control_0|grant[0]~0_combout )

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\dummy_master_a|req_num [4]),
	.datac(gnd),
	.datad(\dummy_master_a|req_addr~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|address[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|address[5]~34 .lut_mask = 16'h7755;
defparam \dummy_master_a|address[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \dummy_master_a|address[5]~35 (
// Equation(s):
// \dummy_master_a|address[5]~35_combout  = (\dummy_master_a|address[5]~34_combout  & (((\dummy_master_b|Mux0~0_combout  & \dummy_master_b|req_num [1])) # (!\bus_control_0|grant[1]~1_combout )))

	.dataa(\dummy_master_b|Mux0~0_combout ),
	.datab(\dummy_master_a|address[5]~34_combout ),
	.datac(\dummy_master_b|req_num [1]),
	.datad(\bus_control_0|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|address[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|address[5]~35 .lut_mask = 16'h80CC;
defparam \dummy_master_a|address[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_lcell_comb \dummy_slave_b|always1~1 (
// Equation(s):
// \dummy_slave_b|always1~1_combout  = (!\dummy_slave_b|state.000~q  & (\dummy_master_a|address[5]~35_combout  & ((\bus_control_0|grant[0]~0_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\dummy_slave_b|state.000~q ),
	.datab(\dummy_master_a|address[5]~35_combout ),
	.datac(\bus_control_0|grant[0]~0_combout ),
	.datad(\bus_control_0|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|always1~1 .lut_mask = 16'h4440;
defparam \dummy_slave_b|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \dummy_slave_b|state.001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|always1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|state.001 .is_wysiwyg = "true";
defparam \dummy_slave_b|state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \dummy_slave_b|state.010~feeder (
// Equation(s):
// \dummy_slave_b|state.010~feeder_combout  = \dummy_slave_b|state.001~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_b|state.001~q ),
	.cin(gnd),
	.combout(\dummy_slave_b|state.010~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|state.010~feeder .lut_mask = 16'hFF00;
defparam \dummy_slave_b|state.010~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \dummy_slave_b|state.010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|state.010~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|state.010 .is_wysiwyg = "true";
defparam \dummy_slave_b|state.010 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \dummy_slave_b|state.011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|state.010~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|state.011 .is_wysiwyg = "true";
defparam \dummy_slave_b|state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \dummy_slave_b|ready~1 (
// Equation(s):
// \dummy_slave_b|ready~1_combout  = (\dummy_slave_b|state.011~q ) # ((\dummy_master_a|address[5]~35_combout  & (!\dummy_slave_b|state.000~q  & \bus_control_0|WideOr6~combout )))

	.dataa(\dummy_slave_b|state.011~q ),
	.datab(\dummy_master_a|address[5]~35_combout ),
	.datac(\dummy_slave_b|state.000~q ),
	.datad(\bus_control_0|WideOr6~combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|ready~1 .lut_mask = 16'hAEAA;
defparam \dummy_slave_b|ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \dummy_slave_b|ready~0 (
// Equation(s):
// \dummy_slave_b|ready~0_combout  = (\dummy_slave_b|always1~1_combout ) # ((!\dummy_slave_b|state.010~q  & !\dummy_slave_b|state.001~q ))

	.dataa(gnd),
	.datab(\dummy_slave_b|always1~1_combout ),
	.datac(\dummy_slave_b|state.010~q ),
	.datad(\dummy_slave_b|state.001~q ),
	.cin(gnd),
	.combout(\dummy_slave_b|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|ready~0 .lut_mask = 16'hCCCF;
defparam \dummy_slave_b|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N29
dffeas \dummy_slave_b|ready~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|ready~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|ready~en .is_wysiwyg = "true";
defparam \dummy_slave_b|ready~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \dummy_slave_b|ready~2 (
// Equation(s):
// \dummy_slave_b|ready~2_combout  = !\dummy_slave_b|always1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_b|ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|ready~2 .lut_mask = 16'h0F0F;
defparam \dummy_slave_b|ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \dummy_slave_b|ready~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|ready~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|ready~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|ready~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|ready~reg0 .is_wysiwyg = "true";
defparam \dummy_slave_b|ready~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \dummy_slave_a|state.001~feeder (
// Equation(s):
// \dummy_slave_a|state.001~feeder_combout  = \dummy_slave_a|always1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|state.001~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|state.001~feeder .lut_mask = 16'hF0F0;
defparam \dummy_slave_a|state.001~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \dummy_slave_a|state.001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|state.001~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|state.001 .is_wysiwyg = "true";
defparam \dummy_slave_a|state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \dummy_slave_a|state.010~feeder (
// Equation(s):
// \dummy_slave_a|state.010~feeder_combout  = \dummy_slave_a|state.001~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_a|state.001~q ),
	.cin(gnd),
	.combout(\dummy_slave_a|state.010~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|state.010~feeder .lut_mask = 16'hFF00;
defparam \dummy_slave_a|state.010~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \dummy_slave_a|state.010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|state.010~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|state.010 .is_wysiwyg = "true";
defparam \dummy_slave_a|state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N2
cycloneive_lcell_comb \dummy_slave_a|state.011~feeder (
// Equation(s):
// \dummy_slave_a|state.011~feeder_combout  = \dummy_slave_a|state.010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_a|state.010~q ),
	.cin(gnd),
	.combout(\dummy_slave_a|state.011~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|state.011~feeder .lut_mask = 16'hFF00;
defparam \dummy_slave_a|state.011~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N3
dffeas \dummy_slave_a|state.011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|state.011~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|state.011 .is_wysiwyg = "true";
defparam \dummy_slave_a|state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \dummy_slave_a|state~11 (
// Equation(s):
// \dummy_slave_a|state~11_combout  = (\dummy_slave_a|state.011~q ) # ((\dummy_slave_a|state.010~q ) # ((\dummy_slave_a|always1~1_combout ) # (\dummy_slave_a|state.001~q )))

	.dataa(\dummy_slave_a|state.011~q ),
	.datab(\dummy_slave_a|state.010~q ),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(\dummy_slave_a|state.001~q ),
	.cin(gnd),
	.combout(\dummy_slave_a|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|state~11 .lut_mask = 16'hFFFE;
defparam \dummy_slave_a|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \dummy_slave_a|state.000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|state.000 .is_wysiwyg = "true";
defparam \dummy_slave_a|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \dummy_slave_a|always1~1 (
// Equation(s):
// \dummy_slave_a|always1~1_combout  = (!\dummy_slave_a|state.000~q  & (!\dummy_master_a|address[5]~35_combout  & ((\bus_control_0|grant[0]~0_combout ) # (\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\bus_control_0|grant[1]~1_combout ),
	.datac(\dummy_slave_a|state.000~q ),
	.datad(\dummy_master_a|address[5]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|always1~1 .lut_mask = 16'h000E;
defparam \dummy_slave_a|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
cycloneive_lcell_comb \dummy_slave_a|ready~5 (
// Equation(s):
// \dummy_slave_a|ready~5_combout  = !\dummy_slave_a|always1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|ready~5 .lut_mask = 16'h0F0F;
defparam \dummy_slave_a|ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
cycloneive_lcell_comb \dummy_slave_a|ready~3 (
// Equation(s):
// \dummy_slave_a|ready~3_combout  = (\dummy_slave_a|always1~1_combout ) # ((!\dummy_slave_a|state.010~q  & !\dummy_slave_a|state.001~q ))

	.dataa(gnd),
	.datab(\dummy_slave_a|state.010~q ),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(\dummy_slave_a|state.001~q ),
	.cin(gnd),
	.combout(\dummy_slave_a|ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|ready~3 .lut_mask = 16'hF0F3;
defparam \dummy_slave_a|ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N5
dffeas \dummy_slave_a|ready~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|ready~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|ready~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|ready~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|ready~reg0 .is_wysiwyg = "true";
defparam \dummy_slave_a|ready~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
cycloneive_lcell_comb \dummy_slave_a|ready~4 (
// Equation(s):
// \dummy_slave_a|ready~4_combout  = (\dummy_slave_a|state.011~q ) # ((\bus_control_0|WideOr6~combout  & (!\dummy_master_a|address[5]~35_combout  & !\dummy_slave_a|state.000~q )))

	.dataa(\bus_control_0|WideOr6~combout ),
	.datab(\dummy_master_a|address[5]~35_combout ),
	.datac(\dummy_slave_a|state.011~q ),
	.datad(\dummy_slave_a|state.000~q ),
	.cin(gnd),
	.combout(\dummy_slave_a|ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|ready~4 .lut_mask = 16'hF0F2;
defparam \dummy_slave_a|ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N7
dffeas \dummy_slave_a|ready~en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|ready~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|ready~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|ready~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|ready~en .is_wysiwyg = "true";
defparam \dummy_slave_a|ready~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_lcell_comb \dummy_slave_a|ready~1 (
// Equation(s):
// \dummy_slave_a|ready~1_combout  = (\dummy_slave_b|ready~en_q  & (\dummy_slave_b|ready~reg0_q  & ((\dummy_slave_a|ready~reg0_q ) # (!\dummy_slave_a|ready~en_q )))) # (!\dummy_slave_b|ready~en_q  & (((\dummy_slave_a|ready~reg0_q ) # 
// (!\dummy_slave_a|ready~en_q ))))

	.dataa(\dummy_slave_b|ready~en_q ),
	.datab(\dummy_slave_b|ready~reg0_q ),
	.datac(\dummy_slave_a|ready~reg0_q ),
	.datad(\dummy_slave_a|ready~en_q ),
	.cin(gnd),
	.combout(\dummy_slave_a|ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|ready~1 .lut_mask = 16'hD0DD;
defparam \dummy_slave_a|ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \dummy_master_a|req_num~0 (
// Equation(s):
// \dummy_master_a|req_num~0_combout  = (\dummy_master_a|state~q  & (((!\dummy_slave_a|ready~1_combout )) # (!\bus_control_0|grant[0]~0_combout ))) # (!\dummy_master_a|state~q  & (((!\dummy_master_a|Mux0~1_combout ))))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\dummy_master_a|Mux0~1_combout ),
	.datac(\dummy_master_a|state~q ),
	.datad(\dummy_slave_a|ready~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|req_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|req_num~0 .lut_mask = 16'h53F3;
defparam \dummy_master_a|req_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \dummy_master_a|req_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_a|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|req_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|req_num[1] .is_wysiwyg = "true";
defparam \dummy_master_a|req_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \dummy_master_a|Mux0~0 (
// Equation(s):
// \dummy_master_a|Mux0~0_combout  = (\dummy_master_a|req_num [3]) # ((\dummy_master_a|req_num [1] & ((\dummy_master_a|req_num [2]) # (\dummy_master_a|req_num [0]))) # (!\dummy_master_a|req_num [1] & (\dummy_master_a|req_num [2] & \dummy_master_a|req_num 
// [0])))

	.dataa(\dummy_master_a|req_num [1]),
	.datab(\dummy_master_a|req_num [3]),
	.datac(\dummy_master_a|req_num [2]),
	.datad(\dummy_master_a|req_num [0]),
	.cin(gnd),
	.combout(\dummy_master_a|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|Mux0~0 .lut_mask = 16'hFEEC;
defparam \dummy_master_a|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \bus_control_0|Decoder1~0 (
// Equation(s):
// \bus_control_0|Decoder1~0_combout  = (\dummy_master_b|Mux0~0_combout  & ((\dummy_master_a|Mux0~0_combout ) # (\dummy_master_a|req_num [4])))

	.dataa(gnd),
	.datab(\dummy_master_a|Mux0~0_combout ),
	.datac(\dummy_master_b|Mux0~0_combout ),
	.datad(\dummy_master_a|req_num [4]),
	.cin(gnd),
	.combout(\bus_control_0|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|Decoder1~0 .lut_mask = 16'hF0C0;
defparam \bus_control_0|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \bus_control_0|WideOr6 (
// Equation(s):
// \bus_control_0|WideOr6~combout  = (\bus_control_0|grant[0]~0_combout ) # ((\bus_control_0|state~q  & ((\bus_control_0|grant_reg [1]))) # (!\bus_control_0|state~q  & (\bus_control_0|Decoder1~0_combout )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\bus_control_0|Decoder1~0_combout ),
	.datac(\bus_control_0|grant_reg [1]),
	.datad(\bus_control_0|state~q ),
	.cin(gnd),
	.combout(\bus_control_0|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|WideOr6 .lut_mask = 16'hFAEE;
defparam \bus_control_0|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \bus_control_0|state~0 (
// Equation(s):
// \bus_control_0|state~0_combout  = (\bus_control_0|state~q  & ((!\dummy_slave_a|ready~1_combout ))) # (!\bus_control_0|state~q  & (\bus_control_0|WideOr6~combout ))

	.dataa(\bus_control_0|WideOr6~combout ),
	.datab(gnd),
	.datac(\bus_control_0|state~q ),
	.datad(\dummy_slave_a|ready~1_combout ),
	.cin(gnd),
	.combout(\bus_control_0|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|state~0 .lut_mask = 16'h0AFA;
defparam \bus_control_0|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \bus_control_0|state (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_control_0|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_control_0|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_control_0|state .is_wysiwyg = "true";
defparam \bus_control_0|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \bus_control_0|grant_reg[0]~0 (
// Equation(s):
// \bus_control_0|grant_reg[0]~0_combout  = !\dummy_master_a|Mux0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_master_a|Mux0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bus_control_0|grant_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|grant_reg[0]~0 .lut_mask = 16'h0F0F;
defparam \bus_control_0|grant_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \bus_control_0|grant_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_control_0|grant_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\bus_control_0|state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_control_0|grant_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_control_0|grant_reg[0] .is_wysiwyg = "true";
defparam \bus_control_0|grant_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \bus_control_0|grant[0]~0 (
// Equation(s):
// \bus_control_0|grant[0]~0_combout  = (\bus_control_0|state~q  & (((\bus_control_0|grant_reg [0])))) # (!\bus_control_0|state~q  & (!\dummy_master_a|Mux0~0_combout  & (!\dummy_master_a|req_num [4])))

	.dataa(\bus_control_0|state~q ),
	.datab(\dummy_master_a|Mux0~0_combout ),
	.datac(\dummy_master_a|req_num [4]),
	.datad(\bus_control_0|grant_reg [0]),
	.cin(gnd),
	.combout(\bus_control_0|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|grant[0]~0 .lut_mask = 16'hAB01;
defparam \bus_control_0|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \dummy_master_a|address[1]~32 (
// Equation(s):
// \dummy_master_a|address[1]~32_combout  = (!\dummy_master_a|req_num [2] & (!\dummy_master_a|req_num [4] & (!\dummy_master_a|req_num [1] & !\dummy_master_a|req_num [3])))

	.dataa(\dummy_master_a|req_num [2]),
	.datab(\dummy_master_a|req_num [4]),
	.datac(\dummy_master_a|req_num [1]),
	.datad(\dummy_master_a|req_num [3]),
	.cin(gnd),
	.combout(\dummy_master_a|address[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|address[1]~32 .lut_mask = 16'h0001;
defparam \dummy_master_a|address[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \dummy_master_b|req_addr~0 (
// Equation(s):
// \dummy_master_b|req_addr~0_combout  = (!\dummy_master_b|req_num [2] & (!\dummy_master_b|req_num [3] & (!\dummy_master_b|req_num [4] & !\dummy_master_b|req_num [1])))

	.dataa(\dummy_master_b|req_num [2]),
	.datab(\dummy_master_b|req_num [3]),
	.datac(\dummy_master_b|req_num [4]),
	.datad(\dummy_master_b|req_num [1]),
	.cin(gnd),
	.combout(\dummy_master_b|req_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|req_addr~0 .lut_mask = 16'h0001;
defparam \dummy_master_b|req_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \dummy_master_a|address[1]~33 (
// Equation(s):
// \dummy_master_a|address[1]~33_combout  = (\bus_control_0|grant[0]~0_combout  & (\dummy_master_a|address[1]~32_combout  & ((\dummy_master_b|req_addr~0_combout ) # (!\bus_control_0|grant[1]~1_combout )))) # (!\bus_control_0|grant[0]~0_combout  & 
// (((\dummy_master_b|req_addr~0_combout ) # (!\bus_control_0|grant[1]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\dummy_master_a|address[1]~32_combout ),
	.datac(\dummy_master_b|req_addr~0_combout ),
	.datad(\bus_control_0|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|address[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|address[1]~33 .lut_mask = 16'hD0DD;
defparam \dummy_master_a|address[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \dummy_master_b|mem_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \dummy_master_b|mem_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_b|req_num [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \dummy_master_b|mem_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_b|req_num [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \dummy_master_b|mem_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_b|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \dummy_master_b|mem~0 (
// Equation(s):
// \dummy_master_b|mem~0_combout  = (\dummy_master_b|mem_rtl_0_bypass [4] & (\dummy_master_b|mem_rtl_0_bypass [3] & (\dummy_master_b|mem_rtl_0_bypass [1] $ (!\dummy_master_b|mem_rtl_0_bypass [2])))) # (!\dummy_master_b|mem_rtl_0_bypass [4] & 
// (!\dummy_master_b|mem_rtl_0_bypass [3] & (\dummy_master_b|mem_rtl_0_bypass [1] $ (!\dummy_master_b|mem_rtl_0_bypass [2]))))

	.dataa(\dummy_master_b|mem_rtl_0_bypass [4]),
	.datab(\dummy_master_b|mem_rtl_0_bypass [3]),
	.datac(\dummy_master_b|mem_rtl_0_bypass [1]),
	.datad(\dummy_master_b|mem_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\dummy_master_b|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~0 .lut_mask = 16'h9009;
defparam \dummy_master_b|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \dummy_master_b|mem_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \dummy_master_b|mem_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N15
dffeas \dummy_master_b|mem_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \dummy_master_b|mem_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_b|req_num [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[7]~feeder_combout  = \dummy_master_b|req_num [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_master_b|req_num [3]),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \dummy_master_b|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \dummy_master_b|mem_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \dummy_master_b|mem~1 (
// Equation(s):
// \dummy_master_b|mem~1_combout  = (\dummy_master_b|mem_rtl_0_bypass [6] & (\dummy_master_b|mem_rtl_0_bypass [5] & (\dummy_master_b|mem_rtl_0_bypass [8] $ (!\dummy_master_b|mem_rtl_0_bypass [7])))) # (!\dummy_master_b|mem_rtl_0_bypass [6] & 
// (!\dummy_master_b|mem_rtl_0_bypass [5] & (\dummy_master_b|mem_rtl_0_bypass [8] $ (!\dummy_master_b|mem_rtl_0_bypass [7]))))

	.dataa(\dummy_master_b|mem_rtl_0_bypass [6]),
	.datab(\dummy_master_b|mem_rtl_0_bypass [8]),
	.datac(\dummy_master_b|mem_rtl_0_bypass [5]),
	.datad(\dummy_master_b|mem_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\dummy_master_b|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~1 .lut_mask = 16'h8421;
defparam \dummy_master_b|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \dummy_master_b|mem_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_b|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \dummy_master_b|mem_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_b|req_num [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \dummy_master_b|Mux1~0 (
// Equation(s):
// \dummy_master_b|Mux1~0_combout  = (\dummy_master_b|req_num [3]) # ((\dummy_master_b|req_num [2]) # (\dummy_master_b|req_num [0] $ (\dummy_master_b|req_num [1])))

	.dataa(\dummy_master_b|req_num [0]),
	.datab(\dummy_master_b|req_num [1]),
	.datac(\dummy_master_b|req_num [3]),
	.datad(\dummy_master_b|req_num [2]),
	.cin(gnd),
	.combout(\dummy_master_b|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|Mux1~0 .lut_mask = 16'hFFF6;
defparam \dummy_master_b|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \dummy_master_b|data_out[0]~0 (
// Equation(s):
// \dummy_master_b|data_out[0]~0_combout  = (!\dummy_master_b|req_num [4] & !\dummy_master_b|Mux1~0_combout )

	.dataa(\dummy_master_b|req_num [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_master_b|Mux1~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data_out[0]~0 .lut_mask = 16'h0055;
defparam \dummy_master_b|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \dummy_master_b|mem~35 (
// Equation(s):
// \dummy_master_b|mem~35_combout  = (!\dummy_master_b|data_out[0]~0_combout  & (\dummy_master_b|state~q  & (\bus_control_0|grant[1]~1_combout  & \dummy_slave_a|ready~1_combout )))

	.dataa(\dummy_master_b|data_out[0]~0_combout ),
	.datab(\dummy_master_b|state~q ),
	.datac(\bus_control_0|grant[1]~1_combout ),
	.datad(\dummy_slave_a|ready~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~35 .lut_mask = 16'h4000;
defparam \dummy_master_b|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \dummy_master_b|mem_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \dummy_master_b|mem~2 (
// Equation(s):
// \dummy_master_b|mem~2_combout  = (\dummy_master_b|mem_rtl_0_bypass [0] & (\dummy_master_b|mem_rtl_0_bypass [10] $ (!\dummy_master_b|mem_rtl_0_bypass [9])))

	.dataa(\dummy_master_b|mem_rtl_0_bypass [10]),
	.datab(gnd),
	.datac(\dummy_master_b|mem_rtl_0_bypass [9]),
	.datad(\dummy_master_b|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\dummy_master_b|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~2 .lut_mask = 16'hA500;
defparam \dummy_master_b|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
cycloneive_lcell_comb \dummy_master_b|mem~3 (
// Equation(s):
// \dummy_master_b|mem~3_combout  = (\dummy_master_b|mem_rtl_0_bypass [12] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [12]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~3 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \dummy_master_b|data_out[0]~1 (
// Equation(s):
// \dummy_master_b|data_out[0]~1_combout  = (\dummy_master_b|data_out[0]~0_combout  & ((\bus_control_0|state~q  & (\bus_control_0|grant_reg [1])) # (!\bus_control_0|state~q  & ((\bus_control_0|Decoder1~0_combout )))))

	.dataa(\bus_control_0|state~q ),
	.datab(\bus_control_0|grant_reg [1]),
	.datac(\dummy_master_b|data_out[0]~0_combout ),
	.datad(\bus_control_0|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|data_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data_out[0]~1 .lut_mask = 16'hD080;
defparam \dummy_master_b|data_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \dummy_master_a|Mux1~0 (
// Equation(s):
// \dummy_master_a|Mux1~0_combout  = (\dummy_master_a|req_num [2]) # ((\dummy_master_a|req_num [4]) # ((\dummy_master_a|req_num [3]) # (\dummy_master_a|req_num [0])))

	.dataa(\dummy_master_a|req_num [2]),
	.datab(\dummy_master_a|req_num [4]),
	.datac(\dummy_master_a|req_num [3]),
	.datad(\dummy_master_a|req_num [0]),
	.cin(gnd),
	.combout(\dummy_master_a|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|Mux1~0 .lut_mask = 16'hFFFE;
defparam \dummy_master_a|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \dummy_master_a|data_out[0]~0 (
// Equation(s):
// \dummy_master_a|data_out[0]~0_combout  = (\bus_control_0|state~q  & (\bus_control_0|grant_reg [0])) # (!\bus_control_0|state~q  & ((!\dummy_master_a|req_num [4])))

	.dataa(\bus_control_0|state~q ),
	.datab(gnd),
	.datac(\bus_control_0|grant_reg [0]),
	.datad(\dummy_master_a|req_num [4]),
	.cin(gnd),
	.combout(\dummy_master_a|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data_out[0]~0 .lut_mask = 16'hA0F5;
defparam \dummy_master_a|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \dummy_master_a|data_out[0]~1 (
// Equation(s):
// \dummy_master_a|data_out[0]~1_combout  = (!\dummy_master_a|Mux1~0_combout  & (\dummy_master_a|data_out[0]~0_combout  & ((\bus_control_0|state~q ) # (!\dummy_master_a|Mux0~0_combout ))))

	.dataa(\bus_control_0|state~q ),
	.datab(\dummy_master_a|Mux0~0_combout ),
	.datac(\dummy_master_a|Mux1~0_combout ),
	.datad(\dummy_master_a|data_out[0]~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data_out[0]~1 .lut_mask = 16'h0B00;
defparam \dummy_master_a|data_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
cycloneive_lcell_comb \dummy_master_a|r_w~1 (
// Equation(s):
// \dummy_master_a|r_w~1_combout  = (\dummy_master_b|data_out[0]~0_combout  & (((!\bus_control_0|grant[0]~0_combout )) # (!\dummy_master_a|Mux1~0_combout ))) # (!\dummy_master_b|data_out[0]~0_combout  & (!\bus_control_0|grant[1]~1_combout  & 
// ((!\bus_control_0|grant[0]~0_combout ) # (!\dummy_master_a|Mux1~0_combout ))))

	.dataa(\dummy_master_b|data_out[0]~0_combout ),
	.datab(\dummy_master_a|Mux1~0_combout ),
	.datac(\bus_control_0|grant[0]~0_combout ),
	.datad(\bus_control_0|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|r_w~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|r_w~1 .lut_mask = 16'h2A3F;
defparam \dummy_master_a|r_w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneive_lcell_comb \dummy_slave_b|r_w_reg~0 (
// Equation(s):
// \dummy_slave_b|r_w_reg~0_combout  = (\bus_control_0|WideOr6~combout  & (\dummy_master_a|address[5]~35_combout  & (!\dummy_slave_b|state.000~q  & \dummy_master_a|r_w~1_combout )))

	.dataa(\bus_control_0|WideOr6~combout ),
	.datab(\dummy_master_a|address[5]~35_combout ),
	.datac(\dummy_slave_b|state.000~q ),
	.datad(\dummy_master_a|r_w~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|r_w_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|r_w_reg~0 .lut_mask = 16'h0800;
defparam \dummy_slave_b|r_w_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \dummy_slave_b|state.100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|state.011~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|state.100 .is_wysiwyg = "true";
defparam \dummy_slave_b|state.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \dummy_slave_b|addr_reg~0 (
// Equation(s):
// \dummy_slave_b|addr_reg~0_combout  = (\dummy_slave_b|state.100~q ) # (!\dummy_slave_b|state.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_b|state.100~q ),
	.datad(\dummy_slave_b|state.000~q ),
	.cin(gnd),
	.combout(\dummy_slave_b|addr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|addr_reg~0 .lut_mask = 16'hF0FF;
defparam \dummy_slave_b|addr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \dummy_slave_b|r_w_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|r_w_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|addr_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|r_w_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|r_w_reg .is_wysiwyg = "true";
defparam \dummy_slave_b|r_w_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N13
dffeas \dummy_slave_b|selected_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|always1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dummy_slave_b|addr_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|selected_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|selected_reg .is_wysiwyg = "true";
defparam \dummy_slave_b|selected_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
cycloneive_lcell_comb \dummy_slave_b|data~0 (
// Equation(s):
// \dummy_slave_b|data~0_combout  = (!\dummy_slave_b|r_w_reg~q  & (\dummy_slave_b|selected_reg~q  & ((\dummy_slave_b|ready~reg0_q ) # (!\dummy_slave_b|ready~en_q ))))

	.dataa(\dummy_slave_b|r_w_reg~q ),
	.datab(\dummy_slave_b|ready~reg0_q ),
	.datac(\dummy_slave_b|selected_reg~q ),
	.datad(\dummy_slave_b|ready~en_q ),
	.cin(gnd),
	.combout(\dummy_slave_b|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data~0 .lut_mask = 16'h4050;
defparam \dummy_slave_b|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \dummy_slave_a|r_w_reg~0 (
// Equation(s):
// \dummy_slave_a|r_w_reg~0_combout  = (\dummy_master_a|r_w~1_combout  & (\bus_control_0|WideOr6~combout  & (!\dummy_slave_a|state.000~q  & !\dummy_master_a|address[5]~35_combout )))

	.dataa(\dummy_master_a|r_w~1_combout ),
	.datab(\bus_control_0|WideOr6~combout ),
	.datac(\dummy_slave_a|state.000~q ),
	.datad(\dummy_master_a|address[5]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|r_w_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|r_w_reg~0 .lut_mask = 16'h0008;
defparam \dummy_slave_a|r_w_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \dummy_slave_a|state.100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|state.011~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|state.100 .is_wysiwyg = "true";
defparam \dummy_slave_a|state.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \dummy_slave_a|addr_reg~0 (
// Equation(s):
// \dummy_slave_a|addr_reg~0_combout  = (\dummy_slave_a|state.100~q ) # (!\dummy_slave_a|state.000~q )

	.dataa(gnd),
	.datab(\dummy_slave_a|state.000~q ),
	.datac(\dummy_slave_a|state.100~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|addr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|addr_reg~0 .lut_mask = 16'hF3F3;
defparam \dummy_slave_a|addr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N29
dffeas \dummy_slave_a|r_w_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|r_w_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|addr_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|r_w_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|r_w_reg .is_wysiwyg = "true";
defparam \dummy_slave_a|r_w_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \dummy_slave_a|selected_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|always1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dummy_slave_a|addr_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|selected_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|selected_reg .is_wysiwyg = "true";
defparam \dummy_slave_a|selected_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \dummy_slave_a|data~32 (
// Equation(s):
// \dummy_slave_a|data~32_combout  = (!\dummy_slave_a|r_w_reg~q  & (\dummy_slave_a|selected_reg~q  & ((\dummy_slave_a|ready~reg0_q ) # (!\dummy_slave_a|ready~en_q ))))

	.dataa(\dummy_slave_a|ready~en_q ),
	.datab(\dummy_slave_a|r_w_reg~q ),
	.datac(\dummy_slave_a|selected_reg~q ),
	.datad(\dummy_slave_a|ready~reg0_q ),
	.cin(gnd),
	.combout(\dummy_slave_a|data~32_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data~32 .lut_mask = 16'h3010;
defparam \dummy_slave_a|data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \dummy_slave_a|data[0]~35 (
// Equation(s):
// \dummy_slave_a|data[0]~35_combout  = (\dummy_master_a|data_out[0]~1_combout ) # ((\dummy_slave_b|data~0_combout ) # ((\dummy_slave_a|data~32_combout ) # (\dummy_master_b|data_out[0]~1_combout )))

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_a|data~32_combout ),
	.datad(\dummy_master_b|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[0]~35 .lut_mask = 16'hFFFE;
defparam \dummy_slave_a|data[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \dummy_slave_a|data[0]~98 (
// Equation(s):
// \dummy_slave_a|data[0]~98_combout  = (\dummy_slave_a|data[0]~34_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[0]~34_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[0]~98 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \dummy_master_b|mem_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[0]~98_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \dummy_slave_a|addr_reg~1 (
// Equation(s):
// \dummy_slave_a|addr_reg~1_combout  = (\dummy_slave_a|addr_reg~0_combout  & (((\dummy_slave_a|always1~1_combout  & \dummy_master_a|address[1]~33_combout )))) # (!\dummy_slave_a|addr_reg~0_combout  & ((\dummy_slave_a|addr_reg [0]) # 
// ((\dummy_slave_a|always1~1_combout  & \dummy_master_a|address[1]~33_combout ))))

	.dataa(\dummy_slave_a|addr_reg~0_combout ),
	.datab(\dummy_slave_a|addr_reg [0]),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(\dummy_master_a|address[1]~33_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|addr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|addr_reg~1 .lut_mask = 16'hF444;
defparam \dummy_slave_a|addr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \dummy_slave_a|addr_reg[0]~feeder (
// Equation(s):
// \dummy_slave_a|addr_reg[0]~feeder_combout  = \dummy_slave_a|addr_reg~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|addr_reg~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|addr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|addr_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \dummy_slave_a|addr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \dummy_slave_a|addr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|addr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|addr_reg[0] .is_wysiwyg = "true";
defparam \dummy_slave_a|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N23
dffeas \dummy_slave_a|mem_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|addr_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \dummy_slave_a|mem_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|addr_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \dummy_slave_a|mem_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|addr_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneive_lcell_comb \dummy_slave_a|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \dummy_slave_a|mem_rtl_0_bypass[8]~feeder_combout  = \dummy_slave_a|addr_reg~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|addr_reg~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hF0F0;
defparam \dummy_slave_a|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \dummy_slave_a|mem_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \dummy_slave_a|mem~1 (
// Equation(s):
// \dummy_slave_a|mem~1_combout  = (\dummy_slave_a|mem_rtl_0_bypass [5] & (\dummy_slave_a|mem_rtl_0_bypass [6] & (\dummy_slave_a|mem_rtl_0_bypass [7] $ (!\dummy_slave_a|mem_rtl_0_bypass [8])))) # (!\dummy_slave_a|mem_rtl_0_bypass [5] & 
// (!\dummy_slave_a|mem_rtl_0_bypass [6] & (\dummy_slave_a|mem_rtl_0_bypass [7] $ (!\dummy_slave_a|mem_rtl_0_bypass [8]))))

	.dataa(\dummy_slave_a|mem_rtl_0_bypass [5]),
	.datab(\dummy_slave_a|mem_rtl_0_bypass [7]),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [6]),
	.datad(\dummy_slave_a|mem_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\dummy_slave_a|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|mem~1 .lut_mask = 16'h8421;
defparam \dummy_slave_a|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \dummy_slave_a|mem~3 (
// Equation(s):
// \dummy_slave_a|mem~3_combout  = (\dummy_slave_a|r_w_reg~q  & \dummy_slave_a|state.001~q )

	.dataa(gnd),
	.datab(\dummy_slave_a|r_w_reg~q ),
	.datac(gnd),
	.datad(\dummy_slave_a|state.001~q ),
	.cin(gnd),
	.combout(\dummy_slave_a|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|mem~3 .lut_mask = 16'hCC00;
defparam \dummy_slave_a|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N21
dffeas \dummy_slave_a|mem_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|mem~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneive_lcell_comb \dummy_slave_a|mem_rtl_0_bypass[2]~feeder (
// Equation(s):
// \dummy_slave_a|mem_rtl_0_bypass[2]~feeder_combout  = \dummy_slave_a|addr_reg~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|addr_reg~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|mem_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[2]~feeder .lut_mask = 16'hF0F0;
defparam \dummy_slave_a|mem_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N27
dffeas \dummy_slave_a|mem_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|mem_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \dummy_slave_a|mem_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|addr_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \dummy_slave_a|mem_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|addr_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \dummy_slave_a|mem_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|addr_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneive_lcell_comb \dummy_slave_a|mem~0 (
// Equation(s):
// \dummy_slave_a|mem~0_combout  = (\dummy_slave_a|mem_rtl_0_bypass [2] & (\dummy_slave_a|mem_rtl_0_bypass [1] & (\dummy_slave_a|mem_rtl_0_bypass [4] $ (!\dummy_slave_a|mem_rtl_0_bypass [3])))) # (!\dummy_slave_a|mem_rtl_0_bypass [2] & 
// (!\dummy_slave_a|mem_rtl_0_bypass [1] & (\dummy_slave_a|mem_rtl_0_bypass [4] $ (!\dummy_slave_a|mem_rtl_0_bypass [3]))))

	.dataa(\dummy_slave_a|mem_rtl_0_bypass [2]),
	.datab(\dummy_slave_a|mem_rtl_0_bypass [1]),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [4]),
	.datad(\dummy_slave_a|mem_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\dummy_slave_a|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|mem~0 .lut_mask = 16'h9009;
defparam \dummy_slave_a|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \dummy_slave_a|mem~2 (
// Equation(s):
// \dummy_slave_a|mem~2_combout  = (\dummy_slave_a|mem~1_combout  & (\dummy_slave_a|mem_rtl_0_bypass [0] & \dummy_slave_a|mem~0_combout ))

	.dataa(gnd),
	.datab(\dummy_slave_a|mem~1_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [0]),
	.datad(\dummy_slave_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|mem~2 .lut_mask = 16'hC000;
defparam \dummy_slave_a|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \dummy_slave_a|data_reg~2 (
// Equation(s):
// \dummy_slave_a|data_reg~2_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[1]~37_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(\dummy_slave_a|data[1]~37_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~2 .lut_mask = 16'hF050;
defparam \dummy_slave_a|data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \dummy_slave_a|data_reg~1 (
// Equation(s):
// \dummy_slave_a|data_reg~1_combout  = (\dummy_slave_a|always1~1_combout  & (((\dummy_master_a|r_w~1_combout ) # (!\bus_control_0|WideOr6~combout )))) # (!\dummy_slave_a|always1~1_combout  & (\dummy_slave_a|addr_reg~0_combout ))

	.dataa(\dummy_slave_a|addr_reg~0_combout ),
	.datab(\bus_control_0|WideOr6~combout ),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(\dummy_master_a|r_w~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~1 .lut_mask = 16'hFA3A;
defparam \dummy_slave_a|data_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \dummy_slave_a|data_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[1] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \dummy_slave_a|mem_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \dummy_slave_a|data_reg~0 (
// Equation(s):
// \dummy_slave_a|data_reg~0_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[0]~34_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(\dummy_slave_a|data[0]~34_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~0 .lut_mask = 16'hF030;
defparam \dummy_slave_a|data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N5
dffeas \dummy_slave_a|data_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[0] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneive_lcell_comb \dummy_slave_a|data[2]~100 (
// Equation(s):
// \dummy_slave_a|data[2]~100_combout  = (\dummy_slave_a|data[2]~39_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[2]~39_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[2]~100_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[2]~100 .lut_mask = 16'hF0FF;
defparam \dummy_slave_a|data[2]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneive_lcell_comb \dummy_slave_a|data_reg~4 (
// Equation(s):
// \dummy_slave_a|data_reg~4_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[3]~41_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|always1~1_combout ),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_a|data[3]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~4 .lut_mask = 16'hA2A2;
defparam \dummy_slave_a|data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N27
dffeas \dummy_slave_a|data_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[3] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N23
dffeas \dummy_slave_a|mem_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[20]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \dummy_master_b|mem_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
cycloneive_lcell_comb \dummy_master_b|mem~7 (
// Equation(s):
// \dummy_master_b|mem~7_combout  = (\dummy_master_b|mem_rtl_0_bypass [20] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [20]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~7 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N22
cycloneive_lcell_comb \dummy_slave_a|data[4]~102 (
// Equation(s):
// \dummy_slave_a|data[4]~102_combout  = (\dummy_slave_a|data[4]~43_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(\dummy_slave_a|data[4]~43_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[4]~102 .lut_mask = 16'hCFCF;
defparam \dummy_slave_a|data[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \dummy_master_b|mem_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[4]~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
cycloneive_lcell_comb \dummy_slave_a|data_reg~6 (
// Equation(s):
// \dummy_slave_a|data_reg~6_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[5]~45_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[5]~45_combout ),
	.datad(\dummy_slave_a|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~6 .lut_mask = 16'hF500;
defparam \dummy_slave_a|data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N29
dffeas \dummy_slave_a|data_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[5] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \dummy_slave_a|mem_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneive_lcell_comb \dummy_slave_a|data[6]~104 (
// Equation(s):
// \dummy_slave_a|data[6]~104_combout  = (\dummy_slave_a|data[6]~47_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(\dummy_slave_a|data[6]~47_combout ),
	.datac(gnd),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[6]~104_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[6]~104 .lut_mask = 16'hCCFF;
defparam \dummy_slave_a|data[6]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N20
cycloneive_lcell_comb \dummy_slave_a|data_reg~8 (
// Equation(s):
// \dummy_slave_a|data_reg~8_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[7]~49_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[7]~49_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~8 .lut_mask = 16'hA0F0;
defparam \dummy_slave_a|data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N21
dffeas \dummy_slave_a|data_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[7] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N27
dffeas \dummy_slave_a|mem_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N16
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[28]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N17
dffeas \dummy_master_a|mem_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \dummy_master_a|mem_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_a|req_num [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \dummy_master_a|mem_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \dummy_master_a|mem_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_a|req_num [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[8]~feeder_combout  = \dummy_master_a|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_master_a|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hF0F0;
defparam \dummy_master_a|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \dummy_master_a|mem_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \dummy_master_a|mem~1 (
// Equation(s):
// \dummy_master_a|mem~1_combout  = (\dummy_master_a|mem_rtl_0_bypass [7] & (\dummy_master_a|mem_rtl_0_bypass [8] & (\dummy_master_a|mem_rtl_0_bypass [6] $ (!\dummy_master_a|mem_rtl_0_bypass [5])))) # (!\dummy_master_a|mem_rtl_0_bypass [7] & 
// (!\dummy_master_a|mem_rtl_0_bypass [8] & (\dummy_master_a|mem_rtl_0_bypass [6] $ (!\dummy_master_a|mem_rtl_0_bypass [5]))))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [7]),
	.datab(\dummy_master_a|mem_rtl_0_bypass [6]),
	.datac(\dummy_master_a|mem_rtl_0_bypass [5]),
	.datad(\dummy_master_a|mem_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\dummy_master_a|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~1 .lut_mask = 16'h8241;
defparam \dummy_master_a|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \dummy_master_a|mem_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_a|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \dummy_master_a|mem_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_a|req_num [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \dummy_master_a|mem~35 (
// Equation(s):
// \dummy_master_a|mem~35_combout  = (\dummy_slave_a|ready~1_combout  & (\dummy_master_a|state~q  & (\bus_control_0|grant[0]~0_combout  & \dummy_master_a|Mux1~0_combout )))

	.dataa(\dummy_slave_a|ready~1_combout ),
	.datab(\dummy_master_a|state~q ),
	.datac(\bus_control_0|grant[0]~0_combout ),
	.datad(\dummy_master_a|Mux1~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~35 .lut_mask = 16'h8000;
defparam \dummy_master_a|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \dummy_master_a|mem_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \dummy_master_a|mem~2 (
// Equation(s):
// \dummy_master_a|mem~2_combout  = (\dummy_master_a|mem_rtl_0_bypass [0] & (\dummy_master_a|mem_rtl_0_bypass [10] $ (!\dummy_master_a|mem_rtl_0_bypass [9])))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [10]),
	.datab(gnd),
	.datac(\dummy_master_a|mem_rtl_0_bypass [9]),
	.datad(\dummy_master_a|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\dummy_master_a|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~2 .lut_mask = 16'hA500;
defparam \dummy_master_a|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N9
dffeas \dummy_master_a|mem_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_a|req_num [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \dummy_master_a|mem_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \dummy_master_a|mem_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_master_a|req_num [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N3
dffeas \dummy_master_a|mem_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \dummy_master_a|mem~0 (
// Equation(s):
// \dummy_master_a|mem~0_combout  = (\dummy_master_a|mem_rtl_0_bypass [3] & (\dummy_master_a|mem_rtl_0_bypass [4] & (\dummy_master_a|mem_rtl_0_bypass [2] $ (!\dummy_master_a|mem_rtl_0_bypass [1])))) # (!\dummy_master_a|mem_rtl_0_bypass [3] & 
// (!\dummy_master_a|mem_rtl_0_bypass [4] & (\dummy_master_a|mem_rtl_0_bypass [2] $ (!\dummy_master_a|mem_rtl_0_bypass [1]))))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [3]),
	.datab(\dummy_master_a|mem_rtl_0_bypass [2]),
	.datac(\dummy_master_a|mem_rtl_0_bypass [1]),
	.datad(\dummy_master_a|mem_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\dummy_master_a|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~0 .lut_mask = 16'h8241;
defparam \dummy_master_a|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N30
cycloneive_lcell_comb \dummy_master_a|mem~11 (
// Equation(s):
// \dummy_master_a|mem~11_combout  = (\dummy_master_a|mem_rtl_0_bypass [28] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [28]),
	.datab(\dummy_master_a|mem~1_combout ),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~11 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N20
cycloneive_lcell_comb \dummy_slave_a|data[8]~106 (
// Equation(s):
// \dummy_slave_a|data[8]~106_combout  = (\dummy_slave_a|data[8]~51_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[8]~51_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[8]~106_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[8]~106 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[8]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y2_N27
dffeas \dummy_master_a|mem_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[8]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N4
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N5
dffeas \dummy_master_b|mem_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N10
cycloneive_lcell_comb \dummy_master_b|mem~12 (
// Equation(s):
// \dummy_master_b|mem~12_combout  = (\dummy_master_b|mem_rtl_0_bypass [30] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [30]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~12 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N31
dffeas \dummy_master_b|mem_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[9]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \dummy_slave_b|mem~4 (
// Equation(s):
// \dummy_slave_b|mem~4_combout  = (\dummy_slave_b|state.001~q  & \dummy_slave_b|r_w_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_b|state.001~q ),
	.datad(\dummy_slave_b|r_w_reg~q ),
	.cin(gnd),
	.combout(\dummy_slave_b|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|mem~4 .lut_mask = 16'hF000;
defparam \dummy_slave_b|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
cycloneive_lcell_comb \dummy_slave_b|data_reg~0 (
// Equation(s):
// \dummy_slave_b|data_reg~0_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[0]~34_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~34_combout ),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~0 .lut_mask = 16'hB0B0;
defparam \dummy_slave_b|data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
cycloneive_lcell_comb \dummy_slave_b|data_reg~1 (
// Equation(s):
// \dummy_slave_b|data_reg~1_combout  = (\dummy_slave_b|always1~1_combout  & (((\dummy_master_a|r_w~1_combout ) # (!\bus_control_0|WideOr6~combout )))) # (!\dummy_slave_b|always1~1_combout  & (\dummy_slave_b|addr_reg~0_combout ))

	.dataa(\dummy_slave_b|addr_reg~0_combout ),
	.datab(\bus_control_0|WideOr6~combout ),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(\dummy_master_a|r_w~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~1 .lut_mask = 16'hFA3A;
defparam \dummy_slave_b|data_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N17
dffeas \dummy_slave_b|data_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[0] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \dummy_slave_b|addr_reg~1 (
// Equation(s):
// \dummy_slave_b|addr_reg~1_combout  = (\dummy_master_a|address[1]~33_combout  & ((\dummy_slave_b|always1~1_combout ) # ((!\dummy_slave_b|addr_reg~0_combout  & \dummy_slave_b|addr_reg [0])))) # (!\dummy_master_a|address[1]~33_combout  & 
// (!\dummy_slave_b|addr_reg~0_combout  & ((\dummy_slave_b|addr_reg [0]))))

	.dataa(\dummy_master_a|address[1]~33_combout ),
	.datab(\dummy_slave_b|addr_reg~0_combout ),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(\dummy_slave_b|addr_reg [0]),
	.cin(gnd),
	.combout(\dummy_slave_b|addr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|addr_reg~1 .lut_mask = 16'hB3A0;
defparam \dummy_slave_b|addr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \dummy_slave_b|addr_reg[0]~feeder (
// Equation(s):
// \dummy_slave_b|addr_reg[0]~feeder_combout  = \dummy_slave_b|addr_reg~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_b|addr_reg~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_b|addr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|addr_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \dummy_slave_b|addr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \dummy_slave_b|addr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|addr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|addr_reg[0] .is_wysiwyg = "true";
defparam \dummy_slave_b|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_lcell_comb \dummy_slave_b|addr_reg~2 (
// Equation(s):
// \dummy_slave_b|addr_reg~2_combout  = (\dummy_slave_b|addr_reg [4] & (\dummy_slave_b|state.000~q  & !\dummy_slave_b|state.100~q ))

	.dataa(gnd),
	.datab(\dummy_slave_b|addr_reg [4]),
	.datac(\dummy_slave_b|state.000~q ),
	.datad(\dummy_slave_b|state.100~q ),
	.cin(gnd),
	.combout(\dummy_slave_b|addr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|addr_reg~2 .lut_mask = 16'h00C0;
defparam \dummy_slave_b|addr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \dummy_slave_b|addr_reg~3 (
// Equation(s):
// \dummy_slave_b|addr_reg~3_combout  = (\dummy_slave_b|addr_reg~2_combout ) # ((!\dummy_slave_b|state.000~q  & (\bus_control_0|WideOr6~combout  & \dummy_master_a|address[5]~35_combout )))

	.dataa(\dummy_slave_b|state.000~q ),
	.datab(\bus_control_0|WideOr6~combout ),
	.datac(\dummy_slave_b|addr_reg~2_combout ),
	.datad(\dummy_master_a|address[5]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|addr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|addr_reg~3 .lut_mask = 16'hF4F0;
defparam \dummy_slave_b|addr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \dummy_slave_b|addr_reg[4]~feeder (
// Equation(s):
// \dummy_slave_b|addr_reg[4]~feeder_combout  = \dummy_slave_b|addr_reg~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_b|addr_reg~3_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|addr_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|addr_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \dummy_slave_b|addr_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \dummy_slave_b|addr_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|addr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|addr_reg[4] .is_wysiwyg = "true";
defparam \dummy_slave_b|addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
cycloneive_lcell_comb \dummy_slave_b|data_reg~2 (
// Equation(s):
// \dummy_slave_b|data_reg~2_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[1]~37_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_b|always1~1_combout ),
	.datab(\dummy_slave_a|data[1]~37_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~2 .lut_mask = 16'h8A8A;
defparam \dummy_slave_b|data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N31
dffeas \dummy_slave_b|data_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[1] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N2
cycloneive_lcell_comb \dummy_slave_b|data_reg~3 (
// Equation(s):
// \dummy_slave_b|data_reg~3_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[2]~39_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[2]~39_combout ),
	.datab(gnd),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~3 .lut_mask = 16'hA0F0;
defparam \dummy_slave_b|data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N3
dffeas \dummy_slave_b|data_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[2] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N0
cycloneive_lcell_comb \dummy_slave_b|data_reg~4 (
// Equation(s):
// \dummy_slave_b|data_reg~4_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[3]~41_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_b|always1~1_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[3]~41_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~4 .lut_mask = 16'hAA0A;
defparam \dummy_slave_b|data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N1
dffeas \dummy_slave_b|data_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[3] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N0
cycloneive_lcell_comb \dummy_slave_b|data_reg~5 (
// Equation(s):
// \dummy_slave_b|data_reg~5_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[4]~43_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[4]~43_combout ),
	.datad(\dummy_slave_b|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~5 .lut_mask = 16'hF500;
defparam \dummy_slave_b|data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N1
dffeas \dummy_slave_b|data_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[4] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N22
cycloneive_lcell_comb \dummy_slave_b|data_reg~6 (
// Equation(s):
// \dummy_slave_b|data_reg~6_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[5]~45_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[5]~45_combout ),
	.datad(\dummy_slave_b|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~6 .lut_mask = 16'hF500;
defparam \dummy_slave_b|data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N23
dffeas \dummy_slave_b|data_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[5] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N26
cycloneive_lcell_comb \dummy_slave_b|data_reg~7 (
// Equation(s):
// \dummy_slave_b|data_reg~7_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[6]~47_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[6]~47_combout ),
	.datad(\dummy_slave_b|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~7 .lut_mask = 16'hF500;
defparam \dummy_slave_b|data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N27
dffeas \dummy_slave_b|data_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[6] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N18
cycloneive_lcell_comb \dummy_slave_b|data_reg~8 (
// Equation(s):
// \dummy_slave_b|data_reg~8_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[7]~49_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_b|always1~1_combout ),
	.datac(\dummy_slave_a|data[7]~49_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~8 .lut_mask = 16'hC0CC;
defparam \dummy_slave_b|data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N19
dffeas \dummy_slave_b|data_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[7] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N30
cycloneive_lcell_comb \dummy_slave_b|data_reg~9 (
// Equation(s):
// \dummy_slave_b|data_reg~9_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[8]~51_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[8]~51_combout ),
	.datad(\dummy_slave_b|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~9 .lut_mask = 16'hF500;
defparam \dummy_slave_b|data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N31
dffeas \dummy_slave_b|data_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[8] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N10
cycloneive_lcell_comb \dummy_slave_b|data_reg~10 (
// Equation(s):
// \dummy_slave_b|data_reg~10_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[9]~53_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(\dummy_slave_a|data[9]~53_combout ),
	.datac(gnd),
	.datad(\dummy_slave_b|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~10 .lut_mask = 16'hDD00;
defparam \dummy_slave_b|data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N11
dffeas \dummy_slave_b|data_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[9] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N4
cycloneive_lcell_comb \dummy_slave_b|data_reg~11 (
// Equation(s):
// \dummy_slave_b|data_reg~11_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[10]~55_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[10]~55_combout ),
	.datad(\dummy_slave_b|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~11 .lut_mask = 16'hF500;
defparam \dummy_slave_b|data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N5
dffeas \dummy_slave_b|data_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[10] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \dummy_slave_b|mem_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|addr_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \dummy_slave_b|mem_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|addr_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \dummy_slave_b|mem_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|mem~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \dummy_slave_b|mem~2 (
// Equation(s):
// \dummy_slave_b|mem~2_combout  = (\dummy_slave_b|mem_rtl_0_bypass [0] & (\dummy_slave_b|mem_rtl_0_bypass [9] $ (!\dummy_slave_b|mem_rtl_0_bypass [10])))

	.dataa(\dummy_slave_b|mem_rtl_0_bypass [9]),
	.datab(gnd),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [10]),
	.datad(\dummy_slave_b|mem_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\dummy_slave_b|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|mem~2 .lut_mask = 16'hA500;
defparam \dummy_slave_b|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \dummy_slave_b|mem_rtl_0_bypass[4]~feeder (
// Equation(s):
// \dummy_slave_b|mem_rtl_0_bypass[4]~feeder_combout  = \dummy_slave_b|addr_reg~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_b|addr_reg~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_b|mem_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[4]~feeder .lut_mask = 16'hF0F0;
defparam \dummy_slave_b|mem_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \dummy_slave_b|mem_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|mem_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \dummy_slave_b|mem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \dummy_slave_b|mem_rtl_0_bypass[3]~feeder_combout  = \dummy_slave_b|addr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_b|addr_reg [0]),
	.cin(gnd),
	.combout(\dummy_slave_b|mem_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \dummy_slave_b|mem_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \dummy_slave_b|mem_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|mem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \dummy_slave_b|mem_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|addr_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \dummy_slave_b|mem_rtl_0_bypass[1]~feeder (
// Equation(s):
// \dummy_slave_b|mem_rtl_0_bypass[1]~feeder_combout  = \dummy_slave_b|addr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_b|addr_reg [0]),
	.cin(gnd),
	.combout(\dummy_slave_b|mem_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \dummy_slave_b|mem_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \dummy_slave_b|mem_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|mem_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \dummy_slave_b|mem~0 (
// Equation(s):
// \dummy_slave_b|mem~0_combout  = (\dummy_slave_b|mem_rtl_0_bypass [4] & (\dummy_slave_b|mem_rtl_0_bypass [3] & (\dummy_slave_b|mem_rtl_0_bypass [2] $ (!\dummy_slave_b|mem_rtl_0_bypass [1])))) # (!\dummy_slave_b|mem_rtl_0_bypass [4] & 
// (!\dummy_slave_b|mem_rtl_0_bypass [3] & (\dummy_slave_b|mem_rtl_0_bypass [2] $ (!\dummy_slave_b|mem_rtl_0_bypass [1]))))

	.dataa(\dummy_slave_b|mem_rtl_0_bypass [4]),
	.datab(\dummy_slave_b|mem_rtl_0_bypass [3]),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [2]),
	.datad(\dummy_slave_b|mem_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\dummy_slave_b|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|mem~0 .lut_mask = 16'h9009;
defparam \dummy_slave_b|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \dummy_slave_b|mem_rtl_0_bypass[8]~feeder (
// Equation(s):
// \dummy_slave_b|mem_rtl_0_bypass[8]~feeder_combout  = \dummy_slave_b|addr_reg~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_b|addr_reg~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_b|mem_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[8]~feeder .lut_mask = 16'hF0F0;
defparam \dummy_slave_b|mem_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \dummy_slave_b|mem_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|mem_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \dummy_slave_b|mem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \dummy_slave_b|mem_rtl_0_bypass[7]~feeder_combout  = \dummy_slave_b|addr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_b|addr_reg [0]),
	.cin(gnd),
	.combout(\dummy_slave_b|mem_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \dummy_slave_b|mem_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \dummy_slave_b|mem_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|mem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \dummy_slave_b|mem_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|addr_reg~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \dummy_slave_b|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \dummy_slave_b|mem_rtl_0_bypass[5]~feeder_combout  = \dummy_slave_b|addr_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_b|addr_reg [0]),
	.cin(gnd),
	.combout(\dummy_slave_b|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \dummy_slave_b|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \dummy_slave_b|mem_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \dummy_slave_b|mem~1 (
// Equation(s):
// \dummy_slave_b|mem~1_combout  = (\dummy_slave_b|mem_rtl_0_bypass [8] & (\dummy_slave_b|mem_rtl_0_bypass [7] & (\dummy_slave_b|mem_rtl_0_bypass [6] $ (!\dummy_slave_b|mem_rtl_0_bypass [5])))) # (!\dummy_slave_b|mem_rtl_0_bypass [8] & 
// (!\dummy_slave_b|mem_rtl_0_bypass [7] & (\dummy_slave_b|mem_rtl_0_bypass [6] $ (!\dummy_slave_b|mem_rtl_0_bypass [5]))))

	.dataa(\dummy_slave_b|mem_rtl_0_bypass [8]),
	.datab(\dummy_slave_b|mem_rtl_0_bypass [7]),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [6]),
	.datad(\dummy_slave_b|mem_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\dummy_slave_b|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|mem~1 .lut_mask = 16'h9009;
defparam \dummy_slave_b|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \dummy_slave_b|mem~3 (
// Equation(s):
// \dummy_slave_b|mem~3_combout  = (\dummy_slave_b|mem~2_combout  & (\dummy_slave_b|mem~0_combout  & \dummy_slave_b|mem~1_combout ))

	.dataa(\dummy_slave_b|mem~2_combout ),
	.datab(gnd),
	.datac(\dummy_slave_b|mem~0_combout ),
	.datad(\dummy_slave_b|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|mem~3 .lut_mask = 16'hA000;
defparam \dummy_slave_b|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N7
dffeas \dummy_slave_b|mem_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N14
cycloneive_lcell_comb \dummy_slave_a|data_reg~13 (
// Equation(s):
// \dummy_slave_a|data_reg~13_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[12]~59_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|always1~1_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[12]~59_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~13 .lut_mask = 16'hAA0A;
defparam \dummy_slave_a|data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N15
dffeas \dummy_slave_a|data_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[12] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N31
dffeas \dummy_slave_a|mem_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N24
cycloneive_lcell_comb \dummy_slave_a|data_reg~10 (
// Equation(s):
// \dummy_slave_a|data_reg~10_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[9]~53_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(\dummy_slave_a|always1~1_combout ),
	.datac(gnd),
	.datad(\dummy_slave_a|data[9]~53_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~10 .lut_mask = 16'hCC44;
defparam \dummy_slave_a|data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N25
dffeas \dummy_slave_a|data_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[9] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N10
cycloneive_lcell_comb \dummy_slave_a|data_reg~11 (
// Equation(s):
// \dummy_slave_a|data_reg~11_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[10]~55_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[10]~55_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~11 .lut_mask = 16'hCF00;
defparam \dummy_slave_a|data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \dummy_slave_a|data_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[10] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N22
cycloneive_lcell_comb \dummy_slave_a|data_reg~12 (
// Equation(s):
// \dummy_slave_a|data_reg~12_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[11]~57_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|always1~1_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[11]~57_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~12 .lut_mask = 16'hCC0C;
defparam \dummy_slave_a|data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N23
dffeas \dummy_slave_a|data_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[11] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N20
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N21
dffeas \dummy_master_b|mem_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N30
cycloneive_lcell_comb \dummy_master_b|mem~16 (
// Equation(s):
// \dummy_master_b|mem~16_combout  = (\dummy_master_b|mem_rtl_0_bypass [38] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [38]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~16 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
cycloneive_lcell_comb \dummy_slave_a|data[13]~111 (
// Equation(s):
// \dummy_slave_a|data[13]~111_combout  = (\dummy_slave_a|data[13]~61_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[13]~61_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[13]~111_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[13]~111 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[13]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \dummy_master_b|mem_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[13]~111_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N16
cycloneive_lcell_comb \dummy_slave_a|data[11]~109 (
// Equation(s):
// \dummy_slave_a|data[11]~109_combout  = (\dummy_slave_a|data[11]~57_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(\dummy_slave_a|data[11]~57_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data[11]~109_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[11]~109 .lut_mask = 16'hCFCF;
defparam \dummy_slave_a|data[11]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
cycloneive_lcell_comb \dummy_slave_a|data[12]~110 (
// Equation(s):
// \dummy_slave_a|data[12]~110_combout  = (\dummy_slave_a|data[12]~59_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(\dummy_slave_a|data[12]~59_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data[12]~110_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[12]~110 .lut_mask = 16'hCFCF;
defparam \dummy_slave_a|data[12]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
cycloneive_lcell_comb \dummy_slave_a|data_reg~15 (
// Equation(s):
// \dummy_slave_a|data_reg~15_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[14]~63_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|always1~1_combout ),
	.datab(\dummy_slave_a|data[14]~63_combout ),
	.datac(gnd),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~15 .lut_mask = 16'h88AA;
defparam \dummy_slave_a|data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N9
dffeas \dummy_slave_a|data_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[14] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N28
cycloneive_lcell_comb \dummy_slave_a|data[15]~113 (
// Equation(s):
// \dummy_slave_a|data[15]~113_combout  = (\dummy_slave_a|data[15]~65_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[15]~65_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[15]~113_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[15]~113 .lut_mask = 16'hF0FF;
defparam \dummy_slave_a|data[15]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
cycloneive_lcell_comb \dummy_slave_a|data_reg~17 (
// Equation(s):
// \dummy_slave_a|data_reg~17_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[16]~67_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[16]~67_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~17 .lut_mask = 16'hCF00;
defparam \dummy_slave_a|data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \dummy_slave_a|data_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[16] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \dummy_slave_a|mem_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \dummy_slave_a|mem_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N24
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N25
dffeas \dummy_master_a|mem_rtl_0_bypass[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \dummy_master_a|mem~21 (
// Equation(s):
// \dummy_master_a|mem~21_combout  = (\dummy_master_a|mem_rtl_0_bypass [48] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [48]),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~21_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~21 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \dummy_slave_a|data[18]~116 (
// Equation(s):
// \dummy_slave_a|data[18]~116_combout  = (\dummy_slave_a|data[18]~71_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(\dummy_slave_a|data[18]~71_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data[18]~116_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[18]~116 .lut_mask = 16'hAFAF;
defparam \dummy_slave_a|data[18]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N29
dffeas \dummy_master_a|mem_rtl_0_bypass[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[18]~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \dummy_slave_a|data[17]~115 (
// Equation(s):
// \dummy_slave_a|data[17]~115_combout  = (\dummy_slave_a|data[17]~69_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[17]~69_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[17]~115_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[17]~115 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[17]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \dummy_master_a|mem_rtl_0_bypass[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[19]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N15
dffeas \dummy_master_a|mem_rtl_0_bypass[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \dummy_master_a|mem~22 (
// Equation(s):
// \dummy_master_a|mem~22_combout  = (\dummy_master_a|mem_rtl_0_bypass [50] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~1_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [50]),
	.datab(\dummy_master_a|mem~2_combout ),
	.datac(\dummy_master_a|mem~1_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~22 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N14
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N15
dffeas \dummy_master_a|mem_rtl_0_bypass[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N4
cycloneive_lcell_comb \dummy_master_a|mem~24 (
// Equation(s):
// \dummy_master_a|mem~24_combout  = (\dummy_master_a|mem_rtl_0_bypass [54] & (((!\dummy_master_a|mem~2_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [54]),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~24_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~24 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N3
dffeas \dummy_master_a|mem_rtl_0_bypass[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[21]~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
cycloneive_lcell_comb \dummy_slave_b|data_reg~23 (
// Equation(s):
// \dummy_slave_b|data_reg~23_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[22]~79_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[22]~79_combout ),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~23 .lut_mask = 16'hB0B0;
defparam \dummy_slave_b|data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N7
dffeas \dummy_slave_b|data_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[22] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N23
dffeas \dummy_slave_b|mem_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N22
cycloneive_lcell_comb \dummy_slave_b|data_reg~14 (
// Equation(s):
// \dummy_slave_b|data_reg~14_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[13]~61_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(\dummy_slave_a|data[13]~61_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~14 .lut_mask = 16'hF030;
defparam \dummy_slave_b|data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N23
dffeas \dummy_slave_b|data_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[13] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N8
cycloneive_lcell_comb \dummy_slave_b|data_reg~15 (
// Equation(s):
// \dummy_slave_b|data_reg~15_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[14]~63_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(\dummy_slave_a|data[14]~63_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~15 .lut_mask = 16'hF030;
defparam \dummy_slave_b|data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N9
dffeas \dummy_slave_b|data_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[14] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N26
cycloneive_lcell_comb \dummy_slave_b|data_reg~16 (
// Equation(s):
// \dummy_slave_b|data_reg~16_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[15]~65_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[15]~65_combout ),
	.datab(gnd),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~16 .lut_mask = 16'hA0F0;
defparam \dummy_slave_b|data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N27
dffeas \dummy_slave_b|data_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[15] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N6
cycloneive_lcell_comb \dummy_slave_b|data_reg~17 (
// Equation(s):
// \dummy_slave_b|data_reg~17_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[16]~67_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(\dummy_slave_a|data[16]~67_combout ),
	.datac(gnd),
	.datad(\dummy_slave_b|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~17 .lut_mask = 16'hDD00;
defparam \dummy_slave_b|data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N7
dffeas \dummy_slave_b|data_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[16] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N14
cycloneive_lcell_comb \dummy_slave_b|data_reg~18 (
// Equation(s):
// \dummy_slave_b|data_reg~18_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[17]~69_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_b|always1~1_combout ),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_a|data[17]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~18 .lut_mask = 16'hA2A2;
defparam \dummy_slave_b|data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N15
dffeas \dummy_slave_b|data_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[17] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
cycloneive_lcell_comb \dummy_slave_b|data_reg~19 (
// Equation(s):
// \dummy_slave_b|data_reg~19_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[18]~71_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_b|always1~1_combout ),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_a|data[18]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~19 .lut_mask = 16'hA2A2;
defparam \dummy_slave_b|data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N25
dffeas \dummy_slave_b|data_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[18] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N8
cycloneive_lcell_comb \dummy_slave_b|data_reg~20 (
// Equation(s):
// \dummy_slave_b|data_reg~20_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[19]~73_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[19]~73_combout ),
	.datad(\dummy_slave_b|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~20 .lut_mask = 16'hF500;
defparam \dummy_slave_b|data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N9
dffeas \dummy_slave_b|data_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[19] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N14
cycloneive_lcell_comb \dummy_slave_b|data_reg~21 (
// Equation(s):
// \dummy_slave_b|data_reg~21_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[20]~75_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[20]~75_combout ),
	.datad(\dummy_slave_b|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~21 .lut_mask = 16'hF500;
defparam \dummy_slave_b|data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N15
dffeas \dummy_slave_b|data_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[20] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N16
cycloneive_lcell_comb \dummy_slave_b|data_reg~22 (
// Equation(s):
// \dummy_slave_b|data_reg~22_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[21]~77_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_b|always1~1_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[21]~77_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~22 .lut_mask = 16'hA0AA;
defparam \dummy_slave_b|data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N17
dffeas \dummy_slave_b|data_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[21] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneive_lcell_comb \dummy_slave_a|data_reg~24 (
// Equation(s):
// \dummy_slave_a|data_reg~24_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[23]~81_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_a|data[23]~81_combout ),
	.datad(\dummy_slave_a|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~24 .lut_mask = 16'hF300;
defparam \dummy_slave_a|data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \dummy_slave_a|data_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[23] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \dummy_slave_a|mem_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \dummy_slave_a|data_reg~20 (
// Equation(s):
// \dummy_slave_a|data_reg~20_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[19]~73_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(\dummy_slave_a|data[19]~73_combout ),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~20 .lut_mask = 16'hD0D0;
defparam \dummy_slave_a|data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \dummy_slave_a|data_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[19] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N10
cycloneive_lcell_comb \dummy_slave_a|data_reg~21 (
// Equation(s):
// \dummy_slave_a|data_reg~21_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[20]~75_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[20]~75_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~21 .lut_mask = 16'hAF00;
defparam \dummy_slave_a|data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N11
dffeas \dummy_slave_a|data_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[20] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cycloneive_lcell_comb \dummy_slave_a|data_reg~22 (
// Equation(s):
// \dummy_slave_a|data_reg~22_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[21]~77_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|always1~1_combout ),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(gnd),
	.datad(\dummy_slave_a|data[21]~77_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~22 .lut_mask = 16'hAA22;
defparam \dummy_slave_a|data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N15
dffeas \dummy_slave_a|data_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[21] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneive_lcell_comb \dummy_slave_a|data_reg~23 (
// Equation(s):
// \dummy_slave_a|data_reg~23_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[22]~79_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_a|data[22]~79_combout ),
	.datad(\dummy_slave_a|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~23 .lut_mask = 16'hF300;
defparam \dummy_slave_a|data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N9
dffeas \dummy_slave_a|data_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[22] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \dummy_master_a|mem_rtl_0_bypass[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cycloneive_lcell_comb \dummy_master_a|mem~27 (
// Equation(s):
// \dummy_master_a|mem~27_combout  = (\dummy_master_a|mem_rtl_0_bypass [60] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~1_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem~2_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [60]),
	.datac(\dummy_master_a|mem~1_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~27_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~27 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cycloneive_lcell_comb \dummy_slave_a|data[24]~122 (
// Equation(s):
// \dummy_slave_a|data[24]~122_combout  = (\dummy_slave_a|data[24]~83_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_a|data[24]~83_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[24]~122_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[24]~122 .lut_mask = 16'hFF55;
defparam \dummy_slave_a|data[24]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N27
dffeas \dummy_master_a|mem_rtl_0_bypass[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[24]~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneive_lcell_comb \dummy_slave_a|data[23]~121 (
// Equation(s):
// \dummy_slave_a|data[23]~121_combout  = (\dummy_slave_a|data[23]~81_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[23]~81_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[23]~121_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[23]~121 .lut_mask = 16'hF0FF;
defparam \dummy_slave_a|data[23]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \dummy_slave_a|data_reg~26 (
// Equation(s):
// \dummy_slave_a|data_reg~26_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[25]~85_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[25]~85_combout ),
	.datab(\dummy_slave_a|always1~1_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~26 .lut_mask = 16'h8C8C;
defparam \dummy_slave_a|data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N15
dffeas \dummy_slave_a|data_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[25] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \dummy_slave_a|mem_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N6
cycloneive_lcell_comb \dummy_slave_b|data_reg~27 (
// Equation(s):
// \dummy_slave_b|data_reg~27_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[26]~87_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_b|always1~1_combout ),
	.datab(\dummy_slave_a|data[26]~87_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~27 .lut_mask = 16'h8A8A;
defparam \dummy_slave_b|data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N7
dffeas \dummy_slave_b|data_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[26] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N31
dffeas \dummy_slave_b|mem_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N16
cycloneive_lcell_comb \dummy_slave_b|data_reg~25 (
// Equation(s):
// \dummy_slave_b|data_reg~25_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[24]~83_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_b|always1~1_combout ),
	.datac(\dummy_slave_a|data[24]~83_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~25 .lut_mask = 16'hC0CC;
defparam \dummy_slave_b|data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N17
dffeas \dummy_slave_b|data_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[24] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N12
cycloneive_lcell_comb \dummy_slave_b|data_reg~26 (
// Equation(s):
// \dummy_slave_b|data_reg~26_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[25]~85_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_b|always1~1_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[25]~85_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~26 .lut_mask = 16'hAA0A;
defparam \dummy_slave_b|data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N13
dffeas \dummy_slave_b|data_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[25] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N2
cycloneive_lcell_comb \dummy_slave_a|data[27]~125 (
// Equation(s):
// \dummy_slave_a|data[27]~125_combout  = (\dummy_slave_a|data[27]~89_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[27]~89_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[27]~125_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[27]~125 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[27]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N3
dffeas \dummy_master_a|mem_rtl_0_bypass[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[27]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N24
cycloneive_lcell_comb \dummy_slave_a|data[26]~124 (
// Equation(s):
// \dummy_slave_a|data[26]~124_combout  = (\dummy_slave_a|data[26]~87_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[26]~87_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[26]~124 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N2
cycloneive_lcell_comb \dummy_slave_b|data_reg~29 (
// Equation(s):
// \dummy_slave_b|data_reg~29_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[28]~91_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[28]~91_combout ),
	.datab(\dummy_slave_b|always1~1_combout ),
	.datac(gnd),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~29 .lut_mask = 16'h88CC;
defparam \dummy_slave_b|data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N3
dffeas \dummy_slave_b|data_reg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[28] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N23
dffeas \dummy_slave_b|mem_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N0
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N1
dffeas \dummy_master_b|mem_rtl_0_bypass[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N2
cycloneive_lcell_comb \dummy_master_b|mem~32 (
// Equation(s):
// \dummy_master_b|mem~32_combout  = (\dummy_master_b|mem_rtl_0_bypass [70] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [70]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~32_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~32 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N12
cycloneive_lcell_comb \dummy_slave_a|data[29]~127 (
// Equation(s):
// \dummy_slave_a|data[29]~127_combout  = (\dummy_slave_a|data[29]~93_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(\dummy_slave_a|data[29]~93_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data[29]~127_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[29]~127 .lut_mask = 16'hAFAF;
defparam \dummy_slave_a|data[29]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N11
dffeas \dummy_master_b|mem_rtl_0_bypass[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[29]~127_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N11
dffeas \dummy_master_a|mem_rtl_0_bypass[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[30]~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N2
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N3
dffeas \dummy_master_a|mem_rtl_0_bypass[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N0
cycloneive_lcell_comb \dummy_master_a|mem~33 (
// Equation(s):
// \dummy_master_a|mem~33_combout  = (\dummy_master_a|mem_rtl_0_bypass [72] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~1_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem~2_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [72]),
	.datac(\dummy_master_a|mem~1_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~33 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneive_lcell_comb \dummy_slave_a|data_reg~32 (
// Equation(s):
// \dummy_slave_a|data_reg~32_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[31]~97_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|always1~1_combout ),
	.datac(\dummy_slave_a|data[31]~97_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~32 .lut_mask = 16'hC0CC;
defparam \dummy_slave_a|data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N27
dffeas \dummy_slave_a|data_reg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[31] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N21
dffeas \dummy_slave_a|mem_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N14
cycloneive_lcell_comb \dummy_slave_a|data_reg~28 (
// Equation(s):
// \dummy_slave_a|data_reg~28_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[27]~89_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[27]~89_combout ),
	.datab(\dummy_slave_a|always1~1_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~28 .lut_mask = 16'h8C8C;
defparam \dummy_slave_a|data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N15
dffeas \dummy_slave_a|data_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[27] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N30
cycloneive_lcell_comb \dummy_slave_a|data_reg~29 (
// Equation(s):
// \dummy_slave_a|data_reg~29_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[28]~91_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[28]~91_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~29 .lut_mask = 16'hA0F0;
defparam \dummy_slave_a|data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N31
dffeas \dummy_slave_a|data_reg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[28] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N4
cycloneive_lcell_comb \dummy_slave_a|data_reg~30 (
// Equation(s):
// \dummy_slave_a|data_reg~30_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[29]~93_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[29]~93_combout ),
	.datab(\dummy_slave_a|always1~1_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~30 .lut_mask = 16'h8C8C;
defparam \dummy_slave_a|data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N5
dffeas \dummy_slave_a|data_reg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[29] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
cycloneive_lcell_comb \dummy_slave_a|data_reg~31 (
// Equation(s):
// \dummy_slave_a|data_reg~31_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[30]~95_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|always1~1_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[30]~95_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~31 .lut_mask = 16'hAA0A;
defparam \dummy_slave_a|data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N27
dffeas \dummy_slave_a|data_reg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[30] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y4_N0
cycloneive_ram_block \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dummy_slave_a|mem~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\dummy_slave_a|data_reg [31],\dummy_slave_a|data_reg [30],\dummy_slave_a|data_reg [29],\dummy_slave_a|data_reg [28],\dummy_slave_a|data_reg [27],\dummy_slave_a|data_reg [26],\dummy_slave_a|data_reg [25],\dummy_slave_a|data_reg [24],\dummy_slave_a|data_reg [23],\dummy_slave_a|data_reg [22],
\dummy_slave_a|data_reg [21],\dummy_slave_a|data_reg [20],\dummy_slave_a|data_reg [19],\dummy_slave_a|data_reg [18],\dummy_slave_a|data_reg [17],\dummy_slave_a|data_reg [16],\dummy_slave_a|data_reg [15],\dummy_slave_a|data_reg [14],\dummy_slave_a|data_reg [13],\dummy_slave_a|data_reg [12],
\dummy_slave_a|data_reg [11],\dummy_slave_a|data_reg [10],\dummy_slave_a|data_reg [9],\dummy_slave_a|data_reg [8],\dummy_slave_a|data_reg [7],\dummy_slave_a|data_reg [6],\dummy_slave_a|data_reg [5],\dummy_slave_a|data_reg [4],\dummy_slave_a|data_reg [3],\dummy_slave_a|data_reg [2],
\dummy_slave_a|data_reg [1],\dummy_slave_a|data_reg [0]}),
	.portaaddr({\dummy_slave_a|addr_reg [0],\dummy_slave_a|addr_reg [0],\dummy_slave_a|addr_reg [0],\dummy_slave_a|addr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\dummy_slave_a|addr_reg~1_combout ,\dummy_slave_a|addr_reg~1_combout ,\dummy_slave_a|addr_reg~1_combout ,\dummy_slave_a|addr_reg~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "dummy_slave:dummy_slave_a|altsyncram:mem_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneive_lcell_comb \dummy_slave_a|data[31]~96 (
// Equation(s):
// \dummy_slave_a|data[31]~96_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [42])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a31 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [42]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[31]~96 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[31]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \dummy_master_b|mem_rtl_0_bypass[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneive_lcell_comb \dummy_master_b|mem~34 (
// Equation(s):
// \dummy_master_b|mem~34_combout  = (\dummy_master_b|mem_rtl_0_bypass [74] & (((!\dummy_master_b|mem~0_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~2_combout )))

	.dataa(\dummy_master_b|mem_rtl_0_bypass [74]),
	.datab(\dummy_master_b|mem~2_combout ),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~34 .lut_mask = 16'h2AAA;
defparam \dummy_master_b|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \dummy_master_b|mem_rtl_0_bypass[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[31]~129_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y5_N0
cycloneive_ram_block \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dummy_master_b|mem~35_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\dummy_slave_a|data[31]~129_combout ,\dummy_slave_a|data[30]~128_combout ,\dummy_slave_a|data[29]~127_combout ,\dummy_slave_a|data[28]~126_combout ,\dummy_slave_a|data[27]~125_combout ,\dummy_slave_a|data[26]~124_combout ,
\dummy_slave_a|data[25]~123_combout ,\dummy_slave_a|data[24]~122_combout ,\dummy_slave_a|data[23]~121_combout ,\dummy_slave_a|data[22]~120_combout ,\dummy_slave_a|data[21]~119_combout ,\dummy_slave_a|data[20]~118_combout ,\dummy_slave_a|data[19]~117_combout ,
\dummy_slave_a|data[18]~116_combout ,\dummy_slave_a|data[17]~115_combout ,\dummy_slave_a|data[16]~114_combout ,\dummy_slave_a|data[15]~113_combout ,\dummy_slave_a|data[14]~112_combout ,\dummy_slave_a|data[13]~111_combout ,\dummy_slave_a|data[12]~110_combout ,
\dummy_slave_a|data[11]~109_combout ,\dummy_slave_a|data[10]~108_combout ,\dummy_slave_a|data[9]~107_combout ,\dummy_slave_a|data[8]~106_combout ,\dummy_slave_a|data[7]~105_combout ,\dummy_slave_a|data[6]~104_combout ,\dummy_slave_a|data[5]~103_combout ,
\dummy_slave_a|data[4]~102_combout ,\dummy_slave_a|data[3]~101_combout ,\dummy_slave_a|data[2]~100_combout ,\dummy_slave_a|data[1]~99_combout ,\dummy_slave_a|data[0]~98_combout }),
	.portaaddr({\dummy_master_b|req_num [4],\dummy_master_b|req_num [3],\dummy_master_b|req_num [2],\dummy_master_b|req_num [1],\dummy_master_b|req_num [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\dummy_master_b|Add0~8_combout ,\dummy_master_b|Add0~6_combout ,\dummy_master_b|Add0~4_combout ,\dummy_master_b|Add0~2_combout ,\dummy_master_b|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/HomeBrewComputer.ram1_dummy_master_1_ce07a422.hdl.mif";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "dummy_master_1:dummy_master_b|altsyncram:mem_rtl_0|altsyncram_3li1:auto_generated|ALTSYNCRAM";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003322FA440000000000000000000000000A8;
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
cycloneive_lcell_comb \dummy_master_b|data[31]~31 (
// Equation(s):
// \dummy_master_b|data[31]~31_combout  = ((\dummy_master_b|mem~34_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a31 ))) # (!\dummy_master_b|mem~34_combout  & (\dummy_master_b|mem_rtl_0_bypass [73]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~34_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [73]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[31]~31 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N10
cycloneive_lcell_comb \dummy_slave_b|data_reg~32 (
// Equation(s):
// \dummy_slave_b|data_reg~32_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[31]~97_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(\dummy_slave_a|data[31]~97_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~32 .lut_mask = 16'hF030;
defparam \dummy_slave_b|data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N11
dffeas \dummy_slave_b|data_reg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[31] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N9
dffeas \dummy_slave_b|mem_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N4
cycloneive_lcell_comb \dummy_slave_b|data_reg~31 (
// Equation(s):
// \dummy_slave_b|data_reg~31_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[30]~95_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[30]~95_combout ),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~31 .lut_mask = 16'hC0F0;
defparam \dummy_slave_b|data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N5
dffeas \dummy_slave_b|data_reg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[30] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y3_N0
cycloneive_ram_block \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dummy_slave_b|mem~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\dummy_slave_b|data_reg [31],\dummy_slave_b|data_reg [30],\dummy_slave_b|data_reg [29],\dummy_slave_b|data_reg [28],\dummy_slave_b|data_reg [27],\dummy_slave_b|data_reg [26],\dummy_slave_b|data_reg [25],\dummy_slave_b|data_reg [24],\dummy_slave_b|data_reg [23],\dummy_slave_b|data_reg [22],
\dummy_slave_b|data_reg [21],\dummy_slave_b|data_reg [20],\dummy_slave_b|data_reg [19],\dummy_slave_b|data_reg [18],\dummy_slave_b|data_reg [17],\dummy_slave_b|data_reg [16],\dummy_slave_b|data_reg [15],\dummy_slave_b|data_reg [14],\dummy_slave_b|data_reg [13],\dummy_slave_b|data_reg [12],
\dummy_slave_b|data_reg [11],\dummy_slave_b|data_reg [10],\dummy_slave_b|data_reg [9],\dummy_slave_b|data_reg [8],\dummy_slave_b|data_reg [7],\dummy_slave_b|data_reg [6],\dummy_slave_b|data_reg [5],\dummy_slave_b|data_reg [4],\dummy_slave_b|data_reg [3],\dummy_slave_b|data_reg [2],
\dummy_slave_b|data_reg [1],\dummy_slave_b|data_reg [0]}),
	.portaaddr({\dummy_slave_b|addr_reg [4],\dummy_slave_b|addr_reg [0],\dummy_slave_b|addr_reg [0],\dummy_slave_b|addr_reg [0],\dummy_slave_b|addr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\dummy_slave_b|addr_reg~3_combout ,\dummy_slave_b|addr_reg~1_combout ,\dummy_slave_b|addr_reg~1_combout ,\dummy_slave_b|addr_reg~1_combout ,\dummy_slave_b|addr_reg~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "dummy_slave_1:dummy_slave_b|altsyncram:mem_rtl_0|altsyncram_mcc1:auto_generated|ALTSYNCRAM";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N8
cycloneive_lcell_comb \dummy_slave_b|data[31]~32 (
// Equation(s):
// \dummy_slave_b|data[31]~32_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [42])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a31 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [42]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[31]~32 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N3
dffeas \dummy_master_a|mem_rtl_0_bypass[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[31]~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N27
dffeas \dummy_master_a|mem_rtl_0_bypass[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneive_lcell_comb \dummy_master_a|mem~34 (
// Equation(s):
// \dummy_master_a|mem~34_combout  = (\dummy_master_a|mem_rtl_0_bypass [74] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [74]),
	.datab(\dummy_master_a|mem~2_combout ),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~34 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y6_N0
cycloneive_ram_block \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dummy_master_a|mem~35_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\dummy_slave_a|data[31]~129_combout ,\dummy_slave_a|data[30]~128_combout ,\dummy_slave_a|data[29]~127_combout ,\dummy_slave_a|data[28]~126_combout ,\dummy_slave_a|data[27]~125_combout ,\dummy_slave_a|data[26]~124_combout ,
\dummy_slave_a|data[25]~123_combout ,\dummy_slave_a|data[24]~122_combout ,\dummy_slave_a|data[23]~121_combout ,\dummy_slave_a|data[22]~120_combout ,\dummy_slave_a|data[21]~119_combout ,\dummy_slave_a|data[20]~118_combout ,\dummy_slave_a|data[19]~117_combout ,
\dummy_slave_a|data[18]~116_combout ,\dummy_slave_a|data[17]~115_combout ,\dummy_slave_a|data[16]~114_combout ,\dummy_slave_a|data[15]~113_combout ,\dummy_slave_a|data[14]~112_combout ,\dummy_slave_a|data[13]~111_combout ,\dummy_slave_a|data[12]~110_combout ,
\dummy_slave_a|data[11]~109_combout ,\dummy_slave_a|data[10]~108_combout ,\dummy_slave_a|data[9]~107_combout ,\dummy_slave_a|data[8]~106_combout ,\dummy_slave_a|data[7]~105_combout ,\dummy_slave_a|data[6]~104_combout ,\dummy_slave_a|data[5]~103_combout ,
\dummy_slave_a|data[4]~102_combout ,\dummy_slave_a|data[3]~101_combout ,\dummy_slave_a|data[2]~100_combout ,\dummy_slave_a|data[1]~99_combout ,\dummy_slave_a|data[0]~98_combout }),
	.portaaddr({\dummy_master_a|req_num [4],\dummy_master_a|req_num [3],\dummy_master_a|req_num [2],\dummy_master_a|req_num [1],\dummy_master_a|req_num [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\dummy_master_a|Add0~8_combout ,\dummy_master_a|Add0~6_combout ,\dummy_master_a|Add0~4_combout ,\dummy_master_a|Add0~2_combout ,\dummy_master_a|Add0~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/HomeBrewComputer.ram1_dummy_master_435bd4d0.hdl.mif";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "dummy_master:dummy_master_a|altsyncram:mem_rtl_0|altsyncram_lgi1:auto_generated|ALTSYNCRAM";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003322FA430000000000000000A7;
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
cycloneive_lcell_comb \dummy_master_a|data[31]~31 (
// Equation(s):
// \dummy_master_a|data[31]~31_combout  = ((\dummy_master_a|mem~34_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a31 ))) # (!\dummy_master_a|mem~34_combout  & (\dummy_master_a|mem_rtl_0_bypass [73]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [73]),
	.datac(\dummy_master_a|mem~34_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[31]~31 .lut_mask = 16'hFD5D;
defparam \dummy_master_a|data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \dummy_slave_a|data[31]~97 (
// Equation(s):
// \dummy_slave_a|data[31]~97_combout  = (\dummy_slave_a|data[31]~96_combout  & (\dummy_master_b|data[31]~31_combout  & (\dummy_slave_b|data[31]~32_combout  & \dummy_master_a|data[31]~31_combout )))

	.dataa(\dummy_slave_a|data[31]~96_combout ),
	.datab(\dummy_master_b|data[31]~31_combout ),
	.datac(\dummy_slave_b|data[31]~32_combout ),
	.datad(\dummy_master_a|data[31]~31_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[31]~97 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[31]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N2
cycloneive_lcell_comb \dummy_slave_a|data[31]~129 (
// Equation(s):
// \dummy_slave_a|data[31]~129_combout  = (\dummy_slave_a|data[31]~97_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(\dummy_slave_a|data[31]~97_combout ),
	.datac(gnd),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[31]~129_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[31]~129 .lut_mask = 16'hCCFF;
defparam \dummy_slave_a|data[31]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
cycloneive_lcell_comb \dummy_master_a|data[30]~30 (
// Equation(s):
// \dummy_master_a|data[30]~30_combout  = ((\dummy_master_a|mem~33_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a30 ))) # (!\dummy_master_a|mem~33_combout  & (\dummy_master_a|mem_rtl_0_bypass [71]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem_rtl_0_bypass [71]),
	.datab(\dummy_master_a|mem~33_combout ),
	.datac(\dummy_master_a|data_out[0]~1_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[30]~30 .lut_mask = 16'hEF2F;
defparam \dummy_master_a|data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N9
dffeas \dummy_slave_a|mem_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N8
cycloneive_lcell_comb \dummy_slave_a|data[30]~94 (
// Equation(s):
// \dummy_slave_a|data[30]~94_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [41])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a30 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [41]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[30]~94_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[30]~94 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[30]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \dummy_master_b|mem_rtl_0_bypass[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \dummy_master_b|mem~33 (
// Equation(s):
// \dummy_master_b|mem~33_combout  = (\dummy_master_b|mem_rtl_0_bypass [72] & (((!\dummy_master_b|mem~1_combout ) # (!\dummy_master_b|mem~2_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem_rtl_0_bypass [72]),
	.datab(\dummy_master_b|mem~0_combout ),
	.datac(\dummy_master_b|mem~2_combout ),
	.datad(\dummy_master_b|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~33 .lut_mask = 16'h2AAA;
defparam \dummy_master_b|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N5
dffeas \dummy_master_b|mem_rtl_0_bypass[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[30]~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N4
cycloneive_lcell_comb \dummy_master_b|data[30]~30 (
// Equation(s):
// \dummy_master_b|data[30]~30_combout  = ((\dummy_master_b|mem~33_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a30 ))) # (!\dummy_master_b|mem~33_combout  & (\dummy_master_b|mem_rtl_0_bypass [71]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~33_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [71]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[30]~30 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N29
dffeas \dummy_slave_b|mem_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
cycloneive_lcell_comb \dummy_slave_b|data[30]~31 (
// Equation(s):
// \dummy_slave_b|data[30]~31_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [41])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a30 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [41]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[30]~31 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N24
cycloneive_lcell_comb \dummy_slave_a|data[30]~95 (
// Equation(s):
// \dummy_slave_a|data[30]~95_combout  = (\dummy_master_a|data[30]~30_combout  & (\dummy_slave_a|data[30]~94_combout  & (\dummy_master_b|data[30]~30_combout  & \dummy_slave_b|data[30]~31_combout )))

	.dataa(\dummy_master_a|data[30]~30_combout ),
	.datab(\dummy_slave_a|data[30]~94_combout ),
	.datac(\dummy_master_b|data[30]~30_combout ),
	.datad(\dummy_slave_b|data[30]~31_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[30]~95_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[30]~95 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[30]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
cycloneive_lcell_comb \dummy_slave_a|data[30]~128 (
// Equation(s):
// \dummy_slave_a|data[30]~128_combout  = (\dummy_slave_a|data[30]~95_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[30]~95_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[30]~128_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[30]~128 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[30]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N10
cycloneive_lcell_comb \dummy_master_b|data[29]~29 (
// Equation(s):
// \dummy_master_b|data[29]~29_combout  = ((\dummy_master_b|mem~32_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a29 ))) # (!\dummy_master_b|mem~32_combout  & (\dummy_master_b|mem_rtl_0_bypass [69]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~32_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [69]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[29]~29 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N1
dffeas \dummy_slave_a|mem_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N0
cycloneive_lcell_comb \dummy_slave_a|data[29]~92 (
// Equation(s):
// \dummy_slave_a|data[29]~92_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [40])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a29 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [40]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[29]~92_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[29]~92 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[29]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N27
dffeas \dummy_slave_b|mem_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N26
cycloneive_lcell_comb \dummy_slave_b|data[29]~30 (
// Equation(s):
// \dummy_slave_b|data[29]~30_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [40])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a29 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [40]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[29]~30 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N13
dffeas \dummy_master_a|mem_rtl_0_bypass[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[29]~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N18
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N19
dffeas \dummy_master_a|mem_rtl_0_bypass[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N24
cycloneive_lcell_comb \dummy_master_a|mem~32 (
// Equation(s):
// \dummy_master_a|mem~32_combout  = (\dummy_master_a|mem_rtl_0_bypass [70] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~0_combout )))

	.dataa(\dummy_master_a|mem~0_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [70]),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~32_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~32 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N2
cycloneive_lcell_comb \dummy_master_a|data[29]~29 (
// Equation(s):
// \dummy_master_a|data[29]~29_combout  = ((\dummy_master_a|mem~32_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a29 ))) # (!\dummy_master_a|mem~32_combout  & (\dummy_master_a|mem_rtl_0_bypass [69]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem_rtl_0_bypass [69]),
	.datab(\dummy_master_a|mem~32_combout ),
	.datac(\dummy_master_a|data_out[0]~1_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[29]~29 .lut_mask = 16'hEF2F;
defparam \dummy_master_a|data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N30
cycloneive_lcell_comb \dummy_slave_a|data[29]~93 (
// Equation(s):
// \dummy_slave_a|data[29]~93_combout  = (\dummy_master_b|data[29]~29_combout  & (\dummy_slave_a|data[29]~92_combout  & (\dummy_slave_b|data[29]~30_combout  & \dummy_master_a|data[29]~29_combout )))

	.dataa(\dummy_master_b|data[29]~29_combout ),
	.datab(\dummy_slave_a|data[29]~92_combout ),
	.datac(\dummy_slave_b|data[29]~30_combout ),
	.datad(\dummy_master_a|data[29]~29_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[29]~93_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[29]~93 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[29]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N14
cycloneive_lcell_comb \dummy_slave_b|data_reg~30 (
// Equation(s):
// \dummy_slave_b|data_reg~30_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[29]~93_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(\dummy_slave_a|data[29]~93_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~30 .lut_mask = 16'hF030;
defparam \dummy_slave_b|data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N15
dffeas \dummy_slave_b|data_reg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[29] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N22
cycloneive_lcell_comb \dummy_slave_b|data[28]~29 (
// Equation(s):
// \dummy_slave_b|data[28]~29_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [39])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a28 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [39]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[28]~29 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N29
dffeas \dummy_master_a|mem_rtl_0_bypass[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[28]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N0
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N1
dffeas \dummy_master_a|mem_rtl_0_bypass[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N12
cycloneive_lcell_comb \dummy_master_a|mem~31 (
// Equation(s):
// \dummy_master_a|mem~31_combout  = (\dummy_master_a|mem_rtl_0_bypass [68] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [68]),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~31_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~31 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N16
cycloneive_lcell_comb \dummy_master_a|data[28]~28 (
// Equation(s):
// \dummy_master_a|data[28]~28_combout  = ((\dummy_master_a|mem~31_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a28 ))) # (!\dummy_master_a|mem~31_combout  & (\dummy_master_a|mem_rtl_0_bypass [67]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [67]),
	.datac(\dummy_master_a|mem~31_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[28]~28 .lut_mask = 16'hFD5D;
defparam \dummy_master_a|data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N15
dffeas \dummy_slave_a|mem_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N14
cycloneive_lcell_comb \dummy_slave_a|data[28]~90 (
// Equation(s):
// \dummy_slave_a|data[28]~90_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [39])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a28 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [39]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[28]~90 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N8
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N9
dffeas \dummy_master_b|mem_rtl_0_bypass[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N20
cycloneive_lcell_comb \dummy_master_b|mem~31 (
// Equation(s):
// \dummy_master_b|mem~31_combout  = (\dummy_master_b|mem_rtl_0_bypass [68] & (((!\dummy_master_b|mem~0_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~2_combout )))

	.dataa(\dummy_master_b|mem_rtl_0_bypass [68]),
	.datab(\dummy_master_b|mem~2_combout ),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~31_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~31 .lut_mask = 16'h2AAA;
defparam \dummy_master_b|mem~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N7
dffeas \dummy_master_b|mem_rtl_0_bypass[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[28]~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N6
cycloneive_lcell_comb \dummy_master_b|data[28]~28 (
// Equation(s):
// \dummy_master_b|data[28]~28_combout  = ((\dummy_master_b|mem~31_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a28 ))) # (!\dummy_master_b|mem~31_combout  & (\dummy_master_b|mem_rtl_0_bypass [67]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|data_out[0]~1_combout ),
	.datab(\dummy_master_b|mem~31_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [67]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[28]~28 .lut_mask = 16'hFD75;
defparam \dummy_master_b|data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N10
cycloneive_lcell_comb \dummy_slave_a|data[28]~91 (
// Equation(s):
// \dummy_slave_a|data[28]~91_combout  = (\dummy_slave_b|data[28]~29_combout  & (\dummy_master_a|data[28]~28_combout  & (\dummy_slave_a|data[28]~90_combout  & \dummy_master_b|data[28]~28_combout )))

	.dataa(\dummy_slave_b|data[28]~29_combout ),
	.datab(\dummy_master_a|data[28]~28_combout ),
	.datac(\dummy_slave_a|data[28]~90_combout ),
	.datad(\dummy_master_b|data[28]~28_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[28]~91_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[28]~91 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[28]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N28
cycloneive_lcell_comb \dummy_slave_a|data[28]~126 (
// Equation(s):
// \dummy_slave_a|data[28]~126_combout  = (\dummy_slave_a|data[28]~91_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(\dummy_slave_a|data[28]~91_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[28]~126_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[28]~126 .lut_mask = 16'hAAFF;
defparam \dummy_slave_a|data[28]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N28
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N29
dffeas \dummy_master_a|mem_rtl_0_bypass[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N12
cycloneive_lcell_comb \dummy_master_a|mem~30 (
// Equation(s):
// \dummy_master_a|mem~30_combout  = (\dummy_master_a|mem_rtl_0_bypass [66] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [66]),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~30_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~30 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N22
cycloneive_lcell_comb \dummy_master_a|data[27]~27 (
// Equation(s):
// \dummy_master_a|data[27]~27_combout  = ((\dummy_master_a|mem~30_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a27 ))) # (!\dummy_master_a|mem~30_combout  & (\dummy_master_a|mem_rtl_0_bypass [65]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [65]),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\dummy_master_a|mem~30_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[27]~27 .lut_mask = 16'hF5DD;
defparam \dummy_master_a|data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N9
dffeas \dummy_slave_b|mem_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N8
cycloneive_lcell_comb \dummy_slave_b|data[27]~28 (
// Equation(s):
// \dummy_slave_b|data[27]~28_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [38])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a27 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [38]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[27]~28 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N27
dffeas \dummy_slave_a|mem_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N26
cycloneive_lcell_comb \dummy_slave_a|data[27]~88 (
// Equation(s):
// \dummy_slave_a|data[27]~88_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [38])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a27 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [38]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[27]~88 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N0
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N1
dffeas \dummy_master_b|mem_rtl_0_bypass[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N10
cycloneive_lcell_comb \dummy_master_b|mem~30 (
// Equation(s):
// \dummy_master_b|mem~30_combout  = (\dummy_master_b|mem_rtl_0_bypass [66] & (((!\dummy_master_b|mem~1_combout ) # (!\dummy_master_b|mem~0_combout )) # (!\dummy_master_b|mem~2_combout )))

	.dataa(\dummy_master_b|mem~2_combout ),
	.datab(\dummy_master_b|mem~0_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [66]),
	.datad(\dummy_master_b|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~30_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~30 .lut_mask = 16'h70F0;
defparam \dummy_master_b|mem~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N19
dffeas \dummy_master_b|mem_rtl_0_bypass[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[27]~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N18
cycloneive_lcell_comb \dummy_master_b|data[27]~27 (
// Equation(s):
// \dummy_master_b|data[27]~27_combout  = ((\dummy_master_b|mem~30_combout  & (\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a27 )) # (!\dummy_master_b|mem~30_combout  & ((\dummy_master_b|mem_rtl_0_bypass [65])))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~30_combout ),
	.datab(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [65]),
	.datad(\dummy_master_b|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[27]~27 .lut_mask = 16'hD8FF;
defparam \dummy_master_b|data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N6
cycloneive_lcell_comb \dummy_slave_a|data[27]~89 (
// Equation(s):
// \dummy_slave_a|data[27]~89_combout  = (\dummy_master_a|data[27]~27_combout  & (\dummy_slave_b|data[27]~28_combout  & (\dummy_slave_a|data[27]~88_combout  & \dummy_master_b|data[27]~27_combout )))

	.dataa(\dummy_master_a|data[27]~27_combout ),
	.datab(\dummy_slave_b|data[27]~28_combout ),
	.datac(\dummy_slave_a|data[27]~88_combout ),
	.datad(\dummy_master_b|data[27]~27_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[27]~89 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N28
cycloneive_lcell_comb \dummy_slave_b|data_reg~28 (
// Equation(s):
// \dummy_slave_b|data_reg~28_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[27]~89_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_b|always1~1_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[27]~89_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~28 .lut_mask = 16'hA0AA;
defparam \dummy_slave_b|data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N29
dffeas \dummy_slave_b|data_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[27] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N30
cycloneive_lcell_comb \dummy_slave_b|data[26]~27 (
// Equation(s):
// \dummy_slave_b|data[26]~27_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [37])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a26 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [37]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[26]~27 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y2_N3
dffeas \dummy_slave_a|mem_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N2
cycloneive_lcell_comb \dummy_slave_a|data[26]~86 (
// Equation(s):
// \dummy_slave_a|data[26]~86_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [37])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a26 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [37]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[26]~86_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[26]~86 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[26]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \dummy_master_b|mem_rtl_0_bypass[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \dummy_master_b|mem~29 (
// Equation(s):
// \dummy_master_b|mem~29_combout  = (\dummy_master_b|mem_rtl_0_bypass [64] & (((!\dummy_master_b|mem~1_combout ) # (!\dummy_master_b|mem~0_combout )) # (!\dummy_master_b|mem~2_combout )))

	.dataa(\dummy_master_b|mem~2_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [64]),
	.datac(\dummy_master_b|mem~0_combout ),
	.datad(\dummy_master_b|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~29_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~29 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y2_N5
dffeas \dummy_master_b|mem_rtl_0_bypass[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[26]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N4
cycloneive_lcell_comb \dummy_master_b|data[26]~26 (
// Equation(s):
// \dummy_master_b|data[26]~26_combout  = ((\dummy_master_b|mem~29_combout  & (\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a26 )) # (!\dummy_master_b|mem~29_combout  & ((\dummy_master_b|mem_rtl_0_bypass [63])))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~29_combout ),
	.datab(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [63]),
	.datad(\dummy_master_b|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[26]~26 .lut_mask = 16'hD8FF;
defparam \dummy_master_b|data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N22
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y2_N23
dffeas \dummy_master_a|mem_rtl_0_bypass[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N12
cycloneive_lcell_comb \dummy_master_a|mem~29 (
// Equation(s):
// \dummy_master_a|mem~29_combout  = (\dummy_master_a|mem_rtl_0_bypass [64] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~1_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem~2_combout ),
	.datab(\dummy_master_a|mem~1_combout ),
	.datac(\dummy_master_a|mem_rtl_0_bypass [64]),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~29_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~29 .lut_mask = 16'h70F0;
defparam \dummy_master_a|mem~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y2_N29
dffeas \dummy_master_a|mem_rtl_0_bypass[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[26]~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N28
cycloneive_lcell_comb \dummy_master_a|data[26]~26 (
// Equation(s):
// \dummy_master_a|data[26]~26_combout  = ((\dummy_master_a|mem~29_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a26 ))) # (!\dummy_master_a|mem~29_combout  & (\dummy_master_a|mem_rtl_0_bypass [63]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem~29_combout ),
	.datac(\dummy_master_a|mem_rtl_0_bypass [63]),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[26]~26 .lut_mask = 16'hFD75;
defparam \dummy_master_a|data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N10
cycloneive_lcell_comb \dummy_slave_a|data[26]~87 (
// Equation(s):
// \dummy_slave_a|data[26]~87_combout  = (\dummy_slave_b|data[26]~27_combout  & (\dummy_slave_a|data[26]~86_combout  & (\dummy_master_b|data[26]~26_combout  & \dummy_master_a|data[26]~26_combout )))

	.dataa(\dummy_slave_b|data[26]~27_combout ),
	.datab(\dummy_slave_a|data[26]~86_combout ),
	.datac(\dummy_master_b|data[26]~26_combout ),
	.datad(\dummy_master_a|data[26]~26_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[26]~87_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[26]~87 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[26]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N14
cycloneive_lcell_comb \dummy_slave_a|data_reg~27 (
// Equation(s):
// \dummy_slave_a|data_reg~27_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[26]~87_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[26]~87_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~27 .lut_mask = 16'hAF00;
defparam \dummy_slave_a|data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y2_N15
dffeas \dummy_slave_a|data_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[26] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneive_lcell_comb \dummy_slave_a|data[25]~84 (
// Equation(s):
// \dummy_slave_a|data[25]~84_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [36])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a25 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [36]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[25]~84_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[25]~84 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[25]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N19
dffeas \dummy_master_a|mem_rtl_0_bypass[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[25]~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N20
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N21
dffeas \dummy_master_a|mem_rtl_0_bypass[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N18
cycloneive_lcell_comb \dummy_master_a|mem~28 (
// Equation(s):
// \dummy_master_a|mem~28_combout  = (\dummy_master_a|mem_rtl_0_bypass [62] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [62]),
	.datab(\dummy_master_a|mem~1_combout ),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~28_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~28 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \dummy_master_a|data[25]~25 (
// Equation(s):
// \dummy_master_a|data[25]~25_combout  = ((\dummy_master_a|mem~28_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a25 ))) # (!\dummy_master_a|mem~28_combout  & (\dummy_master_a|mem_rtl_0_bypass [61]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [61]),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\dummy_master_a|mem~28_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[25]~25 .lut_mask = 16'hF5DD;
defparam \dummy_master_a|data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \dummy_master_b|mem_rtl_0_bypass[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \dummy_master_b|mem~28 (
// Equation(s):
// \dummy_master_b|mem~28_combout  = (\dummy_master_b|mem_rtl_0_bypass [62] & (((!\dummy_master_b|mem~0_combout ) # (!\dummy_master_b|mem~2_combout )) # (!\dummy_master_b|mem~1_combout )))

	.dataa(\dummy_master_b|mem~1_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [62]),
	.datac(\dummy_master_b|mem~2_combout ),
	.datad(\dummy_master_b|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~28_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~28 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \dummy_master_b|mem_rtl_0_bypass[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[25]~123_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \dummy_master_b|data[25]~25 (
// Equation(s):
// \dummy_master_b|data[25]~25_combout  = ((\dummy_master_b|mem~28_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a25 ))) # (!\dummy_master_b|mem~28_combout  & (\dummy_master_b|mem_rtl_0_bypass [61]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~28_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [61]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[25]~25 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \dummy_slave_b|mem_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \dummy_slave_b|data[25]~26 (
// Equation(s):
// \dummy_slave_b|data[25]~26_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [36])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a25 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [36]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[25]~26 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneive_lcell_comb \dummy_slave_a|data[25]~85 (
// Equation(s):
// \dummy_slave_a|data[25]~85_combout  = (\dummy_slave_a|data[25]~84_combout  & (\dummy_master_a|data[25]~25_combout  & (\dummy_master_b|data[25]~25_combout  & \dummy_slave_b|data[25]~26_combout )))

	.dataa(\dummy_slave_a|data[25]~84_combout ),
	.datab(\dummy_master_a|data[25]~25_combout ),
	.datac(\dummy_master_b|data[25]~25_combout ),
	.datad(\dummy_slave_b|data[25]~26_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[25]~85_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[25]~85 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[25]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \dummy_slave_a|data[25]~123 (
// Equation(s):
// \dummy_slave_a|data[25]~123_combout  = (\dummy_slave_a|data[25]~85_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(\dummy_slave_a|data[25]~85_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data[25]~123_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[25]~123 .lut_mask = 16'hAFAF;
defparam \dummy_slave_a|data[25]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneive_lcell_comb \dummy_master_a|data[24]~24 (
// Equation(s):
// \dummy_master_a|data[24]~24_combout  = ((\dummy_master_a|mem~27_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a24 ))) # (!\dummy_master_a|mem~27_combout  & (\dummy_master_a|mem_rtl_0_bypass [59]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem~27_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [59]),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\dummy_master_a|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[24]~24 .lut_mask = 16'hE4FF;
defparam \dummy_master_a|data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N19
dffeas \dummy_slave_a|mem_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cycloneive_lcell_comb \dummy_slave_a|data[24]~82 (
// Equation(s):
// \dummy_slave_a|data[24]~82_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [35])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a24 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [35]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[24]~82_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[24]~82 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[24]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N5
dffeas \dummy_slave_b|mem_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cycloneive_lcell_comb \dummy_slave_b|data[24]~25 (
// Equation(s):
// \dummy_slave_b|data[24]~25_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [35])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a24 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [35]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[24]~25 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N17
dffeas \dummy_master_b|mem_rtl_0_bypass[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cycloneive_lcell_comb \dummy_master_b|mem~27 (
// Equation(s):
// \dummy_master_b|mem~27_combout  = (\dummy_master_b|mem_rtl_0_bypass [60] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~0_combout )) # (!\dummy_master_b|mem~1_combout )))

	.dataa(\dummy_master_b|mem~1_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [60]),
	.datac(\dummy_master_b|mem~0_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~27_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~27 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N3
dffeas \dummy_master_b|mem_rtl_0_bypass[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[24]~122_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneive_lcell_comb \dummy_master_b|data[24]~24 (
// Equation(s):
// \dummy_master_b|data[24]~24_combout  = ((\dummy_master_b|mem~27_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a24 ))) # (!\dummy_master_b|mem~27_combout  & (\dummy_master_b|mem_rtl_0_bypass [59]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~27_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [59]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[24]~24 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cycloneive_lcell_comb \dummy_slave_a|data[24]~83 (
// Equation(s):
// \dummy_slave_a|data[24]~83_combout  = (\dummy_master_a|data[24]~24_combout  & (\dummy_slave_a|data[24]~82_combout  & (\dummy_slave_b|data[24]~25_combout  & \dummy_master_b|data[24]~24_combout )))

	.dataa(\dummy_master_a|data[24]~24_combout ),
	.datab(\dummy_slave_a|data[24]~82_combout ),
	.datac(\dummy_slave_b|data[24]~25_combout ),
	.datad(\dummy_master_b|data[24]~24_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[24]~83_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[24]~83 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[24]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneive_lcell_comb \dummy_slave_a|data_reg~25 (
// Equation(s):
// \dummy_slave_a|data_reg~25_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[24]~83_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|always1~1_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[24]~83_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~25 .lut_mask = 16'hAA0A;
defparam \dummy_slave_a|data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N9
dffeas \dummy_slave_a|data_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[24] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
cycloneive_lcell_comb \dummy_slave_a|data[23]~80 (
// Equation(s):
// \dummy_slave_a|data[23]~80_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [34])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a23 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [34]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[23]~80_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[23]~80 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[23]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N15
dffeas \dummy_master_a|mem_rtl_0_bypass[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \dummy_master_a|mem~26 (
// Equation(s):
// \dummy_master_a|mem~26_combout  = (\dummy_master_a|mem_rtl_0_bypass [58] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~1_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem~2_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [58]),
	.datac(\dummy_master_a|mem~1_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~26_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~26 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \dummy_master_a|mem_rtl_0_bypass[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[23]~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneive_lcell_comb \dummy_master_a|data[23]~23 (
// Equation(s):
// \dummy_master_a|data[23]~23_combout  = ((\dummy_master_a|mem~26_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a23 ))) # (!\dummy_master_a|mem~26_combout  & (\dummy_master_a|mem_rtl_0_bypass [57]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem~26_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [57]),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\dummy_master_a|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[23]~23 .lut_mask = 16'hE4FF;
defparam \dummy_master_a|data[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N1
dffeas \dummy_master_b|mem_rtl_0_bypass[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneive_lcell_comb \dummy_master_b|mem~26 (
// Equation(s):
// \dummy_master_b|mem~26_combout  = (\dummy_master_b|mem_rtl_0_bypass [58] & (((!\dummy_master_b|mem~0_combout ) # (!\dummy_master_b|mem~2_combout )) # (!\dummy_master_b|mem~1_combout )))

	.dataa(\dummy_master_b|mem~1_combout ),
	.datab(\dummy_master_b|mem~2_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [58]),
	.datad(\dummy_master_b|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~26_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~26 .lut_mask = 16'h70F0;
defparam \dummy_master_b|mem~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N15
dffeas \dummy_master_b|mem_rtl_0_bypass[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[23]~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
cycloneive_lcell_comb \dummy_master_b|data[23]~23 (
// Equation(s):
// \dummy_master_b|data[23]~23_combout  = ((\dummy_master_b|mem~26_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a23 ))) # (!\dummy_master_b|mem~26_combout  & (\dummy_master_b|mem_rtl_0_bypass [57]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~26_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [57]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[23]~23 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \dummy_slave_b|mem_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
cycloneive_lcell_comb \dummy_slave_b|data[23]~24 (
// Equation(s):
// \dummy_slave_b|data[23]~24_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [34])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a23 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [34]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[23]~24 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneive_lcell_comb \dummy_slave_a|data[23]~81 (
// Equation(s):
// \dummy_slave_a|data[23]~81_combout  = (\dummy_slave_a|data[23]~80_combout  & (\dummy_master_a|data[23]~23_combout  & (\dummy_master_b|data[23]~23_combout  & \dummy_slave_b|data[23]~24_combout )))

	.dataa(\dummy_slave_a|data[23]~80_combout ),
	.datab(\dummy_master_a|data[23]~23_combout ),
	.datac(\dummy_master_b|data[23]~23_combout ),
	.datad(\dummy_slave_b|data[23]~24_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[23]~81_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[23]~81 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[23]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N18
cycloneive_lcell_comb \dummy_slave_b|data_reg~24 (
// Equation(s):
// \dummy_slave_b|data_reg~24_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[23]~81_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_b|always1~1_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[23]~81_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~24 .lut_mask = 16'hA0AA;
defparam \dummy_slave_b|data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N19
dffeas \dummy_slave_b|data_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[23] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneive_lcell_comb \dummy_slave_b|data[22]~23 (
// Equation(s):
// \dummy_slave_b|data[22]~23_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [33])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a22 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [33]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[22]~23 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N17
dffeas \dummy_slave_a|mem_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \dummy_slave_a|data[22]~78 (
// Equation(s):
// \dummy_slave_a|data[22]~78_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [33])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a22 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [33]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[22]~78_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[22]~78 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[22]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \dummy_master_b|mem_rtl_0_bypass[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \dummy_master_b|mem~25 (
// Equation(s):
// \dummy_master_b|mem~25_combout  = (\dummy_master_b|mem_rtl_0_bypass [56] & (((!\dummy_master_b|mem~1_combout ) # (!\dummy_master_b|mem~0_combout )) # (!\dummy_master_b|mem~2_combout )))

	.dataa(\dummy_master_b|mem~2_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [56]),
	.datac(\dummy_master_b|mem~0_combout ),
	.datad(\dummy_master_b|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~25_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~25 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N15
dffeas \dummy_master_b|mem_rtl_0_bypass[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[22]~120_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneive_lcell_comb \dummy_master_b|data[22]~22 (
// Equation(s):
// \dummy_master_b|data[22]~22_combout  = ((\dummy_master_b|mem~25_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a22 ))) # (!\dummy_master_b|mem~25_combout  & (\dummy_master_b|mem_rtl_0_bypass [55]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~25_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [55]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[22]~22 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N17
dffeas \dummy_master_a|mem_rtl_0_bypass[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
cycloneive_lcell_comb \dummy_master_a|mem~25 (
// Equation(s):
// \dummy_master_a|mem~25_combout  = (\dummy_master_a|mem_rtl_0_bypass [56] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [56]),
	.datab(\dummy_master_a|mem~2_combout ),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~25_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~25 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \dummy_master_a|mem_rtl_0_bypass[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[22]~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
cycloneive_lcell_comb \dummy_master_a|data[22]~22 (
// Equation(s):
// \dummy_master_a|data[22]~22_combout  = ((\dummy_master_a|mem~25_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a22 ))) # (!\dummy_master_a|mem~25_combout  & (\dummy_master_a|mem_rtl_0_bypass [55]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem~25_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [55]),
	.datac(\dummy_master_a|data_out[0]~1_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[22]~22 .lut_mask = 16'hEF4F;
defparam \dummy_master_a|data[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneive_lcell_comb \dummy_slave_a|data[22]~79 (
// Equation(s):
// \dummy_slave_a|data[22]~79_combout  = (\dummy_slave_b|data[22]~23_combout  & (\dummy_slave_a|data[22]~78_combout  & (\dummy_master_b|data[22]~22_combout  & \dummy_master_a|data[22]~22_combout )))

	.dataa(\dummy_slave_b|data[22]~23_combout ),
	.datab(\dummy_slave_a|data[22]~78_combout ),
	.datac(\dummy_master_b|data[22]~22_combout ),
	.datad(\dummy_master_a|data[22]~22_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[22]~79_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[22]~79 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[22]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneive_lcell_comb \dummy_slave_a|data[22]~120 (
// Equation(s):
// \dummy_slave_a|data[22]~120_combout  = (\dummy_slave_a|data[22]~79_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_a|data[22]~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data[22]~120_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[22]~120 .lut_mask = 16'hF3F3;
defparam \dummy_slave_a|data[22]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneive_lcell_comb \dummy_master_a|data[21]~21 (
// Equation(s):
// \dummy_master_a|data[21]~21_combout  = ((\dummy_master_a|mem~24_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a21 ))) # (!\dummy_master_a|mem~24_combout  & (\dummy_master_a|mem_rtl_0_bypass [53]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem~24_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [53]),
	.datac(\dummy_master_a|data_out[0]~1_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[21]~21 .lut_mask = 16'hEF4F;
defparam \dummy_master_a|data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N21
dffeas \dummy_master_b|mem_rtl_0_bypass[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneive_lcell_comb \dummy_master_b|mem~24 (
// Equation(s):
// \dummy_master_b|mem~24_combout  = (\dummy_master_b|mem_rtl_0_bypass [54] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem_rtl_0_bypass [54]),
	.datab(\dummy_master_b|mem~0_combout ),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~24_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~24 .lut_mask = 16'h2AAA;
defparam \dummy_master_b|mem~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \dummy_master_b|mem_rtl_0_bypass[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[21]~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneive_lcell_comb \dummy_master_b|data[21]~21 (
// Equation(s):
// \dummy_master_b|data[21]~21_combout  = ((\dummy_master_b|mem~24_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a21 ))) # (!\dummy_master_b|mem~24_combout  & (\dummy_master_b|mem_rtl_0_bypass [53]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~24_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [53]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[21]~21 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \dummy_slave_a|mem_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneive_lcell_comb \dummy_slave_a|data[21]~76 (
// Equation(s):
// \dummy_slave_a|data[21]~76_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [32])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a21 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [32]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[21]~76_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[21]~76 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[21]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N29
dffeas \dummy_slave_b|mem_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cycloneive_lcell_comb \dummy_slave_b|data[21]~22 (
// Equation(s):
// \dummy_slave_b|data[21]~22_combout  = ((\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0_bypass [32]))) # (!\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a21 ))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [32]),
	.datad(\dummy_slave_b|mem~3_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[21]~22 .lut_mask = 16'hF5DD;
defparam \dummy_slave_b|data[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cycloneive_lcell_comb \dummy_slave_a|data[21]~77 (
// Equation(s):
// \dummy_slave_a|data[21]~77_combout  = (\dummy_master_a|data[21]~21_combout  & (\dummy_master_b|data[21]~21_combout  & (\dummy_slave_a|data[21]~76_combout  & \dummy_slave_b|data[21]~22_combout )))

	.dataa(\dummy_master_a|data[21]~21_combout ),
	.datab(\dummy_master_b|data[21]~21_combout ),
	.datac(\dummy_slave_a|data[21]~76_combout ),
	.datad(\dummy_slave_b|data[21]~22_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[21]~77_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[21]~77 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[21]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneive_lcell_comb \dummy_slave_a|data[21]~119 (
// Equation(s):
// \dummy_slave_a|data[21]~119_combout  = (\dummy_slave_a|data[21]~77_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(\dummy_slave_a|data[21]~77_combout ),
	.datac(gnd),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[21]~119_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[21]~119 .lut_mask = 16'hCCFF;
defparam \dummy_slave_a|data[21]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \dummy_master_b|mem_rtl_0_bypass[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
cycloneive_lcell_comb \dummy_master_b|mem~23 (
// Equation(s):
// \dummy_master_b|mem~23_combout  = (\dummy_master_b|mem_rtl_0_bypass [52] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~0_combout )) # (!\dummy_master_b|mem~1_combout )))

	.dataa(\dummy_master_b|mem~1_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [52]),
	.datac(\dummy_master_b|mem~0_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~23_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~23 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N27
dffeas \dummy_master_b|mem_rtl_0_bypass[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[20]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
cycloneive_lcell_comb \dummy_master_b|data[20]~20 (
// Equation(s):
// \dummy_master_b|data[20]~20_combout  = ((\dummy_master_b|mem~23_combout  & (\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a20 )) # (!\dummy_master_b|mem~23_combout  & ((\dummy_master_b|mem_rtl_0_bypass [51])))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\dummy_master_b|mem~23_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [51]),
	.datad(\dummy_master_b|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[20]~20 .lut_mask = 16'hB8FF;
defparam \dummy_master_b|data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N5
dffeas \dummy_slave_a|mem_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
cycloneive_lcell_comb \dummy_slave_a|data[20]~74 (
// Equation(s):
// \dummy_slave_a|data[20]~74_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [31])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a20 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [31]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[20]~74_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[20]~74 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[20]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \dummy_master_a|mem_rtl_0_bypass[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[20]~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N26
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N27
dffeas \dummy_master_a|mem_rtl_0_bypass[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N28
cycloneive_lcell_comb \dummy_master_a|mem~23 (
// Equation(s):
// \dummy_master_a|mem~23_combout  = (\dummy_master_a|mem_rtl_0_bypass [52] & (((!\dummy_master_a|mem~2_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [52]),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~23_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~23 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
cycloneive_lcell_comb \dummy_master_a|data[20]~20 (
// Equation(s):
// \dummy_master_a|data[20]~20_combout  = ((\dummy_master_a|mem~23_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a20 ))) # (!\dummy_master_a|mem~23_combout  & (\dummy_master_a|mem_rtl_0_bypass [51]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem_rtl_0_bypass [51]),
	.datab(\dummy_master_a|data_out[0]~1_combout ),
	.datac(\dummy_master_a|mem~23_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[20]~20 .lut_mask = 16'hFB3B;
defparam \dummy_master_a|data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \dummy_slave_b|mem_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
cycloneive_lcell_comb \dummy_slave_b|data[20]~21 (
// Equation(s):
// \dummy_slave_b|data[20]~21_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [31])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a20 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [31]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[20]~21 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
cycloneive_lcell_comb \dummy_slave_a|data[20]~75 (
// Equation(s):
// \dummy_slave_a|data[20]~75_combout  = (\dummy_master_b|data[20]~20_combout  & (\dummy_slave_a|data[20]~74_combout  & (\dummy_master_a|data[20]~20_combout  & \dummy_slave_b|data[20]~21_combout )))

	.dataa(\dummy_master_b|data[20]~20_combout ),
	.datab(\dummy_slave_a|data[20]~74_combout ),
	.datac(\dummy_master_a|data[20]~20_combout ),
	.datad(\dummy_slave_b|data[20]~21_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[20]~75_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[20]~75 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[20]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneive_lcell_comb \dummy_slave_a|data[20]~118 (
// Equation(s):
// \dummy_slave_a|data[20]~118_combout  = (\dummy_slave_a|data[20]~75_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[20]~75_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[20]~118_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[20]~118 .lut_mask = 16'hF0FF;
defparam \dummy_slave_a|data[20]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \dummy_master_a|data[19]~19 (
// Equation(s):
// \dummy_master_a|data[19]~19_combout  = ((\dummy_master_a|mem~22_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a19 ))) # (!\dummy_master_a|mem~22_combout  & (\dummy_master_a|mem_rtl_0_bypass [49]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [49]),
	.datac(\dummy_master_a|mem~22_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[19]~19 .lut_mask = 16'hFD5D;
defparam \dummy_master_a|data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \dummy_slave_a|mem_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \dummy_slave_a|data[19]~72 (
// Equation(s):
// \dummy_slave_a|data[19]~72_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [30])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [30]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[19]~72_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[19]~72 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[19]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \dummy_master_b|mem_rtl_0_bypass[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \dummy_master_b|mem~22 (
// Equation(s):
// \dummy_master_b|mem~22_combout  = (\dummy_master_b|mem_rtl_0_bypass [50] & (((!\dummy_master_b|mem~1_combout ) # (!\dummy_master_b|mem~0_combout )) # (!\dummy_master_b|mem~2_combout )))

	.dataa(\dummy_master_b|mem~2_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [50]),
	.datac(\dummy_master_b|mem~0_combout ),
	.datad(\dummy_master_b|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~22 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \dummy_master_b|mem_rtl_0_bypass[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[19]~117_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \dummy_master_b|data[19]~19 (
// Equation(s):
// \dummy_master_b|data[19]~19_combout  = ((\dummy_master_b|mem~22_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a19 ))) # (!\dummy_master_b|mem~22_combout  & (\dummy_master_b|mem_rtl_0_bypass [49]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|data_out[0]~1_combout ),
	.datab(\dummy_master_b|mem~22_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [49]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[19]~19 .lut_mask = 16'hFD75;
defparam \dummy_master_b|data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \dummy_slave_b|mem_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \dummy_slave_b|data[19]~20 (
// Equation(s):
// \dummy_slave_b|data[19]~20_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [30])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [30]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[19]~20 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \dummy_slave_a|data[19]~73 (
// Equation(s):
// \dummy_slave_a|data[19]~73_combout  = (\dummy_master_a|data[19]~19_combout  & (\dummy_slave_a|data[19]~72_combout  & (\dummy_master_b|data[19]~19_combout  & \dummy_slave_b|data[19]~20_combout )))

	.dataa(\dummy_master_a|data[19]~19_combout ),
	.datab(\dummy_slave_a|data[19]~72_combout ),
	.datac(\dummy_master_b|data[19]~19_combout ),
	.datad(\dummy_slave_b|data[19]~20_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[19]~73_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[19]~73 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[19]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \dummy_slave_a|data[19]~117 (
// Equation(s):
// \dummy_slave_a|data[19]~117_combout  = (\dummy_slave_a|data[19]~73_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[19]~73_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[19]~117_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[19]~117 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[19]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \dummy_master_a|data[18]~18 (
// Equation(s):
// \dummy_master_a|data[18]~18_combout  = ((\dummy_master_a|mem~21_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\dummy_master_a|mem~21_combout  & (\dummy_master_a|mem_rtl_0_bypass [47]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem~21_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [47]),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\dummy_master_a|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[18]~18 .lut_mask = 16'hE4FF;
defparam \dummy_master_a|data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \dummy_master_b|mem_rtl_0_bypass[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \dummy_master_b|mem~21 (
// Equation(s):
// \dummy_master_b|mem~21_combout  = (\dummy_master_b|mem_rtl_0_bypass [48] & (((!\dummy_master_b|mem~1_combout ) # (!\dummy_master_b|mem~0_combout )) # (!\dummy_master_b|mem~2_combout )))

	.dataa(\dummy_master_b|mem~2_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [48]),
	.datac(\dummy_master_b|mem~0_combout ),
	.datad(\dummy_master_b|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~21_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~21 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \dummy_master_b|mem_rtl_0_bypass[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[18]~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \dummy_master_b|data[18]~18 (
// Equation(s):
// \dummy_master_b|data[18]~18_combout  = ((\dummy_master_b|mem~21_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\dummy_master_b|mem~21_combout  & (\dummy_master_b|mem_rtl_0_bypass [47]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~21_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [47]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[18]~18 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N15
dffeas \dummy_slave_a|mem_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \dummy_slave_a|data[18]~70 (
// Equation(s):
// \dummy_slave_a|data[18]~70_combout  = ((\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0_bypass [29]))) # (!\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [29]),
	.datad(\dummy_slave_a|data~32_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[18]~70_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[18]~70 .lut_mask = 16'hE4FF;
defparam \dummy_slave_a|data[18]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \dummy_slave_b|mem_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \dummy_slave_b|data[18]~19 (
// Equation(s):
// \dummy_slave_b|data[18]~19_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [29])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [29]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[18]~19 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \dummy_slave_a|data[18]~71 (
// Equation(s):
// \dummy_slave_a|data[18]~71_combout  = (\dummy_master_a|data[18]~18_combout  & (\dummy_master_b|data[18]~18_combout  & (\dummy_slave_a|data[18]~70_combout  & \dummy_slave_b|data[18]~19_combout )))

	.dataa(\dummy_master_a|data[18]~18_combout ),
	.datab(\dummy_master_b|data[18]~18_combout ),
	.datac(\dummy_slave_a|data[18]~70_combout ),
	.datad(\dummy_slave_b|data[18]~19_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[18]~71_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[18]~71 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[18]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \dummy_slave_a|data_reg~19 (
// Equation(s):
// \dummy_slave_a|data_reg~19_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[18]~71_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[18]~71_combout ),
	.datab(\dummy_slave_a|always1~1_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~19 .lut_mask = 16'h8C8C;
defparam \dummy_slave_a|data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N9
dffeas \dummy_slave_a|data_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[18] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \dummy_slave_a|data[17]~68 (
// Equation(s):
// \dummy_slave_a|data[17]~68_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [28])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [28]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[17]~68_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[17]~68 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[17]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \dummy_master_b|mem_rtl_0_bypass[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \dummy_master_b|mem~20 (
// Equation(s):
// \dummy_master_b|mem~20_combout  = (\dummy_master_b|mem_rtl_0_bypass [46] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem_rtl_0_bypass [46]),
	.datab(\dummy_master_b|mem~0_combout ),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~20 .lut_mask = 16'h2AAA;
defparam \dummy_master_b|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \dummy_master_b|mem_rtl_0_bypass[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[17]~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \dummy_master_b|data[17]~17 (
// Equation(s):
// \dummy_master_b|data[17]~17_combout  = ((\dummy_master_b|mem~20_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\dummy_master_b|mem~20_combout  & (\dummy_master_b|mem_rtl_0_bypass [45]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~20_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [45]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[17]~17 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \dummy_slave_b|mem_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \dummy_slave_b|data[17]~18 (
// Equation(s):
// \dummy_slave_b|data[17]~18_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [28])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [28]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[17]~18 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \dummy_master_a|mem_rtl_0_bypass[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[17]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \dummy_master_a|mem_rtl_0_bypass[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \dummy_master_a|mem~20 (
// Equation(s):
// \dummy_master_a|mem~20_combout  = (\dummy_master_a|mem_rtl_0_bypass [46] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [46]),
	.datab(\dummy_master_a|mem~2_combout ),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~20 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \dummy_master_a|data[17]~17 (
// Equation(s):
// \dummy_master_a|data[17]~17_combout  = ((\dummy_master_a|mem~20_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\dummy_master_a|mem~20_combout  & (\dummy_master_a|mem_rtl_0_bypass [45]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [45]),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\dummy_master_a|mem~20_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[17]~17 .lut_mask = 16'hF5DD;
defparam \dummy_master_a|data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \dummy_slave_a|data[17]~69 (
// Equation(s):
// \dummy_slave_a|data[17]~69_combout  = (\dummy_slave_a|data[17]~68_combout  & (\dummy_master_b|data[17]~17_combout  & (\dummy_slave_b|data[17]~18_combout  & \dummy_master_a|data[17]~17_combout )))

	.dataa(\dummy_slave_a|data[17]~68_combout ),
	.datab(\dummy_master_b|data[17]~17_combout ),
	.datac(\dummy_slave_b|data[17]~18_combout ),
	.datad(\dummy_master_a|data[17]~17_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[17]~69_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[17]~69 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[17]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \dummy_slave_a|data_reg~18 (
// Equation(s):
// \dummy_slave_a|data_reg~18_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[17]~69_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(\dummy_slave_a|data[17]~69_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~18 .lut_mask = 16'hF030;
defparam \dummy_slave_a|data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \dummy_slave_a|data_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[17] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \dummy_slave_a|data[16]~66 (
// Equation(s):
// \dummy_slave_a|data[16]~66_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [27])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [27]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[16]~66_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[16]~66 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[16]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N23
dffeas \dummy_master_a|mem_rtl_0_bypass[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[16]~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \dummy_master_a|mem_rtl_0_bypass[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \dummy_master_a|mem~19 (
// Equation(s):
// \dummy_master_a|mem~19_combout  = (\dummy_master_a|mem_rtl_0_bypass [44] & (((!\dummy_master_a|mem~2_combout ) # (!\dummy_master_a|mem~1_combout )) # (!\dummy_master_a|mem~0_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [44]),
	.datab(\dummy_master_a|mem~0_combout ),
	.datac(\dummy_master_a|mem~1_combout ),
	.datad(\dummy_master_a|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~19 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
cycloneive_lcell_comb \dummy_master_a|data[16]~16 (
// Equation(s):
// \dummy_master_a|data[16]~16_combout  = ((\dummy_master_a|mem~19_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\dummy_master_a|mem~19_combout  & (\dummy_master_a|mem_rtl_0_bypass [43]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem_rtl_0_bypass [43]),
	.datab(\dummy_master_a|mem~19_combout ),
	.datac(\dummy_master_a|data_out[0]~1_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[16]~16 .lut_mask = 16'hEF2F;
defparam \dummy_master_a|data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \dummy_master_b|mem_rtl_0_bypass[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \dummy_master_b|mem~19 (
// Equation(s):
// \dummy_master_b|mem~19_combout  = (\dummy_master_b|mem_rtl_0_bypass [44] & (((!\dummy_master_b|mem~1_combout ) # (!\dummy_master_b|mem~0_combout )) # (!\dummy_master_b|mem~2_combout )))

	.dataa(\dummy_master_b|mem~2_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [44]),
	.datac(\dummy_master_b|mem~0_combout ),
	.datad(\dummy_master_b|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~19 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N31
dffeas \dummy_master_b|mem_rtl_0_bypass[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[16]~114_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
cycloneive_lcell_comb \dummy_master_b|data[16]~16 (
// Equation(s):
// \dummy_master_b|data[16]~16_combout  = ((\dummy_master_b|mem~19_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\dummy_master_b|mem~19_combout  & (\dummy_master_b|mem_rtl_0_bypass [43]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|data_out[0]~1_combout ),
	.datab(\dummy_master_b|mem~19_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [43]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[16]~16 .lut_mask = 16'hFD75;
defparam \dummy_master_b|data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \dummy_slave_b|mem_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cycloneive_lcell_comb \dummy_slave_b|data[16]~17 (
// Equation(s):
// \dummy_slave_b|data[16]~17_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [27])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [27]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[16]~17 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
cycloneive_lcell_comb \dummy_slave_a|data[16]~67 (
// Equation(s):
// \dummy_slave_a|data[16]~67_combout  = (\dummy_slave_a|data[16]~66_combout  & (\dummy_master_a|data[16]~16_combout  & (\dummy_master_b|data[16]~16_combout  & \dummy_slave_b|data[16]~17_combout )))

	.dataa(\dummy_slave_a|data[16]~66_combout ),
	.datab(\dummy_master_a|data[16]~16_combout ),
	.datac(\dummy_master_b|data[16]~16_combout ),
	.datad(\dummy_slave_b|data[16]~17_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[16]~67_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[16]~67 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[16]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cycloneive_lcell_comb \dummy_slave_a|data[16]~114 (
// Equation(s):
// \dummy_slave_a|data[16]~114_combout  = (\dummy_slave_a|data[16]~67_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[16]~67_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[16]~114_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[16]~114 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[16]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N16
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N17
dffeas \dummy_master_b|mem_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N26
cycloneive_lcell_comb \dummy_master_b|mem~18 (
// Equation(s):
// \dummy_master_b|mem~18_combout  = (\dummy_master_b|mem_rtl_0_bypass [42] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [42]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~18 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N7
dffeas \dummy_master_b|mem_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[15]~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N6
cycloneive_lcell_comb \dummy_master_b|data[15]~15 (
// Equation(s):
// \dummy_master_b|data[15]~15_combout  = ((\dummy_master_b|mem~18_combout  & (\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a15 )) # (!\dummy_master_b|mem~18_combout  & ((\dummy_master_b|mem_rtl_0_bypass [41])))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\dummy_master_b|mem~18_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [41]),
	.datad(\dummy_master_b|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[15]~15 .lut_mask = 16'hB8FF;
defparam \dummy_master_b|data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N21
dffeas \dummy_slave_b|mem_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
cycloneive_lcell_comb \dummy_slave_b|data[15]~16 (
// Equation(s):
// \dummy_slave_b|data[15]~16_combout  = ((\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0_bypass [26]))) # (!\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [26]),
	.datad(\dummy_slave_b|mem~3_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[15]~16 .lut_mask = 16'hF5DD;
defparam \dummy_slave_b|data[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N0
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N1
dffeas \dummy_master_a|mem_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N22
cycloneive_lcell_comb \dummy_master_a|mem~18 (
// Equation(s):
// \dummy_master_a|mem~18_combout  = (\dummy_master_a|mem_rtl_0_bypass [42] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [42]),
	.datab(\dummy_master_a|mem~1_combout ),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~18 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N29
dffeas \dummy_master_a|mem_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[15]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N22
cycloneive_lcell_comb \dummy_master_a|data[15]~15 (
// Equation(s):
// \dummy_master_a|data[15]~15_combout  = ((\dummy_master_a|mem~18_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\dummy_master_a|mem~18_combout  & (\dummy_master_a|mem_rtl_0_bypass [41]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem~18_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [41]),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\dummy_master_a|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[15]~15 .lut_mask = 16'hE4FF;
defparam \dummy_master_a|data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N1
dffeas \dummy_slave_a|mem_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N0
cycloneive_lcell_comb \dummy_slave_a|data[15]~64 (
// Equation(s):
// \dummy_slave_a|data[15]~64_combout  = ((\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0_bypass [26]))) # (!\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [26]),
	.datad(\dummy_slave_a|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[15]~64_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[15]~64 .lut_mask = 16'hF3BB;
defparam \dummy_slave_a|data[15]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
cycloneive_lcell_comb \dummy_slave_a|data[15]~65 (
// Equation(s):
// \dummy_slave_a|data[15]~65_combout  = (\dummy_master_b|data[15]~15_combout  & (\dummy_slave_b|data[15]~16_combout  & (\dummy_master_a|data[15]~15_combout  & \dummy_slave_a|data[15]~64_combout )))

	.dataa(\dummy_master_b|data[15]~15_combout ),
	.datab(\dummy_slave_b|data[15]~16_combout ),
	.datac(\dummy_master_a|data[15]~15_combout ),
	.datad(\dummy_slave_a|data[15]~64_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[15]~65_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[15]~65 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[15]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N26
cycloneive_lcell_comb \dummy_slave_a|data_reg~16 (
// Equation(s):
// \dummy_slave_a|data_reg~16_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[15]~65_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|always1~1_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[15]~65_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~16 .lut_mask = 16'hA0AA;
defparam \dummy_slave_a|data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N27
dffeas \dummy_slave_a|data_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[15] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N11
dffeas \dummy_slave_a|mem_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N10
cycloneive_lcell_comb \dummy_slave_a|data[14]~62 (
// Equation(s):
// \dummy_slave_a|data[14]~62_combout  = ((\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0_bypass [25]))) # (!\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a14 ))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [25]),
	.datad(\dummy_slave_a|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[14]~62_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[14]~62 .lut_mask = 16'hF3BB;
defparam \dummy_slave_a|data[14]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N17
dffeas \dummy_slave_b|mem_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N16
cycloneive_lcell_comb \dummy_slave_b|data[14]~15 (
// Equation(s):
// \dummy_slave_b|data[14]~15_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [25])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a14 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [25]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[14]~15 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N19
dffeas \dummy_master_a|mem_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[14]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N2
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N3
dffeas \dummy_master_a|mem_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N14
cycloneive_lcell_comb \dummy_master_a|mem~17 (
// Equation(s):
// \dummy_master_a|mem~17_combout  = (\dummy_master_a|mem_rtl_0_bypass [40] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~1_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem~2_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [40]),
	.datac(\dummy_master_a|mem~1_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~17 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N4
cycloneive_lcell_comb \dummy_master_a|data[14]~14 (
// Equation(s):
// \dummy_master_a|data[14]~14_combout  = ((\dummy_master_a|mem~17_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a14 ))) # (!\dummy_master_a|mem~17_combout  & (\dummy_master_a|mem_rtl_0_bypass [39]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [39]),
	.datac(\dummy_master_a|mem~17_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[14]~14 .lut_mask = 16'hFD5D;
defparam \dummy_master_a|data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \dummy_master_b|mem_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \dummy_master_b|mem~17 (
// Equation(s):
// \dummy_master_b|mem~17_combout  = (\dummy_master_b|mem_rtl_0_bypass [40] & (((!\dummy_master_b|mem~1_combout ) # (!\dummy_master_b|mem~0_combout )) # (!\dummy_master_b|mem~2_combout )))

	.dataa(\dummy_master_b|mem~2_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [40]),
	.datac(\dummy_master_b|mem~0_combout ),
	.datad(\dummy_master_b|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~17 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N13
dffeas \dummy_master_b|mem_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[14]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N12
cycloneive_lcell_comb \dummy_master_b|data[14]~14 (
// Equation(s):
// \dummy_master_b|data[14]~14_combout  = ((\dummy_master_b|mem~17_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a14 ))) # (!\dummy_master_b|mem~17_combout  & (\dummy_master_b|mem_rtl_0_bypass [39]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~17_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [39]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[14]~14 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
cycloneive_lcell_comb \dummy_slave_a|data[14]~63 (
// Equation(s):
// \dummy_slave_a|data[14]~63_combout  = (\dummy_slave_a|data[14]~62_combout  & (\dummy_slave_b|data[14]~15_combout  & (\dummy_master_a|data[14]~14_combout  & \dummy_master_b|data[14]~14_combout )))

	.dataa(\dummy_slave_a|data[14]~62_combout ),
	.datab(\dummy_slave_b|data[14]~15_combout ),
	.datac(\dummy_master_a|data[14]~14_combout ),
	.datad(\dummy_master_b|data[14]~14_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[14]~63_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[14]~63 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[14]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
cycloneive_lcell_comb \dummy_slave_a|data[14]~112 (
// Equation(s):
// \dummy_slave_a|data[14]~112_combout  = (\dummy_slave_a|data[14]~63_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(\dummy_slave_a|data[14]~63_combout ),
	.datac(gnd),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[14]~112_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[14]~112 .lut_mask = 16'hCCFF;
defparam \dummy_slave_a|data[14]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \dummy_master_b|data[13]~13 (
// Equation(s):
// \dummy_master_b|data[13]~13_combout  = ((\dummy_master_b|mem~16_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a13 ))) # (!\dummy_master_b|mem~16_combout  & (\dummy_master_b|mem_rtl_0_bypass [37]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~16_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [37]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[13]~13 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N15
dffeas \dummy_slave_a|mem_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N14
cycloneive_lcell_comb \dummy_slave_a|data[13]~60 (
// Equation(s):
// \dummy_slave_a|data[13]~60_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [24])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a13 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [24]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[13]~60_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[13]~60 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[13]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N4
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N5
dffeas \dummy_master_a|mem_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N6
cycloneive_lcell_comb \dummy_master_a|mem~16 (
// Equation(s):
// \dummy_master_a|mem~16_combout  = (\dummy_master_a|mem_rtl_0_bypass [38] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [38]),
	.datab(\dummy_master_a|mem~1_combout ),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~16 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[37]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[37]~feeder_combout  = \dummy_slave_a|data[13]~111_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[13]~111_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[37]~feeder .lut_mask = 16'hF0F0;
defparam \dummy_master_a|mem_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N15
dffeas \dummy_master_a|mem_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
cycloneive_lcell_comb \dummy_master_a|data[13]~13 (
// Equation(s):
// \dummy_master_a|data[13]~13_combout  = ((\dummy_master_a|mem~16_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a13 ))) # (!\dummy_master_a|mem~16_combout  & (\dummy_master_a|mem_rtl_0_bypass [37]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem~16_combout ),
	.datac(\dummy_master_a|mem_rtl_0_bypass [37]),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[13]~13 .lut_mask = 16'hFD75;
defparam \dummy_master_a|data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \dummy_slave_b|mem_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneive_lcell_comb \dummy_slave_b|data[13]~14 (
// Equation(s):
// \dummy_slave_b|data[13]~14_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [24])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a13 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [24]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[13]~14 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneive_lcell_comb \dummy_slave_a|data[13]~61 (
// Equation(s):
// \dummy_slave_a|data[13]~61_combout  = (\dummy_master_b|data[13]~13_combout  & (\dummy_slave_a|data[13]~60_combout  & (\dummy_master_a|data[13]~13_combout  & \dummy_slave_b|data[13]~14_combout )))

	.dataa(\dummy_master_b|data[13]~13_combout ),
	.datab(\dummy_slave_a|data[13]~60_combout ),
	.datac(\dummy_master_a|data[13]~13_combout ),
	.datad(\dummy_slave_b|data[13]~14_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[13]~61_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[13]~61 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[13]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
cycloneive_lcell_comb \dummy_slave_a|data_reg~14 (
// Equation(s):
// \dummy_slave_a|data_reg~14_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[13]~61_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[13]~61_combout ),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~14 .lut_mask = 16'hCF00;
defparam \dummy_slave_a|data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N21
dffeas \dummy_slave_a|data_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[13] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N30
cycloneive_lcell_comb \dummy_slave_a|data[12]~58 (
// Equation(s):
// \dummy_slave_a|data[12]~58_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [23])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a12 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [23]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[12]~58_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[12]~58 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[12]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N7
dffeas \dummy_master_a|mem_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[12]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N8
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N9
dffeas \dummy_master_a|mem_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N2
cycloneive_lcell_comb \dummy_master_a|mem~15 (
// Equation(s):
// \dummy_master_a|mem~15_combout  = (\dummy_master_a|mem_rtl_0_bypass [36] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [36]),
	.datab(\dummy_master_a|mem~1_combout ),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~15 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N18
cycloneive_lcell_comb \dummy_master_a|data[12]~12 (
// Equation(s):
// \dummy_master_a|data[12]~12_combout  = ((\dummy_master_a|mem~15_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a12 ))) # (!\dummy_master_a|mem~15_combout  & (\dummy_master_a|mem_rtl_0_bypass [35]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem_rtl_0_bypass [35]),
	.datab(\dummy_master_a|data_out[0]~1_combout ),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\dummy_master_a|mem~15_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[12]~12 .lut_mask = 16'hF3BB;
defparam \dummy_master_a|data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N12
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N13
dffeas \dummy_master_b|mem_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N18
cycloneive_lcell_comb \dummy_master_b|mem~15 (
// Equation(s):
// \dummy_master_b|mem~15_combout  = (\dummy_master_b|mem_rtl_0_bypass [36] & (((!\dummy_master_b|mem~1_combout ) # (!\dummy_master_b|mem~2_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem~2_combout ),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem_rtl_0_bypass [36]),
	.cin(gnd),
	.combout(\dummy_master_b|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~15 .lut_mask = 16'h7F00;
defparam \dummy_master_b|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \dummy_master_b|mem_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[12]~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneive_lcell_comb \dummy_master_b|data[12]~12 (
// Equation(s):
// \dummy_master_b|data[12]~12_combout  = ((\dummy_master_b|mem~15_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a12 ))) # (!\dummy_master_b|mem~15_combout  & (\dummy_master_b|mem_rtl_0_bypass [35]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~15_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [35]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[12]~12 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N3
dffeas \dummy_slave_b|mem_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
cycloneive_lcell_comb \dummy_slave_b|data[12]~13 (
// Equation(s):
// \dummy_slave_b|data[12]~13_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [23])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a12 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [23]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[12]~13 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N20
cycloneive_lcell_comb \dummy_slave_a|data[12]~59 (
// Equation(s):
// \dummy_slave_a|data[12]~59_combout  = (\dummy_slave_a|data[12]~58_combout  & (\dummy_master_a|data[12]~12_combout  & (\dummy_master_b|data[12]~12_combout  & \dummy_slave_b|data[12]~13_combout )))

	.dataa(\dummy_slave_a|data[12]~58_combout ),
	.datab(\dummy_master_a|data[12]~12_combout ),
	.datac(\dummy_master_b|data[12]~12_combout ),
	.datad(\dummy_slave_b|data[12]~13_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[12]~59 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N20
cycloneive_lcell_comb \dummy_slave_b|data_reg~13 (
// Equation(s):
// \dummy_slave_b|data_reg~13_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[12]~59_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|data[12]~59_combout ),
	.datab(gnd),
	.datac(\dummy_slave_b|always1~1_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~13 .lut_mask = 16'hA0F0;
defparam \dummy_slave_b|data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N21
dffeas \dummy_slave_b|data_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[12] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N6
cycloneive_lcell_comb \dummy_slave_b|data[11]~12 (
// Equation(s):
// \dummy_slave_b|data[11]~12_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [22])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a11 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [22]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[11]~12 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N24
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N25
dffeas \dummy_master_b|mem_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N6
cycloneive_lcell_comb \dummy_master_b|mem~14 (
// Equation(s):
// \dummy_master_b|mem~14_combout  = (\dummy_master_b|mem_rtl_0_bypass [34] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [34]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~14 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N9
dffeas \dummy_master_b|mem_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[11]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N8
cycloneive_lcell_comb \dummy_master_b|data[11]~11 (
// Equation(s):
// \dummy_master_b|data[11]~11_combout  = ((\dummy_master_b|mem~14_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a11 ))) # (!\dummy_master_b|mem~14_combout  & (\dummy_master_b|mem_rtl_0_bypass [33]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~14_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [33]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[11]~11 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N15
dffeas \dummy_slave_a|mem_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N14
cycloneive_lcell_comb \dummy_slave_a|data[11]~56 (
// Equation(s):
// \dummy_slave_a|data[11]~56_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [22])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a11 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [22]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[11]~56 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N17
dffeas \dummy_master_a|mem_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[11]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N12
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N13
dffeas \dummy_master_a|mem_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N26
cycloneive_lcell_comb \dummy_master_a|mem~14 (
// Equation(s):
// \dummy_master_a|mem~14_combout  = (\dummy_master_a|mem_rtl_0_bypass [34] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [34]),
	.datab(\dummy_master_a|mem~1_combout ),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~14 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N28
cycloneive_lcell_comb \dummy_master_a|data[11]~11 (
// Equation(s):
// \dummy_master_a|data[11]~11_combout  = ((\dummy_master_a|mem~14_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a11 ))) # (!\dummy_master_a|mem~14_combout  & (\dummy_master_a|mem_rtl_0_bypass [33]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem_rtl_0_bypass [33]),
	.datab(\dummy_master_a|mem~14_combout ),
	.datac(\dummy_master_a|data_out[0]~1_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[11]~11 .lut_mask = 16'hEF2F;
defparam \dummy_master_a|data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N20
cycloneive_lcell_comb \dummy_slave_a|data[11]~57 (
// Equation(s):
// \dummy_slave_a|data[11]~57_combout  = (\dummy_slave_b|data[11]~12_combout  & (\dummy_master_b|data[11]~11_combout  & (\dummy_slave_a|data[11]~56_combout  & \dummy_master_a|data[11]~11_combout )))

	.dataa(\dummy_slave_b|data[11]~12_combout ),
	.datab(\dummy_master_b|data[11]~11_combout ),
	.datac(\dummy_slave_a|data[11]~56_combout ),
	.datad(\dummy_master_a|data[11]~11_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[11]~57 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N30
cycloneive_lcell_comb \dummy_slave_b|data_reg~12 (
// Equation(s):
// \dummy_slave_b|data_reg~12_combout  = (\dummy_slave_b|always1~1_combout  & ((\dummy_slave_a|data[11]~57_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_b|always1~1_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[11]~57_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data_reg~12 .lut_mask = 16'hA0AA;
defparam \dummy_slave_b|data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N31
dffeas \dummy_slave_b|data_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_b|data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_b|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|data_reg[11] .is_wysiwyg = "true";
defparam \dummy_slave_b|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N27
dffeas \dummy_slave_b|mem_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N26
cycloneive_lcell_comb \dummy_slave_b|data[10]~11 (
// Equation(s):
// \dummy_slave_b|data[10]~11_combout  = ((\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0_bypass [21]))) # (!\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a10 ))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [21]),
	.datad(\dummy_slave_b|data~0_combout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[10]~11 .lut_mask = 16'hE2FF;
defparam \dummy_slave_b|data[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N24
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N25
dffeas \dummy_master_a|mem_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N10
cycloneive_lcell_comb \dummy_master_a|mem~13 (
// Equation(s):
// \dummy_master_a|mem~13_combout  = (\dummy_master_a|mem_rtl_0_bypass [32] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [32]),
	.datab(\dummy_master_a|mem~1_combout ),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~13 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N3
dffeas \dummy_master_a|mem_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[10]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N18
cycloneive_lcell_comb \dummy_master_a|data[10]~10 (
// Equation(s):
// \dummy_master_a|data[10]~10_combout  = ((\dummy_master_a|mem~13_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a10 ))) # (!\dummy_master_a|mem~13_combout  & (\dummy_master_a|mem_rtl_0_bypass [31]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem~13_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [31]),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\dummy_master_a|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[10]~10 .lut_mask = 16'hE4FF;
defparam \dummy_master_a|data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N29
dffeas \dummy_slave_a|mem_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
cycloneive_lcell_comb \dummy_slave_a|data[10]~54 (
// Equation(s):
// \dummy_slave_a|data[10]~54_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [21])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a10 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [21]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[10]~54 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N8
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N9
dffeas \dummy_master_b|mem_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N22
cycloneive_lcell_comb \dummy_master_b|mem~13 (
// Equation(s):
// \dummy_master_b|mem~13_combout  = (\dummy_master_b|mem_rtl_0_bypass [32] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [32]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~13 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N25
dffeas \dummy_master_b|mem_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[10]~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N24
cycloneive_lcell_comb \dummy_master_b|data[10]~10 (
// Equation(s):
// \dummy_master_b|data[10]~10_combout  = ((\dummy_master_b|mem~13_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a10 ))) # (!\dummy_master_b|mem~13_combout  & (\dummy_master_b|mem_rtl_0_bypass [31]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|data_out[0]~1_combout ),
	.datab(\dummy_master_b|mem~13_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [31]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[10]~10 .lut_mask = 16'hFD75;
defparam \dummy_master_b|data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N4
cycloneive_lcell_comb \dummy_slave_a|data[10]~55 (
// Equation(s):
// \dummy_slave_a|data[10]~55_combout  = (\dummy_slave_b|data[10]~11_combout  & (\dummy_master_a|data[10]~10_combout  & (\dummy_slave_a|data[10]~54_combout  & \dummy_master_b|data[10]~10_combout )))

	.dataa(\dummy_slave_b|data[10]~11_combout ),
	.datab(\dummy_master_a|data[10]~10_combout ),
	.datac(\dummy_slave_a|data[10]~54_combout ),
	.datad(\dummy_master_b|data[10]~10_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[10]~55 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N2
cycloneive_lcell_comb \dummy_slave_a|data[10]~108 (
// Equation(s):
// \dummy_slave_a|data[10]~108_combout  = (\dummy_slave_a|data[10]~55_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[10]~55_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[10]~108_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[10]~108 .lut_mask = 16'hF0FF;
defparam \dummy_slave_a|data[10]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N30
cycloneive_lcell_comb \dummy_master_b|data[9]~9 (
// Equation(s):
// \dummy_master_b|data[9]~9_combout  = ((\dummy_master_b|mem~12_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a9 ))) # (!\dummy_master_b|mem~12_combout  & (\dummy_master_b|mem_rtl_0_bypass [29]))) # (!\dummy_master_b|data_out[0]~1_combout 
// )

	.dataa(\dummy_master_b|mem~12_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [29]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[9]~9 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N17
dffeas \dummy_slave_b|mem_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N16
cycloneive_lcell_comb \dummy_slave_b|data[9]~10 (
// Equation(s):
// \dummy_slave_b|data[9]~10_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [20])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a9 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [20]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[9]~10 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N5
dffeas \dummy_slave_a|mem_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N4
cycloneive_lcell_comb \dummy_slave_a|data[9]~52 (
// Equation(s):
// \dummy_slave_a|data[9]~52_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [20])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a9 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [20]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[9]~52 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N28
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N29
dffeas \dummy_master_a|mem_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N14
cycloneive_lcell_comb \dummy_master_a|mem~12 (
// Equation(s):
// \dummy_master_a|mem~12_combout  = (\dummy_master_a|mem_rtl_0_bypass [30] & (((!\dummy_master_a|mem~0_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~1_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [30]),
	.datab(\dummy_master_a|mem~1_combout ),
	.datac(\dummy_master_a|mem~2_combout ),
	.datad(\dummy_master_a|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~12 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N25
dffeas \dummy_master_a|mem_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[9]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N24
cycloneive_lcell_comb \dummy_master_a|data[9]~9 (
// Equation(s):
// \dummy_master_a|data[9]~9_combout  = ((\dummy_master_a|mem~12_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a9 ))) # (!\dummy_master_a|mem~12_combout  & (\dummy_master_a|mem_rtl_0_bypass [29]))) # (!\dummy_master_a|data_out[0]~1_combout 
// )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem~12_combout ),
	.datac(\dummy_master_a|mem_rtl_0_bypass [29]),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[9]~9 .lut_mask = 16'hFD75;
defparam \dummy_master_a|data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N20
cycloneive_lcell_comb \dummy_slave_a|data[9]~53 (
// Equation(s):
// \dummy_slave_a|data[9]~53_combout  = (\dummy_master_b|data[9]~9_combout  & (\dummy_slave_b|data[9]~10_combout  & (\dummy_slave_a|data[9]~52_combout  & \dummy_master_a|data[9]~9_combout )))

	.dataa(\dummy_master_b|data[9]~9_combout ),
	.datab(\dummy_slave_b|data[9]~10_combout ),
	.datac(\dummy_slave_a|data[9]~52_combout ),
	.datad(\dummy_master_a|data[9]~9_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[9]~53 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N24
cycloneive_lcell_comb \dummy_slave_a|data[9]~107 (
// Equation(s):
// \dummy_slave_a|data[9]~107_combout  = (\dummy_slave_a|data[9]~53_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[9]~53_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[9]~107_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[9]~107 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[9]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N26
cycloneive_lcell_comb \dummy_master_a|data[8]~8 (
// Equation(s):
// \dummy_master_a|data[8]~8_combout  = ((\dummy_master_a|mem~11_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a8 ))) # (!\dummy_master_a|mem~11_combout  & (\dummy_master_a|mem_rtl_0_bypass [27]))) # (!\dummy_master_a|data_out[0]~1_combout 
// )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem~11_combout ),
	.datac(\dummy_master_a|mem_rtl_0_bypass [27]),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[8]~8 .lut_mask = 16'hFD75;
defparam \dummy_master_a|data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N28
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[28]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \dummy_master_b|mem_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N14
cycloneive_lcell_comb \dummy_master_b|mem~11 (
// Equation(s):
// \dummy_master_b|mem~11_combout  = (\dummy_master_b|mem_rtl_0_bypass [28] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [28]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~11 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y2_N19
dffeas \dummy_master_b|mem_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[8]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N18
cycloneive_lcell_comb \dummy_master_b|data[8]~8 (
// Equation(s):
// \dummy_master_b|data[8]~8_combout  = ((\dummy_master_b|mem~11_combout  & (\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a8 )) # (!\dummy_master_b|mem~11_combout  & ((\dummy_master_b|mem_rtl_0_bypass [27])))) # (!\dummy_master_b|data_out[0]~1_combout 
// )

	.dataa(\dummy_master_b|mem~11_combout ),
	.datab(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [27]),
	.datad(\dummy_master_b|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[8]~8 .lut_mask = 16'hD8FF;
defparam \dummy_master_b|data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y2_N9
dffeas \dummy_slave_b|mem_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N8
cycloneive_lcell_comb \dummy_slave_b|data[8]~9 (
// Equation(s):
// \dummy_slave_b|data[8]~9_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [19])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a8 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [19]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[8]~9 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y2_N17
dffeas \dummy_slave_a|mem_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N16
cycloneive_lcell_comb \dummy_slave_a|data[8]~50 (
// Equation(s):
// \dummy_slave_a|data[8]~50_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [19])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a8 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [19]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[8]~50 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N0
cycloneive_lcell_comb \dummy_slave_a|data[8]~51 (
// Equation(s):
// \dummy_slave_a|data[8]~51_combout  = (\dummy_master_a|data[8]~8_combout  & (\dummy_master_b|data[8]~8_combout  & (\dummy_slave_b|data[8]~9_combout  & \dummy_slave_a|data[8]~50_combout )))

	.dataa(\dummy_master_a|data[8]~8_combout ),
	.datab(\dummy_master_b|data[8]~8_combout ),
	.datac(\dummy_slave_b|data[8]~9_combout ),
	.datad(\dummy_slave_a|data[8]~50_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[8]~51 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N28
cycloneive_lcell_comb \dummy_slave_a|data_reg~9 (
// Equation(s):
// \dummy_slave_a|data_reg~9_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[8]~51_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|always1~1_combout ),
	.datac(\dummy_slave_a|data[8]~51_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~9 .lut_mask = 16'hC0CC;
defparam \dummy_slave_a|data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N29
dffeas \dummy_slave_a|data_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[8] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneive_lcell_comb \dummy_slave_a|data[7]~48 (
// Equation(s):
// \dummy_slave_a|data[7]~48_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [18])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a7 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [18]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[7]~48 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[25]~4 (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[25]~4_combout  = !\dummy_slave_a|data[7]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_a|data[7]~105_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[25]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[25]~4 .lut_mask = 16'h00FF;
defparam \dummy_master_a|mem_rtl_0_bypass[25]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N13
dffeas \dummy_master_a|mem_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[25]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N28
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[26]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N29
dffeas \dummy_master_a|mem_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N18
cycloneive_lcell_comb \dummy_master_a|mem~10 (
// Equation(s):
// \dummy_master_a|mem~10_combout  = (\dummy_master_a|mem_rtl_0_bypass [26] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem~2_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [26]),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~10 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \dummy_master_a|data[7]~7 (
// Equation(s):
// \dummy_master_a|data[7]~7_combout  = ((\dummy_master_a|mem~10_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\dummy_master_a|mem~10_combout  & (!\dummy_master_a|mem_rtl_0_bypass [25]))) # (!\dummy_master_a|data_out[0]~1_combout 
// )

	.dataa(\dummy_master_a|mem_rtl_0_bypass [25]),
	.datab(\dummy_master_a|mem~10_combout ),
	.datac(\dummy_master_a|data_out[0]~1_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[7]~7 .lut_mask = 16'hDF1F;
defparam \dummy_master_a|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N2
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[25]~2 (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[25]~2_combout  = !\dummy_slave_a|data[7]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[7]~105_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[25]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[25]~2 .lut_mask = 16'h0F0F;
defparam \dummy_master_b|mem_rtl_0_bypass[25]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N3
dffeas \dummy_master_b|mem_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[25]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[26]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N9
dffeas \dummy_master_b|mem_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cycloneive_lcell_comb \dummy_master_b|mem~10 (
// Equation(s):
// \dummy_master_b|mem~10_combout  = (\dummy_master_b|mem_rtl_0_bypass [26] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [26]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~10 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \dummy_master_b|data[7]~7 (
// Equation(s):
// \dummy_master_b|data[7]~7_combout  = ((\dummy_master_b|mem~10_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\dummy_master_b|mem~10_combout  & (!\dummy_master_b|mem_rtl_0_bypass [25]))) # (!\dummy_master_b|data_out[0]~1_combout 
// )

	.dataa(\dummy_master_b|mem_rtl_0_bypass [25]),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem~10_combout ),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[7]~7 .lut_mask = 16'hF737;
defparam \dummy_master_b|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \dummy_slave_b|mem_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \dummy_slave_b|data[7]~8 (
// Equation(s):
// \dummy_slave_b|data[7]~8_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [18])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a7 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [18]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[7]~8 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \dummy_slave_a|data[7]~49 (
// Equation(s):
// \dummy_slave_a|data[7]~49_combout  = (\dummy_slave_a|data[7]~48_combout  & (\dummy_master_a|data[7]~7_combout  & (\dummy_master_b|data[7]~7_combout  & \dummy_slave_b|data[7]~8_combout )))

	.dataa(\dummy_slave_a|data[7]~48_combout ),
	.datab(\dummy_master_a|data[7]~7_combout ),
	.datac(\dummy_master_b|data[7]~7_combout ),
	.datad(\dummy_slave_b|data[7]~8_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[7]~49 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
cycloneive_lcell_comb \dummy_slave_a|data[7]~105 (
// Equation(s):
// \dummy_slave_a|data[7]~105_combout  = (\dummy_slave_a|data[7]~49_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(\dummy_slave_a|data[0]~35_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[7]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_slave_a|data[7]~105_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[7]~105 .lut_mask = 16'hF5F5;
defparam \dummy_slave_a|data[7]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[24]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N5
dffeas \dummy_master_b|mem_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
cycloneive_lcell_comb \dummy_master_b|mem~9 (
// Equation(s):
// \dummy_master_b|mem~9_combout  = (\dummy_master_b|mem_rtl_0_bypass [24] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [24]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~9 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \dummy_master_b|mem_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[6]~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cycloneive_lcell_comb \dummy_master_b|data[6]~6 (
// Equation(s):
// \dummy_master_b|data[6]~6_combout  = ((\dummy_master_b|mem~9_combout  & (\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a6 )) # (!\dummy_master_b|mem~9_combout  & ((\dummy_master_b|mem_rtl_0_bypass [23])))) # (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\dummy_master_b|mem~9_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [23]),
	.datad(\dummy_master_b|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[6]~6 .lut_mask = 16'hB8FF;
defparam \dummy_master_b|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N21
dffeas \dummy_slave_a|mem_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cycloneive_lcell_comb \dummy_slave_a|data[6]~46 (
// Equation(s):
// \dummy_slave_a|data[6]~46_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [17])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a6 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [17]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[6]~46 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \dummy_slave_b|mem_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneive_lcell_comb \dummy_slave_b|data[6]~7 (
// Equation(s):
// \dummy_slave_b|data[6]~7_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [17])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a6 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [17]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[6]~7 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[24]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N15
dffeas \dummy_master_a|mem_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
cycloneive_lcell_comb \dummy_master_a|mem~9 (
// Equation(s):
// \dummy_master_a|mem~9_combout  = (\dummy_master_a|mem_rtl_0_bypass [24] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~2_combout )) # (!\dummy_master_a|mem~0_combout )))

	.dataa(\dummy_master_a|mem~0_combout ),
	.datab(\dummy_master_a|mem~2_combout ),
	.datac(\dummy_master_a|mem_rtl_0_bypass [24]),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~9 .lut_mask = 16'h70F0;
defparam \dummy_master_a|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \dummy_master_a|mem_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data[6]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneive_lcell_comb \dummy_master_a|data[6]~6 (
// Equation(s):
// \dummy_master_a|data[6]~6_combout  = ((\dummy_master_a|mem~9_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\dummy_master_a|mem~9_combout  & (\dummy_master_a|mem_rtl_0_bypass [23]))) # (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem~9_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [23]),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\dummy_master_a|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[6]~6 .lut_mask = 16'hE4FF;
defparam \dummy_master_a|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneive_lcell_comb \dummy_slave_a|data[6]~47 (
// Equation(s):
// \dummy_slave_a|data[6]~47_combout  = (\dummy_master_b|data[6]~6_combout  & (\dummy_slave_a|data[6]~46_combout  & (\dummy_slave_b|data[6]~7_combout  & \dummy_master_a|data[6]~6_combout )))

	.dataa(\dummy_master_b|data[6]~6_combout ),
	.datab(\dummy_slave_a|data[6]~46_combout ),
	.datac(\dummy_slave_b|data[6]~7_combout ),
	.datad(\dummy_master_a|data[6]~6_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[6]~47 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N12
cycloneive_lcell_comb \dummy_slave_a|data_reg~7 (
// Equation(s):
// \dummy_slave_a|data_reg~7_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[6]~47_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[6]~47_combout ),
	.datac(\dummy_slave_a|always1~1_combout ),
	.datad(\dummy_slave_a|data[0]~35_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~7 .lut_mask = 16'hC0F0;
defparam \dummy_slave_a|data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N13
dffeas \dummy_slave_a|data_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[6] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
cycloneive_lcell_comb \dummy_slave_a|data[5]~44 (
// Equation(s):
// \dummy_slave_a|data[5]~44_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [16])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a5 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [16]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[5]~44 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \dummy_master_b|mem_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
cycloneive_lcell_comb \dummy_master_b|mem~8 (
// Equation(s):
// \dummy_master_b|mem~8_combout  = (\dummy_master_b|mem_rtl_0_bypass [22] & (((!\dummy_master_b|mem~0_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~2_combout )))

	.dataa(\dummy_master_b|mem_rtl_0_bypass [22]),
	.datab(\dummy_master_b|mem~2_combout ),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~0_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~8 .lut_mask = 16'h2AAA;
defparam \dummy_master_b|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[21]~1 (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[21]~1_combout  = !\dummy_slave_a|data[5]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[5]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[21]~1 .lut_mask = 16'h0F0F;
defparam \dummy_master_b|mem_rtl_0_bypass[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \dummy_master_b|mem_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[21]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneive_lcell_comb \dummy_master_b|data[5]~5 (
// Equation(s):
// \dummy_master_b|data[5]~5_combout  = ((\dummy_master_b|mem~8_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\dummy_master_b|mem~8_combout  & (!\dummy_master_b|mem_rtl_0_bypass [21]))) # (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~8_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [21]),
	.datac(\dummy_master_b|data_out[0]~1_combout ),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[5]~5 .lut_mask = 16'hBF1F;
defparam \dummy_master_b|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \dummy_slave_b|mem_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
cycloneive_lcell_comb \dummy_slave_b|data[5]~6 (
// Equation(s):
// \dummy_slave_b|data[5]~6_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [16])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a5 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [16]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[5]~6 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[21]~3 (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[21]~3_combout  = !\dummy_slave_a|data[5]~103_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[5]~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[21]~3 .lut_mask = 16'h0F0F;
defparam \dummy_master_a|mem_rtl_0_bypass[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \dummy_master_a|mem_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[21]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N10
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N11
dffeas \dummy_master_a|mem_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N24
cycloneive_lcell_comb \dummy_master_a|mem~8 (
// Equation(s):
// \dummy_master_a|mem~8_combout  = (\dummy_master_a|mem_rtl_0_bypass [22] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [22]),
	.datab(\dummy_master_a|mem~2_combout ),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~8 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneive_lcell_comb \dummy_master_a|data[5]~5 (
// Equation(s):
// \dummy_master_a|data[5]~5_combout  = ((\dummy_master_a|mem~8_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\dummy_master_a|mem~8_combout  & (!\dummy_master_a|mem_rtl_0_bypass [21]))) # (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [21]),
	.datac(\dummy_master_a|mem~8_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[5]~5 .lut_mask = 16'hF757;
defparam \dummy_master_a|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneive_lcell_comb \dummy_slave_a|data[5]~45 (
// Equation(s):
// \dummy_slave_a|data[5]~45_combout  = (\dummy_slave_a|data[5]~44_combout  & (\dummy_master_b|data[5]~5_combout  & (\dummy_slave_b|data[5]~6_combout  & \dummy_master_a|data[5]~5_combout )))

	.dataa(\dummy_slave_a|data[5]~44_combout ),
	.datab(\dummy_master_b|data[5]~5_combout ),
	.datac(\dummy_slave_b|data[5]~6_combout ),
	.datad(\dummy_master_a|data[5]~5_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[5]~45 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N0
cycloneive_lcell_comb \dummy_slave_a|data[5]~103 (
// Equation(s):
// \dummy_slave_a|data[5]~103_combout  = (\dummy_slave_a|data[5]~45_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[5]~45_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[5]~103 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cycloneive_lcell_comb \dummy_master_b|data[4]~4 (
// Equation(s):
// \dummy_master_b|data[4]~4_combout  = ((\dummy_master_b|mem~7_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\dummy_master_b|mem~7_combout  & (\dummy_master_b|mem_rtl_0_bypass [19]))) # (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~7_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [19]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[4]~4 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N21
dffeas \dummy_slave_a|mem_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneive_lcell_comb \dummy_slave_a|data[4]~42 (
// Equation(s):
// \dummy_slave_a|data[4]~42_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [15])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a4 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [15]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[4]~42 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N6
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[20]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N7
dffeas \dummy_master_a|mem_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N8
cycloneive_lcell_comb \dummy_master_a|mem~7 (
// Equation(s):
// \dummy_master_a|mem~7_combout  = (\dummy_master_a|mem_rtl_0_bypass [20] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [20]),
	.datab(\dummy_master_a|mem~2_combout ),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~7 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N31
dffeas \dummy_master_a|mem_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[4]~102_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneive_lcell_comb \dummy_master_a|data[4]~4 (
// Equation(s):
// \dummy_master_a|data[4]~4_combout  = ((\dummy_master_a|mem~7_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\dummy_master_a|mem~7_combout  & (\dummy_master_a|mem_rtl_0_bypass [19]))) # (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem~7_combout ),
	.datac(\dummy_master_a|mem_rtl_0_bypass [19]),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[4]~4 .lut_mask = 16'hFD75;
defparam \dummy_master_a|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \dummy_slave_b|mem_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneive_lcell_comb \dummy_slave_b|data[4]~5 (
// Equation(s):
// \dummy_slave_b|data[4]~5_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [15])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a4 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [15]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[4]~5 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
cycloneive_lcell_comb \dummy_slave_a|data[4]~43 (
// Equation(s):
// \dummy_slave_a|data[4]~43_combout  = (\dummy_master_b|data[4]~4_combout  & (\dummy_slave_a|data[4]~42_combout  & (\dummy_master_a|data[4]~4_combout  & \dummy_slave_b|data[4]~5_combout )))

	.dataa(\dummy_master_b|data[4]~4_combout ),
	.datab(\dummy_slave_a|data[4]~42_combout ),
	.datac(\dummy_master_a|data[4]~4_combout ),
	.datad(\dummy_slave_b|data[4]~5_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[4]~43 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
cycloneive_lcell_comb \dummy_slave_a|data_reg~5 (
// Equation(s):
// \dummy_slave_a|data_reg~5_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[4]~43_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(\dummy_slave_a|always1~1_combout ),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[4]~43_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~5 .lut_mask = 16'hAA0A;
defparam \dummy_slave_a|data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N27
dffeas \dummy_slave_a|data_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[4] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneive_lcell_comb \dummy_slave_a|data[3]~40 (
// Equation(s):
// \dummy_slave_a|data[3]~40_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [14])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a3 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [14]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[3]~40 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N8
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[17]~0 (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[17]~0_combout  = !\dummy_slave_a|data[3]~101_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_a|data[3]~101_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[17]~0 .lut_mask = 16'h00FF;
defparam \dummy_master_b|mem_rtl_0_bypass[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N9
dffeas \dummy_master_b|mem_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[17]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N21
dffeas \dummy_master_b|mem_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
cycloneive_lcell_comb \dummy_master_b|mem~6 (
// Equation(s):
// \dummy_master_b|mem~6_combout  = (\dummy_master_b|mem_rtl_0_bypass [18] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [18]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~6 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneive_lcell_comb \dummy_master_b|data[3]~3 (
// Equation(s):
// \dummy_master_b|data[3]~3_combout  = ((\dummy_master_b|mem~6_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\dummy_master_b|mem~6_combout  & (!\dummy_master_b|mem_rtl_0_bypass [17]))) # (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem_rtl_0_bypass [17]),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem~6_combout ),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dummy_master_b|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[3]~3 .lut_mask = 16'hF737;
defparam \dummy_master_b|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N26
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N27
dffeas \dummy_master_a|mem_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N20
cycloneive_lcell_comb \dummy_master_a|mem~6 (
// Equation(s):
// \dummy_master_a|mem~6_combout  = (\dummy_master_a|mem_rtl_0_bypass [18] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [18]),
	.datab(\dummy_master_a|mem~2_combout ),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~6 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N18
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[17]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[17]~feeder_combout  = \dummy_slave_a|data[3]~101_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_a|data[3]~101_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \dummy_master_a|mem_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N19
dffeas \dummy_master_a|mem_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneive_lcell_comb \dummy_master_a|data[3]~3 (
// Equation(s):
// \dummy_master_a|data[3]~3_combout  = ((\dummy_master_a|mem~6_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\dummy_master_a|mem~6_combout  & (\dummy_master_a|mem_rtl_0_bypass [17]))) # (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem~6_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [17]),
	.datac(\dummy_master_a|data_out[0]~1_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dummy_master_a|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[3]~3 .lut_mask = 16'hEF4F;
defparam \dummy_master_a|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \dummy_slave_b|mem_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneive_lcell_comb \dummy_slave_b|data[3]~4 (
// Equation(s):
// \dummy_slave_b|data[3]~4_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [14])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a3 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [14]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[3]~4 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cycloneive_lcell_comb \dummy_slave_a|data[3]~41 (
// Equation(s):
// \dummy_slave_a|data[3]~41_combout  = (\dummy_slave_a|data[3]~40_combout  & (\dummy_master_b|data[3]~3_combout  & (\dummy_master_a|data[3]~3_combout  & \dummy_slave_b|data[3]~4_combout )))

	.dataa(\dummy_slave_a|data[3]~40_combout ),
	.datab(\dummy_master_b|data[3]~3_combout ),
	.datac(\dummy_master_a|data[3]~3_combout ),
	.datad(\dummy_slave_b|data[3]~4_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[3]~41 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N2
cycloneive_lcell_comb \dummy_slave_a|data[3]~101 (
// Equation(s):
// \dummy_slave_a|data[3]~101_combout  = (\dummy_slave_a|data[3]~41_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[3]~41_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[3]~101_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[3]~101 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[3]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N17
dffeas \dummy_master_b|mem_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
cycloneive_lcell_comb \dummy_master_b|mem~5 (
// Equation(s):
// \dummy_master_b|mem~5_combout  = (\dummy_master_b|mem_rtl_0_bypass [16] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [16]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~5 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N11
dffeas \dummy_master_b|mem_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[2]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
cycloneive_lcell_comb \dummy_master_b|data[2]~2 (
// Equation(s):
// \dummy_master_b|data[2]~2_combout  = ((\dummy_master_b|mem~5_combout  & (\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a2 )) # (!\dummy_master_b|mem~5_combout  & ((\dummy_master_b|mem_rtl_0_bypass [15])))) # (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\dummy_master_b|mem~5_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [15]),
	.datad(\dummy_master_b|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[2]~2 .lut_mask = 16'hB8FF;
defparam \dummy_master_b|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N21
dffeas \dummy_slave_a|mem_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cycloneive_lcell_comb \dummy_slave_a|data[2]~38 (
// Equation(s):
// \dummy_slave_a|data[2]~38_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [13])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a2 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [13]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[2]~38 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N30
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N31
dffeas \dummy_master_a|mem_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N12
cycloneive_lcell_comb \dummy_master_a|mem~5 (
// Equation(s):
// \dummy_master_a|mem~5_combout  = (\dummy_master_a|mem_rtl_0_bypass [16] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [16]),
	.datab(\dummy_master_a|mem~2_combout ),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~5 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[15]~2 (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[15]~2_combout  = !\dummy_slave_a|data[2]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_a|data[2]~100_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[15]~2 .lut_mask = 16'h00FF;
defparam \dummy_master_a|mem_rtl_0_bypass[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \dummy_master_a|mem_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[15]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
cycloneive_lcell_comb \dummy_master_a|data[2]~2 (
// Equation(s):
// \dummy_master_a|data[2]~2_combout  = ((\dummy_master_a|mem~5_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\dummy_master_a|mem~5_combout  & (!\dummy_master_a|mem_rtl_0_bypass [15]))) # (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|mem~5_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [15]),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\dummy_master_a|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[2]~2 .lut_mask = 16'hB1FF;
defparam \dummy_master_a|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N17
dffeas \dummy_slave_b|mem_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
cycloneive_lcell_comb \dummy_slave_b|data[2]~3 (
// Equation(s):
// \dummy_slave_b|data[2]~3_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [13])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a2 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [13]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[2]~3 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
cycloneive_lcell_comb \dummy_slave_a|data[2]~39 (
// Equation(s):
// \dummy_slave_a|data[2]~39_combout  = (\dummy_master_b|data[2]~2_combout  & (\dummy_slave_a|data[2]~38_combout  & (\dummy_master_a|data[2]~2_combout  & \dummy_slave_b|data[2]~3_combout )))

	.dataa(\dummy_master_b|data[2]~2_combout ),
	.datab(\dummy_slave_a|data[2]~38_combout ),
	.datac(\dummy_master_a|data[2]~2_combout ),
	.datad(\dummy_slave_b|data[2]~3_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[2]~39 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
cycloneive_lcell_comb \dummy_slave_a|data_reg~3 (
// Equation(s):
// \dummy_slave_a|data_reg~3_combout  = (\dummy_slave_a|always1~1_combout  & ((\dummy_slave_a|data[2]~39_combout ) # (!\dummy_slave_a|data[0]~35_combout )))

	.dataa(gnd),
	.datab(\dummy_slave_a|data[0]~35_combout ),
	.datac(\dummy_slave_a|data[2]~39_combout ),
	.datad(\dummy_slave_a|always1~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data_reg~3 .lut_mask = 16'hF300;
defparam \dummy_slave_a|data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \dummy_slave_a|data_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_slave_a|data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dummy_slave_a|data_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|data_reg[2] .is_wysiwyg = "true";
defparam \dummy_slave_a|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \dummy_slave_a|data[1]~36 (
// Equation(s):
// \dummy_slave_a|data[1]~36_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [12])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a1 )))) # (!\dummy_slave_a|data~32_combout )

	.dataa(\dummy_slave_a|mem~2_combout ),
	.datab(\dummy_slave_a|data~32_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [12]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[1]~36 .lut_mask = 16'hF7B3;
defparam \dummy_slave_a|data[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[13]~1 (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[13]~1_combout  = !\dummy_slave_a|data[1]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[1]~99_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[13]~1 .lut_mask = 16'h0F0F;
defparam \dummy_master_a|mem_rtl_0_bypass[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \dummy_master_a|mem_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N3
dffeas \dummy_master_a|mem_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N4
cycloneive_lcell_comb \dummy_master_a|mem~4 (
// Equation(s):
// \dummy_master_a|mem~4_combout  = (\dummy_master_a|mem_rtl_0_bypass [14] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem_rtl_0_bypass [14]),
	.datab(\dummy_master_a|mem~2_combout ),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~4 .lut_mask = 16'h2AAA;
defparam \dummy_master_a|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \dummy_master_a|data[1]~1 (
// Equation(s):
// \dummy_master_a|data[1]~1_combout  = ((\dummy_master_a|mem~4_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\dummy_master_a|mem~4_combout  & (!\dummy_master_a|mem_rtl_0_bypass [13]))) # (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [13]),
	.datac(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\dummy_master_a|mem~4_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[1]~1 .lut_mask = 16'hF577;
defparam \dummy_master_a|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneive_lcell_comb \dummy_master_b|mem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \dummy_master_b|mem_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_b|mem_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_b|mem_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \dummy_master_b|mem_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_b|mem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
cycloneive_lcell_comb \dummy_master_b|mem~4 (
// Equation(s):
// \dummy_master_b|mem~4_combout  = (\dummy_master_b|mem_rtl_0_bypass [14] & (((!\dummy_master_b|mem~2_combout ) # (!\dummy_master_b|mem~1_combout )) # (!\dummy_master_b|mem~0_combout )))

	.dataa(\dummy_master_b|mem~0_combout ),
	.datab(\dummy_master_b|mem_rtl_0_bypass [14]),
	.datac(\dummy_master_b|mem~1_combout ),
	.datad(\dummy_master_b|mem~2_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|mem~4 .lut_mask = 16'h4CCC;
defparam \dummy_master_b|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \dummy_master_b|mem_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data[1]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_b|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_b|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dummy_master_b|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \dummy_master_b|data[1]~1 (
// Equation(s):
// \dummy_master_b|data[1]~1_combout  = ((\dummy_master_b|mem~4_combout  & (\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a1 )) # (!\dummy_master_b|mem~4_combout  & ((\dummy_master_b|mem_rtl_0_bypass [13])))) # (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\dummy_master_b|mem~4_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [13]),
	.datad(\dummy_master_b|data_out[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_b|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[1]~1 .lut_mask = 16'hB8FF;
defparam \dummy_master_b|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \dummy_slave_b|mem_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \dummy_slave_b|data[1]~2 (
// Equation(s):
// \dummy_slave_b|data[1]~2_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [12])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a1 )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|mem~3_combout ),
	.datab(\dummy_slave_b|data~0_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [12]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[1]~2 .lut_mask = 16'hF7B3;
defparam \dummy_slave_b|data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \dummy_slave_a|data[1]~37 (
// Equation(s):
// \dummy_slave_a|data[1]~37_combout  = (\dummy_slave_a|data[1]~36_combout  & (\dummy_master_a|data[1]~1_combout  & (\dummy_master_b|data[1]~1_combout  & \dummy_slave_b|data[1]~2_combout )))

	.dataa(\dummy_slave_a|data[1]~36_combout ),
	.datab(\dummy_master_a|data[1]~1_combout ),
	.datac(\dummy_master_b|data[1]~1_combout ),
	.datad(\dummy_slave_b|data[1]~2_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[1]~37 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \dummy_slave_a|data[1]~99 (
// Equation(s):
// \dummy_slave_a|data[1]~99_combout  = (\dummy_slave_a|data[1]~37_combout ) # (!\dummy_slave_a|data[0]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dummy_slave_a|data[0]~35_combout ),
	.datad(\dummy_slave_a|data[1]~37_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[1]~99_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[1]~99 .lut_mask = 16'hFF0F;
defparam \dummy_slave_a|data[1]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \dummy_master_b|data[0]~0 (
// Equation(s):
// \dummy_master_b|data[0]~0_combout  = ((\dummy_master_b|mem~3_combout  & ((\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\dummy_master_b|mem~3_combout  & (\dummy_master_b|mem_rtl_0_bypass [11]))) # 
// (!\dummy_master_b|data_out[0]~1_combout )

	.dataa(\dummy_master_b|mem~3_combout ),
	.datab(\dummy_master_b|data_out[0]~1_combout ),
	.datac(\dummy_master_b|mem_rtl_0_bypass [11]),
	.datad(\dummy_master_b|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dummy_master_b|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_b|data[0]~0 .lut_mask = 16'hFB73;
defparam \dummy_master_b|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \dummy_slave_a|mem_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_a|data_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_a|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_a|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dummy_slave_a|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \dummy_slave_a|data[0]~33 (
// Equation(s):
// \dummy_slave_a|data[0]~33_combout  = ((\dummy_slave_a|mem~2_combout  & (\dummy_slave_a|mem_rtl_0_bypass [11])) # (!\dummy_slave_a|mem~2_combout  & ((\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\dummy_slave_a|data~32_combout 
// )

	.dataa(\dummy_slave_a|data~32_combout ),
	.datab(\dummy_slave_a|mem~2_combout ),
	.datac(\dummy_slave_a|mem_rtl_0_bypass [11]),
	.datad(\dummy_slave_a|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[0]~33 .lut_mask = 16'hF7D5;
defparam \dummy_slave_a|data[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[11]~0 (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[11]~0_combout  = !\dummy_slave_a|data[0]~98_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dummy_slave_a|data[0]~98_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[11]~0 .lut_mask = 16'h00FF;
defparam \dummy_master_a|mem_rtl_0_bypass[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \dummy_master_a|mem_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[11]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N0
cycloneive_lcell_comb \dummy_master_a|mem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \dummy_master_a|mem_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dummy_master_a|mem_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \dummy_master_a|mem_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N1
dffeas \dummy_master_a|mem_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dummy_master_a|mem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_master_a|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_master_a|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dummy_master_a|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N22
cycloneive_lcell_comb \dummy_master_a|mem~3 (
// Equation(s):
// \dummy_master_a|mem~3_combout  = (\dummy_master_a|mem_rtl_0_bypass [12] & (((!\dummy_master_a|mem~1_combout ) # (!\dummy_master_a|mem~0_combout )) # (!\dummy_master_a|mem~2_combout )))

	.dataa(\dummy_master_a|mem~2_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [12]),
	.datac(\dummy_master_a|mem~0_combout ),
	.datad(\dummy_master_a|mem~1_combout ),
	.cin(gnd),
	.combout(\dummy_master_a|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|mem~3 .lut_mask = 16'h4CCC;
defparam \dummy_master_a|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \dummy_master_a|data[0]~0 (
// Equation(s):
// \dummy_master_a|data[0]~0_combout  = ((\dummy_master_a|mem~3_combout  & ((\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\dummy_master_a|mem~3_combout  & (!\dummy_master_a|mem_rtl_0_bypass [11]))) # 
// (!\dummy_master_a|data_out[0]~1_combout )

	.dataa(\dummy_master_a|data_out[0]~1_combout ),
	.datab(\dummy_master_a|mem_rtl_0_bypass [11]),
	.datac(\dummy_master_a|mem~3_combout ),
	.datad(\dummy_master_a|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dummy_master_a|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_master_a|data[0]~0 .lut_mask = 16'hF757;
defparam \dummy_master_a|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \dummy_slave_b|mem_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dummy_slave_b|data_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dummy_slave_b|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dummy_slave_b|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dummy_slave_b|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \dummy_slave_b|data[0]~1 (
// Equation(s):
// \dummy_slave_b|data[0]~1_combout  = ((\dummy_slave_b|mem~3_combout  & (\dummy_slave_b|mem_rtl_0_bypass [11])) # (!\dummy_slave_b|mem~3_combout  & ((\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (!\dummy_slave_b|data~0_combout )

	.dataa(\dummy_slave_b|data~0_combout ),
	.datab(\dummy_slave_b|mem~3_combout ),
	.datac(\dummy_slave_b|mem_rtl_0_bypass [11]),
	.datad(\dummy_slave_b|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dummy_slave_b|data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_b|data[0]~1 .lut_mask = 16'hF7D5;
defparam \dummy_slave_b|data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \dummy_slave_a|data[0]~34 (
// Equation(s):
// \dummy_slave_a|data[0]~34_combout  = (\dummy_master_b|data[0]~0_combout  & (\dummy_slave_a|data[0]~33_combout  & (\dummy_master_a|data[0]~0_combout  & \dummy_slave_b|data[0]~1_combout )))

	.dataa(\dummy_master_b|data[0]~0_combout ),
	.datab(\dummy_slave_a|data[0]~33_combout ),
	.datac(\dummy_master_a|data[0]~0_combout ),
	.datad(\dummy_slave_b|data[0]~1_combout ),
	.cin(gnd),
	.combout(\dummy_slave_a|data[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|data[0]~34 .lut_mask = 16'h8000;
defparam \dummy_slave_a|data[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_lcell_comb \dummy_slave_a|ready~2 (
// Equation(s):
// \dummy_slave_a|ready~2_combout  = (\dummy_slave_b|ready~en_q ) # (\dummy_slave_a|ready~en_q )

	.dataa(gnd),
	.datab(\dummy_slave_b|ready~en_q ),
	.datac(gnd),
	.datad(\dummy_slave_a|ready~en_q ),
	.cin(gnd),
	.combout(\dummy_slave_a|ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \dummy_slave_a|ready~2 .lut_mask = 16'hFFCC;
defparam \dummy_slave_a|ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

assign address_o[0] = \address_o[0]~output_o ;

assign address_o[1] = \address_o[1]~output_o ;

assign address_o[2] = \address_o[2]~output_o ;

assign address_o[3] = \address_o[3]~output_o ;

assign address_o[4] = \address_o[4]~output_o ;

assign address_o[5] = \address_o[5]~output_o ;

assign address_o[6] = \address_o[6]~output_o ;

assign address_o[7] = \address_o[7]~output_o ;

assign address_o[8] = \address_o[8]~output_o ;

assign address_o[9] = \address_o[9]~output_o ;

assign address_o[10] = \address_o[10]~output_o ;

assign address_o[11] = \address_o[11]~output_o ;

assign address_o[12] = \address_o[12]~output_o ;

assign address_o[13] = \address_o[13]~output_o ;

assign address_o[14] = \address_o[14]~output_o ;

assign address_o[15] = \address_o[15]~output_o ;

assign address_o[16] = \address_o[16]~output_o ;

assign address_o[17] = \address_o[17]~output_o ;

assign address_o[18] = \address_o[18]~output_o ;

assign address_o[19] = \address_o[19]~output_o ;

assign address_o[20] = \address_o[20]~output_o ;

assign address_o[21] = \address_o[21]~output_o ;

assign address_o[22] = \address_o[22]~output_o ;

assign address_o[23] = \address_o[23]~output_o ;

assign address_o[24] = \address_o[24]~output_o ;

assign address_o[25] = \address_o[25]~output_o ;

assign address_o[26] = \address_o[26]~output_o ;

assign address_o[27] = \address_o[27]~output_o ;

assign address_o[28] = \address_o[28]~output_o ;

assign address_o[29] = \address_o[29]~output_o ;

assign address_o[30] = \address_o[30]~output_o ;

assign address_o[31] = \address_o[31]~output_o ;

assign data_o[0] = \data_o[0]~output_o ;

assign data_o[1] = \data_o[1]~output_o ;

assign data_o[2] = \data_o[2]~output_o ;

assign data_o[3] = \data_o[3]~output_o ;

assign data_o[4] = \data_o[4]~output_o ;

assign data_o[5] = \data_o[5]~output_o ;

assign data_o[6] = \data_o[6]~output_o ;

assign data_o[7] = \data_o[7]~output_o ;

assign data_o[8] = \data_o[8]~output_o ;

assign data_o[9] = \data_o[9]~output_o ;

assign data_o[10] = \data_o[10]~output_o ;

assign data_o[11] = \data_o[11]~output_o ;

assign data_o[12] = \data_o[12]~output_o ;

assign data_o[13] = \data_o[13]~output_o ;

assign data_o[14] = \data_o[14]~output_o ;

assign data_o[15] = \data_o[15]~output_o ;

assign data_o[16] = \data_o[16]~output_o ;

assign data_o[17] = \data_o[17]~output_o ;

assign data_o[18] = \data_o[18]~output_o ;

assign data_o[19] = \data_o[19]~output_o ;

assign data_o[20] = \data_o[20]~output_o ;

assign data_o[21] = \data_o[21]~output_o ;

assign data_o[22] = \data_o[22]~output_o ;

assign data_o[23] = \data_o[23]~output_o ;

assign data_o[24] = \data_o[24]~output_o ;

assign data_o[25] = \data_o[25]~output_o ;

assign data_o[26] = \data_o[26]~output_o ;

assign data_o[27] = \data_o[27]~output_o ;

assign data_o[28] = \data_o[28]~output_o ;

assign data_o[29] = \data_o[29]~output_o ;

assign data_o[30] = \data_o[30]~output_o ;

assign data_o[31] = \data_o[31]~output_o ;

assign request_o = \request_o~output_o ;

assign ready_o = \ready_o~output_o ;

assign rw_o = \rw_o~output_o ;

assign DMA_o[0] = \DMA_o[0]~output_o ;

assign DMA_o[1] = \DMA_o[1]~output_o ;

assign DMA_o[2] = \DMA_o[2]~output_o ;

assign DMA_o[3] = \DMA_o[3]~output_o ;

assign DMA_o[4] = \DMA_o[4]~output_o ;

assign DMA_o[5] = \DMA_o[5]~output_o ;

assign DMA_o[6] = \DMA_o[6]~output_o ;

assign DMA_o[7] = \DMA_o[7]~output_o ;

assign grant_o[0] = \grant_o[0]~output_o ;

assign grant_o[1] = \grant_o[1]~output_o ;

assign grant_o[2] = \grant_o[2]~output_o ;

assign grant_o[3] = \grant_o[3]~output_o ;

assign grant_o[4] = \grant_o[4]~output_o ;

assign grant_o[5] = \grant_o[5]~output_o ;

assign grant_o[6] = \grant_o[6]~output_o ;

assign grant_o[7] = \grant_o[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
