// Generated by CIRCT unknown git version
module ALU(	// file.cleaned.mlir:2:3
  input  [3:0]  io_fn,	// file.cleaned.mlir:2:21
  input  [31:0] io_in2,	// file.cleaned.mlir:2:37
                io_in1,	// file.cleaned.mlir:2:55
  output [31:0] io_out,	// file.cleaned.mlir:2:74
                io_adder_out,	// file.cleaned.mlir:2:92
  output        io_cmp_out	// file.cleaned.mlir:2:116
);

  wire [31:0] _GEN;	// file.cleaned.mlir:135:12
  wire [31:0] in2_inv = {32{io_fn[3]}} ^ io_in2;	// file.cleaned.mlir:23:10, :24:10, :25:10
  wire [31:0] _GEN_0 = io_in1 ^ in2_inv;	// file.cleaned.mlir:25:10, :26:10
  wire        _GEN_1 =
    io_in1[31] == io_in2[31] ? _GEN[31] : io_fn[1] ? io_in2[31] : io_in1[31];	// file.cleaned.mlir:28:10, :29:10, :30:10, :31:10, :32:10, :33:11, :34:11, :135:12
  wire        _T_23 = io_fn == 4'h5 | io_fn == 4'hB;	// file.cleaned.mlir:18:15, :19:14, :40:11, :41:11, :42:11
  wire [31:0] _T_32 = {16'h0, io_in1[31:16]} | {io_in1[15:0], 16'h0};	// file.cleaned.mlir:21:15, :43:11, :44:11, :45:11, :46:11, :47:11
  wire [31:0] _T_42 = {8'h0, _T_32[31:8] & 24'hFF00FF} | {_T_32[23:0] & 24'hFF00FF, 8'h0};	// file.cleaned.mlir:8:20, :9:14, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11
  wire [31:0] _T_52 =
    {4'h0, _T_42[31:4] & 28'hF0F0F0F} | {_T_42[27:0] & 28'hF0F0F0F, 4'h0};	// file.cleaned.mlir:7:23, :13:14, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11
  wire [31:0] _T_62 =
    {2'h0, _T_52[31:2] & 30'h33333333} | {_T_52[29:0] & 30'h33333333, 2'h0};	// file.cleaned.mlir:5:24, :6:14, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11
  wire [31:0] shin =
    _T_23
      ? io_in1
      : {1'h0, _T_62[31:1] & 31'h55555555} | {_T_62[30:0] & 31'h55555555, 1'h0};	// file.cleaned.mlir:3:24, :4:14, :42:11, :68:11, :69:11, :70:11, :71:11, :72:11, :73:11, :74:11, :75:11, :76:11
  wire [32:0] _T_78 = $signed($signed({io_fn[3] & shin[31], shin}) >>> io_in2[4:0]);	// file.cleaned.mlir:23:10, :39:11, :76:11, :77:11, :78:11, :79:11, :81:11
  wire [31:0] _T_87 = {16'h0, _T_78[31:16]} | {_T_78[15:0], 16'h0};	// file.cleaned.mlir:21:15, :81:11, :83:11, :84:11, :85:11, :86:11, :87:11
  wire [31:0] _T_97 = {8'h0, _T_87[31:8] & 24'hFF00FF} | {_T_87[23:0] & 24'hFF00FF, 8'h0};	// file.cleaned.mlir:8:20, :9:14, :87:11, :88:11, :89:11, :90:11, :91:11, :92:11, :93:11, :94:11
  wire [31:0] _T_107 =
    {4'h0, _T_97[31:4] & 28'hF0F0F0F} | {_T_97[27:0] & 28'hF0F0F0F, 4'h0};	// file.cleaned.mlir:7:23, :13:14, :94:11, :95:11, :96:11, :97:11, :98:11, :99:11, :100:11, :101:11
  wire [31:0] _T_117 =
    {2'h0, _T_107[31:2] & 30'h33333333} | {_T_107[29:0] & 30'h33333333, 2'h0};	// file.cleaned.mlir:5:24, :6:14, :101:11, :102:11, :103:11, :104:11, :105:11, :106:11, :107:11, :108:11
  wire        _T_134 = io_fn == 4'h6;	// file.cleaned.mlir:15:14, :120:11
  assign _GEN = io_in1 + in2_inv + {31'h0, io_fn[3]};	// file.cleaned.mlir:22:15, :23:10, :25:10, :27:10, :135:12
  assign io_out =
    io_fn == 4'h0 | io_fn == 4'hA
      ? _GEN
      : {31'h0, io_fn > 4'hB & _GEN_1} | (io_fn == 4'h4 | _T_134 ? _GEN_0 : 32'h0)
        | (_T_134 | io_fn == 4'h7 ? io_in1 & io_in2 : 32'h0)
        | (_T_23 ? _T_78[31:0] : 32'h0)
        | (io_fn == 4'h1
             ? {1'h0, _T_117[31:1] & 31'h55555555} | {_T_117[30:0] & 31'h55555555, 1'h0}
             : 32'h0);	// file.cleaned.mlir:3:24, :4:14, :12:15, :13:14, :14:14, :16:14, :17:14, :18:15, :20:15, :22:15, :26:10, :34:11, :42:11, :81:11, :82:11, :108:11, :109:11, :110:11, :111:11, :112:11, :113:11, :114:11, :115:11, :116:11, :117:11, :118:11, :119:11, :120:11, :121:11, :122:11, :123:12, :124:12, :125:12, :126:12, :127:12, :128:12, :129:12, :130:12, :131:12, :132:12, :133:12, :134:12, :135:12, :137:5
  assign io_adder_out = _GEN;	// file.cleaned.mlir:135:12, :137:5
  assign io_cmp_out = io_fn[0] ^ (~(io_fn[3]) ? _GEN_0 == 32'h0 : _GEN_1);	// file.cleaned.mlir:20:15, :23:10, :26:10, :34:11, :35:11, :36:11, :37:11, :38:11, :136:12, :137:5
endmodule

