Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7ef06ba693874e678e5ace4d0e82d84a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ripple_carry_adder_4bit_behav xil_defaultlib.ripple_carry_adder_4bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Half_Adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ripple_carry_adder_4bit_behav
