// Seven segment Display 
module sevseg (switch,s);
//Iputs for seven seg
input [3:0] switch;
output wire [6:0] s;
 
//Seven Seg Block 
reg [6:0] rs;
assign s = rs;
always @(switch) // Loop for the case infinitely
	case (switch) 		// Checks input
	//4-> amount of digits, b-> binary, 0000->0
	
	4'b0000: rs = 7'b1000000;		//0
	4'b0001: rs = 7'b1111001;		//1
	4'b0010: rs = 7'b0100100; 		//2
	4'b0011: rs = 7'b0110000;		//3
	4'b0100: rs = 7'b0011001;		//4
	4'b0101: rs = 7'b0010010;		//5
	4'b0110: rs = 7'b0000010;		//6
	4'b0111: rs = 7'b1111000;		//7
	4'b1000: rs = 7'b0000000;		//8
	4'b1001: rs = 7'b0011000;		//9
	4'b1010: rs = 7'b0001000;		//A
	4'b1011: rs = 7'b0000011;		//B
	4'b1100: rs = 7'b1000110;		//C
	4'b1101: rs = 7'b0100001;		//D
	4'b1110: rs = 7'b0000110;		//E
	4'b1111: rs = 7'b0001110;		//F
	default: rs = 7'b1000000;
	endcase
	endmodule
	
 