---
title: SSE3
---
**[Home](Home "Home") \* [Hardware](Hardware "Hardware") \* [x86](X86 "X86") \* SSE3**


**SSE3** (Streaming SIMD Extensions 3), is [Intel's](Intel "Intel") third iteration for the [SSE](SSE "SSE") x86 instruction set, introduced in 2004 with the [Prescott](https://en.wikipedia.org/wiki/List_of_Intel_Pentium_4_microprocessors#Prescott_.2890.C2.A0nm.29) revision of the [Pentium 4](https://en.wikipedia.org/wiki/Pentium_4) CPU. In April 2005 [AMD](AMD "AMD") introduced a subset of SSE3 in revision E ([Venice](https://en.wikipedia.org/wiki/Athlon_64#Venice_.2890.C2.A0nm_SOI.29) and [San Diego](https://en.wikipedia.org/wiki/Athlon_64#San_Diego_.2890.C2.A0nm_SOI.29_2)) of their [Athlon 64](https://en.wikipedia.org/wiki/Athlon_64) CPUs. The 13 new instructions are most processing vectors of [floats](Float "Float") or [doubles](Double "Double"), most notable horizontal add and sub inside one 128-bit xmm-register, LDDQU, an alternative misaligned load, which is even quite fast for loads that cross cacheline boundaries <a id="cite-note-1" href="#cite-ref-1">[1]</a><a id="cite-note-2" href="#cite-ref-2">[2]</a>, and FISTTP, which is a new [x87](https://en.wikipedia.org/wiki/X87) instruction <a id="cite-note-3" href="#cite-ref-3">[3]</a>.



## Publications


* [Daisuke Takahashi](Daisuke_Takahashi "Daisuke Takahashi") (**2007**). *[An Implementation of Parallel 1-D FFT Using SSE3 Instructions on Dual-Core Processors](https://link.springer.com/chapter/10.1007%2F978-3-540-75755-9_135)*. Proc. Workshop on State-of-the-Art in Scientific and Parallel Computing, [Lecture Notes in Computer Science](https://en.wikipedia.org/wiki/Lecture_Notes_in_Computer_Science), No. 4699, [Springer](https://en.wikipedia.org/wiki/Springer_Science%2BBusiness_Media)


## External Links


* [SSE3 from Wikipedia](https://en.wikipedia.org/wiki/SSE3)
* [SSE SSE2 and SSE3 for GNU C++ - Stack Overflow](http://stackoverflow.com/questions/661338/sse-sse2-and-sse3-for-gnu-c)
* [SSEPlus Project Documentation](http://sseplus.sourceforge.net/index.html)
* [Intel Intrinsics Guide](http://software.intel.com/sites/landingpage/IntrinsicsGuide/)


## References


1. <a id="cite-ref-1" href="#cite-note-1">↑</a> [LDDQU: Load Unaligned Integer 128 Bits (x86 Instruction Set Reference)](http://siyobik.info/index.php?module=x86&id=150)
2. <a id="cite-ref-2" href="#cite-note-2">↑</a> [Unaligned memory operands - US Patent 6721866 Description](http://www.patentstorm.us/patents/6721866/description.html)
3. <a id="cite-ref-3" href="#cite-note-3">↑</a> [How to Implement the FISTTP Streaming SIMD Extensions 3 Instruction - Intel® Software Network](http://software.intel.com/en-us/articles/how-to-implement-the-fisttp-streaming-simd-extensions-3-instruction/)

**[Up one Level](X86 "X86")**







 
