

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Tue Jul 17 22:00:46 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution2
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    8|    8| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        -|        -|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|      220|    -|
|Register         |        -|      -|      120|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|      120|      220|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |output_r_address0  |  44|          9|    4|         36|
    |output_r_address1  |  44|          9|    4|         36|
    |output_r_d0        |  44|          9|    8|         72|
    |output_r_d1        |  44|          9|    8|         72|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 220|         45|   25|        225|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  8|   0|    8|          0|
    |ap_port_reg_buf_0_2_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_0_3_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_1_0_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_1_1_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_1_2_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_1_3_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_2_0_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_2_1_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_2_2_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_2_3_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_3_0_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_3_1_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_3_2_read  |  8|   0|    8|          0|
    |ap_port_reg_buf_3_3_read  |  8|   0|    8|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     |120|   0|  120|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  write_data  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  write_data  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  write_data  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  write_data  | return value |
|buf_0_0_read       |  in |    8|   ap_none  | buf_0_0_read |    scalar    |
|buf_0_1_read       |  in |    8|   ap_none  | buf_0_1_read |    scalar    |
|buf_0_2_read       |  in |    8|   ap_none  | buf_0_2_read |    scalar    |
|buf_0_3_read       |  in |    8|   ap_none  | buf_0_3_read |    scalar    |
|buf_1_0_read       |  in |    8|   ap_none  | buf_1_0_read |    scalar    |
|buf_1_1_read       |  in |    8|   ap_none  | buf_1_1_read |    scalar    |
|buf_1_2_read       |  in |    8|   ap_none  | buf_1_2_read |    scalar    |
|buf_1_3_read       |  in |    8|   ap_none  | buf_1_3_read |    scalar    |
|buf_2_0_read       |  in |    8|   ap_none  | buf_2_0_read |    scalar    |
|buf_2_1_read       |  in |    8|   ap_none  | buf_2_1_read |    scalar    |
|buf_2_2_read       |  in |    8|   ap_none  | buf_2_2_read |    scalar    |
|buf_2_3_read       |  in |    8|   ap_none  | buf_2_3_read |    scalar    |
|buf_3_0_read       |  in |    8|   ap_none  | buf_3_0_read |    scalar    |
|buf_3_1_read       |  in |    8|   ap_none  | buf_3_1_read |    scalar    |
|buf_3_2_read       |  in |    8|   ap_none  | buf_3_2_read |    scalar    |
|buf_3_3_read       |  in |    8|   ap_none  | buf_3_3_read |    scalar    |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    8|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |    8|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

