# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../OLEDPmod.srcs/sources_1/new/sclk_s.vhd" \
"../../../../OLEDPmod.srcs/sim_1/new/sclk_tb.vhd" \

# Do not sort compile order
nosort
