set_pin_physical_constraints -pin_name {CLK} -offset 20 -layers {M4} -width 0.3 -depth 0 -side 1

set_pin_physical_constraints -pin_name {NARST} -offset 10 -layers {M3} -width 0.11 -depth 0 -side 2
set_pin_physical_constraints -pin_name {EN} -offset 11 -layers {M3} -width 0.11 -depth 0 -side 2

set_pin_physical_constraints -pin_name {URN6B[5]} -offset 10 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN6B[4]} -offset 10.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN6B[3]} -offset 11.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN6B[2]} -offset 11.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN6B[1]} -offset 12.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN6B[0]} -offset 13 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[63]} -offset 13.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[62]} -offset 14.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[61]} -offset 14.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[60]} -offset 15.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[59]} -offset 16 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[58]} -offset 16.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[57]} -offset 17.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[56]} -offset 17.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[55]} -offset 18.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[54]} -offset 19 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[53]} -offset 19.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[52]} -offset 20.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[51]} -offset 20.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[50]} -offset 21.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[49]} -offset 22 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[48]} -offset 22.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[47]} -offset 23.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[46]} -offset 23.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[45]} -offset 24.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[44]} -offset 25 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[43]} -offset 25.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[42]} -offset 26.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[41]} -offset 26.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[40]} -offset 27.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[39]} -offset 28 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[38]} -offset 28.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[37]} -offset 29.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[36]} -offset 29.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[35]} -offset 30.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[34]} -offset 31 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[33]} -offset 31.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[32]} -offset 32.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[31]} -offset 32.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[30]} -offset 33.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[29]} -offset 34 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[28]} -offset 34.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[27]} -offset 35.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[26]} -offset 35.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[25]} -offset 36.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[24]} -offset 37 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[23]} -offset 37.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[22]} -offset 38.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[21]} -offset 38.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[20]} -offset 39.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[19]} -offset 40 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[18]} -offset 40.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[17]} -offset 41.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[16]} -offset 41.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[15]} -offset 42.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[14]} -offset 43 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[13]} -offset 43.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[12]} -offset 44.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[11]} -offset 44.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[10]} -offset 45.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[9]} -offset 46 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[8]} -offset 46.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[7]} -offset 47.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[6]} -offset 47.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[5]} -offset 48.4 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[4]} -offset 49 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[3]} -offset 49.6 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[2]} -offset 50.2 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[1]} -offset 50.8 -layers {M4} -width 0.11 -depth 0 -side 3
set_pin_physical_constraints -pin_name {URN64T[0]} -offset 51.4 -layers {M4} -width 0.11 -depth 0 -side 3
