Flow report for IT_LAB_12
Mon Apr 25 20:59:49 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Mon Apr 25 20:59:49 2022           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; IT_LAB_12                                       ;
; Top-level Entity Name           ; IT_LAB_12                                       ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSXFC6D6F31C6                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 506 / 41,910 ( 1 % )                            ;
; Total registers                 ; 1280                                            ;
; Total pins                      ; 64 / 499 ( 13 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 35,328 / 5,662,720 ( < 1 % )                    ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 1 / 15 ( 7 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/25/2022 20:57:37 ;
; Main task         ; Compilation         ;
; Revision Name     ; IT_LAB_12           ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                      ; Value                                                                                                                                                                                                                                                     ; Default Value ; Entity Name ; Section Id                        ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                ; 211365432701497.165094185627108                                                                                                                                                                                                                           ; --            ; --          ; --                                ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                                                                                                                                                        ; --            ; --          ; tb                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                                                                                                                                                                                                                                       ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                                                                                                                                                                                                                                       ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                                                                                                                                                                                                                                       ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                                                                                                                                                                                                                                       ; --            ; --          ; eda_board_design_symbol           ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; tb                                                                                                                                                                                                                                                        ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT               ; Systemverilog Hdl                                                                                                                                                                                                                                         ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (SystemVerilog)                                                                                                                                                                                                                           ; <None>        ; --          ; --                                ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                                                                                                                           ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_FILE                  ; ../source/tb.sv                                                                                                                                                                                                                                           ; --            ; --          ; tb                                ;
; EDA_TEST_BENCH_MODULE_NAME           ; tb                                                                                                                                                                                                                                                        ; --            ; --          ; tb                                ;
; EDA_TEST_BENCH_NAME                  ; tb                                                                                                                                                                                                                                                        ; --            ; --          ; eda_simulation                    ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                                                                                                                                                      ; --            ; --          ; eda_simulation                    ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                                                                                                                        ; --            ; --          ; --                                ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                                                                                                                        ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                                                                                                                         ; --            ; --          ; --                                ;
; MISC_FILE                            ; PD_L12/synthesis/../PD_L12.cmp                                                                                                                                                                                                                            ; --            ; --          ; --                                ;
; MISC_FILE                            ; PD_L12/synthesis/../../PD_L12.qsys                                                                                                                                                                                                                        ; --            ; --          ; --                                ;
; NUM_PARALLEL_PROCESSORS              ; 4                                                                                                                                                                                                                                                         ; --            ; --          ; --                                ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)                                                                                                                                                                                                                    ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)                                                                                                                                                                                                                    ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)                                                                                                                                                                                                                    ; --            ; --          ; Top                               ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                                                                                                                                       ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                     ; --            ; --          ; --                                ;
; SLD_FILE                             ; PD_L12/synthesis/PD_L12.debuginfo                                                                                                                                                                                                                         ; --            ; --          ; --                                ;
; SLD_FILE                             ; db/signal_tap_auto_stripped.stp                                                                                                                                                                                                                           ; --            ; --          ; --                                ;
; SLD_INFO                             ; QSYS_NAME PD_L12 HAS_SOPCINFO 1 GENERATION_ID 1650836309                                                                                                                                                                                                  ; --            ; PD_L12      ; --                                ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=69                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=69                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_BITS=69                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=230                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=512                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=512                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0                  ;
; SOPCINFO_FILE                        ; PD_L12/synthesis/../../PD_L12.sopcinfo                                                                                                                                                                                                                    ; --            ; --          ; --                                ;
; SYNTHESIS_ONLY_QIP                   ; On                                                                                                                                                                                                                                                        ; --            ; --          ; --                                ;
; USE_SIGNALTAP_FILE                   ; signal_tap.stp                                                                                                                                                                                                                                            ; --            ; --          ; --                                ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:35     ; 1.0                     ; 4921 MB             ; 00:01:08                           ;
; Fitter               ; 00:01:05     ; 1.1                     ; 6793 MB             ; 00:02:18                           ;
; Assembler            ; 00:00:07     ; 1.0                     ; 4853 MB             ; 00:00:07                           ;
; Timing Analyzer      ; 00:00:14     ; 1.3                     ; 5228 MB             ; 00:00:17                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 4848 MB             ; 00:00:03                           ;
; Total                ; 00:02:04     ; --                      ; --                  ; 00:03:53                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; IKES-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; IKES-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; IKES-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; IKES-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; IKES-LAPTOP      ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off IT_LAB_12 -c IT_LAB_12
quartus_fit --read_settings_files=off --write_settings_files=off IT_LAB_12 -c IT_LAB_12
quartus_asm --read_settings_files=off --write_settings_files=off IT_LAB_12 -c IT_LAB_12
quartus_sta IT_LAB_12 -c IT_LAB_12
quartus_eda --read_settings_files=off --write_settings_files=off IT_LAB_12 -c IT_LAB_12



