

================================================================
== Vitis HLS Report for 'pip_kernel'
================================================================
* Date:           Mon May  2 12:37:37 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max   |    min    |    max    |  min |    max   |   Type  |
    +---------+----------+-----------+-----------+------+----------+---------+
    |     1041|  16778078|  10.410 us|  0.168 sec|  1042|  16778079|       no|
    +---------+----------+-----------+-----------+------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_124  |pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE  |     1039|     1039|  10.390 us|  10.390 us|  1039|  1039|       no|
        |grp_pip_edges_fu_130                                |pip_edges                                |      330|      330|   3.300 us|   3.300 us|   256|   256|      yes|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------+---------+----------+----------+-----------+-----------+------------+----------+
        |               |  Latency (cycles)  | Iteration|  Initiation Interval  |    Trip    |          |
        |   Loop Name   |   min   |    max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +---------------+---------+----------+----------+-----------+-----------+------------+----------+
        |- LOOP_STREAM  |    16204|  16777036|       333|        256|        256|  63 ~ 65535|       yes|
        +---------------+---------+----------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      65|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     2|    9984|   15932|    0|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1509|    -|
|Register         |        -|     -|     318|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     2|   10302|   17506|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|       1|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+
    |control_s_axi_U                                     |control_s_axi                            |        0|   0|   128|    200|    0|
    |gmem_m_axi_U                                        |gmem_m_axi                               |        0|   0|   764|   1460|    0|
    |grp_pip_edges_fu_130                                |pip_edges                                |        0|   2|  8136|  13458|    0|
    |grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_124  |pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE  |        0|   0|   956|    814|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+
    |Total                                               |                                         |        0|   2|  9984|  15932|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |div_table_V_U  |div_table_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |i_fu_151_p2                                 |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage100_11001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage75_11001_ignoreCallOp440  |       and|   0|  0|   2|           1|           1|
    |icmp_ln138_1_fu_141_p2                      |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln138_fu_157_p2                        |      icmp|   0|  0|  13|          16|          16|
    |ap_block_pp0_stage75_01001                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                             |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                               |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0|  65|          56|          27|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+------+-----------+-----+-----------+
    |              Name             |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                      |  1382|        260|    1|        260|
    |ap_done                        |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |     9|          2|    1|          2|
    |ap_phi_mux_i_12_phi_fu_117_p4  |     9|          2|   16|         32|
    |div_table_V_address0           |    14|          3|   10|         30|
    |div_table_V_ce0                |    14|          3|    1|          3|
    |div_table_V_we0                |     9|          2|    1|          2|
    |gmem_ARVALID                   |     9|          2|    1|          2|
    |gmem_RREADY                    |     9|          2|    1|          2|
    |gmem_blk_n_AR                  |     9|          2|    1|          2|
    |gmem_blk_n_R                   |     9|          2|    1|          2|
    |i_12_reg_113                   |     9|          2|   16|         32|
    |out_r_TDATA_blk_n              |     9|          2|    1|          2|
    |points_TDATA_blk_n             |     9|          2|    1|          2|
    +-------------------------------+------+-----------+-----+-----------+
    |Total                          |  1509|        288|   53|        375|
    +-------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |                               Name                              |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                        |  259|   0|  259|          0|
    |ap_done_reg                                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                          |    1|   0|    1|          0|
    |ap_rst_n_inv                                                     |    1|   0|    1|          0|
    |ap_rst_reg_1                                                     |    1|   0|    1|          0|
    |ap_rst_reg_2                                                     |    1|   0|    1|          0|
    |grp_pip_edges_fu_130_ap_start_reg                                |    1|   0|    1|          0|
    |grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_124_ap_start_reg  |    1|   0|    1|          0|
    |i_12_reg_113                                                     |   16|   0|   16|          0|
    |i_reg_191                                                        |   16|   0|   16|          0|
    |icmp_ln138_reg_196                                               |    1|   0|    1|          0|
    |tmp_reg_186                                                      |   18|   0|   18|          0|
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                            |  318|   0|  318|          0|
    +-----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    pip_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    pip_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    pip_kernel|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
|out_r_TDATA            |  out|    8|           axis|         out_r|       pointer|
|out_r_TVALID           |  out|    1|           axis|         out_r|       pointer|
|out_r_TREADY           |   in|    1|           axis|         out_r|       pointer|
|points_TDATA           |   in|   24|           axis|        points|       pointer|
|points_TVALID          |   in|    1|           axis|        points|       pointer|
|points_TREADY          |  out|    1|           axis|        points|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

