
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003466                       # Number of seconds simulated
sim_ticks                                  3466401321                       # Number of ticks simulated
final_tick                               574997438997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 308293                       # Simulator instruction rate (inst/s)
host_op_rate                                   396816                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 248801                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932160                       # Number of bytes of host memory used
host_seconds                                 13932.40                       # Real time elapsed on the host
sim_insts                                  4295260429                       # Number of instructions simulated
sim_ops                                    5528602778                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       230528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        66816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       118784                       # Number of bytes read from this memory
system.physmem.bytes_read::total               635520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       212480                       # Number of bytes written to this memory
system.physmem.bytes_written::total            212480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1540                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1801                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          928                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4965                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1660                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1660                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1735517                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56865891                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1587814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     66503552                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1587814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19275322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1513962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     34267238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               183337110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1735517                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1587814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1587814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1513962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6425107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          61296999                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               61296999                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          61296999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1735517                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56865891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1587814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     66503552                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1587814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19275322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1513962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     34267238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              244634109                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8312714                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2845125                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2480918                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188226                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1441676                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383888                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199342                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5703                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3493107                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15822430                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2845125                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583230                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3351418                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         870353                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        373716                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1716842                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        89977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7899348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.307408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.287739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4547930     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600365      7.60%     65.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293269      3.71%     68.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          223574      2.83%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180732      2.29%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159055      2.01%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54554      0.69%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195083      2.47%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1644786     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7899348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.342262                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.903401                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3615868                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       350130                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3239011                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16196                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        678142                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312571                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2856                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17680650                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4431                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        678142                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3766504                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         168617                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41224                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3103203                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       141651                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17127156                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70689                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58311                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22681654                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     77990505                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     77990505                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7778206                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2151                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1150                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           361917                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2617428                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7487                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       220107                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16110671                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2154                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13754352                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17924                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4625378                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12576319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7899348                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.741201                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856193                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2840583     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1670530     21.15%     57.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       861467     10.91%     68.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1000573     12.67%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       738148      9.34%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476333      6.03%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203986      2.58%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60828      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46900      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7899348                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58471     73.40%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12219     15.34%     88.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8967     11.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10794841     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109462      0.80%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2357778     17.14%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       491275      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13754352                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.654616                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79657                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005791                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35505628                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20738316                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13273887                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13834009                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22515                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       729349                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155756                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        678142                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         108031                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7130                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16112826                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62835                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2617428                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595514                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1139                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3917                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110578                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       205677                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13454567                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256262                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       299780                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2734991                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2015917                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            478729                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.618553                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13299198                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13273887                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7989087                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19675004                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.596817                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406053                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4742753                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186466                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7221206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.574555                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.288398                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3385311     46.88%     46.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531498     21.21%     68.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837080     11.59%     79.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       306083      4.24%     83.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262638      3.64%     87.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117392      1.63%     89.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281556      3.90%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77756      1.08%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       421892      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7221206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       421892                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22912146                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32904876                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 413366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.831271                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.831271                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.202977                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.202977                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62298659                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17423835                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18246616                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8312714                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2897114                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2350636                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       197881                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1201818                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1139261                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          308503                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8498                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3037019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15983121                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2897114                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1447764                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3373271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1040292                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        655626                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1493733                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7903741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.315814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4530470     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          211865      2.68%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242063      3.06%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          436881      5.53%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          195571      2.47%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          303765      3.84%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166210      2.10%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139916      1.77%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1677000     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7903741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.348516                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.922732                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3205130                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       611412                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3218697                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32581                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        835916                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       492377                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2855                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19015302                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4562                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        835916                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3379343                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         130535                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       242430                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3072944                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       242568                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18269211                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3526                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        130681                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        70710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          415                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25588611                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85112265                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85112265                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15733410                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9855148                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3890                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2355                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           623008                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1702654                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       872421                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12438                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       260949                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17164980                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13820964                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28051                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5795999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17363558                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          782                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7903741                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921409                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2844081     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1656745     20.96%     56.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1117187     14.13%     71.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       780792      9.88%     80.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       654202      8.28%     89.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       351150      4.44%     93.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       350877      4.44%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80007      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68700      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7903741                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100226     76.71%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13792     10.56%     87.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16632     12.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11520824     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195363      1.41%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1523      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1378004      9.97%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       725250      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13820964                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.662630                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130654                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009453                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35704372                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22965011                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13417929                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13951618                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26365                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       665006                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          195                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222245                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        835916                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51197                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8238                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17168870                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1702654                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       872421                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2339                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6100                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          153                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113143                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230562                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13557610                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1285311                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       263352                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1981172                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1919455                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            695861                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.630949                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13428436                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13417929                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8782698                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24645062                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.614145                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356367                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9221799                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11326188                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5842715                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200444                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7067824                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.602500                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153350                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2860569     40.47%     40.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1894066     26.80%     67.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       777788     11.00%     78.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       387350      5.48%     83.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       394704      5.58%     89.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       155089      2.19%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       169096      2.39%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87637      1.24%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       341525      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7067824                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9221799                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11326188                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1687816                       # Number of memory references committed
system.switch_cpus1.commit.loads              1037640                       # Number of loads committed
system.switch_cpus1.commit.membars               1546                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1628462                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10203952                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       230462                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       341525                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23895059                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35174529                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 408973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9221799                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11326188                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9221799                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.901420                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.901420                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.109361                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.109361                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60950422                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18550298                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17602428                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3102                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8312714                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3116432                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2538277                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       207443                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1255257                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1206296                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          331749                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9101                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3202769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17009628                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3116432                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1538045                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3562317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1117363                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        451723                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1572128                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        90388                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8123704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.593777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.376705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4561387     56.15%     56.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          249710      3.07%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          256395      3.16%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          411495      5.07%     67.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          191461      2.36%     69.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          272042      3.35%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          182747      2.25%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          136180      1.68%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1862287     22.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8123704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374899                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.046218                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3375241                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       407605                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3406703                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28537                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        905614                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       529207                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1258                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20313181                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4535                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        905614                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3546013                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          99991                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        89147                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3262433                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       220502                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19576262                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           43                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        127052                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        65638                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27420448                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91237320                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91237320                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16674817                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10745627                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3359                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1713                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           583971                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1822887                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       939982                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9964                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       323460                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18344664                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14552063                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25915                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6354782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19581736                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8123704                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791309                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.930341                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2805475     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1760651     21.67%     56.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1159486     14.27%     70.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       775475      9.55%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       711356      8.76%     88.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       396868      4.89%     93.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       359440      4.42%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        80013      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74940      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8123704                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         109135     77.59%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16006     11.38%     88.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15517     11.03%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12147082     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       193446      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1640      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1441137      9.90%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       768758      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14552063                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.750579                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             140658                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009666                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37394403                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24702935                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14134668                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14692721                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21196                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       731965                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       249538                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        905614                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          58001                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12559                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18348040                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        43468                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1822887                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       939982                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123343                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118083                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       241426                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14287659                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1345286                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       264404                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2086835                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2031017                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            741549                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.718772                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14145573                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14134668                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9271732                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26357952                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.700367                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351762                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9716189                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11962156                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6385925                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209169                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7218090                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.657247                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174902                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2753035     38.14%     38.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2050018     28.40%     66.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       813188     11.27%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       408426      5.66%     83.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       375955      5.21%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       171250      2.37%     91.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       187052      2.59%     93.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95226      1.32%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       363940      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7218090                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9716189                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11962156                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1781366                       # Number of memory references committed
system.switch_cpus2.commit.loads              1090922                       # Number of loads committed
system.switch_cpus2.commit.membars               1665                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1727085                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10776129                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246532                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       363940                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25202062                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37602794                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 189010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9716189                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11962156                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9716189                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855553                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855553                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.168835                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.168835                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64138838                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19603409                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18703662                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3330                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8312714                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2965946                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2413591                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       199603                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1223837                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1148325                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          313316                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8853                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2961312                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16372948                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2965946                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1461641                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3603869                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1069612                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        640262                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1450387                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85281                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8071736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.509729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.304936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4467867     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          315851      3.91%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          255615      3.17%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          619546      7.68%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          164438      2.04%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          224289      2.78%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          155325      1.92%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           89438      1.11%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1779367     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8071736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.356796                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.969627                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3090662                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       627671                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3465029                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22353                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        866015                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       506060                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          287                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19610632                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1477                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        866015                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3317725                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         107324                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       193669                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3255601                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       331397                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18912092                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        132796                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       107650                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26456571                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     88281468                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     88281468                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16236131                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10220430                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4036                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2447                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           928278                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1776924                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       920902                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18153                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       363055                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17859063                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4043                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14169570                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29441                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6142160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18916569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          806                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8071736                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755455                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892299                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2838333     35.16%     35.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1711479     21.20%     56.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1143363     14.17%     70.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       830968     10.29%     80.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       716787      8.88%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       376536      4.66%     94.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       320631      3.97%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        64265      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69374      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8071736                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          84020     69.88%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18236     15.17%     85.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17979     14.95%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11780478     83.14%     83.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       197676      1.40%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1582      0.01%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1416278     10.00%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       773556      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14169570                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.704566                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             120237                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008486                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36560551                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24005464                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13805319                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14289807                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        54799                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       701621                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       231580                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        866015                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          61129                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7865                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17863107                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        38605                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1776924                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       920902                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2429                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          203                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120749                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       113883                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       234632                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13944515                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1326203                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       225052                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2081029                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1965738                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            754826                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.677492                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13814853                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13805319                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8976520                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25503378                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.660748                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351974                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9513831                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11693264                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6169935                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3237                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       202825                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7205721                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622775                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141574                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2816615     39.09%     39.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1986567     27.57%     66.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       800690     11.11%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       460852      6.40%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       369652      5.13%     89.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       156015      2.17%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       184468      2.56%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        89626      1.24%     95.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       341236      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7205721                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9513831                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11693264                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1764624                       # Number of memory references committed
system.switch_cpus3.commit.loads              1075303                       # Number of loads committed
system.switch_cpus3.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1677313                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10539219                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       238383                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       341236                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24727515                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36593051                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3074                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 240978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9513831                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11693264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9513831                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.873750                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.873750                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.144492                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.144492                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62729428                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19073769                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18082395                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3232                       # number of misc regfile writes
system.l20.replacements                          1587                       # number of replacements
system.l20.tagsinuse                      8191.358122                       # Cycle average of tags in use
system.l20.total_refs                          194284                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9779                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.867471                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          196.296745                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    40.145683                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   805.101939                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7149.813754                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023962                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004901                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.098279                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.872780                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999922                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3874                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3877                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1038                       # number of Writeback hits
system.l20.Writeback_hits::total                 1038                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           23                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   23                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3897                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3900                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3897                       # number of overall hits
system.l20.overall_hits::total                   3900                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1540                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1587                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1540                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1587                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1540                       # number of overall misses
system.l20.overall_misses::total                 1587                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     21628017                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    246263049                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      267891066                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     21628017                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    246263049                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       267891066                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     21628017                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    246263049                       # number of overall miss cycles
system.l20.overall_miss_latency::total      267891066                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           50                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5414                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5464                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1038                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1038                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               23                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           50                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5437                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5487                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           50                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5437                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5487                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.940000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.284448                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.290447                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.940000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.283244                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.289229                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.940000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.283244                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.289229                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 460170.574468                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159911.070779                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168803.444234                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 460170.574468                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159911.070779                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168803.444234                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 460170.574468                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159911.070779                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168803.444234                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 247                       # number of writebacks
system.l20.writebacks::total                      247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1540                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1587                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1540                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1587                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1540                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1587                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     21090058                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    228682303                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    249772361                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     21090058                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    228682303                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    249772361                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     21090058                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    228682303                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    249772361                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.940000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.284448                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.290447                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.940000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.283244                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.289229                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.940000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.283244                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.289229                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 448724.638298                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148495.001948                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157386.490863                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 448724.638298                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148495.001948                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157386.490863                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 448724.638298                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148495.001948                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157386.490863                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1843                       # number of replacements
system.l21.tagsinuse                      8190.400106                       # Cycle average of tags in use
system.l21.total_refs                          731101                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10035                       # Sample count of references to valid blocks.
system.l21.avg_refs                         72.855107                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          206.263878                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    35.128278                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   854.086630                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7094.921320                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025179                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004288                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.104259                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.866079                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999805                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5052                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5056                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1923                       # number of Writeback hits
system.l21.Writeback_hits::total                 1923                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5104                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5108                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5104                       # number of overall hits
system.l21.overall_hits::total                   5108                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1801                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1844                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1801                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1844                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1801                       # number of overall misses
system.l21.overall_misses::total                 1844                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     13488393                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    326194296                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      339682689                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     13488393                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    326194296                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       339682689                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     13488393                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    326194296                       # number of overall miss cycles
system.l21.overall_miss_latency::total      339682689                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6853                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6900                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1923                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1923                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6905                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6952                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6905                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6952                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.262805                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.267246                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.260825                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.265247                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.260825                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.265247                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 313683.558140                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 181118.431982                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 184209.701193                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 313683.558140                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 181118.431982                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 184209.701193                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 313683.558140                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 181118.431982                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 184209.701193                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 381                       # number of writebacks
system.l21.writebacks::total                      381                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1801                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1844                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1801                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1844                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1801                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1844                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     12991581                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    305407150                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    318398731                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     12991581                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    305407150                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    318398731                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     12991581                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    305407150                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    318398731                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.262805                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.267246                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.260825                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.265247                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.260825                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.265247                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 302129.790698                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 169576.429761                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 172667.424620                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 302129.790698                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 169576.429761                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 172667.424620                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 302129.790698                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 169576.429761                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 172667.424620                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           565                       # number of replacements
system.l22.tagsinuse                      8189.983762                       # Cycle average of tags in use
system.l22.total_refs                          389738                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8757                       # Sample count of references to valid blocks.
system.l22.avg_refs                         44.505881                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          265.945998                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    39.716407                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   259.973521                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7624.347837                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032464                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004848                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.031735                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.930707                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999754                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3788                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3790                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1096                       # number of Writeback hits
system.l22.Writeback_hits::total                 1096                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3840                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3842                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3840                       # number of overall hits
system.l22.overall_hits::total                   3842                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          522                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  565                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          522                       # number of demand (read+write) misses
system.l22.demand_misses::total                   565                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          522                       # number of overall misses
system.l22.overall_misses::total                  565                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14925150                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     87317942                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      102243092                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14925150                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     87317942                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       102243092                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14925150                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     87317942                       # number of overall miss cycles
system.l22.overall_miss_latency::total      102243092                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4310                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4355                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1096                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1096                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4362                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4407                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4362                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4407                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.121114                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129736                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.119670                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.128205                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.119670                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.128205                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 347096.511628                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 167275.750958                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 180961.224779                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 347096.511628                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 167275.750958                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 180961.224779                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 347096.511628                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 167275.750958                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 180961.224779                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 381                       # number of writebacks
system.l22.writebacks::total                      381                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          522                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             565                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          522                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              565                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          522                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             565                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14435868                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     81352738                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     95788606                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14435868                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     81352738                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     95788606                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14435868                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     81352738                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     95788606                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.121114                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129736                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.119670                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.128205                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.119670                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.128205                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 335717.860465                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 155848.157088                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 169537.355752                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 335717.860465                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 155848.157088                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 169537.355752                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 335717.860465                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 155848.157088                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 169537.355752                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           969                       # number of replacements
system.l23.tagsinuse                      8190.235793                       # Cycle average of tags in use
system.l23.total_refs                          562001                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9157                       # Sample count of references to valid blocks.
system.l23.avg_refs                         61.373922                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          516.316840                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    37.849302                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   475.997348                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7160.072303                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.063027                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004620                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.058105                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.874032                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999785                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4371                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4372                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2588                       # number of Writeback hits
system.l23.Writeback_hits::total                 2588                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4423                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4424                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4423                       # number of overall hits
system.l23.overall_hits::total                   4424                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          928                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  969                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          928                       # number of demand (read+write) misses
system.l23.demand_misses::total                   969                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          928                       # number of overall misses
system.l23.overall_misses::total                  969                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     17031843                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    134820054                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      151851897                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     17031843                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    134820054                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       151851897                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     17031843                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    134820054                       # number of overall miss cycles
system.l23.overall_miss_latency::total      151851897                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5299                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5341                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2588                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2588                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5351                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5393                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5351                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5393                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.175127                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.181427                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.173426                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.179677                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.173426                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.179677                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 415410.804878                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 145280.230603                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 156709.904025                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 415410.804878                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 145280.230603                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 156709.904025                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 415410.804878                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 145280.230603                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 156709.904025                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 651                       # number of writebacks
system.l23.writebacks::total                      651                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          928                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             969                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          928                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              969                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          928                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             969                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     16565191                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    124227091                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    140792282                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     16565191                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    124227091                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    140792282                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     16565191                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    124227091                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    140792282                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.175127                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.181427                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.173426                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.179677                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.173426                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.179677                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 404029.048780                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 133865.399784                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 145296.472652                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 404029.048780                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 133865.399784                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 145296.472652                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 404029.048780                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 133865.399784                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 145296.472652                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               557.893005                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001749292                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   568                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1763643.119718                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.027126                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.865879                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068954                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825106                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.894059                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1716771                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1716771                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1716771                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1716771                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1716771                       # number of overall hits
system.cpu0.icache.overall_hits::total        1716771                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           70                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           70                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           70                       # number of overall misses
system.cpu0.icache.overall_misses::total           70                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     27550493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     27550493                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     27550493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     27550493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     27550493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     27550493                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1716841                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1716841                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1716841                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1716841                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1716841                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1716841                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 393578.471429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 393578.471429                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 393578.471429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 393578.471429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 393578.471429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 393578.471429                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       213513                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs        71171                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           50                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           50                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           50                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     21817616                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     21817616                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     21817616                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     21817616                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     21817616                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     21817616                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 436352.320000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 436352.320000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 436352.320000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 436352.320000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 436352.320000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 436352.320000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5437                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249690                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5693                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39214.770771                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.613792                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.386208                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.787554                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.212446                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055238                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055238                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1116                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1116                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492826                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492826                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492826                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492826                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16900                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16900                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16968                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16968                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16968                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16968                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1574266167                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1574266167                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2165815                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2165815                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1576431982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1576431982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1576431982                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1576431982                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2509794                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2509794                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2509794                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2509794                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008156                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008156                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006761                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006761                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006761                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006761                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 93151.844201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93151.844201                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31850.220588                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31850.220588                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 92906.175271                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92906.175271                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 92906.175271                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92906.175271                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1038                       # number of writebacks
system.cpu0.dcache.writebacks::total             1038                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11486                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11486                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11531                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11531                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5414                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5414                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5437                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    277384611                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    277384611                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       478521                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       478521                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    277863132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    277863132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    277863132                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    277863132                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 51234.689878                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 51234.689878                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20805.260870                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20805.260870                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 51105.965054                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51105.965054                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 51105.965054                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51105.965054                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.702226                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088467011                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2097238.942197                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.702226                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063625                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820036                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1493660                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1493660                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1493660                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1493660                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1493660                       # number of overall hits
system.cpu1.icache.overall_hits::total        1493660                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           73                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           73                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           73                       # number of overall misses
system.cpu1.icache.overall_misses::total           73                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     26397366                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     26397366                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     26397366                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     26397366                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     26397366                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     26397366                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1493733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1493733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1493733                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1493733                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1493733                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1493733                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 361607.753425                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 361607.753425                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 361607.753425                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 361607.753425                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 361607.753425                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 361607.753425                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           26                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           26                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           26                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     13839530                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     13839530                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     13839530                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     13839530                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     13839530                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     13839530                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 294458.085106                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 294458.085106                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 294458.085106                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 294458.085106                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 294458.085106                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 294458.085106                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6905                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177663046                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7161                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24809.809524                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.073119                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.926881                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887004                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112996                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1002622                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1002622                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       646826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        646826                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2282                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1551                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1551                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1649448                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1649448                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1649448                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1649448                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13651                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13651                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13839                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13839                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13839                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13839                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    924366484                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    924366484                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7667841                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7667841                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    932034325                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    932034325                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    932034325                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    932034325                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1016273                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1016273                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       647014                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       647014                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1551                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1551                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1663287                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1663287                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1663287                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1663287                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013432                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000291                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000291                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008320                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008320                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008320                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008320                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 67714.195590                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67714.195590                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40786.388298                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40786.388298                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67348.386805                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67348.386805                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67348.386805                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67348.386805                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1923                       # number of writebacks
system.cpu1.dcache.writebacks::total             1923                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6797                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6797                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          137                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6934                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6934                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6934                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6934                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6854                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6854                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6905                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6905                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6905                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6905                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    369930722                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    369930722                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1368609                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1368609                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    371299331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    371299331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    371299331                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    371299331                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006744                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004151                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004151                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004151                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004151                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53972.967902                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53972.967902                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26835.470588                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26835.470588                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 53772.531644                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53772.531644                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 53772.531644                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53772.531644                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               503.687739                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086348088                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2142698.398422                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.687739                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066807                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.807192                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1572062                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1572062                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1572062                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1572062                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1572062                       # number of overall hits
system.cpu2.icache.overall_hits::total        1572062                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           66                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           66                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           66                       # number of overall misses
system.cpu2.icache.overall_misses::total           66                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24433561                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24433561                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24433561                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24433561                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24433561                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24433561                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1572128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1572128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1572128                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1572128                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1572128                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1572128                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 370205.469697                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 370205.469697                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 370205.469697                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 370205.469697                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 370205.469697                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 370205.469697                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           21                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     15059562                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15059562                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     15059562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15059562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     15059562                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15059562                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 334656.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 334656.933333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 334656.933333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 334656.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 334656.933333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 334656.933333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4362                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166197522                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4618                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35989.069294                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.180251                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.819749                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871798                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128202                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1052693                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1052693                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       686921                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        686921                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1665                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1665                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1665                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1665                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1739614                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1739614                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1739614                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1739614                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10762                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10762                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10928                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10928                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10928                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10928                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    559621410                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    559621410                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5277302                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5277302                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    564898712                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    564898712                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    564898712                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    564898712                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1063455                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1063455                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       687087                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       687087                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1665                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1665                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1750542                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1750542                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1750542                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1750542                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010120                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010120                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000242                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000242                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006243                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006243                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006243                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006243                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 51999.759338                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51999.759338                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31790.975904                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31790.975904                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 51692.781113                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51692.781113                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 51692.781113                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 51692.781113                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1096                       # number of writebacks
system.cpu2.dcache.writebacks::total             1096                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6452                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6452                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6566                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6566                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6566                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6566                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4310                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4310                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4362                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4362                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4362                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4362                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    117597305                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    117597305                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1140838                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1140838                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    118738143                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    118738143                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    118738143                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    118738143                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002492                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002492                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002492                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002492                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27284.757541                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27284.757541                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21939.192308                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21939.192308                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27221.032325                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27221.032325                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27221.032325                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27221.032325                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.828948                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086536243                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2105690.393411                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.828948                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821841                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1450327                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1450327                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1450327                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1450327                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1450327                       # number of overall hits
system.cpu3.icache.overall_hits::total        1450327                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           60                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           60                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           60                       # number of overall misses
system.cpu3.icache.overall_misses::total           60                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     26169590                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     26169590                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     26169590                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     26169590                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     26169590                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     26169590                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1450387                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1450387                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1450387                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1450387                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1450387                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1450387                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 436159.833333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 436159.833333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 436159.833333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 436159.833333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 436159.833333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 436159.833333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     17181127                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     17181127                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     17181127                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     17181127                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     17181127                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     17181127                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 409074.452381                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 409074.452381                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 409074.452381                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 409074.452381                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 409074.452381                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 409074.452381                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5351                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170722480                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5607                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30448.097022                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.371037                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.628963                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880356                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119644                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1005993                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1005993                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       685548                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        685548                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1833                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1833                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1616                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1616                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1691541                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1691541                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1691541                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1691541                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13561                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13561                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          375                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          375                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13936                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13936                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13936                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13936                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    744721631                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    744721631                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     35938909                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     35938909                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    780660540                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    780660540                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    780660540                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    780660540                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1019554                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1019554                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       685923                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       685923                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1616                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1616                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1705477                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1705477                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1705477                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1705477                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013301                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013301                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000547                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000547                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008171                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008171                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008171                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008171                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 54916.424379                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54916.424379                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 95837.090667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 95837.090667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 56017.547359                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 56017.547359                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 56017.547359                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 56017.547359                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       370262                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 123420.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2588                       # number of writebacks
system.cpu3.dcache.writebacks::total             2588                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8262                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8262                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          323                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          323                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8585                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8585                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8585                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8585                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5299                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5299                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5351                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5351                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5351                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5351                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    173273492                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    173273492                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1132674                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1132674                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    174406166                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    174406166                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    174406166                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    174406166                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005197                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005197                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003138                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003138                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003138                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003138                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32699.281374                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32699.281374                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21782.192308                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21782.192308                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 32593.191179                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 32593.191179                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 32593.191179                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 32593.191179                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
