name: DMA
description: DMA controller 1
groupName: DMA
registers:
  - name: ISR
    displayName: ISR
    description: "DMA interrupt status register\n          (DMA_ISR)"
    addressOffset: 0
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: GIF1
        description: "Channel 1 Global interrupt\n              flag"
        bitOffset: 0
        bitWidth: 1
      - name: TCIF1
        description: "Channel 1 Transfer Complete\n              flag"
        bitOffset: 1
        bitWidth: 1
      - name: HTIF1
        description: "Channel 1 Half Transfer Complete\n              flag"
        bitOffset: 2
        bitWidth: 1
      - name: TEIF1
        description: "Channel 1 Transfer Error\n              flag"
        bitOffset: 3
        bitWidth: 1
      - name: GIF2
        description: "Channel 2 Global interrupt\n              flag"
        bitOffset: 4
        bitWidth: 1
      - name: TCIF2
        description: "Channel 2 Transfer Complete\n              flag"
        bitOffset: 5
        bitWidth: 1
      - name: HTIF2
        description: "Channel 2 Half Transfer Complete\n              flag"
        bitOffset: 6
        bitWidth: 1
      - name: TEIF2
        description: "Channel 2 Transfer Error\n              flag"
        bitOffset: 7
        bitWidth: 1
      - name: GIF3
        description: "Channel 3 Global interrupt\n              flag"
        bitOffset: 8
        bitWidth: 1
      - name: TCIF3
        description: "Channel 3 Transfer Complete\n              flag"
        bitOffset: 9
        bitWidth: 1
      - name: HTIF3
        description: "Channel 3 Half Transfer Complete\n              flag"
        bitOffset: 10
        bitWidth: 1
      - name: TEIF3
        description: "Channel 3 Transfer Error\n              flag"
        bitOffset: 11
        bitWidth: 1
      - name: GIF4
        description: "Channel 4 Global interrupt\n              flag"
        bitOffset: 12
        bitWidth: 1
      - name: TCIF4
        description: "Channel 4 Transfer Complete\n              flag"
        bitOffset: 13
        bitWidth: 1
      - name: HTIF4
        description: "Channel 4 Half Transfer Complete\n              flag"
        bitOffset: 14
        bitWidth: 1
      - name: TEIF4
        description: "Channel 4 Transfer Error\n              flag"
        bitOffset: 15
        bitWidth: 1
      - name: GIF5
        description: "Channel 5 Global interrupt\n              flag"
        bitOffset: 16
        bitWidth: 1
      - name: TCIF5
        description: "Channel 5 Transfer Complete\n              flag"
        bitOffset: 17
        bitWidth: 1
      - name: HTIF5
        description: "Channel 5 Half Transfer Complete\n              flag"
        bitOffset: 18
        bitWidth: 1
      - name: TEIF5
        description: "Channel 5 Transfer Error\n              flag"
        bitOffset: 19
        bitWidth: 1
      - name: GIF6
        description: "Channel 6 Global interrupt\n              flag"
        bitOffset: 20
        bitWidth: 1
      - name: TCIF6
        description: "Channel 6 Transfer Complete\n              flag"
        bitOffset: 21
        bitWidth: 1
      - name: HTIF6
        description: "Channel 6 Half Transfer Complete\n              flag"
        bitOffset: 22
        bitWidth: 1
      - name: TEIF6
        description: "Channel 6 Transfer Error\n              flag"
        bitOffset: 23
        bitWidth: 1
      - name: GIF7
        description: "Channel 7 Global interrupt\n              flag"
        bitOffset: 24
        bitWidth: 1
      - name: TCIF7
        description: "Channel 7 Transfer Complete\n              flag"
        bitOffset: 25
        bitWidth: 1
      - name: HTIF7
        description: "Channel 7 Half Transfer Complete\n              flag"
        bitOffset: 26
        bitWidth: 1
      - name: TEIF7
        description: "Channel 7 Transfer Error\n              flag"
        bitOffset: 27
        bitWidth: 1
  - name: IFCR
    displayName: IFCR
    description: "DMA interrupt flag clear register\n          (DMA_IFCR)"
    addressOffset: 4
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: CGIF1
        description: "Channel 1 Global interrupt\n              clear"
        bitOffset: 0
        bitWidth: 1
      - name: CTCIF1
        description: "Channel 1 Transfer Complete\n              clear"
        bitOffset: 1
        bitWidth: 1
      - name: CHTIF1
        description: "Channel 1 Half Transfer\n              clear"
        bitOffset: 2
        bitWidth: 1
      - name: CTEIF1
        description: "Channel 1 Transfer Error\n              clear"
        bitOffset: 3
        bitWidth: 1
      - name: CGIF2
        description: "Channel 2 Global interrupt\n              clear"
        bitOffset: 4
        bitWidth: 1
      - name: CTCIF2
        description: "Channel 2 Transfer Complete\n              clear"
        bitOffset: 5
        bitWidth: 1
      - name: CHTIF2
        description: "Channel 2 Half Transfer\n              clear"
        bitOffset: 6
        bitWidth: 1
      - name: CTEIF2
        description: "Channel 2 Transfer Error\n              clear"
        bitOffset: 7
        bitWidth: 1
      - name: CGIF3
        description: "Channel 3 Global interrupt\n              clear"
        bitOffset: 8
        bitWidth: 1
      - name: CTCIF3
        description: "Channel 3 Transfer Complete\n              clear"
        bitOffset: 9
        bitWidth: 1
      - name: CHTIF3
        description: "Channel 3 Half Transfer\n              clear"
        bitOffset: 10
        bitWidth: 1
      - name: CTEIF3
        description: "Channel 3 Transfer Error\n              clear"
        bitOffset: 11
        bitWidth: 1
      - name: CGIF4
        description: "Channel 4 Global interrupt\n              clear"
        bitOffset: 12
        bitWidth: 1
      - name: CTCIF4
        description: "Channel 4 Transfer Complete\n              clear"
        bitOffset: 13
        bitWidth: 1
      - name: CHTIF4
        description: "Channel 4 Half Transfer\n              clear"
        bitOffset: 14
        bitWidth: 1
      - name: CTEIF4
        description: "Channel 4 Transfer Error\n              clear"
        bitOffset: 15
        bitWidth: 1
      - name: CGIF5
        description: "Channel 5 Global interrupt\n              clear"
        bitOffset: 16
        bitWidth: 1
      - name: CTCIF5
        description: "Channel 5 Transfer Complete\n              clear"
        bitOffset: 17
        bitWidth: 1
      - name: CHTIF5
        description: "Channel 5 Half Transfer\n              clear"
        bitOffset: 18
        bitWidth: 1
      - name: CTEIF5
        description: "Channel 5 Transfer Error\n              clear"
        bitOffset: 19
        bitWidth: 1
      - name: CGIF6
        description: "Channel 6 Global interrupt\n              clear"
        bitOffset: 20
        bitWidth: 1
      - name: CTCIF6
        description: "Channel 6 Transfer Complete\n              clear"
        bitOffset: 21
        bitWidth: 1
      - name: CHTIF6
        description: "Channel 6 Half Transfer\n              clear"
        bitOffset: 22
        bitWidth: 1
      - name: CTEIF6
        description: "Channel 6 Transfer Error\n              clear"
        bitOffset: 23
        bitWidth: 1
      - name: CGIF7
        description: "Channel 7 Global interrupt\n              clear"
        bitOffset: 24
        bitWidth: 1
      - name: CTCIF7
        description: "Channel 7 Transfer Complete\n              clear"
        bitOffset: 25
        bitWidth: 1
      - name: CHTIF7
        description: "Channel 7 Half Transfer\n              clear"
        bitOffset: 26
        bitWidth: 1
      - name: CTEIF7
        description: "Channel 7 Transfer Error\n              clear"
        bitOffset: 27
        bitWidth: 1
  - name: CCR1
    displayName: CCR1
    description: "DMA channel configuration register\n          (DMA_CCR)"
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half Transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel Priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
  - name: CNDTR1
    displayName: CNDTR1
    description: "DMA channel 1 number of data\n          register"
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 16
  - name: CPAR1
    displayName: CPAR1
    description: "DMA channel 1 peripheral address\n          register"
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CMAR1
    displayName: CMAR1
    description: "DMA channel 1 memory address\n          register"
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CCR2
    displayName: CCR2
    description: "DMA channel configuration register\n          (DMA_CCR)"
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half Transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel Priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
  - name: CNDTR2
    displayName: CNDTR2
    description: "DMA channel 2 number of data\n          register"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 16
  - name: CPAR2
    displayName: CPAR2
    description: "DMA channel 2 peripheral address\n          register"
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CMAR2
    displayName: CMAR2
    description: "DMA channel 2 memory address\n          register"
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CCR3
    displayName: CCR3
    description: "DMA channel configuration register\n          (DMA_CCR)"
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half Transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel Priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
  - name: CNDTR3
    displayName: CNDTR3
    description: "DMA channel 3 number of data\n          register"
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 16
  - name: CPAR3
    displayName: CPAR3
    description: "DMA channel 3 peripheral address\n          register"
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CMAR3
    displayName: CMAR3
    description: "DMA channel 3 memory address\n          register"
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CCR4
    displayName: CCR4
    description: "DMA channel configuration register\n          (DMA_CCR)"
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half Transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel Priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
  - name: CNDTR4
    displayName: CNDTR4
    description: "DMA channel 4 number of data\n          register"
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 16
  - name: CPAR4
    displayName: CPAR4
    description: "DMA channel 4 peripheral address\n          register"
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CMAR4
    displayName: CMAR4
    description: "DMA channel 4 memory address\n          register"
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CCR5
    displayName: CCR5
    description: "DMA channel configuration register\n          (DMA_CCR)"
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half Transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel Priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
  - name: CNDTR5
    displayName: CNDTR5
    description: "DMA channel 5 number of data\n          register"
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 16
  - name: CPAR5
    displayName: CPAR5
    description: "DMA channel 5 peripheral address\n          register"
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CMAR5
    displayName: CMAR5
    description: "DMA channel 5 memory address\n          register"
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CCR6
    displayName: CCR6
    description: "DMA channel configuration register\n          (DMA_CCR)"
    addressOffset: 108
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half Transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel Priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
  - name: CNDTR6
    displayName: CNDTR6
    description: "DMA channel 6 number of data\n          register"
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 16
  - name: CPAR6
    displayName: CPAR6
    description: "DMA channel 6 peripheral address\n          register"
    addressOffset: 116
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CMAR6
    displayName: CMAR6
    description: "DMA channel 6 memory address\n          register"
    addressOffset: 120
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
  - name: CCR7
    displayName: CCR7
    description: "DMA channel configuration register\n          (DMA_CCR)"
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: EN
        description: Channel enable
        bitOffset: 0
        bitWidth: 1
      - name: TCIE
        description: "Transfer complete interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: HTIE
        description: "Half Transfer interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: TEIE
        description: "Transfer error interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: DIR
        description: Data transfer direction
        bitOffset: 4
        bitWidth: 1
      - name: CIRC
        description: Circular mode
        bitOffset: 5
        bitWidth: 1
      - name: PINC
        description: Peripheral increment mode
        bitOffset: 6
        bitWidth: 1
      - name: MINC
        description: Memory increment mode
        bitOffset: 7
        bitWidth: 1
      - name: PSIZE
        description: Peripheral size
        bitOffset: 8
        bitWidth: 2
      - name: MSIZE
        description: Memory size
        bitOffset: 10
        bitWidth: 2
      - name: PL
        description: Channel Priority level
        bitOffset: 12
        bitWidth: 2
      - name: MEM2MEM
        description: Memory to memory mode
        bitOffset: 14
        bitWidth: 1
  - name: CNDTR7
    displayName: CNDTR7
    description: "DMA channel 7 number of data\n          register"
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: NDT
        description: Number of data to transfer
        bitOffset: 0
        bitWidth: 16
  - name: CPAR7
    displayName: CPAR7
    description: "DMA channel 7 peripheral address\n          register"
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PA
        description: Peripheral address
        bitOffset: 0
        bitWidth: 32
  - name: CMAR7
    displayName: CMAR7
    description: "DMA channel 7 memory address\n          register"
    addressOffset: 140
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: MA
        description: Memory address
        bitOffset: 0
        bitWidth: 32
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: CH1
    description: DMA1 channel 1 interrupt
  - name: CH2
    description: DMA1 channel 2 interrupt
  - name: CH3
    description: DMA1 channel 3 interrupt
  - name: CH4
    description: DMA1 channel 4 interrupt
  - name: CH5
    description: DMA1 channel 5 interrupt
  - name: CH6
    description: DMA1 channel 6 interrupt
  - name: CH7
    description: DMA1 channel 7 interrupt
