
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _46_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _49_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.03    0.18    0.40    0.40 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_out.in[0] (net)
                  0.18    0.01    0.40 ^ _20_/A (sky130_fd_sc_hd__buf_6)
    10    0.09    0.17    0.23    0.63 ^ _20_/X (sky130_fd_sc_hd__buf_6)
                                         _04_ (net)
                  0.18    0.00    0.64 ^ _21_/D_N (sky130_fd_sc_hd__or4bb_4)
     5    0.05    0.16    0.60    1.23 v _21_/X (sky130_fd_sc_hd__or4bb_4)
                                         _05_ (net)
                  0.16    0.01    1.24 v _44_/B (sky130_fd_sc_hd__and4b_2)
     1    0.02    0.08    0.30    1.54 v _44_/X (sky130_fd_sc_hd__and4b_2)
                                         _19_ (net)
                  0.08    0.00    1.54 v _45_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    1.74 v _45_/X (sky130_fd_sc_hd__buf_2)
                                         _03_ (net)
                  0.09    0.01    1.74 v _49_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.74   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                  8.12   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clk
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
Warning: There are 7 unconstrained endpoints.
  out[0]
  out[1]
  out[2]
  out[3]
  out[4]
  out[5]
  out[6]
