Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun 12 15:23:31 2020
| Host         : DESKTOP-SKCALQI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    61 |
| Unused register locations in slices containing registers |   241 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             490 |          195 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             122 |           55 |
| Yes          | No                    | No                     |             322 |          126 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             345 |          151 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                   Enable Signal                                                  |                                                   Set/Reset Signal                                                   | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[5]                                            | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[2]                                            | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[4]                                            | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                |                                                                                                                  | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Serial_output/Load                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[13]                                           | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[8]                                            | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[11]                                           | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[14]                                           | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[7]                                            | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[3]                                            | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[1]                                            | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[12]                                           | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[10]                                           | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[6]                                            | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[15]                                           | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[0]                                            | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/p_1_in[9]                                            | design_1_i/Beispielrechner_System_0/U0/UART_Inst/Empfaenger/Rechenwerk.Q[15]__0_i_1__0_n_1                           |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/IM0                                       | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/SR[0]                                                                |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/DataPath.Coprocessor0.ExcCode_reg[0][0]    | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/SR[0]                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC[31]_i_1_n_1                   | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/SR[0]                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ShiftA                                    | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.Address[3]_i_1_n_1        |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/Display/textdisplay_inst/charset_row[3]_i_2_n_1                           | design_1_i/Beispielrechner_System_0/U0/Display/textdisplay_inst/charset_row[3]_i_1_n_1                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ShiftWD                                   | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Input_Unit.DataPath.WriteData[3]_i_1_n_1      |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/Display/textdisplay_inst/char_row_1                                       | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/RST                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/resume1                                   |                                                                                                                      |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/EnableRD                                  | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ShiftRD                                       |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/Q1_n_1                                     | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.Fertig_i_1_n_1             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/Display/textdisplay_inst/text_row_0                                       | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/RST                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/EnIntervalCount                           | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.IntervalCount[4]_i_1_n_1 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/Display/video_out_inst/ver_cnt_reg[1]_0                                   | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/RST                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/Display/textdisplay_inst/text_col[6]_i_1_n_1                              | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/RST                                                                  |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/Display/video_out_inst/ver_cnt_reg[1]_0                                   | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/ver_cnt_reg[1]                                                       |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                |                                                                                                                  | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Serial_input/Load                                                |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                |                                                                                                                  | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Serial_input/cntval[5]_i_1_n_1                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/data_r_reg[7][0]                                            | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/RST                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/dir_r                                                       | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/RST                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Serial_output/TxD_DataIn_1_reg[0]                            |                                                                                                                      |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Serial_input/EnableSR                                        | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Serial_input/Load                                                |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/hor_cnt_reg[0]                                                   | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/RST                                                                  |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/Display/textdisplay_inst/charmem_addr[11]_i_1_n_1                         | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/RST                                                                  |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/PufferReg.Puffer_Valid_reg[0]             | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/RST                                                                  |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Output_Unit.DataPath.ReadData[31]_i_1_n_1 |                                                                                                                      |               16 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ShiftA                                    |                                                                                                                      |               10 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.PC[27]_i_1_n_1                   | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/SR[0]                                                                |               15 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/ShiftWD                                   |                                                                                                                      |                9 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                |                                                                                                                  | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/RST                                                                  |               19 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/Timer_Start_reg[31]_0[0]                  |                                                                                                                      |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.lo_reg[31][0]                    | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/SR[0]                                                                |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.Fertig_i_1_n_1         |                                                                                                                      |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.gpr_dat_o_reg[31][0]   |                                                                                                                      |               16 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/E[0]                                                        |                                                                                                                      |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/Kontroll_reg[31]_0[0]                                       | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/RST                                                                  |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/E[0]                                      | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/SR[0]                                                                |               17 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.PC_and_Exceptions.EPC[31]_i_1_n_1                  | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/SR[0]                                                                |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/swi/Wishbone_Interface/DataPath.Registers.RDs_reg[31][0]         |                                                                                                                      |                7 |             32 |
|  design_1_i/Beispielrechner_System_0/n_0_2674_BUFG |                                                                                                                  |                                                                                                                      |               23 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                |                                                                                                                  | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.div/division.Rechenwerk.Fertig_i_1_n_1             |                6 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1                |                                                                                                                  | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/SR[0]                                                                |               22 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[31]_0[0]                           | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/SR[0]                                                                |               16 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1                | design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ControlUnit.Start_Div_reg_n_1                               |                                                                                                                      |               26 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1                |                                                                                                                  |                                                                                                                      |              196 |            650 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    17 |
| 4      |                    10 |
| 5      |                     3 |
| 7      |                     2 |
| 8      |                     5 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                    21 |
+--------+-----------------------+


