// Generated by CIRCT e2b32a42e
module bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2(	// 11239_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v.cleaned.mlir:2:3
  input  [1023:0] outs_i,	// 11239_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v.cleaned.mlir:2:61
  input  [255:0]  hor_i,	// 11239_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v.cleaned.mlir:2:81
                  ver_i,	// 11239_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v.cleaned.mlir:2:99
  output [1023:0] ins_o,	// 11239_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v.cleaned.mlir:2:118
  output [255:0]  hor_o,	// 11239_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v.cleaned.mlir:2:137
                  ver_o	// 11239_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v.cleaned.mlir:2:155
);

  assign ins_o =
    {ver_i[255:192],
     outs_i[511:448],
     hor_i[255:192],
     outs_i[639:576],
     ver_i[191:128],
     outs_i[255:192],
     outs_i[831:768],
     hor_i[127:64],
     outs_i[959:896],
     ver_i[127:64],
     hor_i[191:128],
     outs_i[127:64],
     outs_i[703:640],
     ver_i[63:0],
     outs_i[319:256],
     hor_i[63:0]};	// 11239_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v.cleaned.mlir:13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:5
  assign hor_o = {outs_i[895:832], outs_i[383:320], outs_i[575:512], outs_i[63:0]};	// 11239_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :30:5
  assign ver_o = {outs_i[1023:960], outs_i[767:704], outs_i[447:384], outs_i[191:128]};	// 11239_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p2.v.cleaned.mlir:8:10, :9:10, :10:10, :11:10, :12:10, :30:5
endmodule

