#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar  6 11:45:00 2019
# Process ID: 13212
# Current directory: C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8072 C:\Users\jp17033\OneDrive - University of Bristol\Documents\GitHub\digi-cmdproc-interim\Vivado\190302_digi_cmd_interim_01.xpr
# Log file: C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/vivado.log
# Journal file: C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado'
INFO: [Project 1-313] Project file moved from 'C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.ip_user_files', nor could it be found using path 'C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 817.625 ; gain = 140.566
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/jp17033/OneDrive - University of Bristol/Documents/VHDL_Design/Assignment_2/source_files/for_distribution/peak_detector/cmdProcWrapper.vhd}}
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/jp17033/OneDrive - University of Bristol/Documents/VHDL_Design/Assignment_2/source_files/for_distribution/peak_detector/cmdProcWrapper.vhd}}
import_files -norecurse {{C:/Users/jp17033/OneDrive - University of Bristol/Documents/VHDL_Design/Assignment_2/source_files/for_distribution/peak_detector/cmdProc_synthesised.vhd}}
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/peak_detector/cmdProcWrapper.vhd}}]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/peak_detector/cmdProcWrapper.vhd}}]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/cmdProc.vhd}}]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/UART_RX_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_RX_CTRL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/UART_TX_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX_CTRL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/common_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/peak_detector/cmdProcWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmdProc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/peak_detector/cmdProc_synthesised.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmdProc_synthesised
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/dataConsumeWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dataConsume
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/dataConsume_synthesised_unsigned.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-307] analyzing entity dataConsume_synthesised
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/dataGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dataGen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/tb_CmdProcessor_Interim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cmdProc_interim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 39fbb74f0afe4409b2dcdca60c3a32ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111111110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111110110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111101110000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111010011110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111110001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101000101010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110111111111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010100010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010111110101...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001000000010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111010101011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000000101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011001100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111111000001010011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100101011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011111000000110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101111101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101000111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000001000100...]
Compiling architecture structure of entity xil_defaultlib.cmdProc_synthesised [cmdproc_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 874.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cmdProc_interim_behav -key {Behavioral:sim_1:Functional:tb_cmdProc_interim} -tclbatch {tb_cmdProc_interim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cmdProc_interim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cmdProc_interim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 897.578 ; gain = 22.789
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/UART_RX_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_RX_CTRL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/UART_TX_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX_CTRL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/common_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/dataConsumeWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dataConsume
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/dataConsume_synthesised_unsigned.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-307] analyzing entity dataConsume_synthesised
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/dataGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dataGen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/tb_CmdProcessor_Interim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cmdProc_interim
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
import_files -norecurse {{C:/Users/jp17033/OneDrive - University of Bristol/Documents/VHDL_Design/Assignment_2/source_files/for_distribution/peak_detector/cmdProc_synthesised.vhd} {C:/Users/jp17033/OneDrive - University of Bristol/Documents/VHDL_Design/Assignment_2/source_files/for_distribution/peak_detector/cmdProcWrapper.vhd}}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/peak_detector/cmdProcWrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmdProc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/peak_detector/cmdProc_synthesised.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmdProc_synthesised
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 39fbb74f0afe4409b2dcdca60c3a32ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111111110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000011111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111110110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111101110000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111010011110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111110001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101000101010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111110111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110111111111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101010101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100101111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011101111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010100010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010111110101...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001000000010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111010101011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000000101011111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011001100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111111000001010011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100101011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011111000000110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101111101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101000111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000001000100...]
Compiling architecture structure of entity xil_defaultlib.cmdProc_synthesised [cmdproc_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 898.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cmdProc_interim_behav -key {Behavioral:sim_1:Functional:tb_cmdProc_interim} -tclbatch {tb_cmdProc_interim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_cmdProc_interim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cmdProc_interim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 898.770 ; gain = 0.000
run 50 ms
Note: =====Process of Sequence No.1 starts.
Time: 15207825100 ps  Iteration: 3  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/tb_CmdProcessor_Interim.vhd
Note: =====Process of Sequence No.1 is done.
Time: 49585185100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/tb_CmdProcessor_Interim.vhd
Note: =====A total of 12 bytes has been processed; 
Time: 49585185100 ps  Iteration: 4  Process: /tb_cmdProc_interim/byteCounter  File: C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/tb_CmdProcessor_Interim.vhd
run: Time (s): cpu = 00:00:24 ; elapsed = 00:02:46 . Memory (MB): peak = 901.941 ; gain = 3.172
save_wave_config {C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/tb_cmdProc_interim_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/tb_cmdProc_interim_behav.wcfg}}
set_property xsim.view {{C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/tb_cmdProc_interim_behav.wcfg}} [get_filesets sim_1]
set_property is_enabled true [get_files  {{C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/cmdProc.vhd}}]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/peak_detector/cmdProcWrapper.vhd}}]
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmdProc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/tb_CmdProcessor_Interim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cmdProc_interim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jp17033/OneDrive - University of Bristol/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 39fbb74f0afe4409b2dcdca60c3a32ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture cmdproc_behav of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 909.066 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 909.066 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 909.066 ; gain = 0.000
