Michael J. Alexander , James P. Cohoon , Joseph L. Ganley , Gabriel Robins, Performance-oriented placement and routing for field-programmable gate arrays, Proceedings of the conference on European design automation, p.80-85, September 18-22, 1995, Brighton, England
Narasimha B. Bhaqt , Kamal Chaudary , Ernest S. Kuh, Performance-Oriented Fully Routable Dynamic Architecture for a Field, University of California at Berkeley, Berkeley, CA, 1993
Franc Brglez, A D&T; Special Report on ACM/SIGDA Design Automation Benchmarks: Catalyst or Anathema?, IEEE Design & Test, v.10 n.3, p.87-91, July 1993
Brown, J., Chen, D., Tau, E., Eslick, I., and DeHon, A. 1995. DELTA: Prototype for a first-generation dynamically programmable gate array. Transit Note 112, MIT, Cambridge, Mass.
Douglas Chang , Malgorzata Marek-Sadowska, Buffer minimization and time-multiplexed I/O on dynamically reconfigurable FPGAs, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.142-148, February 09-11, 1997, Monterey, California, USA[doi>10.1145/258305.258331]
Douglas Chang , Malgorzata Marek-Sadowska, Partitioning sequential circuits on dynamically reconfiguable FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.161-167, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275136]
Yao-Wen Chang , Shashidhar Thakur , Kai Zhu , D. F. Wong, A new global routing algorithm for FPGAs, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.356-361, November 06-10, 1994, San Jose, California, USA
Mango Chia-Tso Chao , Guang-Ming Wu , Iris Hui-Ru Jiang , Yao-Wen Chang, A clustering- and probability-based approach for time-multiplexed FPGA partitioning, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.364-369, November 07-11, 1999, San Jose, California, USA
Ching-Dong Chen , Yuh-Sheng Lee , A. C.-H. Wu , Youn-Long Lin, TRACER-fpga: a router for RAM-based FPGA's, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.3, p.371-374, November 2006[doi>10.1109/43.365127]
DeHon, A. 1994. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, (Napa Valley, Calif., April 10--13), 31--39.
C. M. Fiduccia , R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th Design Automation Conference, p.175-181, January 1982
J. Frankle, Iterative and adaptive slack allocation for performance-driven layout and FPGA routing, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.536-542, June 08-12, 1992, Anaheim, California, USA
Charles Y. Hitchcock, III , Donald E. Thomas, A method of automatic data path synthesis, Proceedings of the 20th Design Automation Conference, p.484-489, June 27-29, 1983, Miami Beach, Florida, USA
Jones, D. and Lewis, D. M. 1995. A time-multiplexed FPGA architecture for logic emulation. In Proceedings of the IEEE Custom Integrated Circuits Conference (Santa Clara, Calif., May 1--4), 495--498.
Kirkpatrick, S., Gelatt, C. D., and Vecchi, M. P. 1983. Optimization by simulated annealing. Science 220, 4598, 671--680.
Yuh-sheng Lee , Allen C.-H. Wu, A performance and routablity driven router for FPGAs considering path delays, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.557-561, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217588]
Huiqun Liu , D. F. Wong, Network flow based circuit partitioning for time-multiplexed FPGAs, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.497-504, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.289077]
Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201328]
Sechen, C. and Sangiovanni-Vincentelli, A. 1985. The TimberWolf placement and routing package. IEEE J. Solid-State Circ. 20, 2 (April), 510--522.
Sentovich, E. M. and Singh, K. J. 1992. SIS: A system for sequential circuit synthesis. Tech. Rep. M92/41, University of California, Berkeley.
Nozomu Togawa , Masao Sato , Tatsuo Ohtsuki, A simultaneous technology mapping, placement, and global routing algorithm for field-programmable gate arrays, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.156-163, November 06-10, 1994, San Jose, California, USA
S. Trimberger , D. Carberry , A. Johnson , J. Wong, A time-multiplexed FPGA, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.22, April 16-18, 1997
Steve Trimberger, Scheduling designs into a time-multiplexed FPGA, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.153-160, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275135]
Guang-Ming Wu , Jai-Ming Lin , Yao-Wen Chang, Generic ILP-based approaches for time-multiplexed FPGA partitioning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.10, p.1266-1274, November 2006[doi>10.1109/43.952745]
Xilinx Inc. 1996. The Programmable Logic Data Book. San Jose, Calif.
