
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035777                       # Number of seconds simulated
sim_ticks                                 35777331903                       # Number of ticks simulated
final_tick                               565341711840                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121795                       # Simulator instruction rate (inst/s)
host_op_rate                                   156779                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1006488                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919600                       # Number of bytes of host memory used
host_seconds                                 35546.70                       # Real time elapsed on the host
sim_insts                                  4329422384                       # Number of instructions simulated
sim_ops                                    5572978728                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2772352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2401536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3025664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1365632                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9571968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2146176                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2146176                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21659                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18762                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        23638                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10669                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 74781                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16767                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16767                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     77489065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67124514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     84569302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     38170314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               267542812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39355                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50088                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             189617                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59987033                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59987033                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59987033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39355                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     77489065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67124514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     84569302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     38170314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              327529846                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85796960                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30997046                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25446056                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019703                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13042311                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12081492                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157765                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87185                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32033788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170379342                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30997046                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15239257                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36613404                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10816749                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6875118                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15665652                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       800212                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84286718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.483559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.332704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47673314     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660919      4.34%     60.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3211788      3.81%     64.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3449167      4.09%     68.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2985928      3.54%     72.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574123      1.87%     74.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1032553      1.23%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701992      3.21%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17996934     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84286718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361284                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.985844                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33693650                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6459194                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34832011                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543900                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8757954                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5064525                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6679                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202020966                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51073                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8757954                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35366018                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2889127                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       879108                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33674564                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2719939                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195184058                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12493                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1697783                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748560                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          179                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271206106                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910175342                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910175342                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102946842                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34087                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18064                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7245228                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19242128                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10017770                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242889                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3299956                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183978653                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34074                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147809471                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281123                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61065115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186615354                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2030                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84286718                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.753651                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908356                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30056431     35.66%     35.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17829761     21.15%     56.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12028131     14.27%     71.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7632913      9.06%     80.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7516132      8.92%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4429159      5.25%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3398357      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       742428      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653406      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84286718                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083988     70.20%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        201864     13.07%     83.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258229     16.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121602276     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017899      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15751158     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8422116      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147809471                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.722782                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544121                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010447                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381730900                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245078914                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143671682                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149353592                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263572                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7029999                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          528                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1096                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2276097                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8757954                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2122444                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       166059                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184012727                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       336312                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19242128                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10017770                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18052                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        121439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8049                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1096                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235862                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2366082                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145244708                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14801009                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2564759                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22990613                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20584122                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8189604                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.692889                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143818640                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143671682                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93740115                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261841278                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674554                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358004                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61594255                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045123                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75528764                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620865                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169849                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30212502     40.00%     40.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20456930     27.08%     67.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8375174     11.09%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4289263      5.68%     83.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3692145      4.89%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1815810      2.40%     91.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1993552      2.64%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009193      1.34%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3684195      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75528764                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3684195                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255860744                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376798547                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1510242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857970                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857970                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165542                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165542                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655791573                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197110611                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189496804                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85796960                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31128772                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27222642                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1966127                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15528326                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14970762                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2236053                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62040                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36685763                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173206284                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31128772                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17206815                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35650943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9663724                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4344071                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18085782                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       780799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84367187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.362829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48716244     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1764119      2.09%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3235092      3.83%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3024493      3.58%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5003011      5.93%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5195508      6.16%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1229823      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          922273      1.09%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15276624     18.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84367187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362819                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018793                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37850718                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4195686                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34503044                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137011                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7680727                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3381374                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5671                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193759696                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7680727                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39443293                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1516003                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       465876                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33035971                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2225316                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188650796                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751725                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       912599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250421321                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    858635354                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    858635354                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163146365                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87274956                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22213                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10867                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5927843                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29065741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6303915                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103588                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1935347                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178593984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21713                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150819935                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201227                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53421985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146704329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84367187                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841032                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29195541     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15808123     18.74%     53.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13646856     16.18%     69.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8402531      9.96%     79.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8816175     10.45%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5186361      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2286197      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606404      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418999      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84367187                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591496     66.23%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190544     21.34%     87.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111033     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118259925     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1186497      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10847      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25995499     17.24%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5367167      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150819935                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.757870                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             893073                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005921                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387101357                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232038154                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145917928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151713008                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366417                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8272479                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          843                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1540618                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7680727                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         839266                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        68480                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178615701                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208879                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29065741                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6303915                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10867                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          249                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          473                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1047561                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1159201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2206762                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148009716                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24990915                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2810219                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30225386                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22377342                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5234471                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.725116                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146079667                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145917928                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89635076                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218618332                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700735                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410007                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109644258                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124525067                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54091382                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1971345                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76686460                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321526                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35285437     46.01%     46.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16247043     21.19%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9097913     11.86%     79.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3075966      4.01%     83.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2944702      3.84%     86.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1222032      1.59%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3293453      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954698      1.24%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4565216      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76686460                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109644258                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124525067                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25556559                       # Number of memory references committed
system.switch_cpus1.commit.loads             20793262                       # Number of loads committed
system.switch_cpus1.commit.membars              10846                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19503287                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108694485                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1680716                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4565216                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250737693                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364919985                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1429773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109644258                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124525067                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109644258                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.782503                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.782503                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.277950                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.277950                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684766316                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191198200                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199812875                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21692                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85796960                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30779139                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25042973                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2101873                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13010359                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12011789                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3252668                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89113                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30910986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170770852                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30779139                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15264457                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37571774                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11280145                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6375576                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15129091                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       890792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83989949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.511862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.304885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46418175     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3302137      3.93%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2687904      3.20%     62.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6477194      7.71%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1753626      2.09%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2259910      2.69%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1634540      1.95%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          911341      1.09%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18545122     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83989949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.358744                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.990407                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32337623                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6187542                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36129305                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       245544                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9089926                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5239523                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41972                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204167977                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        81454                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9089926                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34701290                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1417971                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1270177                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33953158                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3557419                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196977023                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        36137                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1472033                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1103175                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3895                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275815148                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    919597735                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    919597735                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169085807                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106729247                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39980                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22318                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9742456                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18379099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9334947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145818                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2789511                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186254740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38433                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147988457                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       285865                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64307063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196405552                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5677                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83989949                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761978                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887989                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29153016     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18165709     21.63%     56.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11728884     13.96%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8769004     10.44%     80.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7569353      9.01%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3904338      4.65%     94.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3355753      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       626788      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       717104      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83989949                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         865844     71.02%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            11      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176384     14.47%     85.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176875     14.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123282679     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2106709      1.42%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16378      0.01%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14705247      9.94%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7877444      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147988457                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724868                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1219114                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008238                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381471840                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250600870                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144225714                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149207571                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       555827                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7251114                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2935                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          634                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2375447                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9089926                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         568688                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81547                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186293175                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       465963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18379099                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9334947                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22055                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          634                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1258565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179191                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2437756                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145647688                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13792226                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2340767                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21463070                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20538300                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7670844                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.697586                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144322154                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144225714                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94009229                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265406722                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.681012                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354208                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99056329                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121650736                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64643233                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32756                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2106484                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74900023                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.624175                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140763                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29112413     38.87%     38.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20762075     27.72%     66.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8456984     11.29%     77.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4742157      6.33%     84.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3874508      5.17%     89.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1567810      2.09%     91.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1861657      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       938154      1.25%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3584265      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74900023                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99056329                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121650736                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18087482                       # Number of memory references committed
system.switch_cpus2.commit.loads             11127982                       # Number of loads committed
system.switch_cpus2.commit.membars              16378                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17478865                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109611727                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2476607                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3584265                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257609727                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381683760                       # The number of ROB writes
system.switch_cpus2.timesIdled                  47239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1807011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99056329                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121650736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99056329                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.866143                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.866143                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.154544                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.154544                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       655264192                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199347626                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188407190                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32756                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85796960                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31498981                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25678123                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2101296                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13310476                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12313001                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3393093                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93052                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31503431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173009283                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31498981                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15706094                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38433460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11173987                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5564176                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15548885                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1016779                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84547841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.535684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.292168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46114381     54.54%     54.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2544489      3.01%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4757720      5.63%     63.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4731928      5.60%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2941667      3.48%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2331486      2.76%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1462337      1.73%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1377897      1.63%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18285936     21.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84547841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367134                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.016497                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32843591                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5506760                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36924267                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       226700                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9046516                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5330423                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207581259                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9046516                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35227274                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1016126                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1222722                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34721892                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      3313305                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     200194908                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1378506                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1013400                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    281084237                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    934009490                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    934009490                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173871814                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       107212334                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35648                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17120                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          9221835                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18517696                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9468277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       118256                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3486084                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188731469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150332990                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       294425                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63809883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    195257160                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     84547841                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.778082                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895578                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29031629     34.34%     34.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18289254     21.63%     55.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12243677     14.48%     70.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7937036      9.39%     79.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8347715      9.87%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4045495      4.78%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3185365      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       726611      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       741059      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84547841                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         936309     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        178809     13.85%     86.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175716     13.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125757519     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2020022      1.34%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17120      0.01%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14542680      9.67%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7995649      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150332990                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.752195                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1290834                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008586                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    386799078                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252575932                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146895330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151623824                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       470178                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7182940                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2056                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2287780                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9046516                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         533580                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91085                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188765712                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       375627                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18517696                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9468277                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17120                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         71372                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1313101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1168807                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2481908                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148345585                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13880010                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1987403                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21690045                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21038941                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7810035                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.729031                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146941543                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146895330                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93631052                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        268708695                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.712127                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348448                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101262554                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124683840                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     64082322                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2126740                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75501325                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.651413                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147831                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28711563     38.03%     38.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21116151     27.97%     66.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8769392     11.61%     77.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4378134      5.80%     83.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4372161      5.79%     89.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1770317      2.34%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1781936      2.36%     93.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       950710      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3650961      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75501325                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101262554                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124683840                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18515250                       # Number of memory references committed
system.switch_cpus3.commit.loads             11334753                       # Number of loads committed
system.switch_cpus3.commit.membars              17120                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17996783                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112330548                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2571587                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3650961                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260616526                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          386584683                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1249119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101262554                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124683840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101262554                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.847272                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.847272                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.180258                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.180258                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       666378741                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204052219                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190680326                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34240                       # number of misc regfile writes
system.l2.replacements                          74789                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           918641                       # Total number of references to valid blocks.
system.l2.sampled_refs                          91173                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.075801                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            93.853481                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.201638                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3809.070740                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.771515                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3207.304215                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.951009                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3323.796248                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.905601                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1921.937853                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1312.464574                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            847.222511                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1079.886979                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            779.633634                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005728                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000134                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.232487                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000169                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.195758                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000119                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.202868                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000116                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.117306                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.080106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.051710                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.065911                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.047585                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        73889                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35316                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        48360                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        28731                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  186296                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45197                       # number of Writeback hits
system.l2.Writeback_hits::total                 45197                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        73889                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35316                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        48360                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        28731                       # number of demand (read+write) hits
system.l2.demand_hits::total                   186296                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        73889                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35316                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        48360                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        28731                       # number of overall hits
system.l2.overall_hits::total                  186296                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21659                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        18762                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        23638                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10669                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 74781                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21659                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        18762                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        23638                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10669                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74781                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21659                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        18762                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        23638                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10669                       # number of overall misses
system.l2.overall_misses::total                 74781                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       445675                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1192925050                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       761612                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1012081614                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       608882                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1253163433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       617988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    610810552                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4071414806                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       445675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1192925050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       761612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1012081614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       608882                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1253163433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       617988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    610810552                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4071414806                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       445675                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1192925050                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       761612                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1012081614                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       608882                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1253163433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       617988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    610810552                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4071414806                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95548                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54078                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        39400                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              261077                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45197                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45197                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95548                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54078                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71998                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        39400                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               261077                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95548                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54078                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71998                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        39400                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              261077                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.226682                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.346943                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.328315                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.270787                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.286433                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.226682                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.346943                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.328315                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.270787                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.286433                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.226682                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.346943                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.328315                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.270787                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.286433                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40515.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55077.568216                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50774.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53943.162456                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46837.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53014.782680                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst        44142                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 57250.965601                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54444.508712                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40515.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55077.568216                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50774.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53943.162456                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46837.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53014.782680                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst        44142                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 57250.965601                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54444.508712                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40515.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55077.568216                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50774.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53943.162456                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46837.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53014.782680                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst        44142                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 57250.965601                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54444.508712                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16767                       # number of writebacks
system.l2.writebacks::total                     16767                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21659                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        18762                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        23638                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10669                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            74781                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        18762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        23638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74781                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        18762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        23638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74781                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       382841                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1068812970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       676496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    903512924                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       533315                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1116873610                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       537161                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    549223638                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3640552955                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       382841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1068812970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       676496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    903512924                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       533315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1116873610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       537161                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    549223638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3640552955                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       382841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1068812970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       676496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    903512924                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       533315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1116873610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       537161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    549223638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3640552955                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.226682                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.346943                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.328315                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.270787                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.286433                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.226682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.346943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.328315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.270787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.286433                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.226682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.346943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.328315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.270787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.286433                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34803.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49347.290734                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45099.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48156.535764                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41024.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47249.073949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38368.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 51478.455150                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48682.860018                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34803.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49347.290734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45099.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48156.535764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41024.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47249.073949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38368.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 51478.455150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48682.860018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34803.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49347.290734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45099.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48156.535764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41024.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47249.073949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38368.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 51478.455150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48682.860018                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996526                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015673302                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843327.226860                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996526                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15665641                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15665641                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15665641                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15665641                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15665641                       # number of overall hits
system.cpu0.icache.overall_hits::total       15665641                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       521045                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       521045                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       521045                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       521045                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       521045                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       521045                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15665652                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15665652                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15665652                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15665652                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15665652                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15665652                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47367.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47367.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47367.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47367.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47367.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47367.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       482015                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       482015                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       482015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       482015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       482015                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       482015                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43819.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43819.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43819.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43819.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43819.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43819.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95548                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191898624                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95804                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.033527                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490212                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509788                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915977                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084023                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11634074                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11634074                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709490                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709490                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17216                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17216                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19343564                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19343564                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19343564                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19343564                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358895                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358895                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           35                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358930                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358930                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358930                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358930                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11381040835                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11381040835                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1549388                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1549388                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11382590223                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11382590223                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11382590223                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11382590223                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11992969                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11992969                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19702494                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19702494                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19702494                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19702494                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029925                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029925                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018217                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018217                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018217                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018217                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31711.338511                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31711.338511                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 44268.228571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44268.228571                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31712.562959                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31712.562959                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31712.562959                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31712.562959                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15844                       # number of writebacks
system.cpu0.dcache.writebacks::total            15844                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263347                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263347                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           35                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263382                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263382                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263382                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263382                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95548                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95548                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95548                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95548                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95548                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1902427358                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1902427358                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1902427358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1902427358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1902427358                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1902427358                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004850                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004850                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004850                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004850                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19910.697848                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19910.697848                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19910.697848                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19910.697848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19910.697848                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19910.697848                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993951                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929551756                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715040.140221                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993951                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18085766                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18085766                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18085766                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18085766                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18085766                       # number of overall hits
system.cpu1.icache.overall_hits::total       18085766                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       877348                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       877348                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       877348                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       877348                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       877348                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       877348                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18085782                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18085782                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18085782                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18085782                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18085782                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18085782                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54834.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54834.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54834.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54834.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54834.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54834.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       795976                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       795976                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       795976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       795976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       795976                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       795976                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53065.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53065.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53065.066667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53065.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53065.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53065.066667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54078                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232419759                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54334                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4277.611790                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.348215                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.651785                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829485                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170515                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22687255                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22687255                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4741586                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4741586                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10868                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10868                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10846                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10846                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27428841                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27428841                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27428841                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27428841                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183427                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183427                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183427                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183427                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183427                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183427                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8126756192                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8126756192                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8126756192                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8126756192                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8126756192                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8126756192                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22870682                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22870682                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4741586                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4741586                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27612268                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27612268                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27612268                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27612268                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008020                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008020                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006643                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006643                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006643                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006643                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44305.125156                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44305.125156                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44305.125156                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44305.125156                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44305.125156                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44305.125156                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9229                       # number of writebacks
system.cpu1.dcache.writebacks::total             9229                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       129349                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       129349                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       129349                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       129349                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       129349                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       129349                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54078                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54078                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54078                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54078                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54078                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54078                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1350278138                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1350278138                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1350278138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1350278138                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1350278138                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1350278138                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24969.084249                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24969.084249                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24969.084249                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24969.084249                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24969.084249                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24969.084249                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996946                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020209830                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056874.657258                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996946                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15129075                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15129075                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15129075                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15129075                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15129075                       # number of overall hits
system.cpu2.icache.overall_hits::total       15129075                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       797374                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       797374                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       797374                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       797374                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       797374                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       797374                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15129091                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15129091                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15129091                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15129091                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15129091                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15129091                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49835.875000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49835.875000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49835.875000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49835.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49835.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49835.875000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       623777                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       623777                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       623777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       623777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       623777                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       623777                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47982.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47982.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47982.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47982.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47982.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47982.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71998                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181176030                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72254                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2507.487890                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.717566                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.282434                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901240                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098760                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10477714                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10477714                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6926744                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6926744                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21634                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21634                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16378                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16378                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17404458                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17404458                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17404458                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17404458                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154465                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154465                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154465                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154465                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154465                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154465                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5515519815                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5515519815                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5515519815                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5515519815                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5515519815                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5515519815                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10632179                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10632179                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6926744                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6926744                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17558923                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17558923                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17558923                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17558923                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014528                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014528                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008797                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008797                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008797                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008797                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35707.246399                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35707.246399                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35707.246399                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35707.246399                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35707.246399                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35707.246399                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11511                       # number of writebacks
system.cpu2.dcache.writebacks::total            11511                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82467                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82467                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82467                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82467                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82467                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82467                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71998                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71998                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71998                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71998                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71998                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71998                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1723691136                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1723691136                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1723691136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1723691136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1723691136                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1723691136                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004100                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004100                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 23940.819689                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 23940.819689                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 23940.819689                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23940.819689                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 23940.819689                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23940.819689                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.997738                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018508742                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2199802.898488                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.997738                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022432                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15548868                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15548868                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15548868                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15548868                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15548868                       # number of overall hits
system.cpu3.icache.overall_hits::total       15548868                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       807721                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       807721                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       807721                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       807721                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       807721                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       807721                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15548885                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15548885                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15548885                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15548885                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15548885                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15548885                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        47513                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        47513                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        47513                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        47513                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        47513                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        47513                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       654757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       654757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       654757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       654757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       654757                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       654757                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46768.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46768.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 46768.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46768.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 46768.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46768.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39400                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               169869697                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 39656                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4283.581224                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.838120                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.161880                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905618                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094382                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10588875                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10588875                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7146818                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7146818                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17120                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17120                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17120                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17120                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17735693                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17735693                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17735693                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17735693                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       103826                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       103826                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       103826                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        103826                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       103826                       # number of overall misses
system.cpu3.dcache.overall_misses::total       103826                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3949270714                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3949270714                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3949270714                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3949270714                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3949270714                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3949270714                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10692701                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10692701                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7146818                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7146818                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17120                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17120                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17839519                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17839519                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17839519                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17839519                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009710                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009710                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005820                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005820                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005820                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005820                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38037.396355                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38037.396355                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38037.396355                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38037.396355                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 38037.396355                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38037.396355                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8613                       # number of writebacks
system.cpu3.dcache.writebacks::total             8613                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        64426                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        64426                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        64426                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        64426                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        64426                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        64426                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39400                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39400                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39400                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39400                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39400                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39400                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    855126530                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    855126530                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    855126530                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    855126530                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    855126530                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    855126530                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002209                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002209                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21703.719036                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21703.719036                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21703.719036                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21703.719036                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21703.719036                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21703.719036                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
