#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1eca170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1eca300 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1ed3cf0 .functor NOT 1, L_0x1efda70, C4<0>, C4<0>, C4<0>;
L_0x1efd800 .functor XOR 1, L_0x1efd6a0, L_0x1efd760, C4<0>, C4<0>;
L_0x1efd960 .functor XOR 1, L_0x1efd800, L_0x1efd8c0, C4<0>, C4<0>;
v0x1efa4d0_0 .net *"_ivl_10", 0 0, L_0x1efd8c0;  1 drivers
v0x1efa5d0_0 .net *"_ivl_12", 0 0, L_0x1efd960;  1 drivers
v0x1efa6b0_0 .net *"_ivl_2", 0 0, L_0x1efd270;  1 drivers
v0x1efa770_0 .net *"_ivl_4", 0 0, L_0x1efd6a0;  1 drivers
v0x1efa850_0 .net *"_ivl_6", 0 0, L_0x1efd760;  1 drivers
v0x1efa980_0 .net *"_ivl_8", 0 0, L_0x1efd800;  1 drivers
v0x1efaa60_0 .net "a", 0 0, v0x1ef8260_0;  1 drivers
v0x1efab00_0 .net "b", 0 0, v0x1ef8300_0;  1 drivers
v0x1efaba0_0 .net "c", 0 0, v0x1ef83a0_0;  1 drivers
v0x1efac40_0 .var "clk", 0 0;
v0x1eface0_0 .net "d", 0 0, v0x1ef8510_0;  1 drivers
v0x1efad80_0 .net "out_dut", 0 0, L_0x1efd540;  1 drivers
v0x1efae20_0 .net "out_ref", 0 0, L_0x1efbdf0;  1 drivers
v0x1efaec0_0 .var/2u "stats1", 159 0;
v0x1efaf60_0 .var/2u "strobe", 0 0;
v0x1efb000_0 .net "tb_match", 0 0, L_0x1efda70;  1 drivers
v0x1efb0c0_0 .net "tb_mismatch", 0 0, L_0x1ed3cf0;  1 drivers
v0x1efb290_0 .net "wavedrom_enable", 0 0, v0x1ef8600_0;  1 drivers
v0x1efb330_0 .net "wavedrom_title", 511 0, v0x1ef86a0_0;  1 drivers
L_0x1efd270 .concat [ 1 0 0 0], L_0x1efbdf0;
L_0x1efd6a0 .concat [ 1 0 0 0], L_0x1efbdf0;
L_0x1efd760 .concat [ 1 0 0 0], L_0x1efd540;
L_0x1efd8c0 .concat [ 1 0 0 0], L_0x1efbdf0;
L_0x1efda70 .cmp/eeq 1, L_0x1efd270, L_0x1efd960;
S_0x1eca490 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1eca300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ecac10 .functor NOT 1, v0x1ef83a0_0, C4<0>, C4<0>, C4<0>;
L_0x1ed45b0 .functor NOT 1, v0x1ef8300_0, C4<0>, C4<0>, C4<0>;
L_0x1efb540 .functor AND 1, L_0x1ecac10, L_0x1ed45b0, C4<1>, C4<1>;
L_0x1efb5e0 .functor NOT 1, v0x1ef8510_0, C4<0>, C4<0>, C4<0>;
L_0x1efb710 .functor NOT 1, v0x1ef8260_0, C4<0>, C4<0>, C4<0>;
L_0x1efb810 .functor AND 1, L_0x1efb5e0, L_0x1efb710, C4<1>, C4<1>;
L_0x1efb8f0 .functor OR 1, L_0x1efb540, L_0x1efb810, C4<0>, C4<0>;
L_0x1efb9b0 .functor AND 1, v0x1ef8260_0, v0x1ef83a0_0, C4<1>, C4<1>;
L_0x1efba70 .functor AND 1, L_0x1efb9b0, v0x1ef8510_0, C4<1>, C4<1>;
L_0x1efbb30 .functor OR 1, L_0x1efb8f0, L_0x1efba70, C4<0>, C4<0>;
L_0x1efbca0 .functor AND 1, v0x1ef8300_0, v0x1ef83a0_0, C4<1>, C4<1>;
L_0x1efbd10 .functor AND 1, L_0x1efbca0, v0x1ef8510_0, C4<1>, C4<1>;
L_0x1efbdf0 .functor OR 1, L_0x1efbb30, L_0x1efbd10, C4<0>, C4<0>;
v0x1ed3f60_0 .net *"_ivl_0", 0 0, L_0x1ecac10;  1 drivers
v0x1ed4000_0 .net *"_ivl_10", 0 0, L_0x1efb810;  1 drivers
v0x1ef6a50_0 .net *"_ivl_12", 0 0, L_0x1efb8f0;  1 drivers
v0x1ef6b10_0 .net *"_ivl_14", 0 0, L_0x1efb9b0;  1 drivers
v0x1ef6bf0_0 .net *"_ivl_16", 0 0, L_0x1efba70;  1 drivers
v0x1ef6d20_0 .net *"_ivl_18", 0 0, L_0x1efbb30;  1 drivers
v0x1ef6e00_0 .net *"_ivl_2", 0 0, L_0x1ed45b0;  1 drivers
v0x1ef6ee0_0 .net *"_ivl_20", 0 0, L_0x1efbca0;  1 drivers
v0x1ef6fc0_0 .net *"_ivl_22", 0 0, L_0x1efbd10;  1 drivers
v0x1ef70a0_0 .net *"_ivl_4", 0 0, L_0x1efb540;  1 drivers
v0x1ef7180_0 .net *"_ivl_6", 0 0, L_0x1efb5e0;  1 drivers
v0x1ef7260_0 .net *"_ivl_8", 0 0, L_0x1efb710;  1 drivers
v0x1ef7340_0 .net "a", 0 0, v0x1ef8260_0;  alias, 1 drivers
v0x1ef7400_0 .net "b", 0 0, v0x1ef8300_0;  alias, 1 drivers
v0x1ef74c0_0 .net "c", 0 0, v0x1ef83a0_0;  alias, 1 drivers
v0x1ef7580_0 .net "d", 0 0, v0x1ef8510_0;  alias, 1 drivers
v0x1ef7640_0 .net "out", 0 0, L_0x1efbdf0;  alias, 1 drivers
S_0x1ef77a0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1eca300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1ef8260_0 .var "a", 0 0;
v0x1ef8300_0 .var "b", 0 0;
v0x1ef83a0_0 .var "c", 0 0;
v0x1ef8470_0 .net "clk", 0 0, v0x1efac40_0;  1 drivers
v0x1ef8510_0 .var "d", 0 0;
v0x1ef8600_0 .var "wavedrom_enable", 0 0;
v0x1ef86a0_0 .var "wavedrom_title", 511 0;
S_0x1ef7a40 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1ef77a0;
 .timescale -12 -12;
v0x1ef7ca0_0 .var/2s "count", 31 0;
E_0x1ec50c0/0 .event negedge, v0x1ef8470_0;
E_0x1ec50c0/1 .event posedge, v0x1ef8470_0;
E_0x1ec50c0 .event/or E_0x1ec50c0/0, E_0x1ec50c0/1;
E_0x1ec5310 .event negedge, v0x1ef8470_0;
E_0x1eaf9f0 .event posedge, v0x1ef8470_0;
S_0x1ef7da0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1ef77a0;
 .timescale -12 -12;
v0x1ef7fa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ef8080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1ef77a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ef8800 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1eca300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1efbf50 .functor NOT 1, v0x1ef8300_0, C4<0>, C4<0>, C4<0>;
L_0x1efbfc0 .functor AND 1, v0x1ef8260_0, L_0x1efbf50, C4<1>, C4<1>;
L_0x1efc0a0 .functor NOT 1, v0x1ef83a0_0, C4<0>, C4<0>, C4<0>;
L_0x1efc110 .functor AND 1, L_0x1efbfc0, L_0x1efc0a0, C4<1>, C4<1>;
L_0x1efc250 .functor AND 1, L_0x1efc110, v0x1ef8510_0, C4<1>, C4<1>;
L_0x1efc310 .functor AND 1, v0x1ef8260_0, v0x1ef8300_0, C4<1>, C4<1>;
L_0x1efc3c0 .functor NOT 1, v0x1ef83a0_0, C4<0>, C4<0>, C4<0>;
L_0x1efc540 .functor AND 1, L_0x1efc310, L_0x1efc3c0, C4<1>, C4<1>;
L_0x1efc6a0 .functor NOT 1, v0x1ef8510_0, C4<0>, C4<0>, C4<0>;
L_0x1efc820 .functor AND 1, L_0x1efc540, L_0x1efc6a0, C4<1>, C4<1>;
L_0x1efc990 .functor OR 1, L_0x1efc250, L_0x1efc820, C4<0>, C4<0>;
L_0x1efca50 .functor NOT 1, v0x1ef8260_0, C4<0>, C4<0>, C4<0>;
L_0x1efcc40 .functor AND 1, L_0x1efca50, v0x1ef8300_0, C4<1>, C4<1>;
L_0x1efce10 .functor AND 1, L_0x1efcc40, v0x1ef83a0_0, C4<1>, C4<1>;
L_0x1efcbd0 .functor NOT 1, v0x1ef8510_0, C4<0>, C4<0>, C4<0>;
L_0x1efcf50 .functor AND 1, L_0x1efce10, L_0x1efcbd0, C4<1>, C4<1>;
L_0x1efd0f0 .functor OR 1, L_0x1efc990, L_0x1efcf50, C4<0>, C4<0>;
L_0x1efd200 .functor AND 1, v0x1ef8260_0, v0x1ef8300_0, C4<1>, C4<1>;
L_0x1efd310 .functor AND 1, L_0x1efd200, v0x1ef83a0_0, C4<1>, C4<1>;
L_0x1efd3d0 .functor AND 1, L_0x1efd310, v0x1ef8510_0, C4<1>, C4<1>;
L_0x1efd540 .functor OR 1, L_0x1efd0f0, L_0x1efd3d0, C4<0>, C4<0>;
v0x1ef8af0_0 .net *"_ivl_0", 0 0, L_0x1efbf50;  1 drivers
v0x1ef8bd0_0 .net *"_ivl_10", 0 0, L_0x1efc310;  1 drivers
v0x1ef8cb0_0 .net *"_ivl_12", 0 0, L_0x1efc3c0;  1 drivers
v0x1ef8da0_0 .net *"_ivl_14", 0 0, L_0x1efc540;  1 drivers
v0x1ef8e80_0 .net *"_ivl_16", 0 0, L_0x1efc6a0;  1 drivers
v0x1ef8fb0_0 .net *"_ivl_18", 0 0, L_0x1efc820;  1 drivers
v0x1ef9090_0 .net *"_ivl_2", 0 0, L_0x1efbfc0;  1 drivers
v0x1ef9170_0 .net *"_ivl_20", 0 0, L_0x1efc990;  1 drivers
v0x1ef9250_0 .net *"_ivl_22", 0 0, L_0x1efca50;  1 drivers
v0x1ef9330_0 .net *"_ivl_24", 0 0, L_0x1efcc40;  1 drivers
v0x1ef9410_0 .net *"_ivl_26", 0 0, L_0x1efce10;  1 drivers
v0x1ef94f0_0 .net *"_ivl_28", 0 0, L_0x1efcbd0;  1 drivers
v0x1ef95d0_0 .net *"_ivl_30", 0 0, L_0x1efcf50;  1 drivers
v0x1ef96b0_0 .net *"_ivl_32", 0 0, L_0x1efd0f0;  1 drivers
v0x1ef9790_0 .net *"_ivl_34", 0 0, L_0x1efd200;  1 drivers
v0x1ef9870_0 .net *"_ivl_36", 0 0, L_0x1efd310;  1 drivers
v0x1ef9950_0 .net *"_ivl_38", 0 0, L_0x1efd3d0;  1 drivers
v0x1ef9b40_0 .net *"_ivl_4", 0 0, L_0x1efc0a0;  1 drivers
v0x1ef9c20_0 .net *"_ivl_6", 0 0, L_0x1efc110;  1 drivers
v0x1ef9d00_0 .net *"_ivl_8", 0 0, L_0x1efc250;  1 drivers
v0x1ef9de0_0 .net "a", 0 0, v0x1ef8260_0;  alias, 1 drivers
v0x1ef9e80_0 .net "b", 0 0, v0x1ef8300_0;  alias, 1 drivers
v0x1ef9f70_0 .net "c", 0 0, v0x1ef83a0_0;  alias, 1 drivers
v0x1efa060_0 .net "d", 0 0, v0x1ef8510_0;  alias, 1 drivers
v0x1efa150_0 .net "out", 0 0, L_0x1efd540;  alias, 1 drivers
S_0x1efa2b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1eca300;
 .timescale -12 -12;
E_0x1ec4e60 .event anyedge, v0x1efaf60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1efaf60_0;
    %nor/r;
    %assign/vec4 v0x1efaf60_0, 0;
    %wait E_0x1ec4e60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ef77a0;
T_3 ;
    %fork t_1, S_0x1ef7a40;
    %jmp t_0;
    .scope S_0x1ef7a40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef7ca0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef8510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef83a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef8300_0, 0;
    %assign/vec4 v0x1ef8260_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eaf9f0;
    %load/vec4 v0x1ef7ca0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1ef7ca0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef8510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef83a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef8300_0, 0;
    %assign/vec4 v0x1ef8260_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ec5310;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ef8080;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ec50c0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef8260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef8300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef83a0_0, 0;
    %assign/vec4 v0x1ef8510_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1ef77a0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1eca300;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1efac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1efaf60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1eca300;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1efac40_0;
    %inv;
    %store/vec4 v0x1efac40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1eca300;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ef8470_0, v0x1efb0c0_0, v0x1efaa60_0, v0x1efab00_0, v0x1efaba0_0, v0x1eface0_0, v0x1efae20_0, v0x1efad80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1eca300;
T_7 ;
    %load/vec4 v0x1efaec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1efaec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1efaec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1efaec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1efaec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1efaec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1efaec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1eca300;
T_8 ;
    %wait E_0x1ec50c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1efaec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efaec0_0, 4, 32;
    %load/vec4 v0x1efb000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1efaec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efaec0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1efaec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efaec0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1efae20_0;
    %load/vec4 v0x1efae20_0;
    %load/vec4 v0x1efad80_0;
    %xor;
    %load/vec4 v0x1efae20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1efaec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efaec0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1efaec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1efaec0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/kmap2/iter4/response1/top_module.sv";
