
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_4.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_4.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file sobol8.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 73 in file
	'sobol8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol8 line 20 in file
		'sobol8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol8 line 49 in file
		'sobol8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    sobol8/54     |   8    |    8    |      3       |
======================================================

Inferred memory devices in process
	in routine mul_border line 25 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 98 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_4.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_4.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_4.sv:109: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Loaded 10 designs.
Current design is 'ireg_border'.
ireg_border wreg sobol8 mul_border acc pe_border ireg_inner mul_inner pe_inner array_4
set current_design array_4
array_4
link

  Linking design 'array_4'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_4                     /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_4.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (9 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_4' with
	the parameters "IWIDTH=8,OWIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH8_OWIDTH16 line 98 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH8_OWIDTH16)
Information: Building the design 'pe_inner' instantiated from design 'array_4' with
	the parameters "IWIDTH=8,OWIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH8_OWIDTH16 line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH8_OWIDTH16)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border_WIDTH8 line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH8)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH8 line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH8)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine mul_border_WIDTH8 line 25 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_border_WIDTH8)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH16 line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH16)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH8 line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH8)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[3] en_i[2] en_i[1] en_i[0] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][7] ifm[2][6] ifm[2][5] ifm[2][4] ifm[2][3] ifm[2][2] ifm[2][1] ifm[2][0] ifm[1][7] ifm[1][6] ifm[1][5] ifm[1][4] ifm[1][3] ifm[1][2] ifm[1][1] ifm[1][0] ifm[0][7] ifm[0][6] ifm[0][5] ifm[0][4] ifm[0][3] ifm[0][2] ifm[0][1] ifm[0][0] wght_sign[3] wght_sign[2] wght_sign[1] wght_sign[0] wght_abs[3][6] wght_abs[3][5] wght_abs[3][4] wght_abs[3][3] wght_abs[3][2] wght_abs[3][1] wght_abs[3][0] wght_abs[2][6] wght_abs[2][5] wght_abs[2][4] wght_abs[2][3] wght_abs[2][2] wght_abs[2][1] wght_abs[2][0] wght_abs[1][6] wght_abs[1][5] wght_abs[1][4] wght_abs[1][3] wght_abs[1][2] wght_abs[1][1] wght_abs[1][0] wght_abs[0][6] wght_abs[0][5] wght_abs[0][4] wght_abs[0][3] wght_abs[0][2] wght_abs[0][1] wght_abs[0][0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[3] en_i[2] en_i[1] en_i[0] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][7] ifm[2][6] ifm[2][5] ifm[2][4] ifm[2][3] ifm[2][2] ifm[2][1] ifm[2][0] ifm[1][7] ifm[1][6] ifm[1][5] ifm[1][4] ifm[1][3] ifm[1][2] ifm[1][1] ifm[1][0] ifm[0][7] ifm[0][6] ifm[0][5] ifm[0][4] ifm[0][3] ifm[0][2] ifm[0][1] ifm[0][0] wght_sign[3] wght_sign[2] wght_sign[1] wght_sign[0] wght_abs[3][6] wght_abs[3][5] wght_abs[3][4] wght_abs[3][3] wght_abs[3][2] wght_abs[3][1] wght_abs[3][0] wght_abs[2][6] wght_abs[2][5] wght_abs[2][4] wght_abs[2][3] wght_abs[2][2] wght_abs[2][1] wght_abs[2][0] wght_abs[1][6] wght_abs[1][5] wght_abs[1][4] wght_abs[1][3] wght_abs[1][2] wght_abs[1][1] wght_abs[1][0] wght_abs[0][6] wght_abs[0][5] wght_abs[0][4] wght_abs[0][3] wght_abs[0][2] wght_abs[0][1] wght_abs[0][0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_4'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 169 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_4 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH16_0'
  Processing 'mul_inner_WIDTH8_0'
  Processing 'wreg_WIDTH8_0'
  Processing 'ireg_inner_0'
  Processing 'pe_inner_IWIDTH8_OWIDTH16_0'
  Processing 'sobol8_0'
  Processing 'mul_border_WIDTH8_0'
  Processing 'ireg_border_WIDTH8_0'
  Processing 'pe_border_IWIDTH8_OWIDTH16_0'
  Processing 'array_4'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH16_1_DW01_add_0'
  Processing 'mul_inner_WIDTH8_1_DW01_cmp2_0'
  Processing 'acc_WIDTH16_2_DW01_add_0_DW01_add_1'
  Processing 'mul_inner_WIDTH8_2_DW01_cmp2_0_DW01_cmp2_1'
  Processing 'acc_WIDTH16_3_DW01_add_0_DW01_add_2'
  Processing 'mul_inner_WIDTH8_3_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'acc_WIDTH16_4_DW01_add_0_DW01_add_3'
  Processing 'mul_border_WIDTH8_1_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'mul_border_WIDTH8_1_DW01_dec_0'
  Processing 'sobol8_1_DW01_add_0_DW01_add_4'
  Processing 'ireg_border_WIDTH8_1_DW01_sub_0'
  Processing 'acc_WIDTH16_5_DW01_add_0_DW01_add_5'
  Processing 'mul_inner_WIDTH8_4_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'acc_WIDTH16_6_DW01_add_0_DW01_add_6'
  Processing 'mul_inner_WIDTH8_5_DW01_cmp2_0_DW01_cmp2_5'
  Processing 'acc_WIDTH16_7_DW01_add_0_DW01_add_7'
  Processing 'mul_inner_WIDTH8_6_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'acc_WIDTH16_8_DW01_add_0_DW01_add_8'
  Processing 'mul_border_WIDTH8_2_DW01_cmp2_0_DW01_cmp2_7'
  Processing 'mul_border_WIDTH8_2_DW01_dec_0_DW01_dec_1'
  Processing 'sobol8_2_DW01_add_0_DW01_add_9'
  Processing 'ireg_border_WIDTH8_2_DW01_sub_0_DW01_sub_1'
  Processing 'acc_WIDTH16_9_DW01_add_0_DW01_add_10'
  Processing 'mul_inner_WIDTH8_7_DW01_cmp2_0_DW01_cmp2_8'
  Processing 'acc_WIDTH16_10_DW01_add_0_DW01_add_11'
  Processing 'mul_inner_WIDTH8_8_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'acc_WIDTH16_11_DW01_add_0_DW01_add_12'
  Processing 'mul_inner_WIDTH8_9_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'acc_WIDTH16_12_DW01_add_0_DW01_add_13'
  Processing 'mul_border_WIDTH8_3_DW01_cmp2_0_DW01_cmp2_11'
  Processing 'mul_border_WIDTH8_3_DW01_dec_0_DW01_dec_2'
  Processing 'sobol8_3_DW01_add_0_DW01_add_14'
  Processing 'ireg_border_WIDTH8_3_DW01_sub_0_DW01_sub_2'
  Processing 'acc_WIDTH16_13_DW01_add_0_DW01_add_15'
  Processing 'mul_inner_WIDTH8_10_DW01_cmp2_0_DW01_cmp2_12'
  Processing 'acc_WIDTH16_14_DW01_add_0_DW01_add_16'
  Processing 'mul_inner_WIDTH8_11_DW01_cmp2_0_DW01_cmp2_13'
  Processing 'acc_WIDTH16_15_DW01_add_0_DW01_add_17'
  Processing 'mul_inner_WIDTH8_0_DW01_cmp2_0_DW01_cmp2_14'
  Processing 'acc_WIDTH16_0_DW01_add_0_DW01_add_18'
  Processing 'mul_border_WIDTH8_0_DW01_cmp2_0_DW01_cmp2_15'
  Processing 'mul_border_WIDTH8_0_DW01_dec_0_DW01_dec_3'
  Processing 'sobol8_0_DW01_add_0_DW01_add_19'
  Processing 'ireg_border_WIDTH8_0_DW01_sub_0_DW01_sub_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   10552.1      0.57      30.7      15.8                          
    0:00:08   10533.5      0.57      30.8      15.8                          
    0:00:08   10533.5      0.57      30.8      15.8                          
    0:00:08   10533.5      0.57      30.8      15.8                          
    0:00:08   10533.5      0.57      30.8      15.8                          
    0:00:08   10383.1      0.60      31.5       5.4                          
    0:00:08   10415.1      0.56      30.8       5.4                          
    0:00:09   10386.9      0.56      30.5       5.4                          
    0:00:09   10398.6      0.56      30.1       5.4                          
    0:00:09   10409.0      0.56      30.0       5.4                          
    0:00:09   10417.9      0.56      29.9       5.4                          
    0:00:09   10459.0      0.56      29.5       5.4                          
    0:00:09   10473.0      0.56      29.4       5.4                          
    0:00:09   10482.2      0.55      29.0       5.4                          
    0:00:09   10512.2      0.55      28.9       5.4                          
    0:00:10   10523.1      0.55      28.7       5.4                          
    0:00:10   10550.8      0.54      28.5       5.4                          
    0:00:10   10559.2      0.54      28.0       5.4                          
    0:00:10   10571.1      0.53      27.3       5.4                          
    0:00:10   10569.6      0.53      26.7       5.4                          
    0:00:10   10569.6      0.53      26.7       5.4                          
    0:00:10   10569.6      0.53      26.7       5.4                          
    0:00:10   10580.0      0.53      26.6       0.0                          
    0:00:10   10580.0      0.53      26.6       0.0                          
    0:00:10   10580.0      0.53      26.6       0.0                          
    0:00:10   10580.0      0.53      26.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   10580.0      0.53      26.6       0.0                          
    0:00:10   10611.5      0.52      26.4       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:10   10658.8      0.52      26.3       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:10   10674.6      0.52      26.2       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:10   10680.4      0.52      26.1       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:10   10704.8      0.51      25.8       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:10   10707.8      0.51      25.7       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:10   10750.5      0.51      25.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:10   10760.2      0.51      25.6       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:11   10794.5      0.51      25.3       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   10804.7      0.50      25.2       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   10827.8      0.50      24.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:11   10807.0      0.50      24.8       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:11   10782.1      0.50      24.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   10789.7      0.50      24.2       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   10802.6      0.49      24.2       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:11   10795.5      0.49      23.7       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:12   10799.6      0.47      21.6       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   10754.4      0.45      20.2       0.0                          
    0:00:12   10688.3      0.45      20.1       5.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   10688.3      0.45      20.1       5.2                          
    0:00:12   10733.8      0.45      20.0       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   10761.0      0.44      20.0       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:12   10772.4      0.44      19.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:12   10773.2      0.43      19.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:12   10775.5      0.43      19.6       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   10798.8      0.43      19.5       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:13   10815.4      0.43      19.4       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:13   10823.7      0.43      19.4       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:13   10819.9      0.43      19.3       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:13   10827.3      0.43      19.3       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/mac_done
    0:00:13   10833.9      0.43      19.3       0.0                          
    0:00:13   10833.9      0.43      19.3       0.0                          
    0:00:13   10844.1      0.43      19.3       0.0                          
    0:00:13   10849.7      0.42      19.2       0.0                          
    0:00:13   10850.4      0.42      19.1       0.0                          
    0:00:13   10873.0      0.42      19.1       0.0                          
    0:00:13   10873.0      0.42      19.1       0.0                          
    0:00:14   10870.5      0.42      19.0       0.0                          
    0:00:14   10916.8      0.42      19.0       0.0                          
    0:00:14   10952.3      0.42      18.8       0.0                          
    0:00:14   10960.0      0.42      18.5       0.0                          
    0:00:14   10979.5      0.42      18.4       0.0                          
    0:00:14   10998.6      0.42      18.3       0.0                          
    0:00:14   11019.9      0.42      18.3       0.0                          
    0:00:14   11047.1      0.42      18.1       0.0                          
    0:00:14   11070.3      0.42      18.1       0.0                          
    0:00:14   11071.5      0.42      18.0       0.0                          
    0:00:14   11105.8      0.42      17.9       0.0                          
    0:00:14   11117.3      0.42      17.8       0.0                          
    0:00:14   11116.8      0.42      17.7       0.0                          
    0:00:14   11141.4      0.42      17.6       0.0                          
    0:00:14   11141.4      0.42      17.6       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14   11141.4      0.42      17.6       0.0                          
    0:00:14   11141.4      0.42      17.6       0.0                          
    0:00:14   10924.1      0.42      17.6       0.0                          
    0:00:14   10895.4      0.42      17.6       0.0                          
    0:00:14   10895.4      0.42      17.6       0.0                          
    0:00:14   10895.4      0.42      17.6       0.0                          
    0:00:14   10895.4      0.42      17.6       0.0                          
    0:00:14   10895.4      0.42      17.6       0.0                          
    0:00:15   10660.3      0.42      17.6       0.0                          
    0:00:15   10658.3      0.42      17.6       0.0                          
    0:00:15   10657.3      0.42      17.6       0.0                          
    0:00:15   10656.8      0.42      17.6       0.0                          
    0:00:15   10656.8      0.42      17.6       0.0                          
    0:00:15   10656.8      0.42      17.6       0.0                          
    0:00:15   10656.8      0.42      17.6       0.0                          
    0:00:15   10656.8      0.42      17.6       0.0                          
    0:00:15   10679.9      0.42      17.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:00:15   10680.1      0.42      17.6       0.0                          
    0:00:15   10680.1      0.42      17.6       0.0                          
    0:00:15   10691.1      0.42      17.6       0.0                          
    0:00:15   10688.5      0.42      17.5       0.0                          
    0:00:15   10699.5      0.42      17.5       0.0                          
    0:00:15   10699.5      0.42      17.5       0.0                          
    0:00:15   10710.4      0.42      17.5       0.0                          
    0:00:16   10712.9      0.42      17.5       0.0                          
    0:00:16   10712.7      0.42      17.5       0.0                          
    0:00:16   10714.7      0.42      17.4       0.0                          
    0:00:16   10715.2      0.42      17.4       0.0                          
    0:00:16   10712.7      0.42      17.4       0.0                          
    0:00:16   10710.1      0.42      17.4       0.0                          
    0:00:16   10709.9      0.42      17.4       0.0                          
    0:00:16   10719.5      0.42      17.4       0.0                          
    0:00:16   10722.6      0.42      17.4       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 17:47:48 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     44
    Unconnected ports (LINT-28)                                    44

Cells                                                              84
    Connected to power or ground (LINT-32)                         80
    Nets connected to multiple pins on same cell (LINT-33)          4
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH8_0', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_1', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_2', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_3', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_4', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_5', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_6', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_7', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_9', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_10', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_11', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_1_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_1_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_2_DW01_add_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_2_DW01_add_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_3_DW01_add_0_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_3_DW01_add_0_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_4_DW01_add_0_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_4_DW01_add_0_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_5_DW01_add_0_DW01_add_5', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_5_DW01_add_0_DW01_add_5', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_6_DW01_add_0_DW01_add_6', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_6_DW01_add_0_DW01_add_6', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_7_DW01_add_0_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_7_DW01_add_0_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_8_DW01_add_0_DW01_add_8', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_8_DW01_add_0_DW01_add_8', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_9_DW01_add_0_DW01_add_10', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_9_DW01_add_0_DW01_add_10', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_10_DW01_add_0_DW01_add_11', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_10_DW01_add_0_DW01_add_11', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_11_DW01_add_0_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_11_DW01_add_0_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_12_DW01_add_0_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_12_DW01_add_0_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_13_DW01_add_0_DW01_add_15', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_13_DW01_add_0_DW01_add_15', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_14_DW01_add_0_DW01_add_16', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_14_DW01_add_0_DW01_add_16', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_15_DW01_add_0_DW01_add_17', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_15_DW01_add_0_DW01_add_17', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_0_DW01_add_0_DW01_add_18', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_0_DW01_add_0_DW01_add_18', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_4', a pin on submodule 'genblk3[3].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_0', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_1', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_2', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_3', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_4', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_5', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_6', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_7', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_8', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_9', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_10', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_11', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_12', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_13', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_14', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_15', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_4', the same net is connected to more than one pin on submodule 'genblk3[3].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_4 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_4'
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:19   10077.3      0.48      19.5       0.0                                0.00  
    0:00:19   10060.3      0.50      19.5       0.0                                0.00  
    0:00:19   10060.3      0.50      19.5       0.0                                0.00  
    0:00:19   10060.3      0.50      19.5       0.0                                0.00  
    0:00:19   10060.3      0.50      19.5       0.0                                0.00  
    0:00:20    9856.0      0.50      19.6       0.0                                0.00  
    0:00:20    9874.3      0.48      18.4       0.0                                0.00  
    0:00:20    9891.0      0.45      17.3       0.0                                0.00  
    0:00:20    9883.2      0.45      16.7       0.0                                0.00  
    0:00:20    9903.0      0.44      16.4       0.0                                0.00  
    0:00:20    9972.9      0.44      16.0       0.0                                0.00  
    0:00:20    9995.0      0.43      15.7       0.0                                0.00  
    0:00:21   10005.6      0.43      15.4       0.0                                0.00  
    0:00:21   10030.3      0.43      15.3       0.0                                0.00  
    0:00:21   10034.4      0.43      15.2       0.0                                0.00  
    0:00:21   10040.0      0.43      15.1       0.0                                0.00  
    0:00:21   10062.6      0.43      15.0       0.0                                0.00  
    0:00:21   10093.3      0.43      14.7       0.0                                0.00  
    0:00:21   10124.3      0.43      14.6       0.0                                0.00  
    0:00:21   10147.0      0.43      14.3       0.0                                0.00  
    0:00:21   10153.6      0.43      14.2       0.0                                0.00  
    0:00:21   10155.8      0.43      14.1       0.0                                0.00  
    0:00:21   10155.8      0.43      14.1       0.0                                0.00  
    0:00:21   10155.8      0.43      14.1       0.0                                0.00  
    0:00:21   10155.8      0.43      14.1       0.0                                0.00  
    0:00:21   10155.8      0.43      14.1       0.0                                0.00  
    0:00:21   10155.8      0.43      14.1       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:21   10155.8      0.43      14.1       0.0                                0.00  
    0:00:21   10191.9      0.41      14.0       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:21   10260.6      0.36      13.8       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:21   10302.7      0.36      13.8       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10328.2      0.36      13.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10328.4      0.36      13.6       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10352.8      0.35      13.4       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10367.6      0.35      13.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10397.3      0.35      13.2       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10408.0      0.34      13.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10443.0      0.34      13.1       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10456.2      0.34      13.0       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10460.1      0.34      12.9       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10465.9      0.33      12.9       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10468.2      0.33      12.7       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10471.0      0.33      12.7       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10458.8      0.33      12.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10458.3      0.33      12.6       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10472.3      0.33      12.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10482.2      0.32      12.3       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:22   10491.3      0.32      12.3       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:23   10493.4      0.32      12.2       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:23   10496.9      0.32      12.1       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:23   10488.5      0.32      11.8       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:23   10516.7      0.31      11.7       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:23   10520.3      0.31      11.7       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:23   10525.6      0.31      11.5       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:23   10538.6      0.31      11.5       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:23   10552.6      0.31      11.5       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10564.8      0.31      11.4       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10567.3      0.31      11.3       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10568.8      0.30      11.2       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10609.2      0.30      11.3       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10620.7      0.30      11.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10599.1      0.30      11.2       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10597.8      0.30      11.1       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10597.8      0.30      11.1       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10626.5      0.30      11.1       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10641.3      0.30      11.0       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10652.7      0.30      11.0       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:24   10652.2      0.30      11.0       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10665.4      0.30      11.2       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10674.0      0.30      11.1       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10674.0      0.29      11.1       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10671.0      0.29      11.1       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10671.0      0.29      11.1       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10671.3      0.29      11.1       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10671.3      0.29      11.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10675.6      0.29      11.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10697.9      0.29      10.9       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10717.8      0.29      10.8       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10717.8      0.29      10.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10719.5      0.29      10.8       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10723.4      0.29      10.9       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10740.6      0.29      10.8       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10743.4      0.29      10.8       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:25   10745.5      0.29      10.7       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   10749.8      0.28      10.7       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   10748.3      0.28      10.6       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   10784.9      0.28      10.6       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   10835.9      0.28      10.5       0.0                                0.00  
    0:00:26   10835.9      0.28      10.5       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   10858.0      0.28      10.4       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   10867.7      0.28      10.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:26   10856.0      0.28      10.3       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10860.3      0.28      10.3       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10848.1      0.28      10.3       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10835.9      0.28      10.3       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10847.6      0.27      10.2       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10852.5      0.27      10.2       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10852.7      0.27      10.2       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10855.3      0.27      10.1       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10898.2      0.27       9.8       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10906.6      0.27       9.7       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10922.3      0.27       9.7       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10930.5      0.26       9.6       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10933.0      0.26       9.6       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10936.1      0.26       9.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:27   10936.6      0.26       9.6       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10948.0      0.26       9.5       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10955.6      0.26       9.5       0.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10955.1      0.26       9.5       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10956.9      0.26       9.4       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10925.7      0.26       9.3       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10936.1      0.26       9.2       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10932.5      0.26       9.2       0.3 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10923.9      0.25       9.1       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10926.2      0.25       9.1       0.3 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10926.2      0.25       9.0       0.3 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10926.2      0.25       9.1       0.3 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10927.9      0.25       9.0       0.3 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10928.7      0.25       9.0       0.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:28   10935.3      0.25       8.9       0.3 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:29   10979.8      0.25       8.9       9.9 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:29   10980.5      0.25       8.9       9.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:29   11017.1      0.25       8.9       9.9 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   11049.2      0.25       8.8       9.9 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   11048.7      0.25       8.8       9.9 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   11075.1      0.25       8.7       9.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   11077.4      0.25       8.7       9.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:31   11077.4      0.24       8.7       9.9 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   11113.2      0.24       8.7       9.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   11120.8      0.24       8.6       9.9 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   11120.8      0.24       8.6       9.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   11089.8      0.24       8.6       9.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   11093.1      0.24       8.6       9.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   11116.5      0.24       8.6       9.9 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   11116.5      0.24       8.6       9.9 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   11118.3      0.24       8.6       9.9 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   11113.7      0.24       8.5       9.9 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   11078.9      0.24       8.5       9.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:32   11065.2      0.24       8.2       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   11053.7      0.24       8.1       0.3 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   11052.0      0.24       8.1       0.3 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   11054.5      0.24       8.1       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   11057.0      0.24       8.1       0.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   11082.2      0.24       8.1       0.3                                0.00  
    0:00:33   11104.3      0.24       8.0       0.3 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   11108.6      0.24       8.0       0.3 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   11115.8      0.24       8.0       0.3 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   11125.4      0.24       8.0       0.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:33   11125.4      0.24       8.0       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11123.9      0.24       8.0       0.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11123.9      0.24       8.0       0.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11125.2      0.24       8.0       0.3 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11115.5      0.24       8.0       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11122.9      0.24       7.9       0.6 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11112.2      0.24       7.9       0.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11115.0      0.24       7.9       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11111.4      0.24       7.9       0.6 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11113.7      0.23       7.8       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11125.9      0.23       7.8       0.6 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11150.8      0.23       7.7       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11149.0      0.23       7.7       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:34   11151.6      0.23       7.7       0.6 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   11208.8      0.23       7.7       0.6                                0.00  
    0:00:35   11208.8      0.23       7.6       0.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   11209.5      0.23       7.6       0.6 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:35   11209.3      0.23       7.6       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:37   11216.9      0.23       7.6       0.6                                0.00  
    0:00:37   11216.9      0.23       7.6       0.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:37   11270.5      0.23       7.5       0.6                                0.00  
    0:00:37   11275.6      0.23       7.5       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   11276.9      0.22       7.4       0.6 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   11299.8      0.22       7.4       0.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   11322.6      0.22       7.4       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   11322.6      0.22       7.4       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   11336.9      0.22       7.4       0.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   11336.9      0.22       7.3       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   11359.0      0.22       7.3       0.6 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:38   11359.0      0.22       7.3       0.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:39   11374.5      0.22       7.1       0.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:39   11376.5      0.22       7.1       0.6 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:39   11366.8      0.22       7.1       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:39   11368.9      0.22       7.1       0.6 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:39   11358.5      0.22       7.1       0.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:39   11362.0      0.22       7.1       0.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:39   11362.0      0.22       7.1       0.6 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:39   11363.0      0.22       7.1       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:39   11352.6      0.22       7.1       0.6 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:41   11356.2      0.22       6.8       0.6 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:41   11356.2      0.22       6.8       0.6 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:41   11357.4      0.22       6.8       0.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:41   11360.0      0.22       6.8       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:42   11411.1      0.21       6.7       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:42   11413.1      0.21       6.7       0.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:42   11408.5      0.21       6.7       0.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11450.5      0.21       6.5       0.6 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11450.5      0.21       6.5       0.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11450.5      0.21       6.4       0.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11454.8      0.21       6.4       0.6 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11458.6      0.21       6.4       0.6 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11458.6      0.21       6.4       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11461.1      0.21       6.3       0.6 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11461.6      0.21       6.3       0.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11443.3      0.21       6.2       0.6 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11447.9      0.21       6.2       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11432.2      0.21       6.2       0.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:44   11431.9      0.21       6.2       0.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   11417.2      0.21       6.1       0.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   11425.8      0.21       6.1       0.6                                0.00  
    0:00:45   11425.8      0.20       6.1       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   11437.8      0.20       6.1       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   11461.1      0.20       6.1       0.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   11470.8      0.20       6.0       0.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   11475.4      0.20       6.0       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   11474.9      0.20       6.0       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   11479.7      0.20       5.9       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:45   11482.2      0.20       5.9       0.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:46   11500.0      0.20       5.8       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:46   11496.2      0.19       5.8       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:46   11485.8      0.19       5.8       0.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:46   11466.5      0.19       5.8       0.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:46   11470.8      0.19       5.8       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:46   11482.2      0.19       5.7       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:46   11485.8      0.19       5.7       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:46   11485.8      0.19       5.7       0.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:47   11491.6      0.19       5.7       0.6                                0.00  
    0:00:47   11523.4      0.19       5.4       0.6                                0.00  
    0:00:47   11525.9      0.19       5.4       0.6 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:47   11525.7      0.19       5.4       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:47   11543.0      0.19       5.4       0.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:47   11544.2      0.19       5.4       0.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:47   11544.0      0.19       5.4       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:47   11543.2      0.19       5.4       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:47   11545.8      0.19       5.4       0.6 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:47   11545.8      0.19       5.3       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:47   11548.3      0.19       5.3       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   11619.7      0.19       5.4       2.2                                0.00  
    0:00:48   11619.7      0.19       5.4       2.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   11604.7      0.19       5.4       2.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   11605.7      0.19       5.4       2.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   11606.5      0.19       5.3       2.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   11606.5      0.19       5.3       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   11605.5      0.18       5.3       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   11605.0      0.18       5.2       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   11609.0      0.18       5.2       2.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   11593.0      0.18       5.2       2.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   11593.0      0.18       5.2       2.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:48   11583.4      0.18       5.2       2.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:49   11585.4      0.18       5.2       2.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:49   11583.4      0.18       5.1       2.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:51   11595.3      0.18       5.1       2.2                                0.00  
    0:00:51   11597.9      0.18       5.1       2.5 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:51   11597.9      0.18       5.1       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:51   11600.9      0.18       5.0       2.5 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:51   11605.0      0.17       5.0       2.5 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:51   11608.5      0.17       5.0       2.5 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:51   11611.8      0.17       5.0       2.5 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:51   11624.0      0.17       5.0       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:52   11627.6      0.17       5.0       2.5                                0.00  
    0:00:52   11627.6      0.17       5.0       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:52   11653.3      0.17       4.9       2.5 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:52   11662.4      0.17       4.9       2.5 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:53   11644.1      0.17       4.7       2.5                                0.00  
    0:00:53   11645.4      0.17       4.7       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:53   11629.1      0.17       4.7       2.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:53   11634.2      0.17       4.7       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:53   11633.9      0.17       4.6       2.5 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:53   11633.7      0.17       4.6       2.5 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:53   11636.7      0.17       4.6       2.5 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:53   11636.2      0.17       4.6       2.5 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:53   11670.3      0.17       4.6       2.5 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   11666.2      0.16       4.5       2.5                                0.00  
    0:00:55   11668.3      0.16       4.5       2.5 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   11668.3      0.16       4.5       2.5 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   11666.5      0.16       4.5       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   11666.0      0.16       4.5       2.5 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   11653.8      0.16       4.5       2.5 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   11663.4      0.16       4.5       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:55   11663.4      0.16       4.5       2.5 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:56   11663.4      0.16       4.5       2.5 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:56   11673.1      0.16       4.4       2.5 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:56   11682.7      0.16       4.4       2.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:56   11672.8      0.16       4.4       2.5                                0.00  
    0:00:56   11677.2      0.16       4.4       2.5 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   11689.1      0.16       4.3       2.5                                0.00  
    0:00:59   11690.6      0.16       4.2       2.5 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   11692.9      0.15       4.2       2.5 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   11702.6      0.15       4.2       2.5 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   11701.8      0.15       4.1       2.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   11700.8      0.15       4.1       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   11698.0      0.15       4.0       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   11687.6      0.15       4.0       2.4 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:00:59   11688.8      0.15       4.0       2.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:00   11688.1      0.15       4.0       2.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:00   11697.5      0.15       4.0       2.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:00   11711.5      0.15       3.9       0.6                                0.00  
    0:01:00   11720.9      0.15       3.9       0.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:00   11713.5      0.14       4.0       0.6 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   11820.5      0.14       4.0       0.6                                0.00  
    0:01:01   11791.0      0.14       3.6       0.6 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   11785.2      0.13       3.4       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:01   11785.7      0.13       3.4       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:02   11787.2      0.13       3.4       0.6 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:02   11800.7      0.13       3.4       2.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[13]/D      0.00  
    0:01:03   11801.7      0.13       3.4       2.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:03   11803.5      0.13       3.3       2.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:03   11806.0      0.13       3.3       2.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:03   11811.9      0.13       3.3       2.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:04   11815.4      0.13       3.3       2.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:05   11816.9      0.13       3.3       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:05   11821.0      0.13       3.3       2.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:06   11823.3      0.13       3.3       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:06   11823.0      0.12       3.3       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:06   11821.0      0.12       3.2       2.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:06   11820.2      0.12       3.2       2.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:07   11844.4      0.12       3.2       2.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:07   11846.9      0.12       3.2       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:07   11849.7      0.12       3.2       2.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:08   11846.9      0.12       3.2       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:09   11843.4      0.12       3.2       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:09   11869.8      0.12       3.2       2.2 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:10   11874.4      0.12       3.2       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:10   11875.9      0.12       3.2       2.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[13]/D      0.00  
    0:01:10   11877.4      0.12       3.2       2.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:11   11878.7      0.12       3.2       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:11   11876.7      0.12       3.2       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:11   11877.2      0.11       3.1       2.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:12   11878.7      0.11       3.1       2.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:12   11878.9      0.11       3.1       2.2 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:12   11880.5      0.11       3.1       2.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:12   11881.0      0.11       3.1       2.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:12   11880.5      0.11       3.1       2.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:12   11869.5      0.11       3.1       2.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:01:13   11875.1      0.11       3.1       2.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[13]/D      0.00  
    0:01:13   11875.1      0.11       3.1       2.2                                0.00  
    0:01:13   11677.9      0.11       3.1       4.5                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:13   11677.9      0.11       3.1       4.5                                0.00  
    0:01:14   11670.8      0.11       3.0       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:14   11682.7      0.11       2.9       0.0 mac_done_x[2][1]               0.00  
    0:01:14   11682.7      0.11       2.9       0.0                                0.00  
    0:01:14   11690.1      0.11       2.9       0.0                                0.00  
    0:01:14   11690.1      0.11       2.9       0.0                                0.00  
    0:01:14   11692.4      0.11       2.9       0.0                                0.00  
    0:01:14   11706.9      0.11       2.9       0.0                                0.00  
    0:01:14   11707.1      0.11       2.9       0.0                                0.00  
    0:01:14   11705.6      0.11       2.9       0.0                                0.00  
    0:01:14   11705.4      0.11       2.9       0.0                                0.00  
    0:01:14   11696.7      0.11       2.7       0.0                                0.00  
    0:01:14   11697.5      0.11       2.7       0.0                                0.00  
    0:01:15   11720.9      0.11       2.7       0.0                                0.00  
    0:01:15   11721.6      0.11       2.6       0.0                                0.00  
    0:01:15   11721.9      0.11       2.6       0.0                                0.00  
    0:01:15   11720.1      0.11       2.6       0.0                                0.00  
    0:01:15   11709.7      0.11       2.6       0.0                                0.00  
    0:01:15   11710.4      0.11       2.5       0.0                                0.00  
    0:01:15   11714.0      0.11       2.5       0.0                                0.00  
    0:01:15   11713.2      0.11       2.5       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:15   11713.2      0.11       2.5       0.0                                0.00  
    0:01:15   11713.2      0.11       2.5       0.0                                0.00  
    0:01:15   11369.6      0.11       2.4       0.0                                0.00  
    0:01:15   11283.0      0.11       2.3       0.0                                0.00  
    0:01:15   11269.0      0.11       2.3       0.0                                0.00  
    0:01:15   11267.5      0.11       2.3       0.0                                0.00  
    0:01:15   11267.5      0.11       2.3       0.0                                0.00  
    0:01:15   11267.5      0.11       2.3       0.0                                0.00  
    0:01:15   11267.5      0.11       2.3       0.0                                0.00  
    0:01:15   11170.6      0.11       2.3       0.0                                0.00  
    0:01:15   11142.4      0.11       2.3       0.0                                0.00  
    0:01:15   11141.7      0.11       2.3       0.0                                0.00  
    0:01:15   11141.4      0.11       2.3       0.0                                0.00  
    0:01:15   11141.4      0.11       2.3       0.0                                0.00  
    0:01:15   11141.4      0.11       2.3       0.0                                0.00  
    0:01:15   11141.4      0.11       2.3       0.0                                0.00  
    0:01:15   11141.4      0.11       2.3       0.0                                0.00  
    0:01:15   11141.4      0.11       2.3       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:15   11144.0      0.11       2.3       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:16   11143.5      0.11       2.3       0.0                                0.00  
    0:01:16   11151.8      0.11       2.2       0.0                                0.00  
    0:01:16   11153.1      0.11       2.2       0.0                                0.00  
    0:01:16   11165.8      0.11       2.2       0.0                                0.00  
    0:01:16   11165.8      0.11       2.2       0.0                                0.00  
    0:01:16   11180.8      0.11       2.2       0.0                                0.00  
    0:01:16   11179.0      0.11       2.2       0.0                                0.00  
    0:01:16   11179.3      0.11       2.2       0.0                                0.00  
    0:01:16   11188.7      0.11       2.1       0.0                                0.00  
    0:01:16   11188.7      0.11       2.1       0.0                                0.00  
    0:01:16   11188.9      0.10       2.1       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:17   11190.2      0.10       2.1       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:17   11191.5      0.10       2.1       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:01:17   11191.5      0.10       2.1       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_4_area.txt
report_power > array_4_power.txt
report_timing -delay min > array_4_min_delay.txt
report_timing -delay max > array_4_max_delay.txt
#### write out final netlist ######
write -format verilog array_4 -output array_4.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/unarytemporal/array_4.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit
Memory usage for this session 152 Mbytes.
Memory usage for this session including child processes 152 Mbytes.
CPU usage for this session 76 seconds ( 0.02 hours ).
Elapsed time for this session 79 seconds ( 0.02 hours ).

Thank you...
