<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.13.2" xml:lang="en-US">
  <compounddef id="dreq_8h" kind="file" language="C++">
    <compoundname>dreq.h</compoundname>
    <sectiondef kind="enum">
      <memberdef kind="enum" id="dreq_8h_1a864c3313155ab20116b62a64bf78df6d" prot="public" static="no" strong="no">
        <type></type>
        <name>dreq_num_rp2040</name>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dad7529b7e45af2d7eab4b740ff15b49d8" prot="public">
          <name>DREQ_PIO0_TX0</name>
          <initializer>= 0</initializer>
          <briefdescription>
<para>Select PIO0&apos;s TX FIFO 0 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dac5fedec084064e1d9ff9c6a382c1ccf8" prot="public">
          <name>DREQ_PIO0_TX1</name>
          <initializer>= 1</initializer>
          <briefdescription>
<para>Select PIO0&apos;s TX FIFO 1 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6daa2e360dbf123d634d08e5fae27aa29e5" prot="public">
          <name>DREQ_PIO0_TX2</name>
          <initializer>= 2</initializer>
          <briefdescription>
<para>Select PIO0&apos;s TX FIFO 2 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da156b1b999c6b2dd877545c8c79060a30" prot="public">
          <name>DREQ_PIO0_TX3</name>
          <initializer>= 3</initializer>
          <briefdescription>
<para>Select PIO0&apos;s TX FIFO 3 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dac4bc12d74b758a7b39c1977c401e2fe1" prot="public">
          <name>DREQ_PIO0_RX0</name>
          <initializer>= 4</initializer>
          <briefdescription>
<para>Select PIO0&apos;s RX FIFO 0 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da19b55b49bb618eed839edccba14c0d8f" prot="public">
          <name>DREQ_PIO0_RX1</name>
          <initializer>= 5</initializer>
          <briefdescription>
<para>Select PIO0&apos;s RX FIFO 1 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da967d6b5eb2d3e06113b2b1606ef2af2c" prot="public">
          <name>DREQ_PIO0_RX2</name>
          <initializer>= 6</initializer>
          <briefdescription>
<para>Select PIO0&apos;s RX FIFO 2 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da10f8705467782c859f05f82aa3c3c9f5" prot="public">
          <name>DREQ_PIO0_RX3</name>
          <initializer>= 7</initializer>
          <briefdescription>
<para>Select PIO0&apos;s RX FIFO 3 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da3c22f2c9eb4a49654bba70dbc99bc893" prot="public">
          <name>DREQ_PIO1_TX0</name>
          <initializer>= 8</initializer>
          <briefdescription>
<para>Select PIO1&apos;s TX FIFO 0 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da37f1bb39c3aa38a753df88e7e6c57feb" prot="public">
          <name>DREQ_PIO1_TX1</name>
          <initializer>= 9</initializer>
          <briefdescription>
<para>Select PIO1&apos;s TX FIFO 1 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da13d7cb74708595298d788ba0ce25f6a0" prot="public">
          <name>DREQ_PIO1_TX2</name>
          <initializer>= 10</initializer>
          <briefdescription>
<para>Select PIO1&apos;s TX FIFO 2 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6daaa5859ea1daaf5f0760fb4dea23116c3" prot="public">
          <name>DREQ_PIO1_TX3</name>
          <initializer>= 11</initializer>
          <briefdescription>
<para>Select PIO1&apos;s TX FIFO 3 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da833bfa99e8b74de9bfc1872958a742e3" prot="public">
          <name>DREQ_PIO1_RX0</name>
          <initializer>= 12</initializer>
          <briefdescription>
<para>Select PIO1&apos;s RX FIFO 0 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da8da9c5655eb51f2fb8a33b16827796a9" prot="public">
          <name>DREQ_PIO1_RX1</name>
          <initializer>= 13</initializer>
          <briefdescription>
<para>Select PIO1&apos;s RX FIFO 1 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da0198dfe2da7237817e780a483144df8f" prot="public">
          <name>DREQ_PIO1_RX2</name>
          <initializer>= 14</initializer>
          <briefdescription>
<para>Select PIO1&apos;s RX FIFO 2 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dab093d84a1df12a37ab6e9d62ee1f6d57" prot="public">
          <name>DREQ_PIO1_RX3</name>
          <initializer>= 15</initializer>
          <briefdescription>
<para>Select PIO1&apos;s RX FIFO 3 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da4b8b13f940414660401a7b334d85b64b" prot="public">
          <name>DREQ_SPI0_TX</name>
          <initializer>= 16</initializer>
          <briefdescription>
<para>Select SPI0&apos;s TX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da46641088908dd355dc82971e7c7fbd35" prot="public">
          <name>DREQ_SPI0_RX</name>
          <initializer>= 17</initializer>
          <briefdescription>
<para>Select SPI0&apos;s RX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da01d244742e157d2d2fb8e55b5fd6d81b" prot="public">
          <name>DREQ_SPI1_TX</name>
          <initializer>= 18</initializer>
          <briefdescription>
<para>Select SPI1&apos;s TX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da04665a3e6a5c58a6cbf2d0fe1503cf00" prot="public">
          <name>DREQ_SPI1_RX</name>
          <initializer>= 19</initializer>
          <briefdescription>
<para>Select SPI1&apos;s RX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da80ecb62e37f0c5af2780b93d4995326d" prot="public">
          <name>DREQ_UART0_TX</name>
          <initializer>= 20</initializer>
          <briefdescription>
<para>Select UART0&apos;s TX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da4812587fa3aa4cfd7ea0d91e20246b95" prot="public">
          <name>DREQ_UART0_RX</name>
          <initializer>= 21</initializer>
          <briefdescription>
<para>Select UART0&apos;s RX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6daa64110e7f89692b9c789275b4d8b04c0" prot="public">
          <name>DREQ_UART1_TX</name>
          <initializer>= 22</initializer>
          <briefdescription>
<para>Select UART1&apos;s TX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dae5c7e2a566983a1148113e2987e059d5" prot="public">
          <name>DREQ_UART1_RX</name>
          <initializer>= 23</initializer>
          <briefdescription>
<para>Select UART1&apos;s RX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da2a861c9dcce9e158ace7bc5d547ebde1" prot="public">
          <name>DREQ_PWM_WRAP0</name>
          <initializer>= 24</initializer>
          <briefdescription>
<para>Select PWM Counter 0&apos;s Wrap Value as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da1504bdb2bd8aaa535903ea11aa2c2994" prot="public">
          <name>DREQ_PWM_WRAP1</name>
          <initializer>= 25</initializer>
          <briefdescription>
<para>Select PWM Counter 1&apos;s Wrap Value as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dacb766e3b38daca5c8cd35459d835d7a2" prot="public">
          <name>DREQ_PWM_WRAP2</name>
          <initializer>= 26</initializer>
          <briefdescription>
<para>Select PWM Counter 2&apos;s Wrap Value as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da017ebaacb45d90c4f20db2d5edded874" prot="public">
          <name>DREQ_PWM_WRAP3</name>
          <initializer>= 27</initializer>
          <briefdescription>
<para>Select PWM Counter 3&apos;s Wrap Value as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da5fdd41bb900549d6ff26772cc9fd507a" prot="public">
          <name>DREQ_PWM_WRAP4</name>
          <initializer>= 28</initializer>
          <briefdescription>
<para>Select PWM Counter 4&apos;s Wrap Value as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6daced239695d7bf65c41827e1eb6cbc04a" prot="public">
          <name>DREQ_PWM_WRAP5</name>
          <initializer>= 29</initializer>
          <briefdescription>
<para>Select PWM Counter 5&apos;s Wrap Value as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dadd0e022489d6ad4f835a97c6e354c15b" prot="public">
          <name>DREQ_PWM_WRAP6</name>
          <initializer>= 30</initializer>
          <briefdescription>
<para>Select PWM Counter 6&apos;s Wrap Value as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dadafe5a7f2f401a496e842c7a2c95dac5" prot="public">
          <name>DREQ_PWM_WRAP7</name>
          <initializer>= 31</initializer>
          <briefdescription>
<para>Select PWM Counter 7&apos;s Wrap Value as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dab51c1095a1fec8ad39050cf49fd01835" prot="public">
          <name>DREQ_I2C0_TX</name>
          <initializer>= 32</initializer>
          <briefdescription>
<para>Select I2C0&apos;s TX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da675d15a4afa861045235a441d46d0580" prot="public">
          <name>DREQ_I2C0_RX</name>
          <initializer>= 33</initializer>
          <briefdescription>
<para>Select I2C0&apos;s RX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da74c786868da56dbb18b7da2c7748568f" prot="public">
          <name>DREQ_I2C1_TX</name>
          <initializer>= 34</initializer>
          <briefdescription>
<para>Select I2C1&apos;s TX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da0b5156eb2381872ddc1837d83de16b8b" prot="public">
          <name>DREQ_I2C1_RX</name>
          <initializer>= 35</initializer>
          <briefdescription>
<para>Select I2C1&apos;s RX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da5f3aedb5ef1de25b99afcde8742b4590" prot="public">
          <name>DREQ_ADC</name>
          <initializer>= 36</initializer>
          <briefdescription>
<para>Select the ADC as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6daedbcc51f819f4c85c3ab8f51b654ebdc" prot="public">
          <name>DREQ_XIP_STREAM</name>
          <initializer>= 37</initializer>
          <briefdescription>
<para>Select the XIP Streaming FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dabaf536bfba84db157116952ae4a5d466" prot="public">
          <name>DREQ_XIP_SSITX</name>
          <initializer>= 38</initializer>
          <briefdescription>
<para>Select the XIP SSI TX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da74f7500adc3af744bfe564b1c90aba0a" prot="public">
          <name>DREQ_XIP_SSIRX</name>
          <initializer>= 39</initializer>
          <briefdescription>
<para>Select the XIP SSI RX FIFO as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da49bb6d90479edbff257068afd1a5bfe1" prot="public">
          <name>DREQ_DMA_TIMER0</name>
          <initializer>= 59</initializer>
          <briefdescription>
<para>Select DMA_TIMER0 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da11c9291490c2ddf45df69f45a2f83dcf" prot="public">
          <name>DREQ_DMA_TIMER1</name>
          <initializer>= 60</initializer>
          <briefdescription>
<para>Select DMA_TIMER0 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dabb60a9d9038192f9db081b51b9c23f65" prot="public">
          <name>DREQ_DMA_TIMER2</name>
          <initializer>= 61</initializer>
          <briefdescription>
<para>Select DMA_TIMER1 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6da86d08425822a129c3eaa1479e920c67c" prot="public">
          <name>DREQ_DMA_TIMER3</name>
          <initializer>= 62</initializer>
          <briefdescription>
<para>Select DMA_TIMER3 as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dae683f0bb3ee8b854fe4cea850cf9d4c8" prot="public">
          <name>DREQ_FORCE</name>
          <initializer>= 63</initializer>
          <briefdescription>
<para>Select FORCE as DREQ. </para>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="dreq_8h_1a864c3313155ab20116b62a64bf78df6dad305cc1fa59fa14d6b14b9c3b9855170" prot="public">
          <name>DREQ_COUNT</name>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
<para>DREQ numbers for DMA pacing on RP2040 (used as typedef dreq_num_t) </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/manoe/OneDrive/TI/EmbarcaTech/Segunda Fase/01_Unid.01_Microcontrolador/Atividades/Cap_04/Atividade_04/Atividade_04/build/pico-sdk/src/extra_doxygen/dreq.h" line="66" column="1" bodyfile="C:/Users/manoe/OneDrive/TI/EmbarcaTech/Segunda Fase/01_Unid.01_Microcontrolador/Atividades/Cap_04/Atividade_04/Atividade_04/build/pico-sdk/src/extra_doxygen/dreq.h" bodystart="66" bodyend="113"/>
      </memberdef>
    </sectiondef>
    <sectiondef kind="typedef">
      <memberdef kind="typedef" id="dreq_8h_1a8def0ea481095c94f3a0dd0b4fed999e" prot="public" static="no">
        <type>enum dreq_num_rp2040</type>
        <definition>typedef enum dreq_num_rp2040 dreq_num_t</definition>
        <argsstring></argsstring>
        <name>dreq_num_t</name>
        <briefdescription>
<para>DREQ numbers for DMA pacing on RP2040 (used as typedef dreq_num_t) </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/manoe/OneDrive/TI/EmbarcaTech/Segunda Fase/01_Unid.01_Microcontrolador/Atividades/Cap_04/Atividade_04/Atividade_04/build/pico-sdk/src/extra_doxygen/dreq.h" line="113" column="12"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">//<sp/>THIS<sp/>HEADER<sp/>FILE<sp/>IS<sp/>AUTOMATICALLY<sp/>GENERATED<sp/>--<sp/>DO<sp/>NOT<sp/>EDIT</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2"><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>_DREQ_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>_DREQ_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight></codeline>
<codeline lineno="14"><highlight class="normal"></highlight></codeline>
<codeline lineno="15"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__ASSEMBLER__</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO0_TX0<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="17"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO0_TX1<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO0_TX2<sp/>2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="19"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO0_TX3<sp/>3</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO0_RX0<sp/>4</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO0_RX1<sp/>5</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO0_RX2<sp/>6</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO0_RX3<sp/>7</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO1_TX0<sp/>8</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO1_TX1<sp/>9</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO1_TX2<sp/>10</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO1_TX3<sp/>11</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO1_RX0<sp/>12</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO1_RX1<sp/>13</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO1_RX2<sp/>14</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PIO1_RX3<sp/>15</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_SPI0_TX<sp/>16</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_SPI0_RX<sp/>17</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_SPI1_TX<sp/>18</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="35"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_SPI1_RX<sp/>19</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_UART0_TX<sp/>20</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_UART0_RX<sp/>21</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="38"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_UART1_TX<sp/>22</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_UART1_RX<sp/>23</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PWM_WRAP0<sp/>24</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PWM_WRAP1<sp/>25</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PWM_WRAP2<sp/>26</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PWM_WRAP3<sp/>27</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PWM_WRAP4<sp/>28</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PWM_WRAP5<sp/>29</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PWM_WRAP6<sp/>30</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_PWM_WRAP7<sp/>31</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_I2C0_TX<sp/>32</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_I2C0_RX<sp/>33</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_I2C1_TX<sp/>34</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_I2C1_RX<sp/>35</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_ADC<sp/>36</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_XIP_STREAM<sp/>37</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_XIP_SSITX<sp/>38</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_XIP_SSIRX<sp/>39</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_DMA_TIMER0<sp/>59</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="57"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_DMA_TIMER1<sp/>60</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_DMA_TIMER2<sp/>61</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="59"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_DMA_TIMER3<sp/>62</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DREQ_FORCE<sp/>63</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61"><highlight class="normal"></highlight><highlight class="preprocessor">#else</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="66"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/>dreq_num_rp2040<sp/>{</highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO0_TX0<sp/>=<sp/>0,<sp/></highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO0_TX1<sp/>=<sp/>1,<sp/></highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO0_TX2<sp/>=<sp/>2,<sp/></highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO0_TX3<sp/>=<sp/>3,<sp/></highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO0_RX0<sp/>=<sp/>4,<sp/></highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO0_RX1<sp/>=<sp/>5,<sp/></highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO0_RX2<sp/>=<sp/>6,<sp/></highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO0_RX3<sp/>=<sp/>7,<sp/></highlight></codeline>
<codeline lineno="75"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO1_TX0<sp/>=<sp/>8,<sp/></highlight></codeline>
<codeline lineno="76"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO1_TX1<sp/>=<sp/>9,<sp/></highlight></codeline>
<codeline lineno="77"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO1_TX2<sp/>=<sp/>10,<sp/></highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO1_TX3<sp/>=<sp/>11,<sp/></highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO1_RX0<sp/>=<sp/>12,<sp/></highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO1_RX1<sp/>=<sp/>13,<sp/></highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO1_RX2<sp/>=<sp/>14,<sp/></highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PIO1_RX3<sp/>=<sp/>15,<sp/></highlight></codeline>
<codeline lineno="83"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_SPI0_TX<sp/>=<sp/>16,<sp/></highlight></codeline>
<codeline lineno="84"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_SPI0_RX<sp/>=<sp/>17,<sp/></highlight></codeline>
<codeline lineno="85"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_SPI1_TX<sp/>=<sp/>18,<sp/></highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_SPI1_RX<sp/>=<sp/>19,<sp/></highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_UART0_TX<sp/>=<sp/>20,<sp/></highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_UART0_RX<sp/>=<sp/>21,<sp/></highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_UART1_TX<sp/>=<sp/>22,<sp/></highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_UART1_RX<sp/>=<sp/>23,<sp/></highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PWM_WRAP0<sp/>=<sp/>24,<sp/></highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PWM_WRAP1<sp/>=<sp/>25,<sp/></highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PWM_WRAP2<sp/>=<sp/>26,<sp/></highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PWM_WRAP3<sp/>=<sp/>27,<sp/></highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PWM_WRAP4<sp/>=<sp/>28,<sp/></highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PWM_WRAP5<sp/>=<sp/>29,<sp/></highlight></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PWM_WRAP6<sp/>=<sp/>30,<sp/></highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_PWM_WRAP7<sp/>=<sp/>31,<sp/></highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_I2C0_TX<sp/>=<sp/>32,<sp/></highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_I2C0_RX<sp/>=<sp/>33,<sp/></highlight></codeline>
<codeline lineno="101"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_I2C1_TX<sp/>=<sp/>34,<sp/></highlight></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_I2C1_RX<sp/>=<sp/>35,<sp/></highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_ADC<sp/>=<sp/>36,<sp/></highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_XIP_STREAM<sp/>=<sp/>37,<sp/></highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_XIP_SSITX<sp/>=<sp/>38,<sp/></highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_XIP_SSIRX<sp/>=<sp/>39,<sp/></highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_DMA_TIMER0<sp/>=<sp/>59,<sp/></highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_DMA_TIMER1<sp/>=<sp/>60,<sp/></highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_DMA_TIMER2<sp/>=<sp/>61,<sp/></highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_DMA_TIMER3<sp/>=<sp/>62,<sp/></highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_FORCE<sp/>=<sp/>63,<sp/></highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/>DREQ_COUNT</highlight></codeline>
<codeline lineno="113"><highlight class="normal">}<sp/>dreq_num_t;</highlight></codeline>
<codeline lineno="114"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="115"><highlight class="normal"></highlight></codeline>
<codeline lineno="116"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">//<sp/>_DREQ_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="117"><highlight class="normal"></highlight></codeline>
    </programlisting>
    <location file="C:/Users/manoe/OneDrive/TI/EmbarcaTech/Segunda Fase/01_Unid.01_Microcontrolador/Atividades/Cap_04/Atividade_04/Atividade_04/build/pico-sdk/src/extra_doxygen/dreq.h"/>
  </compounddef>
</doxygen>
