Source Block: hdl/library/util_wfifo/util_wfifo.v@117:127@HdlIdDef
  input   [DMA_DATA_WIDTH-1:0]    fifo_rdata;
  input                           fifo_rempty;

  // internal registers

  reg     [ 1:0]                  adc_wovf_m = 'd0;
  reg                             adc_wovf = 'd0;
  reg                             dma_wr_int = 'd0;
  reg                             fifo_rst = 'd0;
  reg                             fifo_rst_p = 'd0;
  reg                             fifo_rstn = 'd0;

Diff Content:
- 122   reg     [ 1:0]                  adc_wovf_m = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_wfifo/util_wfifo.v@121:131

  reg     [ 1:0]                  adc_wovf_m = 'd0;
  reg                             adc_wovf = 'd0;
  reg                             dma_wr_int = 'd0;
  reg                             fifo_rst = 'd0;
  reg                             fifo_rst_p = 'd0;
  reg                             fifo_rstn = 'd0;

  // internal signals

  wire                            dma_wready_s;

Clone Blocks 2:
hdl/library/util_wfifo/util_wfifo.v@119:129

  // internal registers

  reg     [ 1:0]                  adc_wovf_m = 'd0;
  reg                             adc_wovf = 'd0;
  reg                             dma_wr_int = 'd0;
  reg                             fifo_rst = 'd0;
  reg                             fifo_rst_p = 'd0;
  reg                             fifo_rstn = 'd0;

  // internal signals

