############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name cpu "cpu"
set_directive_interface -mode s_axilite "cpu" instruction_memory_i
set_directive_interface -mode s_axilite "cpu" final_register_file_o
set_directive_interface -mode s_axilite "cpu"