# Single-Cycle-Datapath-Controller
Combination of SystemVerilog and MIPS Assembly Language. CS224 LAB assignment 4 of Bilkent University.
