/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* IDAC */
.set IDAC_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set IDAC_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set IDAC_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set IDAC_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set IDAC_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set IDAC_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set IDAC_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set IDAC_cy_psoc4_idac__IDAC_NUMBER, 1
.set IDAC_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set IDAC_cy_psoc4_idac__POLARITY_SHIFT, 16
.set IDAC_IN__0__DM__MASK, 0xE00000
.set IDAC_IN__0__DM__SHIFT, 21
.set IDAC_IN__0__DR, CYREG_PRT1_DR
.set IDAC_IN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set IDAC_IN__0__HSIOM_MASK, 0xF0000000
.set IDAC_IN__0__HSIOM_SHIFT, 28
.set IDAC_IN__0__INTCFG, CYREG_PRT1_INTCFG
.set IDAC_IN__0__INTSTAT, CYREG_PRT1_INTSTAT
.set IDAC_IN__0__MASK, 0x80
.set IDAC_IN__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set IDAC_IN__0__OUT_SEL_SHIFT, 14
.set IDAC_IN__0__OUT_SEL_VAL, 2
.set IDAC_IN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IDAC_IN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IDAC_IN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IDAC_IN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IDAC_IN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IDAC_IN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IDAC_IN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IDAC_IN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IDAC_IN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IDAC_IN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IDAC_IN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IDAC_IN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IDAC_IN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IDAC_IN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IDAC_IN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IDAC_IN__0__PC, CYREG_PRT1_PC
.set IDAC_IN__0__PC2, CYREG_PRT1_PC2
.set IDAC_IN__0__PORT, 1
.set IDAC_IN__0__PS, CYREG_PRT1_PS
.set IDAC_IN__0__SHIFT, 7
.set IDAC_IN__DR, CYREG_PRT1_DR
.set IDAC_IN__INTCFG, CYREG_PRT1_INTCFG
.set IDAC_IN__INTSTAT, CYREG_PRT1_INTSTAT
.set IDAC_IN__MASK, 0x80
.set IDAC_IN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set IDAC_IN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set IDAC_IN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set IDAC_IN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set IDAC_IN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set IDAC_IN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set IDAC_IN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set IDAC_IN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set IDAC_IN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set IDAC_IN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set IDAC_IN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set IDAC_IN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set IDAC_IN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set IDAC_IN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set IDAC_IN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set IDAC_IN__PC, CYREG_PRT1_PC
.set IDAC_IN__PC2, CYREG_PRT1_PC2
.set IDAC_IN__PORT, 1
.set IDAC_IN__PS, CYREG_PRT1_PS
.set IDAC_IN__SHIFT, 7

/* SPIS */
.set SPIS_miso_s__0__DM__MASK, 0x38000
.set SPIS_miso_s__0__DM__SHIFT, 15
.set SPIS_miso_s__0__DR, CYREG_PRT0_DR
.set SPIS_miso_s__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPIS_miso_s__0__HSIOM_GPIO, 0
.set SPIS_miso_s__0__HSIOM_I2C, 14
.set SPIS_miso_s__0__HSIOM_I2C_SDA, 14
.set SPIS_miso_s__0__HSIOM_MASK, 0x00F00000
.set SPIS_miso_s__0__HSIOM_SHIFT, 20
.set SPIS_miso_s__0__HSIOM_SPI, 15
.set SPIS_miso_s__0__HSIOM_SPI_MISO, 15
.set SPIS_miso_s__0__HSIOM_UART, 9
.set SPIS_miso_s__0__HSIOM_UART_TX, 9
.set SPIS_miso_s__0__INTCFG, CYREG_PRT0_INTCFG
.set SPIS_miso_s__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SPIS_miso_s__0__MASK, 0x20
.set SPIS_miso_s__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SPIS_miso_s__0__OUT_SEL_SHIFT, 10
.set SPIS_miso_s__0__OUT_SEL_VAL, -1
.set SPIS_miso_s__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPIS_miso_s__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPIS_miso_s__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPIS_miso_s__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPIS_miso_s__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPIS_miso_s__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPIS_miso_s__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPIS_miso_s__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPIS_miso_s__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPIS_miso_s__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPIS_miso_s__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPIS_miso_s__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPIS_miso_s__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPIS_miso_s__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPIS_miso_s__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPIS_miso_s__0__PC, CYREG_PRT0_PC
.set SPIS_miso_s__0__PC2, CYREG_PRT0_PC2
.set SPIS_miso_s__0__PORT, 0
.set SPIS_miso_s__0__PS, CYREG_PRT0_PS
.set SPIS_miso_s__0__SHIFT, 5
.set SPIS_miso_s__DR, CYREG_PRT0_DR
.set SPIS_miso_s__INTCFG, CYREG_PRT0_INTCFG
.set SPIS_miso_s__INTSTAT, CYREG_PRT0_INTSTAT
.set SPIS_miso_s__MASK, 0x20
.set SPIS_miso_s__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPIS_miso_s__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPIS_miso_s__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPIS_miso_s__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPIS_miso_s__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPIS_miso_s__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPIS_miso_s__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPIS_miso_s__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPIS_miso_s__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPIS_miso_s__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPIS_miso_s__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPIS_miso_s__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPIS_miso_s__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPIS_miso_s__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPIS_miso_s__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPIS_miso_s__PC, CYREG_PRT0_PC
.set SPIS_miso_s__PC2, CYREG_PRT0_PC2
.set SPIS_miso_s__PORT, 0
.set SPIS_miso_s__PS, CYREG_PRT0_PS
.set SPIS_miso_s__SHIFT, 5
.set SPIS_mosi_s__0__DM__MASK, 0x7000
.set SPIS_mosi_s__0__DM__SHIFT, 12
.set SPIS_mosi_s__0__DR, CYREG_PRT0_DR
.set SPIS_mosi_s__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPIS_mosi_s__0__HSIOM_GPIO, 0
.set SPIS_mosi_s__0__HSIOM_I2C, 14
.set SPIS_mosi_s__0__HSIOM_I2C_SCL, 14
.set SPIS_mosi_s__0__HSIOM_MASK, 0x000F0000
.set SPIS_mosi_s__0__HSIOM_SHIFT, 16
.set SPIS_mosi_s__0__HSIOM_SPI, 15
.set SPIS_mosi_s__0__HSIOM_SPI_MOSI, 15
.set SPIS_mosi_s__0__HSIOM_UART, 9
.set SPIS_mosi_s__0__HSIOM_UART_RX, 9
.set SPIS_mosi_s__0__INTCFG, CYREG_PRT0_INTCFG
.set SPIS_mosi_s__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SPIS_mosi_s__0__MASK, 0x10
.set SPIS_mosi_s__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPIS_mosi_s__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPIS_mosi_s__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPIS_mosi_s__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPIS_mosi_s__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPIS_mosi_s__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPIS_mosi_s__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPIS_mosi_s__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPIS_mosi_s__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPIS_mosi_s__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPIS_mosi_s__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPIS_mosi_s__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPIS_mosi_s__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPIS_mosi_s__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPIS_mosi_s__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPIS_mosi_s__0__PC, CYREG_PRT0_PC
.set SPIS_mosi_s__0__PC2, CYREG_PRT0_PC2
.set SPIS_mosi_s__0__PORT, 0
.set SPIS_mosi_s__0__PS, CYREG_PRT0_PS
.set SPIS_mosi_s__0__SHIFT, 4
.set SPIS_mosi_s__DR, CYREG_PRT0_DR
.set SPIS_mosi_s__INTCFG, CYREG_PRT0_INTCFG
.set SPIS_mosi_s__INTSTAT, CYREG_PRT0_INTSTAT
.set SPIS_mosi_s__MASK, 0x10
.set SPIS_mosi_s__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPIS_mosi_s__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPIS_mosi_s__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPIS_mosi_s__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPIS_mosi_s__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPIS_mosi_s__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPIS_mosi_s__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPIS_mosi_s__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPIS_mosi_s__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPIS_mosi_s__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPIS_mosi_s__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPIS_mosi_s__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPIS_mosi_s__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPIS_mosi_s__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPIS_mosi_s__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPIS_mosi_s__PC, CYREG_PRT0_PC
.set SPIS_mosi_s__PC2, CYREG_PRT0_PC2
.set SPIS_mosi_s__PORT, 0
.set SPIS_mosi_s__PS, CYREG_PRT0_PS
.set SPIS_mosi_s__SHIFT, 4
.set SPIS_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
.set SPIS_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
.set SPIS_SCB__CTRL, CYREG_SCB1_CTRL
.set SPIS_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
.set SPIS_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
.set SPIS_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
.set SPIS_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
.set SPIS_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
.set SPIS_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
.set SPIS_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
.set SPIS_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
.set SPIS_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
.set SPIS_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
.set SPIS_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set SPIS_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set SPIS_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set SPIS_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set SPIS_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set SPIS_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set SPIS_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set SPIS_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set SPIS_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set SPIS_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set SPIS_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set SPIS_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set SPIS_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set SPIS_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set SPIS_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set SPIS_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set SPIS_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set SPIS_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set SPIS_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set SPIS_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set SPIS_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set SPIS_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set SPIS_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set SPIS_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set SPIS_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set SPIS_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set SPIS_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set SPIS_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set SPIS_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set SPIS_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set SPIS_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set SPIS_SCB__INTR_M, CYREG_SCB1_INTR_M
.set SPIS_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set SPIS_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set SPIS_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set SPIS_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set SPIS_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set SPIS_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set SPIS_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set SPIS_SCB__INTR_S, CYREG_SCB1_INTR_S
.set SPIS_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set SPIS_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set SPIS_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set SPIS_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set SPIS_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set SPIS_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set SPIS_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set SPIS_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set SPIS_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set SPIS_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set SPIS_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set SPIS_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set SPIS_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set SPIS_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set SPIS_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set SPIS_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set SPIS_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set SPIS_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set SPIS_SCB__SS0_POSISTION, 0
.set SPIS_SCB__SS1_POSISTION, 1
.set SPIS_SCB__SS2_POSISTION, 2
.set SPIS_SCB__SS3_POSISTION, 3
.set SPIS_SCB__STATUS, CYREG_SCB1_STATUS
.set SPIS_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set SPIS_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set SPIS_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set SPIS_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set SPIS_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set SPIS_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set SPIS_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set SPIS_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set SPIS_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SPIS_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SPIS_SCB_IRQ__INTC_MASK, 0x800
.set SPIS_SCB_IRQ__INTC_NUMBER, 11
.set SPIS_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set SPIS_SCB_IRQ__INTC_PRIOR_NUM, 3
.set SPIS_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set SPIS_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SPIS_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set SPIS_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set SPIS_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set SPIS_SCBCLK__ENABLE_MASK, 0x80000000
.set SPIS_SCBCLK__MASK, 0x80000000
.set SPIS_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00
.set SPIS_sclk_s__0__DM__MASK, 0x1C0000
.set SPIS_sclk_s__0__DM__SHIFT, 18
.set SPIS_sclk_s__0__DR, CYREG_PRT0_DR
.set SPIS_sclk_s__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPIS_sclk_s__0__HSIOM_GPIO, 0
.set SPIS_sclk_s__0__HSIOM_MASK, 0x0F000000
.set SPIS_sclk_s__0__HSIOM_SHIFT, 24
.set SPIS_sclk_s__0__HSIOM_SPI, 15
.set SPIS_sclk_s__0__HSIOM_SPI_CLK, 15
.set SPIS_sclk_s__0__INTCFG, CYREG_PRT0_INTCFG
.set SPIS_sclk_s__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SPIS_sclk_s__0__MASK, 0x40
.set SPIS_sclk_s__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPIS_sclk_s__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPIS_sclk_s__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPIS_sclk_s__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPIS_sclk_s__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPIS_sclk_s__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPIS_sclk_s__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPIS_sclk_s__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPIS_sclk_s__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPIS_sclk_s__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPIS_sclk_s__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPIS_sclk_s__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPIS_sclk_s__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPIS_sclk_s__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPIS_sclk_s__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPIS_sclk_s__0__PC, CYREG_PRT0_PC
.set SPIS_sclk_s__0__PC2, CYREG_PRT0_PC2
.set SPIS_sclk_s__0__PORT, 0
.set SPIS_sclk_s__0__PS, CYREG_PRT0_PS
.set SPIS_sclk_s__0__SHIFT, 6
.set SPIS_sclk_s__DR, CYREG_PRT0_DR
.set SPIS_sclk_s__INTCFG, CYREG_PRT0_INTCFG
.set SPIS_sclk_s__INTSTAT, CYREG_PRT0_INTSTAT
.set SPIS_sclk_s__MASK, 0x40
.set SPIS_sclk_s__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPIS_sclk_s__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPIS_sclk_s__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPIS_sclk_s__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPIS_sclk_s__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPIS_sclk_s__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPIS_sclk_s__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPIS_sclk_s__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPIS_sclk_s__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPIS_sclk_s__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPIS_sclk_s__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPIS_sclk_s__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPIS_sclk_s__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPIS_sclk_s__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPIS_sclk_s__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPIS_sclk_s__PC, CYREG_PRT0_PC
.set SPIS_sclk_s__PC2, CYREG_PRT0_PC2
.set SPIS_sclk_s__PORT, 0
.set SPIS_sclk_s__PS, CYREG_PRT0_PS
.set SPIS_sclk_s__SHIFT, 6
.set SPIS_ss_s__0__DM__MASK, 0xE00000
.set SPIS_ss_s__0__DM__SHIFT, 21
.set SPIS_ss_s__0__DR, CYREG_PRT0_DR
.set SPIS_ss_s__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPIS_ss_s__0__HSIOM_GPIO, 0
.set SPIS_ss_s__0__HSIOM_MASK, 0xF0000000
.set SPIS_ss_s__0__HSIOM_SHIFT, 28
.set SPIS_ss_s__0__HSIOM_SPI, 15
.set SPIS_ss_s__0__HSIOM_SPI_SSEL0, 15
.set SPIS_ss_s__0__INTCFG, CYREG_PRT0_INTCFG
.set SPIS_ss_s__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SPIS_ss_s__0__MASK, 0x80
.set SPIS_ss_s__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPIS_ss_s__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPIS_ss_s__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPIS_ss_s__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPIS_ss_s__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPIS_ss_s__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPIS_ss_s__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPIS_ss_s__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPIS_ss_s__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPIS_ss_s__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPIS_ss_s__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPIS_ss_s__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPIS_ss_s__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPIS_ss_s__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPIS_ss_s__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPIS_ss_s__0__PC, CYREG_PRT0_PC
.set SPIS_ss_s__0__PC2, CYREG_PRT0_PC2
.set SPIS_ss_s__0__PORT, 0
.set SPIS_ss_s__0__PS, CYREG_PRT0_PS
.set SPIS_ss_s__0__SHIFT, 7
.set SPIS_ss_s__DR, CYREG_PRT0_DR
.set SPIS_ss_s__INTCFG, CYREG_PRT0_INTCFG
.set SPIS_ss_s__INTSTAT, CYREG_PRT0_INTSTAT
.set SPIS_ss_s__MASK, 0x80
.set SPIS_ss_s__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SPIS_ss_s__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SPIS_ss_s__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SPIS_ss_s__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SPIS_ss_s__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SPIS_ss_s__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SPIS_ss_s__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SPIS_ss_s__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SPIS_ss_s__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SPIS_ss_s__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SPIS_ss_s__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SPIS_ss_s__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SPIS_ss_s__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SPIS_ss_s__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SPIS_ss_s__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SPIS_ss_s__PC, CYREG_PRT0_PC
.set SPIS_ss_s__PC2, CYREG_PRT0_PC2
.set SPIS_ss_s__PORT, 0
.set SPIS_ss_s__PS, CYREG_PRT0_PS
.set SPIS_ss_s__SHIFT, 7

/* ADC_SAR */
.set ADC_SAR_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_SAR_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_SAR_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_SAR_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_SAR_cy_psoc4_sarmux_8__CH_0_PIN, 2
.set ADC_SAR_cy_psoc4_sarmux_8__CH_0_PORT, 1
.set ADC_SAR_cy_psoc4_sarmux_8__CH_1_PIN, 0
.set ADC_SAR_cy_psoc4_sarmux_8__CH_1_PORT, 7
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_SAR_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_SAR_cy_psoc4_sarmux_8__VNEG0, 0
.set ADC_SAR_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_SAR_intClock__ENABLE, CYREG_CLK_DIVIDER_B00
.set ADC_SAR_intClock__ENABLE_MASK, 0x80000000
.set ADC_SAR_intClock__MASK, 0x80000000
.set ADC_SAR_intClock__REGISTER, CYREG_CLK_DIVIDER_B00
.set ADC_SAR_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_IRQ__INTC_MASK, 0x4000
.set ADC_SAR_IRQ__INTC_NUMBER, 14
.set ADC_SAR_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_SAR_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* GPIO_EN */
.set GPIO_EN__0__DM__MASK, 0x38
.set GPIO_EN__0__DM__SHIFT, 3
.set GPIO_EN__0__DR, CYREG_PRT2_DR
.set GPIO_EN__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set GPIO_EN__0__HSIOM_MASK, 0x000000F0
.set GPIO_EN__0__HSIOM_SHIFT, 4
.set GPIO_EN__0__INTCFG, CYREG_PRT2_INTCFG
.set GPIO_EN__0__INTSTAT, CYREG_PRT2_INTSTAT
.set GPIO_EN__0__MASK, 0x02
.set GPIO_EN__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GPIO_EN__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GPIO_EN__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GPIO_EN__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GPIO_EN__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GPIO_EN__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GPIO_EN__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GPIO_EN__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GPIO_EN__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GPIO_EN__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GPIO_EN__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GPIO_EN__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GPIO_EN__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GPIO_EN__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GPIO_EN__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GPIO_EN__0__PC, CYREG_PRT2_PC
.set GPIO_EN__0__PC2, CYREG_PRT2_PC2
.set GPIO_EN__0__PORT, 2
.set GPIO_EN__0__PS, CYREG_PRT2_PS
.set GPIO_EN__0__SHIFT, 1
.set GPIO_EN__DR, CYREG_PRT2_DR
.set GPIO_EN__INTCFG, CYREG_PRT2_INTCFG
.set GPIO_EN__INTSTAT, CYREG_PRT2_INTSTAT
.set GPIO_EN__MASK, 0x02
.set GPIO_EN__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GPIO_EN__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GPIO_EN__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GPIO_EN__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GPIO_EN__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GPIO_EN__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GPIO_EN__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GPIO_EN__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GPIO_EN__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GPIO_EN__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GPIO_EN__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GPIO_EN__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GPIO_EN__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GPIO_EN__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GPIO_EN__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GPIO_EN__PC, CYREG_PRT2_PC
.set GPIO_EN__PC2, CYREG_PRT2_PC2
.set GPIO_EN__PORT, 2
.set GPIO_EN__PS, CYREG_PRT2_PS
.set GPIO_EN__SHIFT, 1

/* GPIO_S0 */
.set GPIO_S0__0__DM__MASK, 0x1C0
.set GPIO_S0__0__DM__SHIFT, 6
.set GPIO_S0__0__DR, CYREG_PRT2_DR
.set GPIO_S0__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set GPIO_S0__0__HSIOM_MASK, 0x00000F00
.set GPIO_S0__0__HSIOM_SHIFT, 8
.set GPIO_S0__0__INTCFG, CYREG_PRT2_INTCFG
.set GPIO_S0__0__INTSTAT, CYREG_PRT2_INTSTAT
.set GPIO_S0__0__MASK, 0x04
.set GPIO_S0__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GPIO_S0__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GPIO_S0__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GPIO_S0__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GPIO_S0__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GPIO_S0__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GPIO_S0__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GPIO_S0__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GPIO_S0__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GPIO_S0__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GPIO_S0__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GPIO_S0__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GPIO_S0__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GPIO_S0__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GPIO_S0__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GPIO_S0__0__PC, CYREG_PRT2_PC
.set GPIO_S0__0__PC2, CYREG_PRT2_PC2
.set GPIO_S0__0__PORT, 2
.set GPIO_S0__0__PS, CYREG_PRT2_PS
.set GPIO_S0__0__SHIFT, 2
.set GPIO_S0__DR, CYREG_PRT2_DR
.set GPIO_S0__INTCFG, CYREG_PRT2_INTCFG
.set GPIO_S0__INTSTAT, CYREG_PRT2_INTSTAT
.set GPIO_S0__MASK, 0x04
.set GPIO_S0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GPIO_S0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GPIO_S0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GPIO_S0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GPIO_S0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GPIO_S0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GPIO_S0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GPIO_S0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GPIO_S0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GPIO_S0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GPIO_S0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GPIO_S0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GPIO_S0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GPIO_S0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GPIO_S0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GPIO_S0__PC, CYREG_PRT2_PC
.set GPIO_S0__PC2, CYREG_PRT2_PC2
.set GPIO_S0__PORT, 2
.set GPIO_S0__PS, CYREG_PRT2_PS
.set GPIO_S0__SHIFT, 2

/* GPIO_S1 */
.set GPIO_S1__0__DM__MASK, 0xE00
.set GPIO_S1__0__DM__SHIFT, 9
.set GPIO_S1__0__DR, CYREG_PRT2_DR
.set GPIO_S1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set GPIO_S1__0__HSIOM_MASK, 0x0000F000
.set GPIO_S1__0__HSIOM_SHIFT, 12
.set GPIO_S1__0__INTCFG, CYREG_PRT2_INTCFG
.set GPIO_S1__0__INTSTAT, CYREG_PRT2_INTSTAT
.set GPIO_S1__0__MASK, 0x08
.set GPIO_S1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GPIO_S1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GPIO_S1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GPIO_S1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GPIO_S1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GPIO_S1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GPIO_S1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GPIO_S1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GPIO_S1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GPIO_S1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GPIO_S1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GPIO_S1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GPIO_S1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GPIO_S1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GPIO_S1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GPIO_S1__0__PC, CYREG_PRT2_PC
.set GPIO_S1__0__PC2, CYREG_PRT2_PC2
.set GPIO_S1__0__PORT, 2
.set GPIO_S1__0__PS, CYREG_PRT2_PS
.set GPIO_S1__0__SHIFT, 3
.set GPIO_S1__DR, CYREG_PRT2_DR
.set GPIO_S1__INTCFG, CYREG_PRT2_INTCFG
.set GPIO_S1__INTSTAT, CYREG_PRT2_INTSTAT
.set GPIO_S1__MASK, 0x08
.set GPIO_S1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GPIO_S1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GPIO_S1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GPIO_S1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GPIO_S1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GPIO_S1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GPIO_S1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GPIO_S1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GPIO_S1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GPIO_S1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GPIO_S1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GPIO_S1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GPIO_S1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GPIO_S1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GPIO_S1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GPIO_S1__PC, CYREG_PRT2_PC
.set GPIO_S1__PC2, CYREG_PRT2_PC2
.set GPIO_S1__PORT, 2
.set GPIO_S1__PS, CYREG_PRT2_PS
.set GPIO_S1__SHIFT, 3

/* Opamp_1 */
.set Opamp_1_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Opamp_1_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Opamp_1_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA0_COMP_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_NUMBER, 0
.set Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA0_OFFSET_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES0_CTRL
.set Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_SW, CYREG_CTBM_OA0_SW
.set Opamp_1_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTBM_OA0_SW_CLEAR

/* Opamp_2 */
.set Opamp_2_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set Opamp_2_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Opamp_2_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Opamp_2_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__INTR_SHIFT, 1
.set Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA1_COMP_TRIM
.set Opamp_2_cy_psoc4_abuf__OA_NUMBER, 1
.set Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA1_OFFSET_TRIM
.set Opamp_2_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES1_CTRL
.set Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM
.set Opamp_2_cy_psoc4_abuf__OA_SW, CYREG_CTBM_OA1_SW
.set Opamp_2_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTBM_OA1_SW_CLEAR

/* GPIO_VREF */
.set GPIO_VREF__0__DM__MASK, 0x38000
.set GPIO_VREF__0__DM__SHIFT, 15
.set GPIO_VREF__0__DR, CYREG_PRT3_DR
.set GPIO_VREF__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set GPIO_VREF__0__HSIOM_MASK, 0x00F00000
.set GPIO_VREF__0__HSIOM_SHIFT, 20
.set GPIO_VREF__0__INTCFG, CYREG_PRT3_INTCFG
.set GPIO_VREF__0__INTSTAT, CYREG_PRT3_INTSTAT
.set GPIO_VREF__0__MASK, 0x20
.set GPIO_VREF__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GPIO_VREF__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GPIO_VREF__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GPIO_VREF__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GPIO_VREF__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GPIO_VREF__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GPIO_VREF__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GPIO_VREF__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GPIO_VREF__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GPIO_VREF__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GPIO_VREF__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GPIO_VREF__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GPIO_VREF__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GPIO_VREF__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GPIO_VREF__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GPIO_VREF__0__PC, CYREG_PRT3_PC
.set GPIO_VREF__0__PC2, CYREG_PRT3_PC2
.set GPIO_VREF__0__PORT, 3
.set GPIO_VREF__0__PS, CYREG_PRT3_PS
.set GPIO_VREF__0__SHIFT, 5
.set GPIO_VREF__DR, CYREG_PRT3_DR
.set GPIO_VREF__INTCFG, CYREG_PRT3_INTCFG
.set GPIO_VREF__INTSTAT, CYREG_PRT3_INTSTAT
.set GPIO_VREF__MASK, 0x20
.set GPIO_VREF__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GPIO_VREF__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GPIO_VREF__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GPIO_VREF__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GPIO_VREF__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GPIO_VREF__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GPIO_VREF__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GPIO_VREF__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GPIO_VREF__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GPIO_VREF__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GPIO_VREF__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GPIO_VREF__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GPIO_VREF__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GPIO_VREF__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GPIO_VREF__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GPIO_VREF__PC, CYREG_PRT3_PC
.set GPIO_VREF__PC2, CYREG_PRT3_PC2
.set GPIO_VREF__PORT, 3
.set GPIO_VREF__PS, CYREG_PRT3_PS
.set GPIO_VREF__SHIFT, 5

/* Pin_Sens_Low */
.set Pin_Sens_Low__0__DM__MASK, 0x38000
.set Pin_Sens_Low__0__DM__SHIFT, 15
.set Pin_Sens_Low__0__DR, CYREG_PRT1_DR
.set Pin_Sens_Low__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Sens_Low__0__HSIOM_MASK, 0x00F00000
.set Pin_Sens_Low__0__HSIOM_SHIFT, 20
.set Pin_Sens_Low__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Sens_Low__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Sens_Low__0__MASK, 0x20
.set Pin_Sens_Low__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Sens_Low__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Sens_Low__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Sens_Low__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Sens_Low__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Sens_Low__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Sens_Low__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Sens_Low__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Sens_Low__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Sens_Low__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Sens_Low__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Sens_Low__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Sens_Low__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Sens_Low__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Sens_Low__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Sens_Low__0__PC, CYREG_PRT1_PC
.set Pin_Sens_Low__0__PC2, CYREG_PRT1_PC2
.set Pin_Sens_Low__0__PORT, 1
.set Pin_Sens_Low__0__PS, CYREG_PRT1_PS
.set Pin_Sens_Low__0__SHIFT, 5
.set Pin_Sens_Low__DR, CYREG_PRT1_DR
.set Pin_Sens_Low__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Sens_Low__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Sens_Low__MASK, 0x20
.set Pin_Sens_Low__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Sens_Low__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Sens_Low__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Sens_Low__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Sens_Low__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Sens_Low__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Sens_Low__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Sens_Low__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Sens_Low__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Sens_Low__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Sens_Low__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Sens_Low__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Sens_Low__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Sens_Low__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Sens_Low__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Sens_Low__PC, CYREG_PRT1_PC
.set Pin_Sens_Low__PC2, CYREG_PRT1_PC2
.set Pin_Sens_Low__PORT, 1
.set Pin_Sens_Low__PS, CYREG_PRT1_PS
.set Pin_Sens_Low__SHIFT, 5

/* Pin_Sens_High */
.set Pin_Sens_High__0__DM__MASK, 0x07
.set Pin_Sens_High__0__DM__SHIFT, 0
.set Pin_Sens_High__0__DR, CYREG_PRT1_DR
.set Pin_Sens_High__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_Sens_High__0__HSIOM_MASK, 0x0000000F
.set Pin_Sens_High__0__HSIOM_SHIFT, 0
.set Pin_Sens_High__0__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Sens_High__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Sens_High__0__MASK, 0x01
.set Pin_Sens_High__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Sens_High__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Sens_High__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Sens_High__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Sens_High__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Sens_High__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Sens_High__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Sens_High__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Sens_High__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Sens_High__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Sens_High__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Sens_High__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Sens_High__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Sens_High__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Sens_High__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Sens_High__0__PC, CYREG_PRT1_PC
.set Pin_Sens_High__0__PC2, CYREG_PRT1_PC2
.set Pin_Sens_High__0__PORT, 1
.set Pin_Sens_High__0__PS, CYREG_PRT1_PS
.set Pin_Sens_High__0__SHIFT, 0
.set Pin_Sens_High__DR, CYREG_PRT1_DR
.set Pin_Sens_High__INTCFG, CYREG_PRT1_INTCFG
.set Pin_Sens_High__INTSTAT, CYREG_PRT1_INTSTAT
.set Pin_Sens_High__MASK, 0x01
.set Pin_Sens_High__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_Sens_High__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_Sens_High__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_Sens_High__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_Sens_High__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_Sens_High__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_Sens_High__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_Sens_High__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_Sens_High__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_Sens_High__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_Sens_High__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_Sens_High__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_Sens_High__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_Sens_High__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_Sens_High__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_Sens_High__PC, CYREG_PRT1_PC
.set Pin_Sens_High__PC2, CYREG_PRT1_PC2
.set Pin_Sens_High__PORT, 1
.set Pin_Sens_High__PS, CYREG_PRT1_PS
.set Pin_Sens_High__SHIFT, 0

/* ISR_TurnOn_Sink */
.set ISR_TurnOn_Sink__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ISR_TurnOn_Sink__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ISR_TurnOn_Sink__INTC_MASK, 0x04
.set ISR_TurnOn_Sink__INTC_NUMBER, 2
.set ISR_TurnOn_Sink__INTC_PRIOR_MASK, 0xC00000
.set ISR_TurnOn_Sink__INTC_PRIOR_NUM, 3
.set ISR_TurnOn_Sink__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set ISR_TurnOn_Sink__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ISR_TurnOn_Sink__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_TurnOn_Sink */
.set Pin_TurnOn_Sink__0__DM__MASK, 0x07
.set Pin_TurnOn_Sink__0__DM__SHIFT, 0
.set Pin_TurnOn_Sink__0__DR, CYREG_PRT0_DR
.set Pin_TurnOn_Sink__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_TurnOn_Sink__0__HSIOM_MASK, 0x0000000F
.set Pin_TurnOn_Sink__0__HSIOM_SHIFT, 0
.set Pin_TurnOn_Sink__0__INTCFG, CYREG_PRT0_INTCFG
.set Pin_TurnOn_Sink__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_TurnOn_Sink__0__MASK, 0x01
.set Pin_TurnOn_Sink__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_TurnOn_Sink__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_TurnOn_Sink__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_TurnOn_Sink__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_TurnOn_Sink__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_TurnOn_Sink__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_TurnOn_Sink__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_TurnOn_Sink__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_TurnOn_Sink__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_TurnOn_Sink__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_TurnOn_Sink__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_TurnOn_Sink__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_TurnOn_Sink__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_TurnOn_Sink__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_TurnOn_Sink__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_TurnOn_Sink__0__PC, CYREG_PRT0_PC
.set Pin_TurnOn_Sink__0__PC2, CYREG_PRT0_PC2
.set Pin_TurnOn_Sink__0__PORT, 0
.set Pin_TurnOn_Sink__0__PS, CYREG_PRT0_PS
.set Pin_TurnOn_Sink__0__SHIFT, 0
.set Pin_TurnOn_Sink__DR, CYREG_PRT0_DR
.set Pin_TurnOn_Sink__INTCFG, CYREG_PRT0_INTCFG
.set Pin_TurnOn_Sink__INTSTAT, CYREG_PRT0_INTSTAT
.set Pin_TurnOn_Sink__MASK, 0x01
.set Pin_TurnOn_Sink__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_TurnOn_Sink__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_TurnOn_Sink__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_TurnOn_Sink__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_TurnOn_Sink__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_TurnOn_Sink__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_TurnOn_Sink__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_TurnOn_Sink__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_TurnOn_Sink__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_TurnOn_Sink__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_TurnOn_Sink__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_TurnOn_Sink__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_TurnOn_Sink__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_TurnOn_Sink__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_TurnOn_Sink__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_TurnOn_Sink__PC, CYREG_PRT0_PC
.set Pin_TurnOn_Sink__PC2, CYREG_PRT0_PC2
.set Pin_TurnOn_Sink__PORT, 0
.set Pin_TurnOn_Sink__PS, CYREG_PRT0_PS
.set Pin_TurnOn_Sink__SHIFT, 0

/* ISR_TurnOff_Sink */
.set ISR_TurnOff_Sink__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ISR_TurnOff_Sink__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ISR_TurnOff_Sink__INTC_MASK, 0x01
.set ISR_TurnOff_Sink__INTC_NUMBER, 0
.set ISR_TurnOff_Sink__INTC_PRIOR_MASK, 0xC0
.set ISR_TurnOff_Sink__INTC_PRIOR_NUM, 3
.set ISR_TurnOff_Sink__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set ISR_TurnOff_Sink__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ISR_TurnOff_Sink__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_TurnOff_Sink */
.set Pin_TurnOff_Sink__0__DM__MASK, 0xE00000
.set Pin_TurnOff_Sink__0__DM__SHIFT, 21
.set Pin_TurnOff_Sink__0__DR, CYREG_PRT3_DR
.set Pin_TurnOff_Sink__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Pin_TurnOff_Sink__0__HSIOM_MASK, 0xF0000000
.set Pin_TurnOff_Sink__0__HSIOM_SHIFT, 28
.set Pin_TurnOff_Sink__0__INTCFG, CYREG_PRT3_INTCFG
.set Pin_TurnOff_Sink__0__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_TurnOff_Sink__0__MASK, 0x80
.set Pin_TurnOff_Sink__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_TurnOff_Sink__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_TurnOff_Sink__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_TurnOff_Sink__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_TurnOff_Sink__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_TurnOff_Sink__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_TurnOff_Sink__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_TurnOff_Sink__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_TurnOff_Sink__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_TurnOff_Sink__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_TurnOff_Sink__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_TurnOff_Sink__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_TurnOff_Sink__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_TurnOff_Sink__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_TurnOff_Sink__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_TurnOff_Sink__0__PC, CYREG_PRT3_PC
.set Pin_TurnOff_Sink__0__PC2, CYREG_PRT3_PC2
.set Pin_TurnOff_Sink__0__PORT, 3
.set Pin_TurnOff_Sink__0__PS, CYREG_PRT3_PS
.set Pin_TurnOff_Sink__0__SHIFT, 7
.set Pin_TurnOff_Sink__DR, CYREG_PRT3_DR
.set Pin_TurnOff_Sink__INTCFG, CYREG_PRT3_INTCFG
.set Pin_TurnOff_Sink__INTSTAT, CYREG_PRT3_INTSTAT
.set Pin_TurnOff_Sink__MASK, 0x80
.set Pin_TurnOff_Sink__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Pin_TurnOff_Sink__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Pin_TurnOff_Sink__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Pin_TurnOff_Sink__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Pin_TurnOff_Sink__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Pin_TurnOff_Sink__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Pin_TurnOff_Sink__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Pin_TurnOff_Sink__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Pin_TurnOff_Sink__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Pin_TurnOff_Sink__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Pin_TurnOff_Sink__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Pin_TurnOff_Sink__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Pin_TurnOff_Sink__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Pin_TurnOff_Sink__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Pin_TurnOff_Sink__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Pin_TurnOff_Sink__PC, CYREG_PRT3_PC
.set Pin_TurnOff_Sink__PC2, CYREG_PRT3_PC2
.set Pin_TurnOff_Sink__PORT, 3
.set Pin_TurnOff_Sink__PS, CYREG_PRT3_PS
.set Pin_TurnOff_Sink__SHIFT, 7

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 36000000
.set CYDEV_BCLK__HFCLK__KHZ, 36000
.set CYDEV_BCLK__HFCLK__MHZ, 36
.set CYDEV_BCLK__SYSCLK__HZ, 36000000
.set CYDEV_BCLK__SYSCLK__KHZ, 36000
.set CYDEV_BCLK__SYSCLK__MHZ, 36
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
