

================================================================
== Vivado HLS Report for 'partb'
================================================================
* Date:           Fri Oct  5 01:05:19 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartB
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3     |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 4     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 4.1  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        |- Loop 5     |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      6|       -|      -|
|Expression       |        -|     12|       0|   1717|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    380|
|Register         |        0|      -|    1840|     64|
+-----------------+---------+-------+--------+-------+
|Total            |       96|     18|    1840|   2161|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      8|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |partb_mac_muladd_bkb_U1  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U2  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U4  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U5  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U6  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mul_mul_8nscud_U3  |partb_mul_mul_8nscud  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    | Memory|   Module  | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |A_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |B_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |C_i_U  |partb_C_i  |       32|  0|   0|  10000|   32|     1|       320000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |Total  |           |       96|  0|   0|  30000|   96|     3|       960000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |bound4_fu_576_p2                 |     *    |      3|  0|  20|          32|          32|
    |bound_fu_475_p2                  |     *    |      3|  0|  20|          32|          32|
    |tmp_20_1_fu_838_p2               |     *    |      3|  0|  20|          32|          32|
    |tmp_25_fu_834_p2                 |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_463_p2                    |     +    |      0|  0|  38|           1|          31|
    |i_2_fu_530_p2                    |     +    |      0|  0|  38|           1|          31|
    |i_3_fu_602_p2                    |     +    |      0|  0|  38|           1|          31|
    |i_4_fu_662_p2                    |     +    |      0|  0|  38|           1|          31|
    |i_5_fu_877_p2                    |     +    |      0|  0|  38|           1|          31|
    |indvar_flatten_next1_fu_596_p2   |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next2_fu_871_p2   |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next3_fu_656_p2   |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next_fu_524_p2    |     +    |      0|  0|  71|          64|           1|
    |j_1_fu_490_p2                    |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_560_p2                    |     +    |      0|  0|  38|           1|          31|
    |j_3_fu_632_p2                    |     +    |      0|  0|  38|           1|          31|
    |j_4_fu_852_p2                    |     +    |      0|  0|  38|          31|           1|
    |j_5_fu_907_p2                    |     +    |      0|  0|  38|           1|          31|
    |k_1_1_fu_828_p2                  |     +    |      0|  0|  39|           2|          32|
    |nA_op_op_fu_708_p2               |     +    |      0|  0|  39|           1|          32|
    |next_mul_fu_448_p2               |     +    |      0|  0|  45|           7|          38|
    |sum_1_1_fu_847_p2                |     +    |      0|  0|  39|          32|          32|
    |sum_1_fu_842_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_14_fu_691_p2                 |     +    |      0|  0|  21|          15|          15|
    |tmp_22_fu_785_p2                 |     +    |      0|  0|  21|          15|          15|
    |tmp_27_fu_814_p2                 |     +    |      0|  0|  21|          15|          15|
    |tmp_5_fu_500_p2                  |     +    |      0|  0|  21|          15|          15|
    |p_neg_t_fu_736_p2                |     -    |      0|  0|  38|           1|          31|
    |exitcond_flatten1_fu_591_p2      |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten2_fu_651_p2      |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten3_fu_866_p2      |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten_fu_519_p2       |   icmp   |      0|  0|  29|          64|          64|
    |tmp_12_fu_646_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_16_fu_861_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_17_1_fu_805_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_485_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_37_fu_776_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_6_fu_586_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_514_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_458_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran18to19_state15  |    or    |      0|  0|   2|           1|           1|
    |k_1_s_fu_799_p2                  |    or    |      0|  0|  32|          32|           1|
    |j2_mid2_fu_536_p3                |  select  |      0|  0|  31|           1|          31|
    |j4_mid2_fu_608_p3                |  select  |      0|  0|  31|           1|          31|
    |j6_mid2_fu_680_p3                |  select  |      0|  0|  31|           1|          31|
    |j8_mid2_fu_883_p3                |  select  |      0|  0|  31|           1|          31|
    |tmp_12_mid2_v_fu_668_p3          |  select  |      0|  0|  31|           1|          31|
    |tmp_16_mid2_v_fu_891_p3          |  select  |      0|  0|  31|           1|          31|
    |tmp_34_fu_752_p3                 |  select  |      0|  0|  31|           1|          31|
    |tmp_35_fu_760_p3                 |  select  |      0|  0|  31|           1|           1|
    |tmp_5_mid2_v_fu_616_p3           |  select  |      0|  0|  31|           1|          31|
    |tmp_7_mid2_v_fu_544_p3           |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1          |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1          |    xor   |      0|  0|   2|           2|           1|
    |p_neg_fu_721_p2                  |    xor   |      0|  0|  32|          32|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |     12|  0|1717|        1186|        1446|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_i_address0                 |  15|          3|   14|         42|
    |B_i_address0                 |  15|          3|   14|         42|
    |C_i_address0                 |  21|          4|   14|         56|
    |C_i_d0                       |  15|          3|   32|         96|
    |ap_NS_fsm                    |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1      |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter3      |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2      |   9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_292_p4  |   9|          2|   31|         62|
    |ap_phi_mux_i3_phi_fu_325_p4  |   9|          2|   31|         62|
    |ap_phi_mux_i7_phi_fu_426_p4  |   9|          2|   31|         62|
    |i1_reg_288                   |   9|          2|   31|         62|
    |i3_reg_321                   |   9|          2|   31|         62|
    |i5_reg_354                   |   9|          2|   31|         62|
    |i7_reg_422                   |   9|          2|   31|         62|
    |i_reg_244                    |   9|          2|   31|         62|
    |indvar_flatten1_reg_310      |   9|          2|   64|        128|
    |indvar_flatten2_reg_343      |   9|          2|   64|        128|
    |indvar_flatten3_reg_411      |   9|          2|   64|        128|
    |indvar_flatten_reg_277       |   9|          2|   64|        128|
    |j2_reg_299                   |   9|          2|   31|         62|
    |j4_reg_332                   |   9|          2|   31|         62|
    |j6_reg_365                   |   9|          2|   31|         62|
    |j8_reg_433                   |   9|          2|   31|         62|
    |j_reg_266                    |   9|          2|   31|         62|
    |k_reg_377                    |   9|          2|   32|         64|
    |phi_mul_reg_255              |   9|          2|   38|         76|
    |sum_lcssa_reg_400            |   9|          2|   32|         64|
    |sum_reg_388                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 380|         84|  874|       1851|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |A_i_load_1_reg_1209                       |  32|   0|   32|          0|
    |A_i_load_reg_1199                         |  32|   0|   32|          0|
    |B_i_load_1_reg_1214                       |  32|   0|   32|          0|
    |B_i_load_reg_1204                         |  32|   0|   32|          0|
    |C_i_addr_1_reg_1156                       |  14|   0|   14|          0|
    |ap_CS_fsm                                 |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |bound4_reg_1078                           |  64|   0|   64|          0|
    |bound_reg_1016                            |  64|   0|   64|          0|
    |exitcond_flatten1_reg_1085                |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1244                |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1244_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1039                 |   1|   0|    1|          0|
    |exitcond_flatten_reg_1039_pp0_iter1_reg   |   1|   0|    1|          0|
    |i1_reg_288                                |  31|   0|   31|          0|
    |i3_reg_321                                |  31|   0|   31|          0|
    |i5_reg_354                                |  31|   0|   31|          0|
    |i7_reg_422                                |  31|   0|   31|          0|
    |i_1_reg_1011                              |  31|   0|   31|          0|
    |i_reg_244                                 |  31|   0|   31|          0|
    |indvar_flatten1_reg_310                   |  64|   0|   64|          0|
    |indvar_flatten2_reg_343                   |  64|   0|   64|          0|
    |indvar_flatten3_reg_411                   |  64|   0|   64|          0|
    |indvar_flatten_next3_reg_1123             |  64|   0|   64|          0|
    |indvar_flatten_reg_277                    |  64|   0|   64|          0|
    |j2_reg_299                                |  31|   0|   31|          0|
    |j4_reg_332                                |  31|   0|   31|          0|
    |j6_mid2_reg_1145                          |  31|   0|   31|          0|
    |j6_reg_365                                |  31|   0|   31|          0|
    |j8_reg_433                                |  31|   0|   31|          0|
    |j_1_reg_1024                              |  31|   0|   31|          0|
    |j_reg_266                                 |  31|   0|   31|          0|
    |k_reg_377                                 |  32|   0|   32|          0|
    |next_mul_reg_1002                         |  38|   0|   38|          0|
    |phi_mul_reg_255                           |  38|   0|   38|          0|
    |sum_lcssa_reg_400                         |  32|   0|   32|          0|
    |sum_reg_388                               |  32|   0|   32|          0|
    |tmp_11_reg_1058                           |  15|   0|   15|          0|
    |tmp_12_mid2_v_reg_1128                    |  31|   0|   31|          0|
    |tmp_12_reg_1114                           |   1|   0|    1|          0|
    |tmp_13_reg_1138                           |  15|   0|   15|          0|
    |tmp_15_reg_1099                           |  15|   0|   15|          0|
    |tmp_16_mid2_v_reg_1253                    |  31|   0|   31|          0|
    |tmp_17_1_reg_1180                         |   1|   0|    1|          0|
    |tmp_18_reg_1104                           |  15|   0|   15|          0|
    |tmp_1_reg_997                             |  15|   0|   15|          0|
    |tmp_20_1_reg_1224                         |  32|   0|   32|          0|
    |tmp_20_reg_1133                           |  15|   0|   15|          0|
    |tmp_21_cast_reg_1273                      |  64|   0|   64|          0|
    |tmp_23_reg_1150                           |  15|   0|   15|          0|
    |tmp_25_reg_1219                           |  32|   0|   32|          0|
    |tmp_36_reg_1161                           |  31|   0|   32|          1|
    |tmp_37_reg_1166                           |   1|   0|    1|          0|
    |tmp_38_reg_1258                           |  15|   0|   15|          0|
    |tmp_39_reg_1263                           |  15|   0|   15|          0|
    |tmp_4_reg_1053                            |  15|   0|   15|          0|
    |tmp_5_cast_reg_1029                       |  15|   0|   64|         49|
    |tmp_5_mid2_v_reg_1094                     |  31|   0|   31|          0|
    |tmp_7_mid2_v_reg_1048                     |  31|   0|   31|          0|
    |tmp_9_cast_reg_1068                       |  64|   0|   64|          0|
    |tmp_17_1_reg_1180                         |  64|  32|    1|          0|
    |tmp_37_reg_1166                           |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1840|  64| 1764|         50|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     partb    | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 1, D = 4, States = { 15 16 17 18 }
  Pipeline-3 : II = 1, D = 3, States = { 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	5  / (!tmp)
3 --> 
	4  / (tmp_2)
	2  / (!tmp_2)
4 --> 
	3  / true
5 --> 
	8  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / true
9 --> 
	11  / (exitcond_flatten1)
	10  / (!exitcond_flatten1)
10 --> 
	9  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond_flatten2)
	20  / (exitcond_flatten2)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / (tmp_37) | (!tmp_37 & !tmp_17_1)
	15  / (!tmp_37 & tmp_17_1)
19 --> 
	12  / true
20 --> 
	23  / (exitcond_flatten3)
	21  / (!exitcond_flatten3)
21 --> 
	22  / true
22 --> 
	20  / true
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @partb_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind"   --->   Operation 34 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind"   --->   Operation 35 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%nB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nB) nounwind"   --->   Operation 36 'read' 'nB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mB) nounwind"   --->   Operation 37 'read' 'mB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind"   --->   Operation 38 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mA) nounwind"   --->   Operation 39 'read' 'mA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%A_i = alloca [10000 x i32], align 4" [PartB/partb.cpp:7]   --->   Operation 40 'alloca' 'A_i' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%B_i = alloca [10000 x i32], align 4" [PartB/partb.cpp:8]   --->   Operation 41 'alloca' 'B_i' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%C_i = alloca [10000 x i32], align 4" [PartB/partb.cpp:9]   --->   Operation 42 'alloca' 'C_i' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "br label %.loopexit" [PartB/partb.cpp:11]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 44 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 45 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i38 %phi_mul to i15"   --->   Operation 46 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.79ns)   --->   "%next_mul = add i38 100, %phi_mul"   --->   Operation 47 'add' 'next_mul' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [PartB/partb.cpp:11]   --->   Operation 48 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %i_cast, %mA_read" [PartB/partb.cpp:11]   --->   Operation 49 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.52ns)   --->   "%i_1 = add i31 1, %i" [PartB/partb.cpp:11]   --->   Operation 50 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader6.preheader, label %.preheader5.preheader" [PartB/partb.cpp:11]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader6" [PartB/partb.cpp:13]   --->   Operation 52 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%cast = zext i32 %mB_read to i64"   --->   Operation 53 'zext' 'cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %nB_read to i64"   --->   Operation 54 'zext' 'cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 55 'mul' 'bound' <Predicate = (!tmp)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %2" [PartB/partb.cpp:19]   --->   Operation 56 'br' <Predicate = (!tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%j = phi i31 [ %j_1, %1 ], [ 0, %.preheader6.preheader ]"   --->   Operation 57 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [PartB/partb.cpp:13]   --->   Operation 58 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %j_cast, %nA_read" [PartB/partb.cpp:13]   --->   Operation 59 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.52ns)   --->   "%j_1 = add i31 %j, 1" [PartB/partb.cpp:13]   --->   Operation 60 'add' 'j_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %.loopexit.loopexit" [PartB/partb.cpp:13]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i31 %j to i15" [PartB/partb.cpp:15]   --->   Operation 62 'trunc' 'tmp_3' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.94ns)   --->   "%tmp_5 = add i15 %tmp_1, %tmp_3" [PartB/partb.cpp:15]   --->   Operation 63 'add' 'tmp_5' <Predicate = (tmp_2)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i15 %tmp_5 to i64" [PartB/partb.cpp:15]   --->   Operation 64 'zext' 'tmp_5_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_5_cast" [PartB/partb.cpp:15]   --->   Operation 65 'getelementptr' 'A_addr' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [PartB/partb.cpp:15]   --->   Operation 66 'load' 'A_load' <Predicate = (tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 67 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%A_i_addr = getelementptr [10000 x i32]* %A_i, i64 0, i64 %tmp_5_cast" [PartB/partb.cpp:15]   --->   Operation 68 'getelementptr' 'A_i_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [PartB/partb.cpp:15]   --->   Operation 69 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "store i32 %A_load, i32* %A_i_addr, align 4" [PartB/partb.cpp:15]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader6" [PartB/partb.cpp:13]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 5.72>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %.preheader5.preheader ], [ %indvar_flatten_next, %.preheader5 ]"   --->   Operation 72 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ 0, %.preheader5.preheader ], [ %tmp_7_mid2_v, %.preheader5 ]" [PartB/partb.cpp:24]   --->   Operation 73 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%j2 = phi i31 [ 0, %.preheader5.preheader ], [ %j_2, %.preheader5 ]"   --->   Operation 74 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:21]   --->   Operation 75 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%j2_cast = zext i31 %j2 to i32" [PartB/partb.cpp:22]   --->   Operation 76 'zext' 'j2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_8 = icmp slt i32 %j2_cast, %nB_read" [PartB/partb.cpp:22]   --->   Operation 77 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 78 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 79 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader4.preheader, label %.preheader5"   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.52ns)   --->   "%i_2 = add i31 1, %i1" [PartB/partb.cpp:19]   --->   Operation 81 'add' 'i_2' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.73ns)   --->   "%j2_mid2 = select i1 %tmp_8, i31 %j2, i31 0" [PartB/partb.cpp:22]   --->   Operation 82 'select' 'j2_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.73ns)   --->   "%tmp_7_mid2_v = select i1 %tmp_8, i31 %i1, i31 %i_2" [PartB/partb.cpp:24]   --->   Operation 83 'select' 'tmp_7_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i31 %tmp_7_mid2_v to i15" [PartB/partb.cpp:24]   --->   Operation 84 'trunc' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i31 %j2_mid2 to i15" [PartB/partb.cpp:24]   --->   Operation 85 'trunc' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (2.52ns)   --->   "%j_2 = add i31 1, %j2_mid2" [PartB/partb.cpp:22]   --->   Operation 86 'add' 'j_2' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 3> <Delay = 9.63>
ST_6 : Operation 87 [1/1] (3.36ns)   --->   "%tmp_7 = mul i15 100, %tmp_4" [PartB/partb.cpp:24]   --->   Operation 87 'mul' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [1/1] (3.02ns)   --->   "%tmp_9 = add i15 %tmp_7, %tmp_11" [PartB/partb.cpp:24]   --->   Operation 88 'add' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i15 %tmp_9 to i64" [PartB/partb.cpp:24]   --->   Operation 89 'sext' 'tmp_9_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_9_cast" [PartB/partb.cpp:24]   --->   Operation 90 'getelementptr' 'B_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartB/partb.cpp:24]   --->   Operation 91 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 4> <Delay = 6.50>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:21]   --->   Operation 92 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:21]   --->   Operation 93 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%B_i_addr = getelementptr [10000 x i32]* %B_i, i64 0, i64 %tmp_9_cast" [PartB/partb.cpp:24]   --->   Operation 94 'getelementptr' 'B_i_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 95 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartB/partb.cpp:24]   --->   Operation 95 'load' 'B_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 96 [1/1] (3.25ns)   --->   "store i32 %B_load, i32* %B_i_addr, align 4" [PartB/partb.cpp:24]   --->   Operation 96 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [PartB/partb.cpp:22]   --->   Operation 97 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 8.51>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %mC_read to i64"   --->   Operation 98 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %nC_read to i64"   --->   Operation 99 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (8.51ns)   --->   "%bound4 = mul i64 %cast3, %cast2"   --->   Operation 100 'mul' 'bound4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (1.76ns)   --->   "br label %3" [PartB/partb.cpp:28]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 4> <Delay = 5.72>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i64 [ 0, %.preheader4.preheader ], [ %indvar_flatten_next1, %.preheader4 ]"   --->   Operation 102 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%i3 = phi i31 [ 0, %.preheader4.preheader ], [ %tmp_5_mid2_v, %.preheader4 ]" [PartB/partb.cpp:33]   --->   Operation 103 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%j4 = phi i31 [ 0, %.preheader4.preheader ], [ %j_3, %.preheader4 ]"   --->   Operation 104 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:30]   --->   Operation 105 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%j4_cast = zext i31 %j4 to i32" [PartB/partb.cpp:31]   --->   Operation 106 'zext' 'j4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (2.47ns)   --->   "%tmp_6 = icmp slt i32 %j4_cast, %nC_read" [PartB/partb.cpp:31]   --->   Operation 107 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (2.77ns)   --->   "%exitcond_flatten1 = icmp eq i64 %indvar_flatten1, %bound4"   --->   Operation 108 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (3.52ns)   --->   "%indvar_flatten_next1 = add i64 %indvar_flatten1, 1"   --->   Operation 109 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.preheader2.preheader, label %.preheader4"   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (2.52ns)   --->   "%i_3 = add i31 1, %i3" [PartB/partb.cpp:28]   --->   Operation 111 'add' 'i_3' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.73ns)   --->   "%j4_mid2 = select i1 %tmp_6, i31 %j4, i31 0" [PartB/partb.cpp:31]   --->   Operation 112 'select' 'j4_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.73ns)   --->   "%tmp_5_mid2_v = select i1 %tmp_6, i31 %i3, i31 %i_3" [PartB/partb.cpp:33]   --->   Operation 113 'select' 'tmp_5_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i31 %tmp_5_mid2_v to i15" [PartB/partb.cpp:33]   --->   Operation 114 'trunc' 'tmp_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i31 %j4_mid2 to i15" [PartB/partb.cpp:33]   --->   Operation 115 'trunc' 'tmp_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (2.52ns)   --->   "%j_3 = add i31 1, %j4_mid2" [PartB/partb.cpp:31]   --->   Operation 116 'add' 'j_3' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 9.63>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:30]   --->   Operation 117 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:30]   --->   Operation 118 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (3.36ns)   --->   "%tmp_s = mul i15 100, %tmp_15" [PartB/partb.cpp:33]   --->   Operation 119 'mul' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 120 [1/1] (3.02ns)   --->   "%tmp_10 = add i15 %tmp_s, %tmp_18" [PartB/partb.cpp:33]   --->   Operation 120 'add' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i15 %tmp_10 to i64" [PartB/partb.cpp:33]   --->   Operation 121 'sext' 'tmp_12_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%C_i_addr = getelementptr [10000 x i32]* %C_i, i64 0, i64 %tmp_12_cast" [PartB/partb.cpp:33]   --->   Operation 122 'getelementptr' 'C_i_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (3.25ns)   --->   "store i32 0, i32* %C_i_addr, align 4" [PartB/partb.cpp:33]   --->   Operation 123 'store' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "br label %3" [PartB/partb.cpp:31]   --->   Operation 124 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.76>
ST_11 : Operation 125 [1/1] (1.76ns)   --->   "br label %.preheader2" [PartB/partb.cpp:40]   --->   Operation 125 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 6> <Delay = 3.52>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i64 [ %indvar_flatten_next3, %5 ], [ 0, %.preheader2.preheader ]"   --->   Operation 126 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%i5 = phi i31 [ %tmp_12_mid2_v, %5 ], [ 0, %.preheader2.preheader ]" [PartB/partb.cpp:47]   --->   Operation 127 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%j6 = phi i31 [ %j_4, %5 ], [ 0, %.preheader2.preheader ]"   --->   Operation 128 'phi' 'j6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%j6_cast = zext i31 %j6 to i32" [PartB/partb.cpp:40]   --->   Operation 129 'zext' 'j6_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (2.47ns)   --->   "%tmp_12 = icmp slt i32 %j6_cast, %nC_read" [PartB/partb.cpp:40]   --->   Operation 130 'icmp' 'tmp_12' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (2.77ns)   --->   "%exitcond_flatten2 = icmp eq i64 %indvar_flatten2, %bound4"   --->   Operation 131 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (3.52ns)   --->   "%indvar_flatten_next3 = add i64 %indvar_flatten2, 1"   --->   Operation 132 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %.preheader.preheader.preheader, label %.preheader3"   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (2.52ns)   --->   "%i_4 = add i31 1, %i5" [PartB/partb.cpp:38]   --->   Operation 134 'add' 'i_4' <Predicate = (!exitcond_flatten2)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.73ns)   --->   "%tmp_12_mid2_v = select i1 %tmp_12, i31 %i5, i31 %i_4" [PartB/partb.cpp:47]   --->   Operation 135 'select' 'tmp_12_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i31 %tmp_12_mid2_v to i15" [PartB/partb.cpp:47]   --->   Operation 136 'trunc' 'tmp_20' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [PartB/partb.cpp:55]   --->   Operation 137 'br' <Predicate = (exitcond_flatten2)> <Delay = 1.76>

State 13 <SV = 7> <Delay = 6.38>
ST_13 : Operation 138 [1/1] (6.38ns)   --->   "%tmp_13 = mul i15 100, %tmp_20" [PartB/partb.cpp:47]   --->   Operation 138 'mul' 'tmp_13' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 8> <Delay = 3.28>
ST_14 : Operation 139 [1/1] (0.73ns)   --->   "%j6_mid2 = select i1 %tmp_12, i31 %j6, i31 0" [PartB/partb.cpp:40]   --->   Operation 139 'select' 'j6_mid2' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i31 %j6_mid2 to i15" [PartB/partb.cpp:49]   --->   Operation 140 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (1.94ns)   --->   "%tmp_14 = add i15 %tmp_23, %tmp_13" [PartB/partb.cpp:49]   --->   Operation 141 'add' 'tmp_14' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i15 %tmp_14 to i64" [PartB/partb.cpp:49]   --->   Operation 142 'sext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%C_i_addr_1 = getelementptr [10000 x i32]* %C_i, i64 0, i64 %tmp_16_cast" [PartB/partb.cpp:49]   --->   Operation 143 'getelementptr' 'C_i_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %nA_read, i32 31)"   --->   Operation 144 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (2.55ns)   --->   "%nA_op_op = add i32 1, %nA_read"   --->   Operation 145 'add' 'nA_op_op' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %nA_op_op, i32 31)"   --->   Operation 146 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_neg = xor i32 %nA_read, -1"   --->   Operation 147 'xor' 'p_neg' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_neg_t)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)"   --->   Operation 148 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (2.52ns) (out node of the LUT)   --->   "%p_neg_t = sub i31 0, %p_lshr"   --->   Operation 149 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_33 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %nA_op_op, i32 1, i32 31)"   --->   Operation 150 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_34 = select i1 %tmp_32, i31 %p_neg_t, i31 %tmp_33"   --->   Operation 151 'select' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_35 = select i1 %tmp_31, i31 0, i31 %tmp_34"   --->   Operation 152 'select' 'tmp_35' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_35, i1 false)"   --->   Operation 153 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (1.76ns)   --->   "br label %.preheader1.0" [PartB/partb.cpp:43]   --->   Operation 154 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 9> <Delay = 9.63>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%k = phi i32 [ %k_1_1, %4 ], [ 0, %.preheader3 ]" [PartB/partb.cpp:43]   --->   Operation 155 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (2.47ns)   --->   "%tmp_37 = icmp eq i32 %k, %tmp_36" [PartB/partb.cpp:43]   --->   Operation 156 'icmp' 'tmp_37' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i32 %k to i15" [PartB/partb.cpp:47]   --->   Operation 157 'trunc' 'tmp_40' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (1.94ns)   --->   "%tmp_22 = add i15 %tmp_13, %tmp_40" [PartB/partb.cpp:47]   --->   Operation 158 'add' 'tmp_22' <Predicate = (!tmp_37)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i15 %tmp_22 to i64" [PartB/partb.cpp:47]   --->   Operation 159 'sext' 'tmp_24_cast' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%A_i_addr_1 = getelementptr [10000 x i32]* %A_i, i64 0, i64 %tmp_24_cast" [PartB/partb.cpp:47]   --->   Operation 160 'getelementptr' 'A_i_addr_1' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (3.36ns)   --->   "%tmp_24 = mul i15 100, %tmp_40" [PartB/partb.cpp:47]   --->   Operation 161 'mul' 'tmp_24' <Predicate = (!tmp_37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 162 [1/1] (3.02ns)   --->   "%tmp_26 = add i15 %tmp_24, %tmp_23" [PartB/partb.cpp:47]   --->   Operation 162 'add' 'tmp_26' <Predicate = (!tmp_37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i15 %tmp_26 to i64" [PartB/partb.cpp:47]   --->   Operation 163 'sext' 'tmp_27_cast' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%B_i_addr_1 = getelementptr [10000 x i32]* %B_i, i64 0, i64 %tmp_27_cast" [PartB/partb.cpp:47]   --->   Operation 164 'getelementptr' 'B_i_addr_1' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_15 : Operation 165 [2/2] (3.25ns)   --->   "%A_i_load = load i32* %A_i_addr_1, align 8" [PartB/partb.cpp:47]   --->   Operation 165 'load' 'A_i_load' <Predicate = (!tmp_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 166 [2/2] (3.25ns)   --->   "%B_i_load = load i32* %B_i_addr_1, align 4" [PartB/partb.cpp:47]   --->   Operation 166 'load' 'B_i_load' <Predicate = (!tmp_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%k_1_s = or i32 %k, 1" [PartB/partb.cpp:43]   --->   Operation 167 'or' 'k_1_s' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (2.47ns)   --->   "%tmp_17_1 = icmp slt i32 %k_1_s, %nA_read" [PartB/partb.cpp:43]   --->   Operation 168 'icmp' 'tmp_17_1' <Predicate = (!tmp_37)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i32 %k_1_s to i15" [PartB/partb.cpp:47]   --->   Operation 169 'trunc' 'tmp_41' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (1.94ns)   --->   "%tmp_27 = add i15 %tmp_13, %tmp_41" [PartB/partb.cpp:47]   --->   Operation 170 'add' 'tmp_27' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i15 %tmp_27 to i64" [PartB/partb.cpp:47]   --->   Operation 171 'sext' 'tmp_28_cast' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%A_i_addr_2 = getelementptr [10000 x i32]* %A_i, i64 0, i64 %tmp_28_cast" [PartB/partb.cpp:47]   --->   Operation 172 'getelementptr' 'A_i_addr_2' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (3.36ns)   --->   "%tmp_28 = mul i15 100, %tmp_41" [PartB/partb.cpp:47]   --->   Operation 173 'mul' 'tmp_28' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 174 [1/1] (3.02ns)   --->   "%tmp_29 = add i15 %tmp_28, %tmp_23" [PartB/partb.cpp:47]   --->   Operation 174 'add' 'tmp_29' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i15 %tmp_29 to i64" [PartB/partb.cpp:47]   --->   Operation 175 'sext' 'tmp_30_cast' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%B_i_addr_2 = getelementptr [10000 x i32]* %B_i, i64 0, i64 %tmp_30_cast" [PartB/partb.cpp:47]   --->   Operation 176 'getelementptr' 'B_i_addr_2' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 0.00>
ST_15 : Operation 177 [2/2] (3.25ns)   --->   "%A_i_load_1 = load i32* %A_i_addr_2, align 4" [PartB/partb.cpp:47]   --->   Operation 177 'load' 'A_i_load_1' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 178 [2/2] (3.25ns)   --->   "%B_i_load_1 = load i32* %B_i_addr_2, align 4" [PartB/partb.cpp:47]   --->   Operation 178 'load' 'B_i_load_1' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 179 [1/1] (2.55ns)   --->   "%k_1_1 = add nsw i32 2, %k" [PartB/partb.cpp:43]   --->   Operation 179 'add' 'k_1_1' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 3.25>
ST_16 : Operation 180 [1/2] (3.25ns)   --->   "%A_i_load = load i32* %A_i_addr_1, align 8" [PartB/partb.cpp:47]   --->   Operation 180 'load' 'A_i_load' <Predicate = (!tmp_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 181 [1/2] (3.25ns)   --->   "%B_i_load = load i32* %B_i_addr_1, align 4" [PartB/partb.cpp:47]   --->   Operation 181 'load' 'B_i_load' <Predicate = (!tmp_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 182 [1/2] (3.25ns)   --->   "%A_i_load_1 = load i32* %A_i_addr_2, align 4" [PartB/partb.cpp:47]   --->   Operation 182 'load' 'A_i_load_1' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 183 [1/2] (3.25ns)   --->   "%B_i_load_1 = load i32* %B_i_addr_2, align 4" [PartB/partb.cpp:47]   --->   Operation 183 'load' 'B_i_load_1' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 17 <SV = 11> <Delay = 8.51>
ST_17 : Operation 184 [1/1] (8.51ns)   --->   "%tmp_25 = mul nsw i32 %B_i_load, %A_i_load" [PartB/partb.cpp:47]   --->   Operation 184 'mul' 'tmp_25' <Predicate = (!tmp_37)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 185 [1/1] (8.51ns)   --->   "%tmp_20_1 = mul nsw i32 %B_i_load_1, %A_i_load_1" [PartB/partb.cpp:47]   --->   Operation 185 'mul' 'tmp_20_1' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 5.10>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%sum = phi i32 [ %sum_1_1, %4 ], [ 0, %.preheader3 ]" [PartB/partb.cpp:47]   --->   Operation 186 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (1.76ns)   --->   "br i1 %tmp_37, label %5, label %.preheader1.1" [PartB/partb.cpp:43]   --->   Operation 187 'br' <Predicate = true> <Delay = 1.76>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [PartB/partb.cpp:44]   --->   Operation 188 'specregionbegin' 'tmp_21' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:45]   --->   Operation 189 'specpipeline' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (2.55ns)   --->   "%sum_1 = add nsw i32 %tmp_25, %sum" [PartB/partb.cpp:47]   --->   Operation 190 'add' 'sum_1' <Predicate = (!tmp_37)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_21) nounwind" [PartB/partb.cpp:48]   --->   Operation 191 'specregionend' 'empty' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (1.76ns)   --->   "br i1 %tmp_17_1, label %4, label %5" [PartB/partb.cpp:43]   --->   Operation 192 'br' <Predicate = (!tmp_37)> <Delay = 1.76>
ST_18 : Operation 193 [1/1] (2.55ns)   --->   "%sum_1_1 = add nsw i32 %tmp_20_1, %sum_1" [PartB/partb.cpp:47]   --->   Operation 193 'add' 'sum_1_1' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader1.0" [PartB/partb.cpp:43]   --->   Operation 194 'br' <Predicate = (!tmp_37 & tmp_17_1)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 3.25>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%sum_lcssa = phi i32 [ %sum, %.preheader1.0 ], [ %sum_1, %.preheader1.1 ]" [PartB/partb.cpp:47]   --->   Operation 195 'phi' 'sum_lcssa' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (3.25ns)   --->   "store i32 %sum_lcssa, i32* %C_i_addr_1, align 4" [PartB/partb.cpp:49]   --->   Operation 196 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 197 [1/1] (2.52ns)   --->   "%j_4 = add i31 %j6_mid2, 1" [PartB/partb.cpp:40]   --->   Operation 197 'add' 'j_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "br label %.preheader2" [PartB/partb.cpp:40]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 5.72>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i64 [ %indvar_flatten_next2, %.preheader ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 199 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%i7 = phi i31 [ %tmp_16_mid2_v, %.preheader ], [ 0, %.preheader.preheader.preheader ]" [PartB/partb.cpp:58]   --->   Operation 200 'phi' 'i7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%j8 = phi i31 [ %j_5, %.preheader ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 201 'phi' 'j8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:55]   --->   Operation 202 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%j8_cast = zext i31 %j8 to i32" [PartB/partb.cpp:56]   --->   Operation 203 'zext' 'j8_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (2.47ns)   --->   "%tmp_16 = icmp slt i32 %j8_cast, %nC_read" [PartB/partb.cpp:56]   --->   Operation 204 'icmp' 'tmp_16' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [1/1] (2.77ns)   --->   "%exitcond_flatten3 = icmp eq i64 %indvar_flatten3, %bound4"   --->   Operation 205 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (3.52ns)   --->   "%indvar_flatten_next2 = add i64 %indvar_flatten3, 1"   --->   Operation 206 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %6, label %.preheader"   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (2.52ns)   --->   "%i_5 = add i31 1, %i7" [PartB/partb.cpp:53]   --->   Operation 208 'add' 'i_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [1/1] (0.73ns)   --->   "%j8_mid2 = select i1 %tmp_16, i31 %j8, i31 0" [PartB/partb.cpp:56]   --->   Operation 209 'select' 'j8_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 210 [1/1] (0.73ns)   --->   "%tmp_16_mid2_v = select i1 %tmp_16, i31 %i7, i31 %i_5" [PartB/partb.cpp:58]   --->   Operation 210 'select' 'tmp_16_mid2_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i31 %tmp_16_mid2_v to i15" [PartB/partb.cpp:58]   --->   Operation 211 'trunc' 'tmp_38' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i31 %j8_mid2 to i15" [PartB/partb.cpp:58]   --->   Operation 212 'trunc' 'tmp_39' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (2.52ns)   --->   "%j_5 = add i31 1, %j8_mid2" [PartB/partb.cpp:56]   --->   Operation 213 'add' 'j_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 9.63>
ST_21 : Operation 214 [1/1] (3.36ns)   --->   "%tmp_17 = mul i15 100, %tmp_38" [PartB/partb.cpp:58]   --->   Operation 214 'mul' 'tmp_17' <Predicate = (!exitcond_flatten3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 215 [1/1] (3.02ns)   --->   "%tmp_19 = add i15 %tmp_17, %tmp_39" [PartB/partb.cpp:58]   --->   Operation 215 'add' 'tmp_19' <Predicate = (!exitcond_flatten3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i15 %tmp_19 to i64" [PartB/partb.cpp:58]   --->   Operation 216 'sext' 'tmp_21_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%C_i_addr_2 = getelementptr [10000 x i32]* %C_i, i64 0, i64 %tmp_21_cast" [PartB/partb.cpp:58]   --->   Operation 217 'getelementptr' 'C_i_addr_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_21 : Operation 218 [2/2] (3.25ns)   --->   "%C_i_load = load i32* %C_i_addr_2, align 4" [PartB/partb.cpp:58]   --->   Operation 218 'load' 'C_i_load' <Predicate = (!exitcond_flatten3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 22 <SV = 9> <Delay = 6.50>
ST_22 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:55]   --->   Operation 219 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [PartB/partb.cpp:55]   --->   Operation 220 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_21_cast" [PartB/partb.cpp:58]   --->   Operation 221 'getelementptr' 'C_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_22 : Operation 222 [1/2] (3.25ns)   --->   "%C_i_load = load i32* %C_i_addr_2, align 4" [PartB/partb.cpp:58]   --->   Operation 222 'load' 'C_i_load' <Predicate = (!exitcond_flatten3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 223 [1/1] (3.25ns)   --->   "store i32 %C_i_load, i32* %C_addr, align 4" [PartB/partb.cpp:58]   --->   Operation 223 'store' <Predicate = (!exitcond_flatten3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [PartB/partb.cpp:56]   --->   Operation 224 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 23 <SV = 8> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "ret void" [PartB/partb.cpp:61]   --->   Operation 225 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24          (specbitsmap    ) [ 000000000000000000000000]
StgValue_25          (specbitsmap    ) [ 000000000000000000000000]
StgValue_26          (specbitsmap    ) [ 000000000000000000000000]
StgValue_27          (specbitsmap    ) [ 000000000000000000000000]
StgValue_28          (specbitsmap    ) [ 000000000000000000000000]
StgValue_29          (specbitsmap    ) [ 000000000000000000000000]
StgValue_30          (specbitsmap    ) [ 000000000000000000000000]
StgValue_31          (specbitsmap    ) [ 000000000000000000000000]
StgValue_32          (specbitsmap    ) [ 000000000000000000000000]
StgValue_33          (spectopmodule  ) [ 000000000000000000000000]
nC_read              (read           ) [ 001111111111111111111110]
mC_read              (read           ) [ 001111111000000000000000]
nB_read              (read           ) [ 001111110000000000000000]
mB_read              (read           ) [ 001110000000000000000000]
nA_read              (read           ) [ 001111111111111111110000]
mA_read              (read           ) [ 001110000000000000000000]
A_i                  (alloca         ) [ 001111111111111111110000]
B_i                  (alloca         ) [ 001111111111111111110000]
C_i                  (alloca         ) [ 001111111111111111111110]
StgValue_43          (br             ) [ 011110000000000000000000]
i                    (phi            ) [ 001000000000000000000000]
phi_mul              (phi            ) [ 001000000000000000000000]
tmp_1                (trunc          ) [ 000110000000000000000000]
next_mul             (add            ) [ 011110000000000000000000]
i_cast               (zext           ) [ 000000000000000000000000]
tmp                  (icmp           ) [ 001111110000000000000000]
i_1                  (add            ) [ 011110000000000000000000]
StgValue_51          (br             ) [ 000000000000000000000000]
StgValue_52          (br             ) [ 001110000000000000000000]
cast                 (zext           ) [ 000000000000000000000000]
cast1                (zext           ) [ 000000000000000000000000]
bound                (mul            ) [ 000001110000000000000000]
StgValue_56          (br             ) [ 001111110000000000000000]
j                    (phi            ) [ 000100000000000000000000]
j_cast               (zext           ) [ 000000000000000000000000]
tmp_2                (icmp           ) [ 001110000000000000000000]
j_1                  (add            ) [ 001110000000000000000000]
StgValue_61          (br             ) [ 000000000000000000000000]
tmp_3                (trunc          ) [ 000000000000000000000000]
tmp_5                (add            ) [ 000000000000000000000000]
tmp_5_cast           (zext           ) [ 000010000000000000000000]
A_addr               (getelementptr  ) [ 000010000000000000000000]
StgValue_67          (br             ) [ 011110000000000000000000]
A_i_addr             (getelementptr  ) [ 000000000000000000000000]
A_load               (load           ) [ 000000000000000000000000]
StgValue_70          (store          ) [ 000000000000000000000000]
StgValue_71          (br             ) [ 001110000000000000000000]
indvar_flatten       (phi            ) [ 000001000000000000000000]
i1                   (phi            ) [ 000001000000000000000000]
j2                   (phi            ) [ 000001000000000000000000]
StgValue_75          (specpipeline   ) [ 000000000000000000000000]
j2_cast              (zext           ) [ 000000000000000000000000]
tmp_8                (icmp           ) [ 000000000000000000000000]
exitcond_flatten     (icmp           ) [ 000001110000000000000000]
indvar_flatten_next  (add            ) [ 001001110000000000000000]
StgValue_80          (br             ) [ 000000000000000000000000]
i_2                  (add            ) [ 000000000000000000000000]
j2_mid2              (select         ) [ 000000000000000000000000]
tmp_7_mid2_v         (select         ) [ 001001110000000000000000]
tmp_4                (trunc          ) [ 000001100000000000000000]
tmp_11               (trunc          ) [ 000001100000000000000000]
j_2                  (add            ) [ 001001110000000000000000]
tmp_7                (mul            ) [ 000000000000000000000000]
tmp_9                (add            ) [ 000000000000000000000000]
tmp_9_cast           (sext           ) [ 000001010000000000000000]
B_addr               (getelementptr  ) [ 000001010000000000000000]
StgValue_92          (specpipeline   ) [ 000000000000000000000000]
StgValue_93          (specpipeline   ) [ 000000000000000000000000]
B_i_addr             (getelementptr  ) [ 000000000000000000000000]
B_load               (load           ) [ 000000000000000000000000]
StgValue_96          (store          ) [ 000000000000000000000000]
StgValue_97          (br             ) [ 001001110000000000000000]
cast2                (zext           ) [ 000000000000000000000000]
cast3                (zext           ) [ 000000000000000000000000]
bound4               (mul            ) [ 000000000111111111111110]
StgValue_101         (br             ) [ 000000001110000000000000]
indvar_flatten1      (phi            ) [ 000000000100000000000000]
i3                   (phi            ) [ 000000000100000000000000]
j4                   (phi            ) [ 000000000100000000000000]
StgValue_105         (specpipeline   ) [ 000000000000000000000000]
j4_cast              (zext           ) [ 000000000000000000000000]
tmp_6                (icmp           ) [ 000000000000000000000000]
exitcond_flatten1    (icmp           ) [ 000000000110000000000000]
indvar_flatten_next1 (add            ) [ 000000001110000000000000]
StgValue_110         (br             ) [ 000000000000000000000000]
i_3                  (add            ) [ 000000000000000000000000]
j4_mid2              (select         ) [ 000000000000000000000000]
tmp_5_mid2_v         (select         ) [ 000000001110000000000000]
tmp_15               (trunc          ) [ 000000000110000000000000]
tmp_18               (trunc          ) [ 000000000110000000000000]
j_3                  (add            ) [ 000000001110000000000000]
StgValue_117         (specpipeline   ) [ 000000000000000000000000]
StgValue_118         (specpipeline   ) [ 000000000000000000000000]
tmp_s                (mul            ) [ 000000000000000000000000]
tmp_10               (add            ) [ 000000000000000000000000]
tmp_12_cast          (sext           ) [ 000000000000000000000000]
C_i_addr             (getelementptr  ) [ 000000000000000000000000]
StgValue_123         (store          ) [ 000000000000000000000000]
StgValue_124         (br             ) [ 000000001110000000000000]
StgValue_125         (br             ) [ 000000000001111111110000]
indvar_flatten2      (phi            ) [ 000000000000100000000000]
i5                   (phi            ) [ 000000000000100000000000]
j6                   (phi            ) [ 000000000000111000000000]
j6_cast              (zext           ) [ 000000000000000000000000]
tmp_12               (icmp           ) [ 000000000000011000000000]
exitcond_flatten2    (icmp           ) [ 000000000000111111111110]
indvar_flatten_next3 (add            ) [ 000000000001111111110000]
StgValue_133         (br             ) [ 000000000000000000000000]
i_4                  (add            ) [ 000000000000000000000000]
tmp_12_mid2_v        (select         ) [ 000000000001111111110000]
tmp_20               (trunc          ) [ 000000000000010000000000]
StgValue_137         (br             ) [ 000000000000111111111110]
tmp_13               (mul            ) [ 000000000000001111100000]
j6_mid2              (select         ) [ 000000000000000111110000]
tmp_23               (trunc          ) [ 000000000000000111100000]
tmp_14               (add            ) [ 000000000000000000000000]
tmp_16_cast          (sext           ) [ 000000000000000000000000]
C_i_addr_1           (getelementptr  ) [ 000000000000000111110000]
tmp_31               (bitselect      ) [ 000000000000000000000000]
nA_op_op             (add            ) [ 000000000000000000000000]
tmp_32               (bitselect      ) [ 000000000000000000000000]
p_neg                (xor            ) [ 000000000000000000000000]
p_lshr               (partselect     ) [ 000000000000000000000000]
p_neg_t              (sub            ) [ 000000000000000000000000]
tmp_33               (partselect     ) [ 000000000000000000000000]
tmp_34               (select         ) [ 000000000000000000000000]
tmp_35               (select         ) [ 000000000000000000000000]
tmp_36               (bitconcatenate ) [ 000000000000000111100000]
StgValue_154         (br             ) [ 000000000000111111110000]
k                    (phi            ) [ 000000000000000100000000]
tmp_37               (icmp           ) [ 000000000000111111110000]
tmp_40               (trunc          ) [ 000000000000000000000000]
tmp_22               (add            ) [ 000000000000000000000000]
tmp_24_cast          (sext           ) [ 000000000000000000000000]
A_i_addr_1           (getelementptr  ) [ 000000000000000110000000]
tmp_24               (mul            ) [ 000000000000000000000000]
tmp_26               (add            ) [ 000000000000000000000000]
tmp_27_cast          (sext           ) [ 000000000000000000000000]
B_i_addr_1           (getelementptr  ) [ 000000000000000110000000]
k_1_s                (or             ) [ 000000000000000000000000]
tmp_17_1             (icmp           ) [ 000000000000111111110000]
tmp_41               (trunc          ) [ 000000000000000000000000]
tmp_27               (add            ) [ 000000000000000000000000]
tmp_28_cast          (sext           ) [ 000000000000000000000000]
A_i_addr_2           (getelementptr  ) [ 000000000000000110000000]
tmp_28               (mul            ) [ 000000000000000000000000]
tmp_29               (add            ) [ 000000000000000000000000]
tmp_30_cast          (sext           ) [ 000000000000000000000000]
B_i_addr_2           (getelementptr  ) [ 000000000000000110000000]
k_1_1                (add            ) [ 000000000000111111110000]
A_i_load             (load           ) [ 000000000000000101000000]
B_i_load             (load           ) [ 000000000000000101000000]
A_i_load_1           (load           ) [ 000000000000000101000000]
B_i_load_1           (load           ) [ 000000000000000101000000]
tmp_25               (mul            ) [ 000000000000000100100000]
tmp_20_1             (mul            ) [ 000000000000000100100000]
sum                  (phi            ) [ 000000000000000111110000]
StgValue_187         (br             ) [ 000000000000111111110000]
tmp_21               (specregionbegin) [ 000000000000000000000000]
StgValue_189         (specpipeline   ) [ 000000000000000000000000]
sum_1                (add            ) [ 000000000000111111110000]
empty                (specregionend  ) [ 000000000000000000000000]
StgValue_192         (br             ) [ 000000000000111111110000]
sum_1_1              (add            ) [ 000000000000111111110000]
StgValue_194         (br             ) [ 000000000000111111110000]
sum_lcssa            (phi            ) [ 000000000000000000010000]
StgValue_196         (store          ) [ 000000000000000000000000]
j_4                  (add            ) [ 000000000001111111110000]
StgValue_198         (br             ) [ 000000000001111111110000]
indvar_flatten3      (phi            ) [ 000000000000000000001000]
i7                   (phi            ) [ 000000000000000000001000]
j8                   (phi            ) [ 000000000000000000001000]
StgValue_202         (specpipeline   ) [ 000000000000000000000000]
j8_cast              (zext           ) [ 000000000000000000000000]
tmp_16               (icmp           ) [ 000000000000000000000000]
exitcond_flatten3    (icmp           ) [ 000000000000000000001110]
indvar_flatten_next2 (add            ) [ 000000000000100000001110]
StgValue_207         (br             ) [ 000000000000000000000000]
i_5                  (add            ) [ 000000000000000000000000]
j8_mid2              (select         ) [ 000000000000000000000000]
tmp_16_mid2_v        (select         ) [ 000000000000100000001110]
tmp_38               (trunc          ) [ 000000000000000000001100]
tmp_39               (trunc          ) [ 000000000000000000001100]
j_5                  (add            ) [ 000000000000100000001110]
tmp_17               (mul            ) [ 000000000000000000000000]
tmp_19               (add            ) [ 000000000000000000000000]
tmp_21_cast          (sext           ) [ 000000000000000000001010]
C_i_addr_2           (getelementptr  ) [ 000000000000000000001010]
StgValue_219         (specpipeline   ) [ 000000000000000000000000]
StgValue_220         (specpipeline   ) [ 000000000000000000000000]
C_addr               (getelementptr  ) [ 000000000000000000000000]
C_i_load             (load           ) [ 000000000000000000000000]
StgValue_223         (store          ) [ 000000000000000000000000]
StgValue_224         (br             ) [ 000000000000100000001110]
StgValue_225         (ret            ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="partb_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="A_i_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="B_i_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="C_i_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="nC_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="mC_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="nB_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mB_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="nA_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mA_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="A_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="15" slack="0"/>
<pin id="120" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="14" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="A_i_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="15" slack="1"/>
<pin id="133" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_i_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="214" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="1"/>
<pin id="216" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_70/4 A_i_load/15 A_i_load_1/15 "/>
</bind>
</comp>

<comp id="142" class="1004" name="B_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="15" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="B_i_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="15" slack="1"/>
<pin id="159" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_i_addr/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="0"/>
<pin id="218" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="219" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="1"/>
<pin id="221" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_96/7 B_i_load/15 B_i_load_1/15 "/>
</bind>
</comp>

<comp id="168" class="1004" name="C_i_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="15" slack="0"/>
<pin id="172" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_i_addr/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_123/10 StgValue_196/19 C_i_load/21 "/>
</bind>
</comp>

<comp id="181" class="1004" name="C_i_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="15" slack="0"/>
<pin id="185" dir="1" index="3" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_i_addr_1/14 "/>
</bind>
</comp>

<comp id="187" class="1004" name="A_i_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="15" slack="0"/>
<pin id="191" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_i_addr_1/15 "/>
</bind>
</comp>

<comp id="193" class="1004" name="B_i_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="15" slack="0"/>
<pin id="197" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_i_addr_1/15 "/>
</bind>
</comp>

<comp id="201" class="1004" name="A_i_addr_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="15" slack="0"/>
<pin id="205" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_i_addr_2/15 "/>
</bind>
</comp>

<comp id="207" class="1004" name="B_i_addr_2_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="15" slack="0"/>
<pin id="211" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_i_addr_2/15 "/>
</bind>
</comp>

<comp id="223" class="1004" name="C_i_addr_2_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="15" slack="0"/>
<pin id="227" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_i_addr_2/21 "/>
</bind>
</comp>

<comp id="230" class="1004" name="C_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="15" slack="1"/>
<pin id="234" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/22 "/>
</bind>
</comp>

<comp id="237" class="1004" name="StgValue_223_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_223/22 "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="1"/>
<pin id="246" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="31" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="phi_mul_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="38" slack="1"/>
<pin id="257" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="phi_mul_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="38" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="j_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="31" slack="1"/>
<pin id="268" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="j_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="31" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="indvar_flatten_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="64" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="288" class="1005" name="i1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="1"/>
<pin id="290" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="i1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="31" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="299" class="1005" name="j2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="31" slack="1"/>
<pin id="301" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="j2_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="31" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/5 "/>
</bind>
</comp>

<comp id="310" class="1005" name="indvar_flatten1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="indvar_flatten1_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="64" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/9 "/>
</bind>
</comp>

<comp id="321" class="1005" name="i3_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="1"/>
<pin id="323" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="i3_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="31" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/9 "/>
</bind>
</comp>

<comp id="332" class="1005" name="j4_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="1"/>
<pin id="334" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="j4_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="31" slack="0"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/9 "/>
</bind>
</comp>

<comp id="343" class="1005" name="indvar_flatten2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="indvar_flatten2_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/12 "/>
</bind>
</comp>

<comp id="354" class="1005" name="i5_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="1"/>
<pin id="356" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="i5_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/12 "/>
</bind>
</comp>

<comp id="365" class="1005" name="j6_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="31" slack="1"/>
<pin id="367" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j6 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="j6_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="31" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="1" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6/12 "/>
</bind>
</comp>

<comp id="377" class="1005" name="k_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="k_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="1" slack="1"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/15 "/>
</bind>
</comp>

<comp id="388" class="1005" name="sum_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="sum_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="1" slack="4"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/18 "/>
</bind>
</comp>

<comp id="400" class="1005" name="sum_lcssa_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="402" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum_lcssa (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="sum_lcssa_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="32" slack="1"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_lcssa/19 "/>
</bind>
</comp>

<comp id="411" class="1005" name="indvar_flatten3_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="indvar_flatten3_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="1" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/20 "/>
</bind>
</comp>

<comp id="422" class="1005" name="i7_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="31" slack="1"/>
<pin id="424" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i7 (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="i7_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="0"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="1" slack="1"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7/20 "/>
</bind>
</comp>

<comp id="433" class="1005" name="j8_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="1"/>
<pin id="435" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j8 (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="j8_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="1" slack="1"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j8/20 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="38" slack="0"/>
<pin id="446" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="next_mul_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="38" slack="0"/>
<pin id="451" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="i_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="31" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="i_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="31" slack="0"/>
<pin id="466" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="cast1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="bound_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="j_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="0"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="2"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="j_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="31" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="31" slack="0"/>
<pin id="498" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_5_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="15" slack="1"/>
<pin id="502" dir="0" index="1" bw="15" slack="0"/>
<pin id="503" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_5_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="15" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="j2_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_8_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="2"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="exitcond_flatten_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="1"/>
<pin id="522" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="indvar_flatten_next_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="i_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="31" slack="0"/>
<pin id="533" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="j2_mid2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="31" slack="0"/>
<pin id="539" dir="0" index="2" bw="31" slack="0"/>
<pin id="540" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j2_mid2/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_7_mid2_v_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="31" slack="0"/>
<pin id="547" dir="0" index="2" bw="31" slack="0"/>
<pin id="548" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_mid2_v/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="31" slack="0"/>
<pin id="554" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_11_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="31" slack="0"/>
<pin id="558" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="j_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="31" slack="0"/>
<pin id="563" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_9_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="cast2_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="3"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="cast3_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="3"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="bound4_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="j4_cast_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="31" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j4_cast/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_6_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="4"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="exitcond_flatten1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="1"/>
<pin id="594" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/9 "/>
</bind>
</comp>

<comp id="596" class="1004" name="indvar_flatten_next1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="i_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="31" slack="0"/>
<pin id="605" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="608" class="1004" name="j4_mid2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="31" slack="0"/>
<pin id="611" dir="0" index="2" bw="31" slack="0"/>
<pin id="612" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j4_mid2/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_5_mid2_v_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="31" slack="0"/>
<pin id="619" dir="0" index="2" bw="31" slack="0"/>
<pin id="620" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5_mid2_v/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_15_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="31" slack="0"/>
<pin id="626" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_18_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="31" slack="0"/>
<pin id="630" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="j_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="31" slack="0"/>
<pin id="635" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_12_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="15" slack="0"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/10 "/>
</bind>
</comp>

<comp id="642" class="1004" name="j6_cast_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="31" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j6_cast/12 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_12_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="6"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="651" class="1004" name="exitcond_flatten2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="0"/>
<pin id="653" dir="0" index="1" bw="64" slack="3"/>
<pin id="654" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="indvar_flatten_next3_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="i_4_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="31" slack="0"/>
<pin id="665" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_12_mid2_v_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="31" slack="0"/>
<pin id="671" dir="0" index="2" bw="31" slack="0"/>
<pin id="672" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12_mid2_v/12 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_20_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="31" slack="0"/>
<pin id="678" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="680" class="1004" name="j6_mid2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="2"/>
<pin id="682" dir="0" index="1" bw="31" slack="2"/>
<pin id="683" dir="0" index="2" bw="31" slack="0"/>
<pin id="684" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j6_mid2/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_23_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="31" slack="0"/>
<pin id="689" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_14_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="15" slack="0"/>
<pin id="693" dir="0" index="1" bw="15" slack="1"/>
<pin id="694" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_16_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="15" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/14 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_31_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="8"/>
<pin id="704" dir="0" index="2" bw="6" slack="0"/>
<pin id="705" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/14 "/>
</bind>
</comp>

<comp id="708" class="1004" name="nA_op_op_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="8"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nA_op_op/14 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_32_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="6" slack="0"/>
<pin id="717" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/14 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_neg_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="8"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_neg/14 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_lshr_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="31" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="0" index="3" bw="6" slack="0"/>
<pin id="731" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/14 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_neg_t_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="31" slack="0"/>
<pin id="739" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/14 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_33_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="31" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="0" index="3" bw="6" slack="0"/>
<pin id="747" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/14 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_34_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="31" slack="0"/>
<pin id="755" dir="0" index="2" bw="31" slack="0"/>
<pin id="756" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/14 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_35_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="31" slack="0"/>
<pin id="763" dir="0" index="2" bw="31" slack="0"/>
<pin id="764" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/14 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_36_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="0"/>
<pin id="770" dir="0" index="1" bw="31" slack="0"/>
<pin id="771" dir="0" index="2" bw="1" slack="0"/>
<pin id="772" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/14 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_37_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="1"/>
<pin id="779" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/15 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_40_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_40/15 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_22_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="15" slack="2"/>
<pin id="787" dir="0" index="1" bw="15" slack="0"/>
<pin id="788" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_24_cast_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="15" slack="0"/>
<pin id="792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast/15 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_27_cast_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="15" slack="0"/>
<pin id="797" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/15 "/>
</bind>
</comp>

<comp id="799" class="1004" name="k_1_s_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="k_1_s/15 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_17_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="9"/>
<pin id="808" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_1/15 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_41_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/15 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_27_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="15" slack="2"/>
<pin id="816" dir="0" index="1" bw="15" slack="0"/>
<pin id="817" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/15 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_28_cast_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="15" slack="0"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/15 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_30_cast_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="15" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/15 "/>
</bind>
</comp>

<comp id="828" class="1004" name="k_1_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="3" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1_1/15 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_25_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="0" index="1" bw="32" slack="1"/>
<pin id="837" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_25/17 "/>
</bind>
</comp>

<comp id="838" class="1004" name="tmp_20_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="0" index="1" bw="32" slack="1"/>
<pin id="841" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_20_1/17 "/>
</bind>
</comp>

<comp id="842" class="1004" name="sum_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/18 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sum_1_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1_1/18 "/>
</bind>
</comp>

<comp id="852" class="1004" name="j_4_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="31" slack="5"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/19 "/>
</bind>
</comp>

<comp id="857" class="1004" name="j8_cast_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="31" slack="0"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j8_cast/20 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_16_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="0"/>
<pin id="863" dir="0" index="1" bw="32" slack="7"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/20 "/>
</bind>
</comp>

<comp id="866" class="1004" name="exitcond_flatten3_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="64" slack="0"/>
<pin id="868" dir="0" index="1" bw="64" slack="4"/>
<pin id="869" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/20 "/>
</bind>
</comp>

<comp id="871" class="1004" name="indvar_flatten_next2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="64" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/20 "/>
</bind>
</comp>

<comp id="877" class="1004" name="i_5_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="31" slack="0"/>
<pin id="880" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/20 "/>
</bind>
</comp>

<comp id="883" class="1004" name="j8_mid2_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="31" slack="0"/>
<pin id="886" dir="0" index="2" bw="31" slack="0"/>
<pin id="887" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j8_mid2/20 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_16_mid2_v_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="31" slack="0"/>
<pin id="894" dir="0" index="2" bw="31" slack="0"/>
<pin id="895" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16_mid2_v/20 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_38_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="31" slack="0"/>
<pin id="901" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/20 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_39_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="31" slack="0"/>
<pin id="905" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/20 "/>
</bind>
</comp>

<comp id="907" class="1004" name="j_5_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="31" slack="0"/>
<pin id="910" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/20 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_21_cast_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="15" slack="0"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/21 "/>
</bind>
</comp>

<comp id="917" class="1007" name="grp_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="15" slack="0"/>
<pin id="919" dir="0" index="1" bw="15" slack="1"/>
<pin id="920" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="921" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/6 tmp_9/6 "/>
</bind>
</comp>

<comp id="924" class="1007" name="grp_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="15" slack="0"/>
<pin id="926" dir="0" index="1" bw="15" slack="1"/>
<pin id="927" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="928" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_s/10 tmp_10/10 "/>
</bind>
</comp>

<comp id="931" class="1007" name="tmp_13_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="15" slack="0"/>
<pin id="933" dir="0" index="1" bw="15" slack="1"/>
<pin id="934" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="936" class="1007" name="grp_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="15" slack="0"/>
<pin id="938" dir="0" index="1" bw="15" slack="0"/>
<pin id="939" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="940" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_24/15 tmp_26/15 "/>
</bind>
</comp>

<comp id="944" class="1007" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="15" slack="0"/>
<pin id="946" dir="0" index="1" bw="15" slack="0"/>
<pin id="947" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="948" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_28/15 tmp_29/15 "/>
</bind>
</comp>

<comp id="952" class="1007" name="grp_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="15" slack="0"/>
<pin id="954" dir="0" index="1" bw="15" slack="1"/>
<pin id="955" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="956" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_17/21 tmp_19/21 "/>
</bind>
</comp>

<comp id="959" class="1005" name="nC_read_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="3"/>
<pin id="961" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="967" class="1005" name="mC_read_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="3"/>
<pin id="969" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="972" class="1005" name="nB_read_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="1"/>
<pin id="974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nB_read "/>
</bind>
</comp>

<comp id="978" class="1005" name="mB_read_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="1"/>
<pin id="980" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="983" class="1005" name="nA_read_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="2"/>
<pin id="985" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nA_read "/>
</bind>
</comp>

<comp id="992" class="1005" name="mA_read_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mA_read "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="15" slack="1"/>
<pin id="999" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="next_mul_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="38" slack="0"/>
<pin id="1004" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1011" class="1005" name="i_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="31" slack="0"/>
<pin id="1013" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="bound_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="64" slack="1"/>
<pin id="1018" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1024" class="1005" name="j_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="31" slack="0"/>
<pin id="1026" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_5_cast_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="64" slack="1"/>
<pin id="1031" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="1034" class="1005" name="A_addr_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="14" slack="1"/>
<pin id="1036" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="1039" class="1005" name="exitcond_flatten_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="1"/>
<pin id="1041" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1043" class="1005" name="indvar_flatten_next_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="64" slack="0"/>
<pin id="1045" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp_7_mid2_v_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="31" slack="0"/>
<pin id="1050" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_7_mid2_v "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_4_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="15" slack="1"/>
<pin id="1055" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_11_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="15" slack="1"/>
<pin id="1060" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="j_2_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="31" slack="0"/>
<pin id="1065" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp_9_cast_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="64" slack="1"/>
<pin id="1070" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="1073" class="1005" name="B_addr_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="14" slack="1"/>
<pin id="1075" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="1078" class="1005" name="bound4_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="64" slack="1"/>
<pin id="1080" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="exitcond_flatten1_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="indvar_flatten_next1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="64" slack="0"/>
<pin id="1091" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="tmp_5_mid2_v_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="31" slack="0"/>
<pin id="1096" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_5_mid2_v "/>
</bind>
</comp>

<comp id="1099" class="1005" name="tmp_15_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="15" slack="1"/>
<pin id="1101" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="tmp_18_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="15" slack="1"/>
<pin id="1106" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="j_3_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="31" slack="0"/>
<pin id="1111" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="tmp_12_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="2"/>
<pin id="1116" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="exitcond_flatten2_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="1"/>
<pin id="1121" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="indvar_flatten_next3_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="64" slack="0"/>
<pin id="1125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_12_mid2_v_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="31" slack="0"/>
<pin id="1130" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_12_mid2_v "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp_20_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="15" slack="1"/>
<pin id="1135" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="tmp_13_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="15" slack="1"/>
<pin id="1140" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="j6_mid2_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="31" slack="5"/>
<pin id="1147" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="j6_mid2 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="tmp_23_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="15" slack="1"/>
<pin id="1152" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="C_i_addr_1_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="14" slack="5"/>
<pin id="1158" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="C_i_addr_1 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="tmp_36_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="tmp_37_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="1"/>
<pin id="1168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="A_i_addr_1_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="14" slack="1"/>
<pin id="1172" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_i_addr_1 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="B_i_addr_1_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="14" slack="1"/>
<pin id="1177" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_i_addr_1 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="tmp_17_1_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17_1 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="A_i_addr_2_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="14" slack="1"/>
<pin id="1186" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_i_addr_2 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="B_i_addr_2_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="14" slack="1"/>
<pin id="1191" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_i_addr_2 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="k_1_1_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="0"/>
<pin id="1196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_1_1 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="A_i_load_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_i_load "/>
</bind>
</comp>

<comp id="1204" class="1005" name="B_i_load_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_i_load "/>
</bind>
</comp>

<comp id="1209" class="1005" name="A_i_load_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_i_load_1 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="B_i_load_1_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_i_load_1 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="tmp_25_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_20_1_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_1 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="sum_1_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="sum_1_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="0"/>
<pin id="1236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_1_1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="j_4_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="31" slack="1"/>
<pin id="1241" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="exitcond_flatten3_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="1"/>
<pin id="1246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten3 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="indvar_flatten_next2_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="64" slack="0"/>
<pin id="1250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="tmp_16_mid2_v_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="31" slack="0"/>
<pin id="1255" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_16_mid2_v "/>
</bind>
</comp>

<comp id="1258" class="1005" name="tmp_38_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="15" slack="1"/>
<pin id="1260" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="tmp_39_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="15" slack="1"/>
<pin id="1265" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="j_5_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="31" slack="0"/>
<pin id="1270" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="tmp_21_cast_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="64" slack="1"/>
<pin id="1275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_cast "/>
</bind>
</comp>

<comp id="1278" class="1005" name="C_i_addr_2_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="14" slack="1"/>
<pin id="1280" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_i_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="123" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="149" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="201" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="222"><net_src comp="207" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="174" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="376"><net_src comp="369" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="391"><net_src comp="44" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="399"><net_src comp="392" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="409"><net_src comp="388" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="403" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="414"><net_src comp="36" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="28" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="259" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="32" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="259" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="248" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="248" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="469" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="270" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="270" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="34" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="270" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="513"><net_src comp="303" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="281" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="281" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="26" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="34" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="292" pin="4"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="514" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="303" pin="4"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="28" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="514" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="292" pin="4"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="530" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="536" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="34" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="536" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="566" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="580"><net_src comp="573" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="570" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="336" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="314" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="314" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="26" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="34" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="325" pin="4"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="586" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="336" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="28" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="586" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="325" pin="4"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="602" pin="2"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="608" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="34" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="608" pin="3"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="638" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="645"><net_src comp="369" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="347" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="347" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="26" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="34" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="358" pin="4"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="646" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="358" pin="4"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="662" pin="2"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="668" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="365" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="686"><net_src comp="28" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="690"><net_src comp="680" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="706"><net_src comp="50" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="52" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="42" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="718"><net_src comp="50" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="708" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="52" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="40" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="54" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="721" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="42" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="735"><net_src comp="52" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="740"><net_src comp="28" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="726" pin="4"/><net_sink comp="736" pin=1"/></net>

<net id="748"><net_src comp="54" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="708" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="42" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="52" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="757"><net_src comp="713" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="736" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="742" pin="4"/><net_sink comp="752" pin=2"/></net>

<net id="765"><net_src comp="701" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="28" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="752" pin="3"/><net_sink comp="760" pin=2"/></net>

<net id="773"><net_src comp="56" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="760" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="58" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="381" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="381" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="781" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="785" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="798"><net_src comp="795" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="803"><net_src comp="381" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="42" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="799" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="814" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="827"><net_src comp="824" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="832"><net_src comp="60" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="381" pin="4"/><net_sink comp="828" pin=1"/></net>

<net id="846"><net_src comp="392" pin="4"/><net_sink comp="842" pin=1"/></net>

<net id="851"><net_src comp="842" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="34" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="437" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="870"><net_src comp="415" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="875"><net_src comp="415" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="26" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="34" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="426" pin="4"/><net_sink comp="877" pin=1"/></net>

<net id="888"><net_src comp="861" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="437" pin="4"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="28" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="896"><net_src comp="861" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="426" pin="4"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="877" pin="2"/><net_sink comp="891" pin=2"/></net>

<net id="902"><net_src comp="891" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="883" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="34" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="883" pin="3"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="913" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="922"><net_src comp="48" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="917" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="929"><net_src comp="48" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="924" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="935"><net_src comp="48" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="941"><net_src comp="48" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="781" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="936" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="949"><net_src comp="48" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="810" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="944" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="957"><net_src comp="48" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="952" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="962"><net_src comp="80" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="965"><net_src comp="959" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="966"><net_src comp="959" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="970"><net_src comp="86" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="975"><net_src comp="92" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="981"><net_src comp="98" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="986"><net_src comp="104" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="990"><net_src comp="983" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="995"><net_src comp="110" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="1000"><net_src comp="444" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1005"><net_src comp="448" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1010"><net_src comp="458" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="463" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1019"><net_src comp="475" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1027"><net_src comp="490" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1032"><net_src comp="505" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="1037"><net_src comp="116" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1042"><net_src comp="519" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="524" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1051"><net_src comp="544" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1056"><net_src comp="552" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1061"><net_src comp="556" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1066"><net_src comp="560" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1071"><net_src comp="566" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1076"><net_src comp="142" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1081"><net_src comp="576" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="1084"><net_src comp="1078" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1088"><net_src comp="591" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="596" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1097"><net_src comp="616" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1102"><net_src comp="624" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1107"><net_src comp="628" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1112"><net_src comp="632" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1117"><net_src comp="646" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1122"><net_src comp="651" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1126"><net_src comp="656" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1131"><net_src comp="668" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1136"><net_src comp="676" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1141"><net_src comp="931" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1144"><net_src comp="1138" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1148"><net_src comp="680" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1153"><net_src comp="687" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1159"><net_src comp="181" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1164"><net_src comp="768" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1169"><net_src comp="776" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="187" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1178"><net_src comp="193" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1183"><net_src comp="805" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="201" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1192"><net_src comp="207" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="1197"><net_src comp="828" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1202"><net_src comp="135" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1207"><net_src comp="161" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1212"><net_src comp="135" pin="7"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1217"><net_src comp="161" pin="7"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1222"><net_src comp="834" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1227"><net_src comp="838" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1232"><net_src comp="842" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1237"><net_src comp="847" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1242"><net_src comp="852" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1247"><net_src comp="866" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1251"><net_src comp="871" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1256"><net_src comp="891" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1261"><net_src comp="899" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1266"><net_src comp="903" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1271"><net_src comp="907" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1276"><net_src comp="913" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1281"><net_src comp="223" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {22 }
 - Input state : 
	Port: partb : A | {3 4 }
	Port: partb : B | {6 7 }
	Port: partb : mA | {1 }
	Port: partb : nA | {1 }
	Port: partb : mB | {1 }
	Port: partb : nB | {1 }
	Port: partb : mC | {1 }
	Port: partb : nC | {1 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		next_mul : 1
		i_cast : 1
		tmp : 2
		i_1 : 1
		StgValue_51 : 3
		bound : 1
	State 3
		j_cast : 1
		tmp_2 : 2
		j_1 : 1
		StgValue_61 : 3
		tmp_3 : 1
		tmp_5 : 2
		tmp_5_cast : 3
		A_addr : 4
		A_load : 5
	State 4
		StgValue_70 : 1
	State 5
		j2_cast : 1
		tmp_8 : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_80 : 2
		i_2 : 1
		j2_mid2 : 3
		tmp_7_mid2_v : 3
		tmp_4 : 4
		tmp_11 : 4
		j_2 : 4
	State 6
		tmp_9 : 1
		tmp_9_cast : 2
		B_addr : 3
		B_load : 4
	State 7
		StgValue_96 : 1
	State 8
		bound4 : 1
	State 9
		j4_cast : 1
		tmp_6 : 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_110 : 2
		i_3 : 1
		j4_mid2 : 3
		tmp_5_mid2_v : 3
		tmp_15 : 4
		tmp_18 : 4
		j_3 : 4
	State 10
		tmp_10 : 1
		tmp_12_cast : 2
		C_i_addr : 3
		StgValue_123 : 4
	State 11
	State 12
		j6_cast : 1
		tmp_12 : 2
		exitcond_flatten2 : 1
		indvar_flatten_next3 : 1
		StgValue_133 : 2
		i_4 : 1
		tmp_12_mid2_v : 3
		tmp_20 : 4
	State 13
	State 14
		tmp_23 : 1
		tmp_14 : 2
		tmp_16_cast : 3
		C_i_addr_1 : 4
		tmp_32 : 1
		p_neg_t : 1
		tmp_33 : 1
		tmp_34 : 2
		tmp_35 : 3
		tmp_36 : 4
	State 15
		tmp_37 : 1
		tmp_40 : 1
		tmp_22 : 2
		tmp_24_cast : 3
		A_i_addr_1 : 4
		tmp_24 : 2
		tmp_26 : 3
		tmp_27_cast : 4
		B_i_addr_1 : 5
		A_i_load : 5
		B_i_load : 6
		k_1_s : 1
		tmp_17_1 : 1
		tmp_41 : 1
		tmp_27 : 2
		tmp_28_cast : 3
		A_i_addr_2 : 4
		tmp_28 : 2
		tmp_29 : 3
		tmp_30_cast : 4
		B_i_addr_2 : 5
		A_i_load_1 : 5
		B_i_load_1 : 6
		k_1_1 : 1
	State 16
	State 17
	State 18
		sum_1 : 1
		empty : 1
		sum_1_1 : 2
	State 19
		StgValue_196 : 1
	State 20
		j8_cast : 1
		tmp_16 : 2
		exitcond_flatten3 : 1
		indvar_flatten_next2 : 1
		StgValue_207 : 2
		i_5 : 1
		j8_mid2 : 3
		tmp_16_mid2_v : 3
		tmp_38 : 4
		tmp_39 : 4
		j_5 : 4
	State 21
		tmp_19 : 1
		tmp_21_cast : 2
		C_i_addr_2 : 3
		C_i_load : 4
	State 22
		StgValue_223 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       next_mul_fu_448       |    0    |    0    |    45   |
|          |          i_1_fu_463         |    0    |    0    |    38   |
|          |          j_1_fu_490         |    0    |    0    |    38   |
|          |         tmp_5_fu_500        |    0    |    0    |    21   |
|          |  indvar_flatten_next_fu_524 |    0    |    0    |    71   |
|          |          i_2_fu_530         |    0    |    0    |    38   |
|          |          j_2_fu_560         |    0    |    0    |    38   |
|          | indvar_flatten_next1_fu_596 |    0    |    0    |    71   |
|          |          i_3_fu_602         |    0    |    0    |    38   |
|          |          j_3_fu_632         |    0    |    0    |    38   |
|          | indvar_flatten_next3_fu_656 |    0    |    0    |    71   |
|    add   |          i_4_fu_662         |    0    |    0    |    38   |
|          |        tmp_14_fu_691        |    0    |    0    |    21   |
|          |       nA_op_op_fu_708       |    0    |    0    |    39   |
|          |        tmp_22_fu_785        |    0    |    0    |    21   |
|          |        tmp_27_fu_814        |    0    |    0    |    21   |
|          |         k_1_1_fu_828        |    0    |    0    |    39   |
|          |         sum_1_fu_842        |    0    |    0    |    39   |
|          |        sum_1_1_fu_847       |    0    |    0    |    39   |
|          |          j_4_fu_852         |    0    |    0    |    38   |
|          | indvar_flatten_next2_fu_871 |    0    |    0    |    71   |
|          |          i_5_fu_877         |    0    |    0    |    38   |
|          |          j_5_fu_907         |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|          |        j2_mid2_fu_536       |    0    |    0    |    31   |
|          |     tmp_7_mid2_v_fu_544     |    0    |    0    |    31   |
|          |        j4_mid2_fu_608       |    0    |    0    |    31   |
|          |     tmp_5_mid2_v_fu_616     |    0    |    0    |    31   |
|  select  |     tmp_12_mid2_v_fu_668    |    0    |    0    |    31   |
|          |        j6_mid2_fu_680       |    0    |    0    |    31   |
|          |        tmp_34_fu_752        |    0    |    0    |    31   |
|          |        tmp_35_fu_760        |    0    |    0    |    31   |
|          |        j8_mid2_fu_883       |    0    |    0    |    31   |
|          |     tmp_16_mid2_v_fu_891    |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_458         |    0    |    0    |    18   |
|          |         tmp_2_fu_485        |    0    |    0    |    18   |
|          |         tmp_8_fu_514        |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_519   |    0    |    0    |    29   |
|          |         tmp_6_fu_586        |    0    |    0    |    18   |
|   icmp   |   exitcond_flatten1_fu_591  |    0    |    0    |    29   |
|          |        tmp_12_fu_646        |    0    |    0    |    18   |
|          |   exitcond_flatten2_fu_651  |    0    |    0    |    29   |
|          |        tmp_37_fu_776        |    0    |    0    |    18   |
|          |       tmp_17_1_fu_805       |    0    |    0    |    18   |
|          |        tmp_16_fu_861        |    0    |    0    |    18   |
|          |   exitcond_flatten3_fu_866  |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|          |         bound_fu_475        |    3    |    0    |    20   |
|          |        bound4_fu_576        |    3    |    0    |    20   |
|    mul   |        tmp_25_fu_834        |    3    |    0    |    20   |
|          |       tmp_20_1_fu_838       |    3    |    0    |    20   |
|          |        tmp_13_fu_931        |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        p_neg_t_fu_736       |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|    xor   |         p_neg_fu_721        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_917         |    1    |    0    |    0    |
|          |          grp_fu_924         |    1    |    0    |    0    |
|  muladd  |          grp_fu_936         |    1    |    0    |    0    |
|          |          grp_fu_944         |    1    |    0    |    0    |
|          |          grp_fu_952         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      nC_read_read_fu_80     |    0    |    0    |    0    |
|          |      mC_read_read_fu_86     |    0    |    0    |    0    |
|   read   |      nB_read_read_fu_92     |    0    |    0    |    0    |
|          |      mB_read_read_fu_98     |    0    |    0    |    0    |
|          |     nA_read_read_fu_104     |    0    |    0    |    0    |
|          |     mA_read_read_fu_110     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_444        |    0    |    0    |    0    |
|          |         tmp_3_fu_496        |    0    |    0    |    0    |
|          |         tmp_4_fu_552        |    0    |    0    |    0    |
|          |        tmp_11_fu_556        |    0    |    0    |    0    |
|          |        tmp_15_fu_624        |    0    |    0    |    0    |
|   trunc  |        tmp_18_fu_628        |    0    |    0    |    0    |
|          |        tmp_20_fu_676        |    0    |    0    |    0    |
|          |        tmp_23_fu_687        |    0    |    0    |    0    |
|          |        tmp_40_fu_781        |    0    |    0    |    0    |
|          |        tmp_41_fu_810        |    0    |    0    |    0    |
|          |        tmp_38_fu_899        |    0    |    0    |    0    |
|          |        tmp_39_fu_903        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        i_cast_fu_454        |    0    |    0    |    0    |
|          |         cast_fu_469         |    0    |    0    |    0    |
|          |         cast1_fu_472        |    0    |    0    |    0    |
|          |        j_cast_fu_481        |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_505      |    0    |    0    |    0    |
|   zext   |        j2_cast_fu_510       |    0    |    0    |    0    |
|          |         cast2_fu_570        |    0    |    0    |    0    |
|          |         cast3_fu_573        |    0    |    0    |    0    |
|          |        j4_cast_fu_582       |    0    |    0    |    0    |
|          |        j6_cast_fu_642       |    0    |    0    |    0    |
|          |        j8_cast_fu_857       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_9_cast_fu_566      |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_638     |    0    |    0    |    0    |
|          |      tmp_16_cast_fu_696     |    0    |    0    |    0    |
|   sext   |      tmp_24_cast_fu_790     |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_795     |    0    |    0    |    0    |
|          |      tmp_28_cast_fu_819     |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_824     |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_913     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|        tmp_31_fu_701        |    0    |    0    |    0    |
|          |        tmp_32_fu_713        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        p_lshr_fu_726        |    0    |    0    |    0    |
|          |        tmp_33_fu_742        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_36_fu_768        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    or    |         k_1_s_fu_799        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    18   |    0    |   1669  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| A_i|   32   |    0   |    0   |
| B_i|   32   |    0   |    0   |
| C_i|   32   |    0   |    0   |
+----+--------+--------+--------+
|Total|   96   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       A_addr_reg_1034       |   14   |
|     A_i_addr_1_reg_1170     |   14   |
|     A_i_addr_2_reg_1184     |   14   |
|     A_i_load_1_reg_1209     |   32   |
|      A_i_load_reg_1199      |   32   |
|       B_addr_reg_1073       |   14   |
|     B_i_addr_1_reg_1175     |   14   |
|     B_i_addr_2_reg_1189     |   14   |
|     B_i_load_1_reg_1214     |   32   |
|      B_i_load_reg_1204      |   32   |
|     C_i_addr_1_reg_1156     |   14   |
|     C_i_addr_2_reg_1278     |   14   |
|       bound4_reg_1078       |   64   |
|        bound_reg_1016       |   64   |
|  exitcond_flatten1_reg_1085 |    1   |
|  exitcond_flatten2_reg_1119 |    1   |
|  exitcond_flatten3_reg_1244 |    1   |
|  exitcond_flatten_reg_1039  |    1   |
|          i1_reg_288         |   31   |
|          i3_reg_321         |   31   |
|          i5_reg_354         |   31   |
|          i7_reg_422         |   31   |
|         i_1_reg_1011        |   31   |
|          i_reg_244          |   31   |
|   indvar_flatten1_reg_310   |   64   |
|   indvar_flatten2_reg_343   |   64   |
|   indvar_flatten3_reg_411   |   64   |
|indvar_flatten_next1_reg_1089|   64   |
|indvar_flatten_next2_reg_1248|   64   |
|indvar_flatten_next3_reg_1123|   64   |
| indvar_flatten_next_reg_1043|   64   |
|    indvar_flatten_reg_277   |   64   |
|          j2_reg_299         |   31   |
|          j4_reg_332         |   31   |
|       j6_mid2_reg_1145      |   31   |
|          j6_reg_365         |   31   |
|          j8_reg_433         |   31   |
|         j_1_reg_1024        |   31   |
|         j_2_reg_1063        |   31   |
|         j_3_reg_1109        |   31   |
|         j_4_reg_1239        |   31   |
|         j_5_reg_1268        |   31   |
|          j_reg_266          |   31   |
|        k_1_1_reg_1194       |   32   |
|          k_reg_377          |   32   |
|       mA_read_reg_992       |   32   |
|       mB_read_reg_978       |   32   |
|       mC_read_reg_967       |   32   |
|       nA_read_reg_983       |   32   |
|       nB_read_reg_972       |   32   |
|       nC_read_reg_959       |   32   |
|      next_mul_reg_1002      |   38   |
|       phi_mul_reg_255       |   38   |
|       sum_1_1_reg_1234      |   32   |
|        sum_1_reg_1229       |   32   |
|      sum_lcssa_reg_400      |   32   |
|         sum_reg_388         |   32   |
|       tmp_11_reg_1058       |   15   |
|    tmp_12_mid2_v_reg_1128   |   31   |
|       tmp_12_reg_1114       |    1   |
|       tmp_13_reg_1138       |   15   |
|       tmp_15_reg_1099       |   15   |
|    tmp_16_mid2_v_reg_1253   |   31   |
|      tmp_17_1_reg_1180      |    1   |
|       tmp_18_reg_1104       |   15   |
|        tmp_1_reg_997        |   15   |
|      tmp_20_1_reg_1224      |   32   |
|       tmp_20_reg_1133       |   15   |
|     tmp_21_cast_reg_1273    |   64   |
|       tmp_23_reg_1150       |   15   |
|       tmp_25_reg_1219       |   32   |
|       tmp_36_reg_1161       |   32   |
|       tmp_37_reg_1166       |    1   |
|       tmp_38_reg_1258       |   15   |
|       tmp_39_reg_1263       |   15   |
|        tmp_4_reg_1053       |   15   |
|     tmp_5_cast_reg_1029     |   64   |
|    tmp_5_mid2_v_reg_1094    |   31   |
|    tmp_7_mid2_v_reg_1048    |   31   |
|     tmp_9_cast_reg_1068     |   64   |
|         tmp_reg_1007        |    1   |
+-----------------------------+--------+
|            Total            |  2437  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_135 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_135 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_149 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_161 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_161 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_174 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_174 |  p1  |   2  |  32  |   64   ||    9    |
|     j6_reg_365    |  p0  |   2  |  31  |   62   ||    9    |
|    sum_reg_388    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_917    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_924    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_936    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_944    |  p1  |   2  |  15  |   30   ||    9    |
|     grp_fu_952    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   536  ||  26.718 ||   159   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   18   |    -   |    0   |  1669  |
|   Memory  |   96   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   26   |    -   |   159  |
|  Register |    -   |    -   |    -   |  2437  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   96   |   18   |   26   |  2437  |  1828  |
+-----------+--------+--------+--------+--------+--------+
