// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Ext_KWTA8k,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.657000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=1803,HLS_SYN_LUT=5457,HLS_VERSION=2018_2}" *)

module Ext_KWTA8k (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack,
        com_port_layer_V,
        com_port_layer_V_ap_vld,
        com_port_layer_V_ap_ack,
        com_port_target_V,
        com_port_target_V_ap_vld,
        com_port_target_V_ap_ack,
        com_port_allocated_addr_V,
        com_port_allocated_addr_V_ap_vld,
        com_port_allocated_addr_V_ap_ack,
        com_port_cmd,
        com_port_cmd_ap_vld,
        com_port_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 41'd1;
parameter    ap_ST_fsm_state2 = 41'd2;
parameter    ap_ST_fsm_state3 = 41'd4;
parameter    ap_ST_fsm_state4 = 41'd8;
parameter    ap_ST_fsm_state5 = 41'd16;
parameter    ap_ST_fsm_state6 = 41'd32;
parameter    ap_ST_fsm_state7 = 41'd64;
parameter    ap_ST_fsm_state8 = 41'd128;
parameter    ap_ST_fsm_state9 = 41'd256;
parameter    ap_ST_fsm_state10 = 41'd512;
parameter    ap_ST_fsm_state11 = 41'd1024;
parameter    ap_ST_fsm_state12 = 41'd2048;
parameter    ap_ST_fsm_state13 = 41'd4096;
parameter    ap_ST_fsm_state14 = 41'd8192;
parameter    ap_ST_fsm_state15 = 41'd16384;
parameter    ap_ST_fsm_state16 = 41'd32768;
parameter    ap_ST_fsm_state17 = 41'd65536;
parameter    ap_ST_fsm_state18 = 41'd131072;
parameter    ap_ST_fsm_state19 = 41'd262144;
parameter    ap_ST_fsm_state20 = 41'd524288;
parameter    ap_ST_fsm_state21 = 41'd1048576;
parameter    ap_ST_fsm_state22 = 41'd2097152;
parameter    ap_ST_fsm_state23 = 41'd4194304;
parameter    ap_ST_fsm_state24 = 41'd8388608;
parameter    ap_ST_fsm_state25 = 41'd16777216;
parameter    ap_ST_fsm_state26 = 41'd33554432;
parameter    ap_ST_fsm_state27 = 41'd67108864;
parameter    ap_ST_fsm_state28 = 41'd134217728;
parameter    ap_ST_fsm_state29 = 41'd268435456;
parameter    ap_ST_fsm_state30 = 41'd536870912;
parameter    ap_ST_fsm_state31 = 41'd1073741824;
parameter    ap_ST_fsm_state32 = 41'd2147483648;
parameter    ap_ST_fsm_state33 = 41'd4294967296;
parameter    ap_ST_fsm_state34 = 41'd8589934592;
parameter    ap_ST_fsm_state35 = 41'd17179869184;
parameter    ap_ST_fsm_state36 = 41'd34359738368;
parameter    ap_ST_fsm_state37 = 41'd68719476736;
parameter    ap_ST_fsm_state38 = 41'd137438953472;
parameter    ap_ST_fsm_state39 = 41'd274877906944;
parameter    ap_ST_fsm_state40 = 41'd549755813888;
parameter    ap_ST_fsm_state41 = 41'd1099511627776;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;
output  [7:0] com_port_layer_V;
output   com_port_layer_V_ap_vld;
input   com_port_layer_V_ap_ack;
output  [15:0] com_port_target_V;
output   com_port_target_V_ap_vld;
input   com_port_target_V_ap_ack;
input  [15:0] com_port_allocated_addr_V;
input   com_port_allocated_addr_V_ap_vld;
output   com_port_allocated_addr_V_ap_ack;
output  [7:0] com_port_cmd;
output   com_port_cmd_ap_vld;
input   com_port_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg alloc_free_target_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_cmd_ap_ack;
reg[7:0] com_port_layer_V;
reg com_port_layer_V_ap_vld;
reg[15:0] com_port_target_V;
reg com_port_target_V_ap_vld;
reg com_port_allocated_addr_V_ap_ack;
reg[7:0] com_port_cmd;
reg com_port_cmd_ap_vld;

(* fsm_encoding = "none" *) reg   [40:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] top_heap_V_0;
reg   [63:0] top_heap_V_1;
reg   [2:0] maintain_mask_V_address0;
reg    maintain_mask_V_ce0;
wire   [32:0] maintain_mask_V_q0;
reg   [5:0] heap_tree_V_0_address0;
reg    heap_tree_V_0_ce0;
reg    heap_tree_V_0_we0;
reg   [31:0] heap_tree_V_0_d0;
wire   [31:0] heap_tree_V_0_q0;
reg   [5:0] heap_tree_V_1_address0;
reg    heap_tree_V_1_ce0;
reg    heap_tree_V_1_we0;
reg   [31:0] heap_tree_V_1_d0;
wire   [31:0] heap_tree_V_1_q0;
reg   [10:0] group_tree_V_address0;
reg    group_tree_V_ce0;
reg    group_tree_V_we0;
reg   [7:0] group_tree_V_d0;
wire   [7:0] group_tree_V_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [6:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [7:0] mark_mask_V_q0;
wire   [2:0] extra_mask_V_address0;
reg    extra_mask_V_ce0;
wire   [4:0] extra_mask_V_q0;
reg    alloc_size_blk_n;
reg    alloc_free_target_blk_n;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state36;
wire   [0:0] tmp_24_fu_2849_p3;
wire    ap_CS_fsm_state25;
wire   [0:0] or_cond_fu_2378_p2;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_4_fu_1467_p2;
wire   [0:0] tmp_6_fu_1480_p2;
reg    alloc_cmd_blk_n;
reg    com_port_layer_V_blk_n;
wire   [0:0] grp_fu_1372_p2;
wire    ap_CS_fsm_state11;
reg   [0:0] tmp_6_reg_3103;
reg   [0:0] tmp_3_reg_3107;
reg   [0:0] tmp_50_reg_3277;
reg    com_port_target_V_blk_n;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state12;
reg    com_port_allocated_addr_V_blk_n;
wire    ap_CS_fsm_state35;
reg    com_port_cmd_blk_n;
wire   [4:0] grp_fu_1378_p2;
reg   [4:0] reg_1399;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_predicate_op95_write_state3;
reg    ap_sig_ioackin_com_port_cmd_ap_ack;
reg    ap_predicate_op105_write_state3;
reg    ap_sig_ioackin_com_port_layer_V_ap_ack;
reg    ap_predicate_op116_write_state3;
reg    ap_block_state3_io;
wire    ap_CS_fsm_state21;
reg   [15:0] reg_1403;
wire    ap_CS_fsm_state6;
reg   [4:0] reg_1408;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state28;
reg   [7:0] reg_1412;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state38;
reg   [32:0] reg_1424;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state40;
reg   [7:0] alloc_cmd_read_reg_3041;
reg    ap_block_state1;
wire   [15:0] size_V_fu_1428_p1;
reg   [15:0] size_V_reg_3047;
reg   [31:0] alloc_free_target_re_reg_3052;
wire   [19:0] free_target_V_fu_1432_p1;
reg   [19:0] free_target_V_reg_3061;
reg   [15:0] p_Result_14_fu_1442_p4;
reg   [15:0] p_Result_14_reg_3067;
reg   [0:0] tmp_4_reg_3079;
reg   [63:0] p_Val2_6_reg_3083;
reg   [63:0] p_Val2_7_reg_3093;
reg   [4:0] loc2_V_1_reg_3121;
reg   [10:0] phitmp2_reg_3126;
reg   [0:0] tmp_5_reg_3132;
wire   [63:0] TMP_0_V_fu_1518_p3;
reg   [63:0] TMP_0_V_reg_3136;
wire   [63:0] p_not_fu_1526_p2;
reg   [63:0] p_not_reg_3141;
wire   [19:0] r_V_27_fu_1587_p3;
reg   [19:0] r_V_27_reg_3146;
reg   [4:0] extra_mask_V_load_reg_3152;
wire   [5:0] tmp_33_fu_1595_p2;
reg   [5:0] tmp_33_reg_3157;
wire   [5:0] loc_in_group_tree_V_3_fu_1617_p2;
reg   [5:0] loc_in_group_tree_V_3_reg_3162;
wire    ap_CS_fsm_state5;
wire   [19:0] tmp_34_fu_1626_p2;
reg   [19:0] tmp_34_reg_3167;
wire   [4:0] loc2_V_2_fu_1635_p1;
reg   [4:0] loc2_V_2_reg_3173;
reg   [10:0] r_V_8_reg_3178;
reg   [10:0] group_tree_V_addr_reg_3183;
wire   [3:0] tmp_91_fu_1669_p1;
reg   [3:0] tmp_91_reg_3193;
reg   [7:0] mark_mask_V_load_reg_3198;
wire  signed [63:0] tmp0_V_fu_1715_p1;
wire    ap_CS_fsm_state7;
reg   [15:0] p_Result_15_fu_1719_p4;
wire   [63:0] r_V_12_fu_1733_p2;
wire   [3:0] now1_V_fu_1739_p2;
reg   [63:0] p_Result_16_fu_1790_p4;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_45_fu_1760_p2;
reg   [15:0] p_Result_17_fu_1800_p4;
wire   [63:0] r_V_15_fu_1814_p2;
wire   [3:0] now1_V_1_fu_1820_p2;
reg   [5:0] heap_tree_V_0_addr_2_reg_3246;
wire    ap_CS_fsm_state9;
reg   [5:0] heap_tree_V_1_addr_2_reg_3251;
wire   [0:0] icmp2_fu_1861_p2;
reg   [0:0] icmp2_reg_3256;
wire   [31:0] i_assign_3_fu_1871_p1;
reg   [31:0] i_assign_3_reg_3261;
reg   [31:0] p_Result_6_fu_1887_p4;
reg   [31:0] p_Result_6_reg_3266;
wire   [0:0] p_Repl2_6_fu_1908_p2;
reg   [0:0] p_Repl2_6_reg_3272;
wire   [0:0] tmp_50_fu_1914_p2;
wire    ap_CS_fsm_state14;
wire   [0:0] grp_fu_1393_p2;
reg   [5:0] newIndex_trunc1_reg_3289;
wire   [0:0] icmp1_fu_2006_p2;
reg   [0:0] icmp1_reg_3294;
wire   [31:0] r_V_25_fu_2030_p2;
reg   [31:0] r_V_25_reg_3304;
wire    ap_CS_fsm_state15;
reg   [5:0] heap_tree_V_0_addr_1_reg_3310;
reg   [5:0] heap_tree_V_1_addr_1_reg_3315;
wire   [31:0] tmp_37_fu_2048_p2;
reg   [31:0] tmp_37_reg_3320;
reg   [63:0] p_Result_3_fu_2089_p4;
wire    ap_CS_fsm_state17;
wire   [63:0] tmp_31_fu_2122_p2;
wire    ap_CS_fsm_state19;
wire   [63:0] tmp_9_fu_2133_p1;
reg   [63:0] tmp_9_reg_3336;
wire   [63:0] tmp0_V_6_fu_2137_p2;
reg   [63:0] tmp0_V_6_reg_3342;
wire   [6:0] p_0167_0_i1_cast_fu_2181_p1;
reg   [6:0] p_0167_0_i1_cast_reg_3362;
wire   [6:0] p_0252_0_i1_cast_fu_2191_p1;
reg   [6:0] p_0252_0_i1_cast_reg_3370;
wire   [6:0] p_0248_0_i1_cast_fu_2201_p1;
reg   [6:0] p_0248_0_i1_cast_reg_3378;
wire   [7:0] tmp_56_fu_2244_p2;
reg   [7:0] tmp_56_reg_3386;
wire    ap_CS_fsm_state22;
reg   [5:0] heap_tree_V_0_addr_3_reg_3393;
reg   [5:0] heap_tree_V_1_addr_3_reg_3398;
wire   [0:0] icmp8_fu_2306_p2;
reg   [0:0] icmp8_reg_3403;
wire   [31:0] tmp_59_fu_2312_p2;
reg   [31:0] tmp_59_reg_3407;
wire    ap_CS_fsm_state23;
wire   [31:0] tmp_60_fu_2318_p2;
reg   [31:0] tmp_60_reg_3412;
wire    ap_CS_fsm_state24;
wire   [5:0] p_061_0_i_cast_fu_2349_p1;
reg   [5:0] p_061_0_i_cast_reg_3426;
wire   [5:0] tmp_63_fu_2363_p2;
reg   [5:0] tmp_63_reg_3434;
reg    ap_block_state25_io;
reg   [0:0] or_cond_reg_3439;
wire   [12:0] tree_offset_V_fu_2395_p2;
reg   [12:0] tree_offset_V_reg_3443;
reg   [10:0] group_tree_V_addr_1_reg_3449;
wire  signed [31:0] group_tree_tmp_V_fu_2420_p2;
reg  signed [31:0] group_tree_tmp_V_reg_3459;
wire   [15:0] tree_offset_V_cast_fu_2426_p1;
reg   [15:0] tree_offset_V_cast_reg_3465;
wire    ap_CS_fsm_state27;
reg   [0:0] tmp_122_reg_3479;
wire   [6:0] p_0252_0_i_cast_fu_2499_p1;
reg   [6:0] p_0252_0_i_cast_reg_3490;
wire   [7:0] tmp_72_fu_2561_p2;
reg   [7:0] tmp_72_reg_3503;
wire   [5:0] lhs_V_7_cast_fu_2567_p1;
reg   [5:0] lhs_V_7_cast_reg_3508;
wire   [16:0] r_V_18_fu_2602_p2;
reg   [16:0] r_V_18_reg_3513;
wire    ap_CS_fsm_state32;
wire   [31:0] i_assign_5_fu_2724_p1;
reg   [31:0] i_assign_5_reg_3523;
reg   [31:0] p_Result_10_fu_2756_p4;
wire   [31:0] i_assign_6_fu_2767_p1;
reg   [31:0] i_assign_6_reg_3536;
wire   [0:0] p_Repl2_10_fu_2809_p2;
reg   [0:0] p_Repl2_10_reg_3541;
reg   [15:0] addr_HTA_V_3_reg_3546;
wire   [4:0] loc2_V_fu_2845_p1;
reg   [4:0] loc2_V_reg_3555;
reg   [0:0] tmp_24_reg_3560;
reg    ap_block_state36_io;
reg   [10:0] r_V_s_reg_3564;
reg   [5:0] newIndex_trunc_reg_3578;
wire   [0:0] icmp_fu_2908_p2;
reg   [0:0] icmp_reg_3583;
reg   [5:0] heap_tree_V_0_addr_reg_3593;
wire    ap_CS_fsm_state37;
reg   [5:0] heap_tree_V_1_addr_reg_3598;
wire   [31:0] tmp_25_fu_2943_p2;
reg   [31:0] tmp_25_reg_3603;
wire   [31:0] tmp_26_fu_2956_p2;
reg   [31:0] tmp_26_reg_3609;
reg   [63:0] p_Result_1_fu_2997_p4;
wire    ap_CS_fsm_state39;
wire   [63:0] tmp_20_fu_3036_p2;
wire    ap_CS_fsm_state41;
reg   [4:0] layer0_V_reg_651;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_1452_p2;
wire   [15:0] TMP_1_V_fu_1462_p2;
reg   [3:0] p_4_reg_708;
reg   [63:0] p_02009_0_in_reg_717;
reg   [15:0] p_01880_0_in_in_reg_726;
reg   [63:0] p_Val2_17_reg_735;
reg   [31:0] p_Val2_11_reg_745;
reg   [31:0] heap_tree_V_1_load_3_reg_754;
reg   [63:0] storemerge_reg_763;
reg   [3:0] ap_phi_mux_p_0167_0_i1_phi_fu_775_p34;
reg   [3:0] p_0167_0_i1_reg_772;
wire   [0:0] tmp_s_fu_2175_p2;
wire   [15:0] AA_V_fu_2141_p1;
reg   [4:0] ap_phi_mux_p_0252_0_i1_phi_fu_832_p34;
reg   [4:0] p_0252_0_i1_reg_829;
wire   [0:0] tmp_46_fu_2185_p2;
wire   [15:0] BB_V_fu_2145_p4;
reg   [5:0] ap_phi_mux_p_0248_0_i1_phi_fu_889_p34;
reg   [5:0] p_0248_0_i1_reg_886;
wire   [0:0] tmp_51_fu_2195_p2;
wire   [15:0] CC_V_fu_2155_p4;
reg   [4:0] p_0244_0_i1_reg_943;
wire   [0:0] tmp_52_fu_2205_p2;
wire   [15:0] DD_V_fu_2165_p4;
reg   [31:0] ap_phi_mux_heap_tree_V_load_6_p_phi_fu_1019_p4;
reg   [31:0] heap_tree_V_load_6_p_reg_1016;
reg   [3:0] ap_phi_mux_p_061_0_i_phi_fu_1031_p34;
wire   [0:0] tmp_61_fu_2343_p2;
wire   [15:0] AA_V_1_fu_2329_p1;
reg   [4:0] p_0102_0_i_reg_1084;
wire   [0:0] tmp_62_fu_2353_p2;
wire   [15:0] BB_V_1_fu_2333_p4;
reg   [3:0] p_0167_0_i_reg_1157;
wire   [0:0] tmp_69_fu_2487_p2;
wire   [15:0] AA_V_2_fu_2451_p1;
reg   [4:0] ap_phi_mux_p_0252_0_i_phi_fu_1217_p34;
wire   [0:0] tmp_70_fu_2493_p2;
wire   [15:0] BB_V_2_fu_2455_p4;
reg   [5:0] p_0248_0_i_reg_1270;
wire   [0:0] tmp_71_fu_2503_p2;
wire  signed [15:0] CC_V_1_fu_2475_p1;
reg   [31:0] p_Val2_16_reg_1343;
wire   [0:0] icmp4_fu_2742_p2;
reg   [63:0] p_Result_13_fu_2830_p4;
reg   [63:0] ap_phi_mux_storemerge1_phi_fu_1355_p6;
reg   [63:0] storemerge1_reg_1352;
wire    ap_CS_fsm_state34;
reg   [31:0] heap_tree_V_1_load_2_reg_1363;
wire   [63:0] tmp_22_fu_1485_p1;
wire   [63:0] tmp_35_fu_1649_p1;
wire   [63:0] tmp_38_fu_1664_p1;
wire   [63:0] newIndex1_fu_1846_p1;
wire   [63:0] tmp_32_fu_1983_p1;
wire   [63:0] tmp_27_fu_2018_p1;
wire   [63:0] newIndex_fu_2036_p1;
wire   [63:0] newIndex2_fu_2290_p1;
wire   [63:0] tmp_66_fu_2401_p1;
wire   [63:0] tmp_83_fu_2685_p1;
wire   [63:0] tmp_21_fu_2885_p1;
wire   [63:0] tmp_17_fu_2920_p1;
wire   [63:0] newIndex4_fu_2938_p1;
reg   [63:0] p_Result_7_fu_1928_p4;
reg    ap_predicate_op225_write_state11;
reg    ap_sig_ioackin_com_port_target_V_ap_ack;
reg    ap_block_state11_io;
reg   [63:0] p_Result_2_fu_2062_p4;
wire   [63:0] tmp_30_fu_2111_p2;
reg   [63:0] p_Result_11_fu_2776_p4;
reg   [63:0] p_Result_s_fu_2970_p4;
wire   [63:0] tmp_19_fu_3025_p2;
reg   [63:0] p_Result_9_fu_1958_p4;
wire    ap_CS_fsm_state20;
wire   [31:0] tmp_81_fu_2680_p1;
wire   [31:0] tmp_8_fu_2861_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
reg    ap_block_state29_io;
reg    ap_reg_ioackin_com_port_cmd_ap_ack;
wire   [7:0] p_3_fu_1491_p1;
wire   [7:0] p_2_fu_1532_p1;
reg    ap_reg_ioackin_com_port_layer_V_ap_ack;
reg    ap_reg_ioackin_com_port_target_V_ap_ack;
wire   [7:0] p_6_fu_1830_p2;
wire   [7:0] r_V_22_fu_2705_p2;
reg   [31:0] p_Result_8_fu_1943_p4;
wire   [31:0] tmp_39_fu_2077_p2;
reg   [31:0] p_Result_12_fu_2815_p4;
wire   [31:0] tmp_28_fu_2985_p2;
wire   [15:0] tmp_size_V_fu_1436_p2;
wire   [15:0] p_1_fu_1457_p2;
wire   [0:0] tmp_53_fu_1514_p1;
wire   [5:0] rhs_V_8_cast_fu_1537_p1;
wire  signed [5:0] r_V_26_fu_1541_p2;
wire   [5:0] tmp_14_fu_1562_p2;
wire   [31:0] tmp_13_fu_1559_p1;
wire  signed [31:0] tmp_38_cast_fu_1568_p1;
wire   [31:0] tmp_15_fu_1572_p2;
wire  signed [19:0] tmp_34_cast_fu_1555_p1;
wire   [0:0] tmp_92_fu_1547_p3;
wire   [19:0] tmp_93_fu_1578_p1;
wire   [19:0] tmp_16_fu_1582_p2;
wire   [4:0] tmp_95_fu_1601_p1;
wire   [4:0] tmp_23_fu_1604_p2;
wire   [5:0] shift_constant_V_loa_2_fu_1613_p1;
wire   [5:0] tmp_50_cast_fu_1609_p1;
wire   [19:0] tmp_57_cast_fu_1623_p1;
wire   [15:0] tree_offset_V_2_fu_1631_p1;
wire   [6:0] rhs_V_cast_fu_1654_p1;
wire   [6:0] r_V_10_fu_1658_p2;
wire   [31:0] tmp_36_fu_1676_p1;
wire   [7:0] tmp_40_fu_1686_p2;
wire   [31:0] lhs_V_1_fu_1680_p2;
wire   [23:0] tmp_42_fu_1697_p4;
wire   [7:0] tmp_41_fu_1692_p2;
wire   [31:0] r_V_11_fu_1707_p3;
wire   [15:0] loc_in_group_tree_V_s_fu_1673_p1;
wire   [63:0] tmp_43_fu_1729_p1;
wire   [1:0] rec_bits_V_fu_1744_p1;
wire   [0:0] tmp_44_fu_1748_p2;
wire   [0:0] not_s_fu_1754_p2;
wire   [14:0] p_01880_0_in_fu_1766_p4;
wire   [15:0] tmp_47_fu_1776_p1;
wire   [15:0] loc_in_group_tree_V_fu_1780_p2;
wire   [31:0] i_assign_2_fu_1786_p1;
wire   [63:0] tmp_49_fu_1810_p1;
wire   [7:0] tmp_111_fu_1826_p1;
wire   [5:0] newIndex_trunc2_fu_1837_p4;
wire   [4:0] tmp_112_fu_1852_p4;
wire   [1:0] tmp_110_fu_1867_p1;
wire   [31:0] p_Val2_s_fu_1880_p3;
wire   [0:0] p_Repl2_4_fu_1874_p2;
wire   [3:0] tmp_115_fu_1898_p4;
wire   [31:0] i_assign_4_fu_1920_p1;
wire   [0:0] p_Repl2_5_fu_1923_p2;
wire   [0:0] p_Repl2_7_fu_1952_p2;
wire   [3:0] tmp_90_fu_1973_p1;
wire   [3:0] r_V_9_fu_1977_p2;
wire   [6:0] tmp_102_fu_1997_p4;
wire   [3:0] r_V_7_fu_2012_p2;
wire   [31:0] tmp_101_fu_2023_p1;
wire   [31:0] tmp_33_cast_fu_2027_p1;
wire   [31:0] heap_tree_V_load_2_p_fu_2041_p3;
wire   [31:0] i_assign_1_fu_2054_p1;
wire   [0:0] p_Repl2_2_fu_2057_p2;
wire   [0:0] p_Repl2_3_fu_2083_p2;
wire  signed [63:0] maintain_mask_V_load_6_fu_2098_p1;
wire   [63:0] tmp_29_fu_2102_p1;
wire   [63:0] r_V_24_fu_2105_p2;
wire  signed [5:0] p_0244_0_i1_cast_fu_2211_p1;
wire   [6:0] tmp8_fu_2227_p2;
wire   [6:0] p_0244_0_i1_cast1_fu_2215_p1;
wire   [6:0] tmp9_fu_2235_p2;
wire   [7:0] tmp8_cast_fu_2231_p1;
wire   [7:0] tmp9_cast_fu_2240_p1;
wire   [10:0] tmp_57_fu_2250_p3;
wire   [5:0] tmp_55_fu_2223_p1;
wire   [5:0] tmp_54_fu_2219_p1;
wire   [5:0] tmp10_fu_2266_p2;
wire   [5:0] tmp11_fu_2272_p2;
wire   [11:0] tmp_85_cast1_fu_2262_p1;
wire   [11:0] tmp_84_cast_fu_2258_p1;
wire   [5:0] tmp_58_fu_2278_p2;
wire   [11:0] layer_offset_V_fu_2284_p2;
wire   [5:0] tmp_118_fu_2296_p4;
wire   [31:0] tmp1_V_fu_2323_p2;
wire   [5:0] p_0102_0_i_cast_fu_2359_p1;
wire   [0:0] tmp_64_fu_2368_p2;
wire   [0:0] tmp_65_fu_2373_p2;
wire   [12:0] r_V_16_fu_2384_p3;
wire   [12:0] tmp_94_cast_fu_2391_p1;
wire   [31:0] tmp_67_fu_2406_p1;
wire  signed [31:0] group_tree_mask_V_lo_1_fu_2416_p1;
wire   [31:0] i_op_assign_fu_2410_p2;
wire  signed [32:0] group_tree_tmp_V_cas_1_fu_2432_p1;
wire   [32:0] tmp_68_fu_2435_p2;
wire  signed [33:0] group_tree_tmp_V_cas_fu_2429_p1;
wire  signed [33:0] tmp_71_cast_fu_2441_p1;
wire   [33:0] group_tree_tmp_maske_fu_2445_p2;
wire  signed [1:0] tmp_121_fu_2465_p4;
wire   [6:0] p_0248_0_i_cast_fu_2509_p1;
wire   [6:0] tmp13_fu_2520_p2;
wire   [6:0] p_0244_0_i_cast_fu_2513_p3;
wire   [3:0] tmp_123_fu_2529_p1;
wire   [2:0] tmp_125_fu_2539_p4;
wire   [3:0] tmp_124_fu_2533_p2;
wire   [6:0] tmp14_fu_2549_p3;
wire   [7:0] tmp14_cast_fu_2557_p1;
wire   [7:0] tmp13_cast_fu_2525_p1;
wire   [5:0] tmp_74_fu_2574_p2;
wire   [31:0] tmp_73_fu_2571_p1;
wire   [31:0] tmp_111_cast_fu_2580_p1;
wire   [31:0] tmp_75_fu_2584_p2;
wire   [15:0] r_V_17_fu_2590_p1;
wire   [16:0] lhs_V_2_fu_2594_p1;
wire   [16:0] rhs_V_fu_2598_p1;
wire   [17:0] lhs_V_3_fu_2608_p1;
wire   [17:0] rhs_V_1_fu_2611_p1;
wire   [17:0] r_V_19_fu_2615_p2;
wire  signed [5:0] r_V_23_fu_2625_p2;
wire  signed [19:0] loc_in_layer_V_fu_2621_p1;
wire   [5:0] tmp_78_fu_2646_p2;
wire  signed [19:0] tmp_115_cast_fu_2652_p1;
wire   [31:0] tmp_77_fu_2642_p1;
wire  signed [31:0] tmp_76_fu_2638_p1;
wire   [31:0] tmp_80_fu_2662_p2;
wire   [0:0] tmp_127_fu_2630_p3;
wire   [19:0] tmp_79_fu_2656_p2;
wire   [19:0] tmp_128_fu_2668_p1;
wire   [19:0] r_V_21_fu_2672_p3;
wire   [5:0] tmp_132_fu_2701_p1;
wire   [5:0] tmp_131_fu_2697_p1;
wire   [1:0] tmp_130_fu_2693_p1;
wire   [1:0] tmp_129_fu_2689_p1;
wire   [1:0] r_V_25_cast_fu_2718_p2;
wire   [1:0] tmp_133_fu_2733_p4;
wire   [31:0] p_Val2_15_fu_2748_p3;
wire   [0:0] p_Repl2_8_fu_2727_p2;
wire   [0:0] p_Repl2_9_fu_2770_p2;
wire   [5:0] r_V_25_cast1_fu_2712_p2;
wire   [3:0] tmp_84_fu_2791_p4;
wire   [5:0] p_s_fu_2801_p3;
wire   [0:0] p_Repl2_11_fu_2824_p2;
wire   [15:0] r_V_fu_2856_p2;
wire   [3:0] tmp_86_fu_2875_p1;
wire   [3:0] r_V_5_fu_2879_p2;
wire   [4:0] tmp_100_fu_2899_p4;
wire   [3:0] r_V_3_fu_2914_p2;
wire   [31:0] tmp_99_fu_2925_p1;
wire   [31:0] tmp_22_cast_fu_2929_p1;
wire   [31:0] r_V_6_fu_2932_p2;
wire   [31:0] heap_tree_V_load_phi_fu_2949_p3;
wire   [31:0] i_assign_fu_2962_p1;
wire   [0:0] p_Repl2_s_fu_2965_p2;
wire   [0:0] p_Repl2_1_fu_2991_p2;
wire  signed [63:0] maintain_mask_V_load_4_fu_3006_p1;
wire   [63:0] tmp_18_fu_3010_p1;
wire   [63:0] r_V_4_fu_3013_p2;
wire   [63:0] tmp0_V_2_fu_3019_p2;
reg   [40:0] ap_NS_fsm;
reg    ap_condition_1086;
reg    ap_condition_987;
reg    ap_condition_1510;
reg    ap_condition_768;
reg    ap_condition_1343;
reg    ap_condition_1170;
reg    ap_condition_1593;

// power-on initialization
initial begin
#0 ap_CS_fsm = 41'd1;
#0 top_heap_V_0 = 64'd18446744073709551615;
#0 top_heap_V_1 = 64'd18446744073709551615;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_cmd_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_layer_V_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_target_V_ap_ack = 1'b0;
end

Ext_KWTA8k_maintabkb #(
    .DataWidth( 33 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
maintain_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(maintain_mask_V_address0),
    .ce0(maintain_mask_V_ce0),
    .q0(maintain_mask_V_q0)
);

Ext_KWTA8k_heap_tcud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_0_address0),
    .ce0(heap_tree_V_0_ce0),
    .we0(heap_tree_V_0_we0),
    .d0(heap_tree_V_0_d0),
    .q0(heap_tree_V_0_q0)
);

Ext_KWTA8k_heap_tcud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_1_address0),
    .ce0(heap_tree_V_1_ce0),
    .we0(heap_tree_V_1_we0),
    .d0(heap_tree_V_1_d0),
    .q0(heap_tree_V_1_q0)
);

Ext_KWTA8k_group_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
group_tree_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_address0),
    .ce0(group_tree_V_ce0),
    .we0(group_tree_V_we0),
    .d0(group_tree_V_d0),
    .q0(group_tree_V_q0)
);

Ext_KWTA8k_group_fYi #(
    .DataWidth( 31 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

Ext_KWTA8k_shift_g8j #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

Ext_KWTA8k_mark_mhbi #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

Ext_KWTA8k_extra_ibs #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
extra_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(extra_mask_V_address0),
    .ce0(extra_mask_V_ce0),
    .q0(extra_mask_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op95_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io)) | ((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25) & (or_cond_fu_2378_p2 == 1'd1)) | ((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd0)) | ((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd1)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op95_write_state3 == 1'b1) & (1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state25) & (or_cond_fu_2378_p2 == 1'd1)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd0)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd1)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op225_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_io)) | ((ap_predicate_op116_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op105_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io)))) begin
            ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op225_write_state11 == 1'b1) & (com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((ap_predicate_op116_write_state3 == 1'b1) & (com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op105_write_state3 == 1'b1) & (com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state29)))) begin
            ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op225_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_io)) | ((ap_predicate_op116_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op105_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io)))) begin
            ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op225_write_state11 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((ap_predicate_op116_write_state3 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op105_write_state3 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state29)))) begin
            ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state12) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1)) | ((1'b1 == ap_CS_fsm_state30) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1)) | ((ap_predicate_op225_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_io)))) begin
            ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b0;
        end else if ((((com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((ap_predicate_op225_write_state11 == 1'b1) & (com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state11)))) begin
            ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        if ((icmp_reg_3583 == 1'd0)) begin
            heap_tree_V_1_load_2_reg_1363 <= tmp_26_fu_2956_p2;
        end else if ((icmp_reg_3583 == 1'd1)) begin
            heap_tree_V_1_load_2_reg_1363 <= heap_tree_V_1_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        if ((icmp1_reg_3294 == 1'd0)) begin
            heap_tree_V_1_load_3_reg_754 <= tmp_37_fu_2048_p2;
        end else if ((icmp1_reg_3294 == 1'd1)) begin
            heap_tree_V_1_load_3_reg_754 <= heap_tree_V_1_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp8_reg_3403 == 1'd0)) begin
            heap_tree_V_load_6_p_reg_1016 <= heap_tree_V_1_q0;
        end else if ((icmp8_reg_3403 == 1'd1)) begin
            heap_tree_V_load_6_p_reg_1016 <= heap_tree_V_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_fu_1452_p2 == 1'd1)) begin
            layer0_V_reg_651 <= 5'd13;
        end else if ((1'b1 == ap_condition_768)) begin
            layer0_V_reg_651 <= 5'd29;
        end else if (((16'd2 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd30;
        end else if (((16'd4 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd31;
        end else if (((16'd8 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd0;
        end else if (((16'd16 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd1;
        end else if (((16'd32 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd2;
        end else if (((16'd64 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd3;
        end else if (((16'd128 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd4;
        end else if (((16'd256 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd5;
        end else if (((16'd512 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd6;
        end else if (((16'd1024 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd7;
        end else if (((16'd2048 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd8;
        end else if (((16'd4096 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd9;
        end else if (((16'd8192 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd10;
        end else if (((16'd16384 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd11;
        end else if (((16'd32768 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0))) begin
            layer0_V_reg_651 <= 5'd12;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        if ((tmp_62_fu_2353_p2 == 1'd1)) begin
            p_0102_0_i_reg_1084 <= 5'd0;
        end else if ((1'b1 == ap_condition_1343)) begin
            p_0102_0_i_reg_1084 <= 5'd16;
        end else if (((16'd2 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd17;
        end else if (((16'd4 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd18;
        end else if (((16'd8 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd19;
        end else if (((16'd16 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd20;
        end else if (((16'd32 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd21;
        end else if (((16'd64 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd22;
        end else if (((16'd128 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd23;
        end else if (((16'd256 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd24;
        end else if (((16'd512 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd25;
        end else if (((16'd1024 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd26;
        end else if (((16'd2048 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd27;
        end else if (((16'd4096 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd28;
        end else if (((16'd8192 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd29;
        end else if (((16'd16384 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd30;
        end else if (((16'd32768 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0))) begin
            p_0102_0_i_reg_1084 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd1)) | (~(16'd2 == AA_V_fu_2141_p1) & ~(16'd4 == AA_V_fu_2141_p1) & ~(16'd8 == AA_V_fu_2141_p1) & ~(16'd16 == AA_V_fu_2141_p1) & ~(16'd32 == AA_V_fu_2141_p1) & ~(16'd64 == AA_V_fu_2141_p1) & ~(16'd128 == AA_V_fu_2141_p1) & ~(16'd256 == AA_V_fu_2141_p1) & ~(16'd512 == AA_V_fu_2141_p1) & ~(16'd1024 == AA_V_fu_2141_p1) & ~(16'd2048 == AA_V_fu_2141_p1) & ~(16'd4096 == AA_V_fu_2141_p1) & ~(16'd8192 == AA_V_fu_2141_p1) & ~(16'd16384 == AA_V_fu_2141_p1) & ~(16'd32768 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0)))) begin
        p_0167_0_i1_reg_772 <= 4'd0;
    end else if (((16'd2 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd1;
    end else if (((16'd4 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd2;
    end else if (((16'd8 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd3;
    end else if (((16'd16 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd4;
    end else if (((16'd32 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd5;
    end else if (((16'd64 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd6;
    end else if (((16'd128 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd7;
    end else if (((16'd256 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd8;
    end else if (((16'd512 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd9;
    end else if (((16'd1024 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd10;
    end else if (((16'd2048 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd11;
    end else if (((16'd4096 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd12;
    end else if (((16'd8192 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd13;
    end else if (((16'd16384 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd14;
    end else if (((16'd32768 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        p_0167_0_i1_reg_772 <= 4'd15;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd1)) | (~(16'd2 == AA_V_2_fu_2451_p1) & ~(16'd4 == AA_V_2_fu_2451_p1) & ~(16'd8 == AA_V_2_fu_2451_p1) & ~(16'd16 == AA_V_2_fu_2451_p1) & ~(16'd32 == AA_V_2_fu_2451_p1) & ~(16'd64 == AA_V_2_fu_2451_p1) & ~(16'd128 == AA_V_2_fu_2451_p1) & ~(16'd256 == AA_V_2_fu_2451_p1) & ~(16'd512 == AA_V_2_fu_2451_p1) & ~(16'd1024 == AA_V_2_fu_2451_p1) & ~(16'd2048 == AA_V_2_fu_2451_p1) & ~(16'd4096 == AA_V_2_fu_2451_p1) & ~(16'd8192 == AA_V_2_fu_2451_p1) & ~(16'd16384 == AA_V_2_fu_2451_p1) & ~(16'd32768 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0)))) begin
        p_0167_0_i_reg_1157 <= 4'd0;
    end else if (((16'd2 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd1;
    end else if (((16'd4 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd2;
    end else if (((16'd8 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd3;
    end else if (((16'd16 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd4;
    end else if (((16'd32 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd5;
    end else if (((16'd64 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd6;
    end else if (((16'd128 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd7;
    end else if (((16'd256 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd8;
    end else if (((16'd512 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd9;
    end else if (((16'd1024 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd10;
    end else if (((16'd2048 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd11;
    end else if (((16'd4096 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd12;
    end else if (((16'd8192 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd13;
    end else if (((16'd16384 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd14;
    end else if (((16'd32768 == AA_V_2_fu_2451_p1) & (1'b1 == ap_CS_fsm_state27) & (tmp_69_fu_2487_p2 == 1'd0))) begin
        p_0167_0_i_reg_1157 <= 4'd15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_45_fu_1760_p2 == 1'd1))) begin
        p_01880_0_in_in_reg_726 <= p_Result_17_fu_1800_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_01880_0_in_in_reg_726 <= p_Result_15_fu_1719_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_45_fu_1760_p2 == 1'd1))) begin
        p_02009_0_in_reg_717 <= r_V_15_fu_1814_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_02009_0_in_reg_717 <= r_V_12_fu_1733_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((tmp_52_fu_2205_p2 == 1'd1)) begin
            p_0244_0_i1_reg_943 <= 5'd0;
        end else if ((1'b1 == ap_condition_1170)) begin
            p_0244_0_i1_reg_943 <= 5'd16;
        end else if (((16'd2 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd17;
        end else if (((16'd4 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd18;
        end else if (((16'd8 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd19;
        end else if (((16'd16 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd20;
        end else if (((16'd32 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd21;
        end else if (((16'd64 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd22;
        end else if (((16'd128 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd23;
        end else if (((16'd256 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd24;
        end else if (((16'd512 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd25;
        end else if (((16'd1024 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd26;
        end else if (((16'd2048 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd27;
        end else if (((16'd4096 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd28;
        end else if (((16'd8192 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd29;
        end else if (((16'd16384 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd30;
        end else if (((16'd32768 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0))) begin
            p_0244_0_i1_reg_943 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((tmp_51_fu_2195_p2 == 1'd1)) begin
                        p_0248_0_i1_reg_886[0] <= 1'b0;
            p_0248_0_i1_reg_886[1] <= 1'b0;
            p_0248_0_i1_reg_886[2] <= 1'b0;
            p_0248_0_i1_reg_886[3] <= 1'b0;
            p_0248_0_i1_reg_886[5] <= 1'b0;
        end else if ((1'b1 == ap_condition_1086)) begin
                        p_0248_0_i1_reg_886[0] <= 1'b0;
            p_0248_0_i1_reg_886[1] <= 1'b0;
            p_0248_0_i1_reg_886[2] <= 1'b0;
            p_0248_0_i1_reg_886[3] <= 1'b0;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd2 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b1;
            p_0248_0_i1_reg_886[1] <= 1'b0;
            p_0248_0_i1_reg_886[2] <= 1'b0;
            p_0248_0_i1_reg_886[3] <= 1'b0;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd4 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b0;
            p_0248_0_i1_reg_886[1] <= 1'b1;
            p_0248_0_i1_reg_886[2] <= 1'b0;
            p_0248_0_i1_reg_886[3] <= 1'b0;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd8 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b1;
            p_0248_0_i1_reg_886[1] <= 1'b1;
            p_0248_0_i1_reg_886[2] <= 1'b0;
            p_0248_0_i1_reg_886[3] <= 1'b0;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd16 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b0;
            p_0248_0_i1_reg_886[1] <= 1'b0;
            p_0248_0_i1_reg_886[2] <= 1'b1;
            p_0248_0_i1_reg_886[3] <= 1'b0;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd32 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b1;
            p_0248_0_i1_reg_886[1] <= 1'b0;
            p_0248_0_i1_reg_886[2] <= 1'b1;
            p_0248_0_i1_reg_886[3] <= 1'b0;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd64 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b0;
            p_0248_0_i1_reg_886[1] <= 1'b1;
            p_0248_0_i1_reg_886[2] <= 1'b1;
            p_0248_0_i1_reg_886[3] <= 1'b0;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd128 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b1;
            p_0248_0_i1_reg_886[1] <= 1'b1;
            p_0248_0_i1_reg_886[2] <= 1'b1;
            p_0248_0_i1_reg_886[3] <= 1'b0;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd256 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b0;
            p_0248_0_i1_reg_886[1] <= 1'b0;
            p_0248_0_i1_reg_886[2] <= 1'b0;
            p_0248_0_i1_reg_886[3] <= 1'b1;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd512 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b1;
            p_0248_0_i1_reg_886[1] <= 1'b0;
            p_0248_0_i1_reg_886[2] <= 1'b0;
            p_0248_0_i1_reg_886[3] <= 1'b1;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd1024 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b0;
            p_0248_0_i1_reg_886[1] <= 1'b1;
            p_0248_0_i1_reg_886[2] <= 1'b0;
            p_0248_0_i1_reg_886[3] <= 1'b1;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd2048 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b1;
            p_0248_0_i1_reg_886[1] <= 1'b1;
            p_0248_0_i1_reg_886[2] <= 1'b0;
            p_0248_0_i1_reg_886[3] <= 1'b1;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd4096 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b0;
            p_0248_0_i1_reg_886[1] <= 1'b0;
            p_0248_0_i1_reg_886[2] <= 1'b1;
            p_0248_0_i1_reg_886[3] <= 1'b1;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd8192 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b1;
            p_0248_0_i1_reg_886[1] <= 1'b0;
            p_0248_0_i1_reg_886[2] <= 1'b1;
            p_0248_0_i1_reg_886[3] <= 1'b1;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd16384 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b0;
            p_0248_0_i1_reg_886[1] <= 1'b1;
            p_0248_0_i1_reg_886[2] <= 1'b1;
            p_0248_0_i1_reg_886[3] <= 1'b1;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end else if (((16'd32768 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_886[0] <= 1'b1;
            p_0248_0_i1_reg_886[1] <= 1'b1;
            p_0248_0_i1_reg_886[2] <= 1'b1;
            p_0248_0_i1_reg_886[3] <= 1'b1;
            p_0248_0_i1_reg_886[5] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        if ((tmp_71_fu_2503_p2 == 1'd1)) begin
                        p_0248_0_i_reg_1270[0] <= 1'b0;
            p_0248_0_i_reg_1270[1] <= 1'b0;
            p_0248_0_i_reg_1270[2] <= 1'b0;
            p_0248_0_i_reg_1270[3] <= 1'b0;
            p_0248_0_i_reg_1270[5] <= 1'b0;
        end else if ((1'b1 == ap_condition_1593)) begin
                        p_0248_0_i_reg_1270[0] <= 1'b0;
            p_0248_0_i_reg_1270[1] <= 1'b0;
            p_0248_0_i_reg_1270[2] <= 1'b0;
            p_0248_0_i_reg_1270[3] <= 1'b0;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd2 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b1;
            p_0248_0_i_reg_1270[1] <= 1'b0;
            p_0248_0_i_reg_1270[2] <= 1'b0;
            p_0248_0_i_reg_1270[3] <= 1'b0;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd4 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b0;
            p_0248_0_i_reg_1270[1] <= 1'b1;
            p_0248_0_i_reg_1270[2] <= 1'b0;
            p_0248_0_i_reg_1270[3] <= 1'b0;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd8 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b1;
            p_0248_0_i_reg_1270[1] <= 1'b1;
            p_0248_0_i_reg_1270[2] <= 1'b0;
            p_0248_0_i_reg_1270[3] <= 1'b0;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd16 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b0;
            p_0248_0_i_reg_1270[1] <= 1'b0;
            p_0248_0_i_reg_1270[2] <= 1'b1;
            p_0248_0_i_reg_1270[3] <= 1'b0;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd32 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b1;
            p_0248_0_i_reg_1270[1] <= 1'b0;
            p_0248_0_i_reg_1270[2] <= 1'b1;
            p_0248_0_i_reg_1270[3] <= 1'b0;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd64 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b0;
            p_0248_0_i_reg_1270[1] <= 1'b1;
            p_0248_0_i_reg_1270[2] <= 1'b1;
            p_0248_0_i_reg_1270[3] <= 1'b0;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd128 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b1;
            p_0248_0_i_reg_1270[1] <= 1'b1;
            p_0248_0_i_reg_1270[2] <= 1'b1;
            p_0248_0_i_reg_1270[3] <= 1'b0;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd256 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b0;
            p_0248_0_i_reg_1270[1] <= 1'b0;
            p_0248_0_i_reg_1270[2] <= 1'b0;
            p_0248_0_i_reg_1270[3] <= 1'b1;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd512 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b1;
            p_0248_0_i_reg_1270[1] <= 1'b0;
            p_0248_0_i_reg_1270[2] <= 1'b0;
            p_0248_0_i_reg_1270[3] <= 1'b1;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd1024 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b0;
            p_0248_0_i_reg_1270[1] <= 1'b1;
            p_0248_0_i_reg_1270[2] <= 1'b0;
            p_0248_0_i_reg_1270[3] <= 1'b1;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd2048 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b1;
            p_0248_0_i_reg_1270[1] <= 1'b1;
            p_0248_0_i_reg_1270[2] <= 1'b0;
            p_0248_0_i_reg_1270[3] <= 1'b1;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd4096 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b0;
            p_0248_0_i_reg_1270[1] <= 1'b0;
            p_0248_0_i_reg_1270[2] <= 1'b1;
            p_0248_0_i_reg_1270[3] <= 1'b1;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd8192 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b1;
            p_0248_0_i_reg_1270[1] <= 1'b0;
            p_0248_0_i_reg_1270[2] <= 1'b1;
            p_0248_0_i_reg_1270[3] <= 1'b1;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd16384 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b0;
            p_0248_0_i_reg_1270[1] <= 1'b1;
            p_0248_0_i_reg_1270[2] <= 1'b1;
            p_0248_0_i_reg_1270[3] <= 1'b1;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end else if (((16'd32768 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0))) begin
                        p_0248_0_i_reg_1270[0] <= 1'b1;
            p_0248_0_i_reg_1270[1] <= 1'b1;
            p_0248_0_i_reg_1270[2] <= 1'b1;
            p_0248_0_i_reg_1270[3] <= 1'b1;
            p_0248_0_i_reg_1270[5] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((tmp_46_fu_2185_p2 == 1'd1)) begin
            p_0252_0_i1_reg_829 <= 5'd0;
        end else if ((1'b1 == ap_condition_987)) begin
            p_0252_0_i1_reg_829 <= 5'd16;
        end else if (((16'd2 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd17;
        end else if (((16'd4 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd18;
        end else if (((16'd8 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd19;
        end else if (((16'd16 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd20;
        end else if (((16'd32 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd21;
        end else if (((16'd64 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd22;
        end else if (((16'd128 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd23;
        end else if (((16'd256 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd24;
        end else if (((16'd512 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd25;
        end else if (((16'd1024 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd26;
        end else if (((16'd2048 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd27;
        end else if (((16'd4096 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd28;
        end else if (((16'd8192 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd29;
        end else if (((16'd16384 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd30;
        end else if (((16'd32768 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            p_0252_0_i1_reg_829 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_45_fu_1760_p2 == 1'd1))) begin
        p_4_reg_708 <= now1_V_1_fu_1820_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_4_reg_708 <= now1_V_fu_1739_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        if ((icmp2_reg_3256 == 1'd0)) begin
            p_Val2_11_reg_745 <= p_Result_6_fu_1887_p4;
        end else if ((icmp2_reg_3256 == 1'd1)) begin
            p_Val2_11_reg_745 <= heap_tree_V_1_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        if ((icmp4_fu_2742_p2 == 1'd0)) begin
            p_Val2_16_reg_1343 <= p_Result_10_fu_2756_p4;
        end else if ((icmp4_fu_2742_p2 == 1'd1)) begin
            p_Val2_16_reg_1343 <= heap_tree_V_1_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_45_fu_1760_p2 == 1'd1))) begin
        p_Val2_17_reg_735 <= p_Result_16_fu_1790_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_17_reg_735 <= tmp0_V_fu_1715_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        storemerge1_reg_1352 <= tmp_20_fu_3036_p2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        storemerge1_reg_1352 <= p_Result_1_fu_2997_p4;
    end else if (((1'b1 == ap_CS_fsm_state34) & (or_cond_reg_3439 == 1'd0) & (tmp_5_reg_3132 == 1'd0) & (tmp_4_reg_3079 == 1'd1))) begin
        storemerge1_reg_1352 <= p_Result_13_fu_2830_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        storemerge_reg_763 <= tmp_31_fu_2122_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        storemerge_reg_763 <= p_Result_3_fu_2089_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        top_heap_V_0 <= tmp_19_fu_3025_p2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        top_heap_V_0 <= p_Result_s_fu_2970_p4;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        top_heap_V_0 <= p_Result_11_fu_2776_p4;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        top_heap_V_0 <= tmp_30_fu_2111_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_heap_V_0 <= p_Result_2_fu_2062_p4;
    end else if (((1'b1 == ap_CS_fsm_state11) & (tmp_3_reg_3107 == 1'd0) & (1'b0 == ap_block_state11_io) & (tmp_6_reg_3103 == 1'd1))) begin
        top_heap_V_0 <= p_Result_7_fu_1928_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) & (((tmp_24_reg_3560 == 1'd0) & (tmp_5_reg_3132 == 1'd1) & (tmp_4_reg_3079 == 1'd1)) | ((or_cond_reg_3439 == 1'd0) & (tmp_5_reg_3132 == 1'd0) & (tmp_4_reg_3079 == 1'd1))))) begin
        top_heap_V_1 <= ap_phi_mux_storemerge1_phi_fu_1355_p6;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        top_heap_V_1 <= storemerge_reg_763;
    end else if (((1'b1 == ap_CS_fsm_state11) & (tmp_3_reg_3107 == 1'd0) & (1'b0 == ap_block_state11_io) & (tmp_6_reg_3103 == 1'd1))) begin
        top_heap_V_1 <= p_Result_9_fu_1958_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1372_p2 == 1'd0) & (tmp_4_fu_1467_p2 == 1'd1))) begin
        TMP_0_V_reg_3136 <= TMP_0_V_fu_1518_p3;
        p_not_reg_3141 <= p_not_fu_1526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((com_port_allocated_addr_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        addr_HTA_V_3_reg_3546 <= com_port_allocated_addr_V;
        loc2_V_reg_3555 <= loc2_V_fu_2845_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_read_reg_3041 <= alloc_cmd;
        alloc_free_target_re_reg_3052 <= alloc_free_target;
        free_target_V_reg_3061 <= free_target_V_fu_1432_p1;
        p_Result_14_reg_3067 <= p_Result_14_fu_1442_p4;
        size_V_reg_3047 <= size_V_fu_1428_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        extra_mask_V_load_reg_3152 <= extra_mask_V_q0;
        r_V_27_reg_3146 <= r_V_27_fu_1587_p3;
        tmp_33_reg_3157 <= tmp_33_fu_1595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25) & (or_cond_fu_2378_p2 == 1'd0))) begin
        group_tree_V_addr_1_reg_3449 <= tmp_66_fu_2401_p1;
        tree_offset_V_reg_3443 <= tree_offset_V_fu_2395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        group_tree_V_addr_reg_3183 <= tmp_35_fu_1649_p1;
        loc2_V_2_reg_3173 <= loc2_V_2_fu_1635_p1;
        loc_in_group_tree_V_3_reg_3162 <= loc_in_group_tree_V_3_fu_1617_p2;
        r_V_8_reg_3178 <= {{tmp_34_fu_1626_p2[15:5]}};
        tmp_34_reg_3167 <= tmp_34_fu_1626_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        group_tree_tmp_V_reg_3459 <= group_tree_tmp_V_fu_2420_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        heap_tree_V_0_addr_1_reg_3310 <= newIndex_fu_2036_p1;
        heap_tree_V_1_addr_1_reg_3315 <= newIndex_fu_2036_p1;
        r_V_25_reg_3304 <= r_V_25_fu_2030_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        heap_tree_V_0_addr_2_reg_3246 <= newIndex1_fu_1846_p1;
        heap_tree_V_1_addr_2_reg_3251 <= newIndex1_fu_1846_p1;
        icmp2_reg_3256 <= icmp2_fu_1861_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        heap_tree_V_0_addr_3_reg_3393 <= newIndex2_fu_2290_p1;
        heap_tree_V_1_addr_3_reg_3398 <= newIndex2_fu_2290_p1;
        icmp8_reg_3403 <= icmp8_fu_2306_p2;
        tmp_56_reg_3386 <= tmp_56_fu_2244_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        heap_tree_V_0_addr_reg_3593 <= newIndex4_fu_2938_p1;
        heap_tree_V_1_addr_reg_3598 <= newIndex4_fu_2938_p1;
        tmp_25_reg_3603 <= tmp_25_fu_2943_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_assign_3_reg_3261[4 : 0] <= i_assign_3_fu_1871_p1[4 : 0];
        p_Repl2_6_reg_3272 <= p_Repl2_6_fu_1908_p2;
        p_Result_6_reg_3266 <= p_Result_6_fu_1887_p4;
        tmp_50_reg_3277 <= tmp_50_fu_1914_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        i_assign_5_reg_3523[5 : 0] <= i_assign_5_fu_2724_p1[5 : 0];
        i_assign_6_reg_3536[7 : 0] <= i_assign_6_fu_2767_p1[7 : 0];
        p_Repl2_10_reg_3541 <= p_Repl2_10_fu_2809_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (grp_fu_1393_p2 == 1'd0))) begin
        icmp1_reg_3294 <= icmp1_fu_2006_p2;
        newIndex_trunc1_reg_3289 <= {{alloc_free_target_re_reg_3052[12:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (grp_fu_1393_p2 == 1'd0) & (tmp_24_fu_2849_p3 == 1'd0))) begin
        icmp_reg_3583 <= icmp_fu_2908_p2;
        newIndex_trunc_reg_3578 <= {{addr_HTA_V_3_reg_3546[10:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        lhs_V_7_cast_reg_3508[4 : 0] <= lhs_V_7_cast_fu_2567_p1[4 : 0];
        r_V_18_reg_3513 <= r_V_18_fu_2602_p2;
        tmp_72_reg_3503 <= tmp_72_fu_2561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op105_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        loc2_V_1_reg_3121 <= {{alloc_free_target_re_reg_3052[6:2]}};
        phitmp2_reg_3126 <= {{alloc_free_target_re_reg_3052[17:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mark_mask_V_load_reg_3198 <= mark_mask_V_q0;
        tmp_91_reg_3193 <= tmp_91_fu_1669_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25))) begin
        or_cond_reg_3439 <= or_cond_fu_2378_p2;
        tmp_63_reg_3434 <= tmp_63_fu_2363_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        p_0167_0_i1_cast_reg_3362[3 : 0] <= p_0167_0_i1_cast_fu_2181_p1[3 : 0];
        p_0248_0_i1_cast_reg_3378[5 : 0] <= p_0248_0_i1_cast_fu_2201_p1[5 : 0];
        p_0252_0_i1_cast_reg_3370[4 : 0] <= p_0252_0_i1_cast_fu_2191_p1[4 : 0];
        tmp0_V_6_reg_3342 <= tmp0_V_6_fu_2137_p2;
        tmp_9_reg_3336[4 : 0] <= tmp_9_fu_2133_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        p_0252_0_i_cast_reg_3490[4 : 0] <= p_0252_0_i_cast_fu_2499_p1[4 : 0];
        tmp_122_reg_3479 <= group_tree_tmp_maske_fu_2445_p2[32'd33];
        tree_offset_V_cast_reg_3465[12 : 0] <= tree_offset_V_cast_fu_2426_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_061_0_i_cast_reg_3426[3 : 0] <= p_061_0_i_cast_fu_2349_p1[3 : 0];
        tmp_60_reg_3412 <= tmp_60_fu_2318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        p_Val2_6_reg_3083 <= top_heap_V_0;
        p_Val2_7_reg_3093 <= top_heap_V_1;
        tmp_4_reg_3079 <= tmp_4_fu_1467_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd0))) begin
        r_V_s_reg_3564 <= {{addr_HTA_V_3_reg_3546[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1372_p2 == 1'd0) & (tmp_4_fu_1467_p2 == 1'd0) & (tmp_6_fu_1480_p2 == 1'd1)))) begin
        reg_1399 <= grp_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((ap_predicate_op105_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_1403 <= {{alloc_free_target_re_reg_3052[17:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_1408 <= shift_constant_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_1412 <= group_tree_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_1424 <= maintain_mask_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36))) begin
        tmp_24_reg_3560 <= addr_HTA_V_3_reg_3546[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        tmp_26_reg_3609 <= tmp_26_fu_2956_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        tmp_37_reg_3320 <= tmp_37_fu_2048_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1467_p2 == 1'd0) & (tmp_6_fu_1480_p2 == 1'd1))) begin
        tmp_3_reg_3107 <= grp_fu_1372_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_59_reg_3407 <= tmp_59_fu_2312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1467_p2 == 1'd1))) begin
        tmp_5_reg_3132 <= grp_fu_1372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1467_p2 == 1'd0))) begin
        tmp_6_reg_3103 <= tmp_6_fu_1480_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd0))) begin
        alloc_addr = tmp_8_fu_2861_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        alloc_addr = tmp_81_fu_2680_p1;
    end else if ((((ap_predicate_op95_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state25) & (or_cond_fu_2378_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd1)))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op95_write_state3 == 1'b1) & (ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state29)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state25) & (or_cond_fu_2378_p2 == 1'd1)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd0)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd1)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1480_p2 == 1'd0) & (tmp_4_fu_1467_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state25) & (or_cond_fu_2378_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd0)) | ((1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd1)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        if ((icmp8_reg_3403 == 1'd0)) begin
            ap_phi_mux_heap_tree_V_load_6_p_phi_fu_1019_p4 = heap_tree_V_1_q0;
        end else if ((icmp8_reg_3403 == 1'd1)) begin
            ap_phi_mux_heap_tree_V_load_6_p_phi_fu_1019_p4 = heap_tree_V_0_q0;
        end else begin
            ap_phi_mux_heap_tree_V_load_6_p_phi_fu_1019_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_heap_tree_V_load_6_p_phi_fu_1019_p4 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd1)) | (~(16'd2 == AA_V_fu_2141_p1) & ~(16'd4 == AA_V_fu_2141_p1) & ~(16'd8 == AA_V_fu_2141_p1) & ~(16'd16 == AA_V_fu_2141_p1) & ~(16'd32 == AA_V_fu_2141_p1) & ~(16'd64 == AA_V_fu_2141_p1) & ~(16'd128 == AA_V_fu_2141_p1) & ~(16'd256 == AA_V_fu_2141_p1) & ~(16'd512 == AA_V_fu_2141_p1) & ~(16'd1024 == AA_V_fu_2141_p1) & ~(16'd2048 == AA_V_fu_2141_p1) & ~(16'd4096 == AA_V_fu_2141_p1) & ~(16'd8192 == AA_V_fu_2141_p1) & ~(16'd16384 == AA_V_fu_2141_p1) & ~(16'd32768 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0)))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd0;
    end else if (((16'd2 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd1;
    end else if (((16'd4 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd2;
    end else if (((16'd8 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd3;
    end else if (((16'd16 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd4;
    end else if (((16'd32 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd5;
    end else if (((16'd64 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd6;
    end else if (((16'd128 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd7;
    end else if (((16'd256 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd8;
    end else if (((16'd512 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd9;
    end else if (((16'd1024 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd10;
    end else if (((16'd2048 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd11;
    end else if (((16'd4096 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd12;
    end else if (((16'd8192 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd13;
    end else if (((16'd16384 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd14;
    end else if (((16'd32768 == AA_V_fu_2141_p1) & (1'b1 == ap_CS_fsm_state21) & (tmp_s_fu_2175_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 4'd15;
    end else begin
        ap_phi_mux_p_0167_0_i1_phi_fu_775_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((tmp_51_fu_2195_p2 == 1'd1)) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd0;
        end else if ((1'b1 == ap_condition_1086)) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd32;
        end else if (((16'd2 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd33;
        end else if (((16'd4 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd34;
        end else if (((16'd8 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd35;
        end else if (((16'd16 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd36;
        end else if (((16'd32 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd37;
        end else if (((16'd64 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd38;
        end else if (((16'd128 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd39;
        end else if (((16'd256 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd40;
        end else if (((16'd512 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd41;
        end else if (((16'd1024 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd42;
        end else if (((16'd2048 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd43;
        end else if (((16'd4096 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd44;
        end else if (((16'd8192 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd45;
        end else if (((16'd16384 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd46;
        end else if (((16'd32768 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 6'd47;
        end else begin
            ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0248_0_i1_phi_fu_889_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((tmp_46_fu_2185_p2 == 1'd1)) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd0;
        end else if ((1'b1 == ap_condition_987)) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd16;
        end else if (((16'd2 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd17;
        end else if (((16'd4 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd18;
        end else if (((16'd8 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd19;
        end else if (((16'd16 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd20;
        end else if (((16'd32 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd21;
        end else if (((16'd64 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd22;
        end else if (((16'd128 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd23;
        end else if (((16'd256 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd24;
        end else if (((16'd512 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd25;
        end else if (((16'd1024 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd26;
        end else if (((16'd2048 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd27;
        end else if (((16'd4096 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd28;
        end else if (((16'd8192 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd29;
        end else if (((16'd16384 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd30;
        end else if (((16'd32768 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 5'd31;
        end else begin
            ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0252_0_i1_phi_fu_832_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        if ((tmp_70_fu_2493_p2 == 1'd1)) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd0;
        end else if ((1'b1 == ap_condition_1510)) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd16;
        end else if (((16'd2 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd17;
        end else if (((16'd4 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd18;
        end else if (((16'd8 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd19;
        end else if (((16'd16 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd20;
        end else if (((16'd32 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd21;
        end else if (((16'd64 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd22;
        end else if (((16'd128 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd23;
        end else if (((16'd256 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd24;
        end else if (((16'd512 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd25;
        end else if (((16'd1024 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd26;
        end else if (((16'd2048 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd27;
        end else if (((16'd4096 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd28;
        end else if (((16'd8192 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd29;
        end else if (((16'd16384 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd30;
        end else if (((16'd32768 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 5'd31;
        end else begin
            ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0252_0_i_phi_fu_1217_p34 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd1)) | (~(16'd2 == AA_V_1_fu_2329_p1) & ~(16'd4 == AA_V_1_fu_2329_p1) & ~(16'd8 == AA_V_1_fu_2329_p1) & ~(16'd16 == AA_V_1_fu_2329_p1) & ~(16'd32 == AA_V_1_fu_2329_p1) & ~(16'd64 == AA_V_1_fu_2329_p1) & ~(16'd128 == AA_V_1_fu_2329_p1) & ~(16'd256 == AA_V_1_fu_2329_p1) & ~(16'd512 == AA_V_1_fu_2329_p1) & ~(16'd1024 == AA_V_1_fu_2329_p1) & ~(16'd2048 == AA_V_1_fu_2329_p1) & ~(16'd4096 == AA_V_1_fu_2329_p1) & ~(16'd8192 == AA_V_1_fu_2329_p1) & ~(16'd16384 == AA_V_1_fu_2329_p1) & ~(16'd32768 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0)))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd0;
    end else if (((16'd2 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd1;
    end else if (((16'd4 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd2;
    end else if (((16'd8 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd3;
    end else if (((16'd16 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd4;
    end else if (((16'd32 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd5;
    end else if (((16'd64 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd6;
    end else if (((16'd128 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd7;
    end else if (((16'd256 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd8;
    end else if (((16'd512 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd9;
    end else if (((16'd1024 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd10;
    end else if (((16'd2048 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd11;
    end else if (((16'd4096 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd12;
    end else if (((16'd8192 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd13;
    end else if (((16'd16384 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd14;
    end else if (((16'd32768 == AA_V_1_fu_2329_p1) & (1'b1 == ap_CS_fsm_state24) & (tmp_61_fu_2343_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 4'd15;
    end else begin
        ap_phi_mux_p_061_0_i_phi_fu_1031_p34 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) & (or_cond_reg_3439 == 1'd0) & (tmp_5_reg_3132 == 1'd0) & (tmp_4_reg_3079 == 1'd1))) begin
        ap_phi_mux_storemerge1_phi_fu_1355_p6 = p_Result_13_fu_2830_p4;
    end else begin
        ap_phi_mux_storemerge1_phi_fu_1355_p6 = storemerge1_reg_1352;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_cmd_ap_ack = com_port_cmd_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_cmd_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_layer_V_ap_ack = com_port_layer_V_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_layer_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_target_V_ap_ack = com_port_target_V_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_target_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if (((com_port_allocated_addr_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        com_port_allocated_addr_V_ap_ack = 1'b1;
    end else begin
        com_port_allocated_addr_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        com_port_allocated_addr_V_blk_n = com_port_allocated_addr_V_ap_vld;
    end else begin
        com_port_allocated_addr_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        com_port_cmd = 8'd4;
    end else if (((ap_predicate_op116_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        com_port_cmd = 8'd2;
    end else if ((((ap_predicate_op225_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((ap_predicate_op105_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        com_port_cmd = 8'd3;
    end else begin
        com_port_cmd = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op225_write_state11 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state11)) | ((ap_predicate_op116_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op105_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state29)))) begin
        com_port_cmd_ap_vld = 1'b1;
    end else begin
        com_port_cmd_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state11) & (tmp_3_reg_3107 == 1'd0) & (tmp_50_reg_3277 == 1'd1) & (tmp_6_reg_3103 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (grp_fu_1372_p2 == 1'd1) & (tmp_4_fu_1467_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1467_p2 == 1'd0) & (grp_fu_1372_p2 == 1'd1) & (tmp_6_fu_1480_p2 == 1'd1)))) begin
        com_port_cmd_blk_n = com_port_cmd_ap_ack;
    end else begin
        com_port_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((ap_predicate_op225_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11)))) begin
        com_port_layer_V = 8'd11;
    end else if (((ap_predicate_op116_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        com_port_layer_V = p_2_fu_1532_p1;
    end else if (((ap_predicate_op105_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        com_port_layer_V = p_3_fu_1491_p1;
    end else begin
        com_port_layer_V = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op225_write_state11 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state11)) | ((ap_predicate_op116_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op105_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state29)))) begin
        com_port_layer_V_ap_vld = 1'b1;
    end else begin
        com_port_layer_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state11) & (tmp_3_reg_3107 == 1'd0) & (tmp_50_reg_3277 == 1'd1) & (tmp_6_reg_3103 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (grp_fu_1372_p2 == 1'd1) & (tmp_4_fu_1467_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1467_p2 == 1'd0) & (grp_fu_1372_p2 == 1'd1) & (tmp_6_fu_1480_p2 == 1'd1)))) begin
        com_port_layer_V_blk_n = com_port_layer_V_ap_ack;
    end else begin
        com_port_layer_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        com_port_target_V = tree_offset_V_cast_reg_3465;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((ap_predicate_op225_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_state11)))) begin
        com_port_target_V = reg_1403;
    end else begin
        com_port_target_V = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state12)) | ((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state30)) | ((ap_predicate_op225_write_state11 == 1'b1) & (ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state11)))) begin
        com_port_target_V_ap_vld = 1'b1;
    end else begin
        com_port_target_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state30) | ((1'b1 == ap_CS_fsm_state11) & (tmp_3_reg_3107 == 1'd0) & (tmp_50_reg_3277 == 1'd1) & (tmp_6_reg_3103 == 1'd1)))) begin
        com_port_target_V_blk_n = com_port_target_V_ap_ack;
    end else begin
        com_port_target_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        extra_mask_V_ce0 = 1'b1;
    end else begin
        extra_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_address0 = group_tree_V_addr_1_reg_3449;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        group_tree_V_address0 = tmp_66_fu_2401_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        group_tree_V_address0 = group_tree_V_addr_reg_3183;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        group_tree_V_address0 = tmp_35_fu_1649_p1;
    end else begin
        group_tree_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state33) | ((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25)))) begin
        group_tree_V_ce0 = 1'b1;
    end else begin
        group_tree_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_d0 = r_V_22_fu_2705_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        group_tree_V_d0 = p_6_fu_1830_p2;
    end else begin
        group_tree_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state33))) begin
        group_tree_V_we0 = 1'b1;
    end else begin
        group_tree_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25))) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_reg_3593;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        heap_tree_V_0_address0 = newIndex4_fu_2938_p1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state33))) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_3_reg_3393;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        heap_tree_V_0_address0 = newIndex2_fu_2290_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_1_reg_3310;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        heap_tree_V_0_address0 = newIndex_fu_2036_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_2_reg_3246;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        heap_tree_V_0_address0 = newIndex1_fu_1846_p1;
    end else begin
        heap_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10))) begin
        heap_tree_V_0_ce0 = 1'b1;
    end else begin
        heap_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        heap_tree_V_0_d0 = tmp_26_fu_2956_p2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        heap_tree_V_0_d0 = p_Result_10_fu_2756_p4;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        heap_tree_V_0_d0 = tmp_37_fu_2048_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_0_d0 = p_Result_6_fu_1887_p4;
    end else begin
        heap_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state38) & (icmp_reg_3583 == 1'd1)) | ((1'b1 == ap_CS_fsm_state33) & (icmp4_fu_2742_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state16) & (icmp1_reg_3294 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (icmp2_reg_3256 == 1'd1)))) begin
        heap_tree_V_0_we0 = 1'b1;
    end else begin
        heap_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_reg_3598;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        heap_tree_V_1_address0 = newIndex4_fu_2938_p1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state34))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_3_reg_3398;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        heap_tree_V_1_address0 = newIndex2_fu_2290_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_1_reg_3315;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        heap_tree_V_1_address0 = newIndex_fu_2036_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_2_reg_3251;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        heap_tree_V_1_address0 = newIndex1_fu_1846_p1;
    end else begin
        heap_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_io)))) begin
        heap_tree_V_1_ce0 = 1'b1;
    end else begin
        heap_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        heap_tree_V_1_d0 = tmp_28_fu_2985_p2;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        heap_tree_V_1_d0 = p_Result_12_fu_2815_p4;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        heap_tree_V_1_d0 = tmp_39_fu_2077_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        heap_tree_V_1_d0 = p_Result_8_fu_1943_p4;
    end else begin
        heap_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state11) & (tmp_3_reg_3107 == 1'd0) & (1'b0 == ap_block_state11_io) & (tmp_6_reg_3103 == 1'd1)) | ((1'b1 == ap_CS_fsm_state34) & (or_cond_reg_3439 == 1'd0) & (tmp_5_reg_3132 == 1'd0) & (tmp_4_reg_3079 == 1'd1)))) begin
        heap_tree_V_1_we0 = 1'b1;
    end else begin
        heap_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (grp_fu_1393_p2 == 1'd1) & (tmp_24_fu_2849_p3 == 1'd0))) begin
        maintain_mask_V_address0 = tmp_17_fu_2920_p1;
    end else if (((1'b1 == ap_CS_fsm_state36) & (grp_fu_1393_p2 == 1'd0) & (tmp_24_fu_2849_p3 == 1'd0))) begin
        maintain_mask_V_address0 = tmp_21_fu_2885_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (grp_fu_1393_p2 == 1'd1))) begin
        maintain_mask_V_address0 = tmp_27_fu_2018_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (grp_fu_1393_p2 == 1'd0))) begin
        maintain_mask_V_address0 = tmp_32_fu_1983_p1;
    end else begin
        maintain_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state14) & (grp_fu_1393_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state14) & (grp_fu_1393_p2 == 1'd0)) | ((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (grp_fu_1393_p2 == 1'd1) & (tmp_24_fu_2849_p3 == 1'd0)) | ((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (grp_fu_1393_p2 == 1'd0) & (tmp_24_fu_2849_p3 == 1'd0)))) begin
        maintain_mask_V_ce0 = 1'b1;
    end else begin
        maintain_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        mark_mask_V_address0 = tmp_83_fu_2685_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        mark_mask_V_address0 = tmp_38_fu_1664_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state5))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        shift_constant_V_address0 = tmp_9_reg_3336;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shift_constant_V_address0 = tmp_22_fu_1485_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | ((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1372_p2 == 1'd1) & (tmp_4_fu_1467_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1372_p2 == 1'd0) & (tmp_4_fu_1467_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1467_p2 == 1'd0) & (grp_fu_1372_p2 == 1'd1) & (tmp_6_fu_1480_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1372_p2 == 1'd0) & (tmp_4_fu_1467_p2 == 1'd0) & (tmp_6_fu_1480_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1480_p2 == 1'd0) & (tmp_4_fu_1467_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_45_fu_1760_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_io))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_fu_1393_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25) & (or_cond_fu_2378_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if (((1'b0 == ap_block_state25_io) & (1'b1 == ap_CS_fsm_state25) & (or_cond_fu_2378_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == ap_block_state29_io))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state35 : begin
            if (((com_port_allocated_addr_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (tmp_24_fu_2849_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (grp_fu_1393_p2 == 1'd1) & (tmp_24_fu_2849_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else if (((1'b0 == ap_block_state36_io) & (1'b1 == ap_CS_fsm_state36) & (grp_fu_1393_p2 == 1'd0) & (tmp_24_fu_2849_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign AA_V_1_fu_2329_p1 = tmp1_V_fu_2323_p2[15:0];

assign AA_V_2_fu_2451_p1 = group_tree_tmp_maske_fu_2445_p2[15:0];

assign AA_V_fu_2141_p1 = tmp0_V_6_fu_2137_p2[15:0];

assign BB_V_1_fu_2333_p4 = {{tmp1_V_fu_2323_p2[31:16]}};

assign BB_V_2_fu_2455_p4 = {{group_tree_tmp_maske_fu_2445_p2[31:16]}};

assign BB_V_fu_2145_p4 = {{tmp0_V_6_fu_2137_p2[31:16]}};

assign CC_V_1_fu_2475_p1 = tmp_121_fu_2465_p4;

assign CC_V_fu_2155_p4 = {{tmp0_V_6_fu_2137_p2[47:32]}};

assign DD_V_fu_2165_p4 = {{tmp0_V_6_fu_2137_p2[63:48]}};

assign TMP_0_V_fu_1518_p3 = ((tmp_53_fu_1514_p1[0:0] === 1'b1) ? top_heap_V_1 : top_heap_V_0);

assign TMP_1_V_fu_1462_p2 = (p_Result_14_reg_3067 & p_1_fu_1457_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state11_io = (((ap_predicate_op225_write_state11 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op225_write_state11 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op225_write_state11 == 1'b1) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_block_state25_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (or_cond_fu_2378_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state29_io = ((ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0) | (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0) | (ap_sig_ioackin_alloc_addr_ap_ack == 1'b0));
end

always @ (*) begin
    ap_block_state36_io = (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_24_fu_2849_p3 == 1'd0)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_24_fu_2849_p3 == 1'd1)));
end

always @ (*) begin
    ap_block_state3_io = (((ap_predicate_op116_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op105_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op116_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op105_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op95_write_state3 == 1'b1) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_condition_1086 = (~(16'd32768 == CC_V_fu_2155_p4) & ~(16'd2 == CC_V_fu_2155_p4) & ~(16'd4 == CC_V_fu_2155_p4) & ~(16'd8 == CC_V_fu_2155_p4) & ~(16'd16 == CC_V_fu_2155_p4) & ~(16'd32 == CC_V_fu_2155_p4) & ~(16'd64 == CC_V_fu_2155_p4) & ~(16'd128 == CC_V_fu_2155_p4) & ~(16'd256 == CC_V_fu_2155_p4) & ~(16'd512 == CC_V_fu_2155_p4) & ~(16'd1024 == CC_V_fu_2155_p4) & ~(16'd2048 == CC_V_fu_2155_p4) & ~(16'd4096 == CC_V_fu_2155_p4) & ~(16'd8192 == CC_V_fu_2155_p4) & ~(16'd16384 == CC_V_fu_2155_p4) & (tmp_51_fu_2195_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1170 = (~(16'd2 == DD_V_fu_2165_p4) & ~(16'd4 == DD_V_fu_2165_p4) & ~(16'd8 == DD_V_fu_2165_p4) & ~(16'd16 == DD_V_fu_2165_p4) & ~(16'd32 == DD_V_fu_2165_p4) & ~(16'd64 == DD_V_fu_2165_p4) & ~(16'd128 == DD_V_fu_2165_p4) & ~(16'd256 == DD_V_fu_2165_p4) & ~(16'd512 == DD_V_fu_2165_p4) & ~(16'd1024 == DD_V_fu_2165_p4) & ~(16'd2048 == DD_V_fu_2165_p4) & ~(16'd4096 == DD_V_fu_2165_p4) & ~(16'd8192 == DD_V_fu_2165_p4) & ~(16'd16384 == DD_V_fu_2165_p4) & ~(16'd32768 == DD_V_fu_2165_p4) & (tmp_52_fu_2205_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1343 = (~(16'd2 == BB_V_1_fu_2333_p4) & ~(16'd4 == BB_V_1_fu_2333_p4) & ~(16'd8 == BB_V_1_fu_2333_p4) & ~(16'd16 == BB_V_1_fu_2333_p4) & ~(16'd32 == BB_V_1_fu_2333_p4) & ~(16'd64 == BB_V_1_fu_2333_p4) & ~(16'd128 == BB_V_1_fu_2333_p4) & ~(16'd256 == BB_V_1_fu_2333_p4) & ~(16'd512 == BB_V_1_fu_2333_p4) & ~(16'd1024 == BB_V_1_fu_2333_p4) & ~(16'd2048 == BB_V_1_fu_2333_p4) & ~(16'd4096 == BB_V_1_fu_2333_p4) & ~(16'd8192 == BB_V_1_fu_2333_p4) & ~(16'd16384 == BB_V_1_fu_2333_p4) & ~(16'd32768 == BB_V_1_fu_2333_p4) & (tmp_62_fu_2353_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1510 = (~(16'd2 == BB_V_2_fu_2455_p4) & ~(16'd4 == BB_V_2_fu_2455_p4) & ~(16'd8 == BB_V_2_fu_2455_p4) & ~(16'd16 == BB_V_2_fu_2455_p4) & ~(16'd32 == BB_V_2_fu_2455_p4) & ~(16'd64 == BB_V_2_fu_2455_p4) & ~(16'd128 == BB_V_2_fu_2455_p4) & ~(16'd256 == BB_V_2_fu_2455_p4) & ~(16'd512 == BB_V_2_fu_2455_p4) & ~(16'd1024 == BB_V_2_fu_2455_p4) & ~(16'd2048 == BB_V_2_fu_2455_p4) & ~(16'd4096 == BB_V_2_fu_2455_p4) & ~(16'd8192 == BB_V_2_fu_2455_p4) & ~(16'd16384 == BB_V_2_fu_2455_p4) & ~(16'd32768 == BB_V_2_fu_2455_p4) & (tmp_70_fu_2493_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1593 = (~(16'd2 == CC_V_1_fu_2475_p1) & ~(16'd4 == CC_V_1_fu_2475_p1) & ~(16'd8 == CC_V_1_fu_2475_p1) & ~(16'd16 == CC_V_1_fu_2475_p1) & ~(16'd32 == CC_V_1_fu_2475_p1) & ~(16'd64 == CC_V_1_fu_2475_p1) & ~(16'd128 == CC_V_1_fu_2475_p1) & ~(16'd256 == CC_V_1_fu_2475_p1) & ~(16'd512 == CC_V_1_fu_2475_p1) & ~(16'd1024 == CC_V_1_fu_2475_p1) & ~(16'd2048 == CC_V_1_fu_2475_p1) & ~(16'd4096 == CC_V_1_fu_2475_p1) & ~(16'd8192 == CC_V_1_fu_2475_p1) & ~(16'd16384 == CC_V_1_fu_2475_p1) & ~(16'd32768 == CC_V_1_fu_2475_p1) & (tmp_71_fu_2503_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_768 = (~(16'd2 == TMP_1_V_fu_1462_p2) & ~(16'd4 == TMP_1_V_fu_1462_p2) & ~(16'd8 == TMP_1_V_fu_1462_p2) & ~(16'd16 == TMP_1_V_fu_1462_p2) & ~(16'd32 == TMP_1_V_fu_1462_p2) & ~(16'd64 == TMP_1_V_fu_1462_p2) & ~(16'd128 == TMP_1_V_fu_1462_p2) & ~(16'd256 == TMP_1_V_fu_1462_p2) & ~(16'd512 == TMP_1_V_fu_1462_p2) & ~(16'd1024 == TMP_1_V_fu_1462_p2) & ~(16'd2048 == TMP_1_V_fu_1462_p2) & ~(16'd4096 == TMP_1_V_fu_1462_p2) & ~(16'd8192 == TMP_1_V_fu_1462_p2) & ~(16'd16384 == TMP_1_V_fu_1462_p2) & ~(16'd32768 == TMP_1_V_fu_1462_p2) & (tmp_fu_1452_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_987 = (~(16'd2 == BB_V_fu_2145_p4) & ~(16'd4 == BB_V_fu_2145_p4) & ~(16'd8 == BB_V_fu_2145_p4) & ~(16'd16 == BB_V_fu_2145_p4) & ~(16'd32 == BB_V_fu_2145_p4) & ~(16'd64 == BB_V_fu_2145_p4) & ~(16'd128 == BB_V_fu_2145_p4) & ~(16'd256 == BB_V_fu_2145_p4) & ~(16'd512 == BB_V_fu_2145_p4) & ~(16'd1024 == BB_V_fu_2145_p4) & ~(16'd2048 == BB_V_fu_2145_p4) & ~(16'd4096 == BB_V_fu_2145_p4) & ~(16'd8192 == BB_V_fu_2145_p4) & ~(16'd16384 == BB_V_fu_2145_p4) & ~(16'd32768 == BB_V_fu_2145_p4) & (tmp_46_fu_2185_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op105_write_state3 = ((tmp_4_fu_1467_p2 == 1'd0) & (grp_fu_1372_p2 == 1'd1) & (tmp_6_fu_1480_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op116_write_state3 = ((grp_fu_1372_p2 == 1'd1) & (tmp_4_fu_1467_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op225_write_state11 = ((tmp_3_reg_3107 == 1'd0) & (tmp_50_reg_3277 == 1'd1) & (tmp_6_reg_3103 == 1'd1));
end

always @ (*) begin
    ap_predicate_op95_write_state3 = ((tmp_6_fu_1480_p2 == 1'd0) & (tmp_4_fu_1467_p2 == 1'd0));
end

assign extra_mask_V_address0 = tmp_22_fu_1485_p1;

assign free_target_V_fu_1432_p1 = alloc_free_target[19:0];

assign group_tree_mask_V_address0 = tmp_9_reg_3336;

assign group_tree_mask_V_lo_1_fu_2416_p1 = $signed(group_tree_mask_V_q0);

assign group_tree_tmp_V_cas_1_fu_2432_p1 = group_tree_tmp_V_reg_3459;

assign group_tree_tmp_V_cas_fu_2429_p1 = group_tree_tmp_V_reg_3459;

assign group_tree_tmp_V_fu_2420_p2 = (i_op_assign_fu_2410_p2 & group_tree_mask_V_lo_1_fu_2416_p1);

assign group_tree_tmp_maske_fu_2445_p2 = (tmp_71_cast_fu_2441_p1 & group_tree_tmp_V_cas_fu_2429_p1);

assign grp_fu_1372_p2 = ((layer0_V_reg_651 < 5'd12) ? 1'b1 : 1'b0);

assign grp_fu_1378_p2 = ($signed(5'd20) + $signed(layer0_V_reg_651));

assign grp_fu_1393_p2 = ((layer0_V_reg_651 < 5'd7) ? 1'b1 : 1'b0);

assign heap_tree_V_load_2_p_fu_2041_p3 = ((icmp1_reg_3294[0:0] === 1'b1) ? heap_tree_V_0_q0 : heap_tree_V_1_q0);

assign heap_tree_V_load_phi_fu_2949_p3 = ((icmp_reg_3583[0:0] === 1'b1) ? heap_tree_V_0_q0 : heap_tree_V_1_q0);

assign i_assign_1_fu_2054_p1 = phitmp2_reg_3126;

assign i_assign_2_fu_1786_p1 = loc_in_group_tree_V_fu_1780_p2;

assign i_assign_3_fu_1871_p1 = loc2_V_2_reg_3173;

assign i_assign_4_fu_1920_p1 = r_V_8_reg_3178;

assign i_assign_5_fu_2724_p1 = tmp_63_reg_3434;

assign i_assign_6_fu_2767_p1 = tmp_56_reg_3386;

assign i_assign_fu_2962_p1 = r_V_s_reg_3564;

assign i_op_assign_fu_2410_p2 = (tmp_67_fu_2406_p1 ^ 32'd4294967295);

assign icmp1_fu_2006_p2 = ((tmp_102_fu_1997_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_1861_p2 = ((tmp_112_fu_1852_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_2742_p2 = ((tmp_133_fu_2733_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp8_fu_2306_p2 = ((tmp_118_fu_2296_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_fu_2908_p2 = ((tmp_100_fu_2899_p4 == 5'd0) ? 1'b1 : 1'b0);

assign layer_offset_V_fu_2284_p2 = (tmp_85_cast1_fu_2262_p1 + tmp_84_cast_fu_2258_p1);

assign lhs_V_1_fu_1680_p2 = (tmp_36_fu_1676_p1 ^ 32'd4294967295);

assign lhs_V_2_fu_2594_p1 = tmp_72_fu_2561_p2;

assign lhs_V_3_fu_2608_p1 = r_V_18_reg_3513;

assign lhs_V_7_cast_fu_2567_p1 = reg_1399;

assign loc2_V_2_fu_1635_p1 = tmp_34_fu_1626_p2[4:0];

assign loc2_V_fu_2845_p1 = com_port_allocated_addr_V[4:0];

assign loc_in_group_tree_V_3_fu_1617_p2 = (shift_constant_V_loa_2_fu_1613_p1 + tmp_50_cast_fu_1609_p1);

assign loc_in_group_tree_V_fu_1780_p2 = ($signed(tmp_47_fu_1776_p1) + $signed(16'd65535));

assign loc_in_group_tree_V_s_fu_1673_p1 = loc_in_group_tree_V_3_reg_3162;

assign loc_in_layer_V_fu_2621_p1 = $signed(r_V_19_fu_2615_p2);

assign maintain_mask_V_load_4_fu_3006_p1 = $signed(reg_1424);

assign maintain_mask_V_load_6_fu_2098_p1 = $signed(reg_1424);

assign newIndex1_fu_1846_p1 = newIndex_trunc2_fu_1837_p4;

assign newIndex2_fu_2290_p1 = tmp_58_fu_2278_p2;

assign newIndex4_fu_2938_p1 = newIndex_trunc_reg_3578;

assign newIndex_fu_2036_p1 = newIndex_trunc1_reg_3289;

assign newIndex_trunc2_fu_1837_p4 = {{tmp_34_reg_3167[10:5]}};

assign not_s_fu_1754_p2 = ((p_4_reg_708 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_1820_p2 = ($signed(p_4_reg_708) + $signed(4'd15));

assign now1_V_fu_1739_p2 = (4'd4 + tmp_91_reg_3193);

assign or_cond_fu_2378_p2 = (tmp_65_fu_2373_p2 | tmp_64_fu_2368_p2);

assign p_0102_0_i_cast_fu_2359_p1 = p_0102_0_i_reg_1084;

assign p_0167_0_i1_cast_fu_2181_p1 = ap_phi_mux_p_0167_0_i1_phi_fu_775_p34;

assign p_01880_0_in_fu_1766_p4 = {{p_01880_0_in_in_reg_726[15:1]}};

assign p_0244_0_i1_cast1_fu_2215_p1 = $unsigned(p_0244_0_i1_cast_fu_2211_p1);

assign p_0244_0_i1_cast_fu_2211_p1 = $signed(p_0244_0_i1_reg_943);

assign p_0244_0_i_cast_fu_2513_p3 = ((tmp_122_reg_3479[0:0] === 1'b1) ? 7'd48 : 7'd0);

assign p_0248_0_i1_cast_fu_2201_p1 = ap_phi_mux_p_0248_0_i1_phi_fu_889_p34;

assign p_0248_0_i_cast_fu_2509_p1 = p_0248_0_i_reg_1270;

assign p_0252_0_i1_cast_fu_2191_p1 = ap_phi_mux_p_0252_0_i1_phi_fu_832_p34;

assign p_0252_0_i_cast_fu_2499_p1 = ap_phi_mux_p_0252_0_i_phi_fu_1217_p34;

assign p_061_0_i_cast_fu_2349_p1 = ap_phi_mux_p_061_0_i_phi_fu_1031_p34;

assign p_1_fu_1457_p2 = (16'd0 - p_Result_14_reg_3067);

assign p_2_fu_1532_p1 = layer0_V_reg_651;

assign p_3_fu_1491_p1 = layer0_V_reg_651;

assign p_6_fu_1830_p2 = (tmp_111_fu_1826_p1 ^ 8'd255);

assign p_Repl2_10_fu_2809_p2 = ((p_s_fu_2801_p3 != 6'd60) ? 1'b1 : 1'b0);

assign p_Repl2_11_fu_2824_p2 = ((p_Result_12_fu_2815_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_1_fu_2991_p2 = ((tmp_28_fu_2985_p2 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_2_fu_2057_p2 = ((tmp_37_reg_3320 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_3_fu_2083_p2 = ((tmp_39_fu_2077_p2 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_4_fu_1874_p2 = ((tmp_110_fu_1867_p1 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_5_fu_1923_p2 = ((p_Result_6_reg_3266 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_1908_p2 = ((tmp_115_fu_1898_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_1952_p2 = ((p_Result_8_fu_1943_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_8_fu_2727_p2 = ((r_V_25_cast_fu_2718_p2 != 2'd3) ? 1'b1 : 1'b0);

assign p_Repl2_9_fu_2770_p2 = ((p_Result_10_fu_2756_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_s_fu_2965_p2 = ((tmp_26_reg_3609 != 32'd0) ? 1'b1 : 1'b0);

always @ (*) begin
    p_Result_10_fu_2756_p4 = p_Val2_15_fu_2748_p3;
    p_Result_10_fu_2756_p4[i_assign_5_fu_2724_p1] = |(p_Repl2_8_fu_2727_p2);
end

always @ (*) begin
    p_Result_11_fu_2776_p4 = p_Val2_6_reg_3083;
    p_Result_11_fu_2776_p4[i_assign_6_fu_2767_p1] = |(p_Repl2_9_fu_2770_p2);
end

always @ (*) begin
    p_Result_12_fu_2815_p4 = p_Val2_16_reg_1343;
    p_Result_12_fu_2815_p4[i_assign_5_reg_3523] = |(p_Repl2_10_reg_3541);
end

always @ (*) begin
    p_Result_13_fu_2830_p4 = p_Val2_7_reg_3093;
    p_Result_13_fu_2830_p4[i_assign_6_reg_3536] = |(p_Repl2_11_fu_2824_p2);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1436_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_14_fu_1442_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_14_fu_1442_p4[ap_tvar_int_0] = tmp_size_V_fu_1436_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_15_fu_1719_p4 = loc_in_group_tree_V_s_fu_1673_p1;
    p_Result_15_fu_1719_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_16_fu_1790_p4 = p_Val2_17_reg_735;
    p_Result_16_fu_1790_p4[i_assign_2_fu_1786_p1] = |(1'd1);
end

always @ (*) begin
    p_Result_17_fu_1800_p4 = loc_in_group_tree_V_fu_1780_p2;
    p_Result_17_fu_1800_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_1_fu_2997_p4 = p_Val2_7_reg_3093;
    p_Result_1_fu_2997_p4[i_assign_fu_2962_p1] = |(p_Repl2_1_fu_2991_p2);
end

always @ (*) begin
    p_Result_2_fu_2062_p4 = p_Val2_6_reg_3083;
    p_Result_2_fu_2062_p4[i_assign_1_fu_2054_p1] = |(p_Repl2_2_fu_2057_p2);
end

always @ (*) begin
    p_Result_3_fu_2089_p4 = p_Val2_7_reg_3093;
    p_Result_3_fu_2089_p4[i_assign_1_fu_2054_p1] = |(p_Repl2_3_fu_2083_p2);
end

always @ (*) begin
    p_Result_6_fu_1887_p4 = p_Val2_s_fu_1880_p3;
    p_Result_6_fu_1887_p4[i_assign_3_fu_1871_p1] = |(p_Repl2_4_fu_1874_p2);
end

always @ (*) begin
    p_Result_7_fu_1928_p4 = p_Val2_6_reg_3083;
    p_Result_7_fu_1928_p4[i_assign_4_fu_1920_p1] = |(p_Repl2_5_fu_1923_p2);
end

always @ (*) begin
    p_Result_8_fu_1943_p4 = p_Val2_11_reg_745;
    p_Result_8_fu_1943_p4[i_assign_3_reg_3261] = |(p_Repl2_6_reg_3272);
end

always @ (*) begin
    p_Result_9_fu_1958_p4 = p_Val2_7_reg_3093;
    p_Result_9_fu_1958_p4[i_assign_4_fu_1920_p1] = |(p_Repl2_7_fu_1952_p2);
end

always @ (*) begin
    p_Result_s_fu_2970_p4 = p_Val2_6_reg_3083;
    p_Result_s_fu_2970_p4[i_assign_fu_2962_p1] = |(p_Repl2_s_fu_2965_p2);
end

assign p_Val2_15_fu_2748_p3 = ((icmp4_fu_2742_p2[0:0] === 1'b1) ? heap_tree_V_0_q0 : heap_tree_V_1_q0);

assign p_Val2_s_fu_1880_p3 = ((icmp2_reg_3256[0:0] === 1'b1) ? heap_tree_V_0_q0 : heap_tree_V_1_q0);

assign p_not_fu_1526_p2 = (64'd0 - TMP_0_V_fu_1518_p3);

assign p_s_fu_2801_p3 = {{tmp_84_fu_2791_p4}, {2'd0}};

assign r_V_10_fu_1658_p2 = (7'd62 + rhs_V_cast_fu_1654_p1);

assign r_V_11_fu_1707_p3 = {{tmp_42_fu_1697_p4}, {tmp_41_fu_1692_p2}};

assign r_V_12_fu_1733_p2 = tmp0_V_fu_1715_p1 >> tmp_43_fu_1729_p1;

assign r_V_15_fu_1814_p2 = p_Result_16_fu_1790_p4 >> tmp_49_fu_1810_p1;

assign r_V_16_fu_2384_p3 = {{tmp_56_reg_3386}, {5'd0}};

assign r_V_17_fu_2590_p1 = tmp_75_fu_2584_p2[15:0];

assign r_V_18_fu_2602_p2 = (lhs_V_2_fu_2594_p1 + rhs_V_fu_2598_p1);

assign r_V_19_fu_2615_p2 = (lhs_V_3_fu_2608_p1 - rhs_V_1_fu_2611_p1);

assign r_V_21_fu_2672_p3 = ((tmp_127_fu_2630_p3[0:0] === 1'b1) ? tmp_79_fu_2656_p2 : tmp_128_fu_2668_p1);

assign r_V_22_fu_2705_p2 = (reg_1412 | mark_mask_V_q0);

assign r_V_23_fu_2625_p2 = (6'd1 - lhs_V_7_cast_reg_3508);

assign r_V_24_fu_2105_p2 = maintain_mask_V_load_6_fu_2098_p1 << tmp_29_fu_2102_p1;

assign r_V_25_cast1_fu_2712_p2 = (tmp_132_fu_2701_p1 | tmp_131_fu_2697_p1);

assign r_V_25_cast_fu_2718_p2 = (tmp_130_fu_2693_p1 | tmp_129_fu_2689_p1);

assign r_V_25_fu_2030_p2 = tmp_101_fu_2023_p1 << tmp_33_cast_fu_2027_p1;

assign r_V_26_fu_1541_p2 = (6'd1 - rhs_V_8_cast_fu_1537_p1);

assign r_V_27_fu_1587_p3 = ((tmp_92_fu_1547_p3[0:0] === 1'b1) ? tmp_93_fu_1578_p1 : tmp_16_fu_1582_p2);

assign r_V_3_fu_2914_p2 = (4'd6 - tmp_86_fu_2875_p1);

assign r_V_4_fu_3013_p2 = maintain_mask_V_load_4_fu_3006_p1 << tmp_18_fu_3010_p1;

assign r_V_5_fu_2879_p2 = ($signed(4'd11) - $signed(tmp_86_fu_2875_p1));

assign r_V_6_fu_2932_p2 = tmp_99_fu_2925_p1 << tmp_22_cast_fu_2929_p1;

assign r_V_7_fu_2012_p2 = (4'd6 - tmp_90_fu_1973_p1);

assign r_V_9_fu_1977_p2 = ($signed(4'd11) - $signed(tmp_90_fu_1973_p1));

assign r_V_fu_2856_p2 = addr_HTA_V_3_reg_3546 << 16'd2;

assign rec_bits_V_fu_1744_p1 = p_02009_0_in_reg_717[1:0];

assign rhs_V_1_fu_2611_p1 = reg_1408;

assign rhs_V_8_cast_fu_1537_p1 = reg_1399;

assign rhs_V_cast_fu_1654_p1 = loc_in_group_tree_V_3_fu_1617_p2;

assign rhs_V_fu_2598_p1 = r_V_17_fu_2590_p1;

assign shift_constant_V_loa_2_fu_1613_p1 = reg_1408;

assign size_V_fu_1428_p1 = alloc_size[15:0];

assign tmp0_V_2_fu_3019_p2 = (r_V_4_fu_3013_p2 ^ 64'd18446744073709551615);

assign tmp0_V_6_fu_2137_p2 = (p_not_reg_3141 & TMP_0_V_reg_3136);

assign tmp0_V_fu_1715_p1 = $signed(r_V_11_fu_1707_p3);

assign tmp10_fu_2266_p2 = (tmp_55_fu_2223_p1 + tmp_54_fu_2219_p1);

assign tmp11_fu_2272_p2 = ($signed(p_0244_0_i1_cast_fu_2211_p1) + $signed(p_0248_0_i1_reg_886));

assign tmp13_cast_fu_2525_p1 = tmp13_fu_2520_p2;

assign tmp13_fu_2520_p2 = (p_0252_0_i_cast_reg_3490 + p_0248_0_i_cast_fu_2509_p1);

assign tmp14_cast_fu_2557_p1 = tmp14_fu_2549_p3;

assign tmp14_fu_2549_p3 = {{tmp_125_fu_2539_p4}, {tmp_124_fu_2533_p2}};

assign tmp1_V_fu_2323_p2 = (heap_tree_V_load_6_p_reg_1016 - tmp_60_fu_2318_p2);

assign tmp8_cast_fu_2231_p1 = tmp8_fu_2227_p2;

assign tmp8_fu_2227_p2 = (p_0248_0_i1_cast_reg_3378 + p_0252_0_i1_cast_reg_3370);

assign tmp9_cast_fu_2240_p1 = tmp9_fu_2235_p2;

assign tmp9_fu_2235_p2 = (p_0244_0_i1_cast1_fu_2215_p1 + p_0167_0_i1_cast_reg_3362);

assign tmp_100_fu_2899_p4 = {{addr_HTA_V_3_reg_3546[15:11]}};

assign tmp_101_fu_2023_p1 = maintain_mask_V_q0[31:0];

assign tmp_102_fu_1997_p4 = {{alloc_free_target_re_reg_3052[19:13]}};

assign tmp_110_fu_1867_p1 = p_Val2_17_reg_735[1:0];

assign tmp_111_cast_fu_2580_p1 = tmp_74_fu_2574_p2;

assign tmp_111_fu_1826_p1 = p_Val2_17_reg_735[7:0];

assign tmp_112_fu_1852_p4 = {{tmp_34_reg_3167[15:11]}};

assign tmp_115_cast_fu_2652_p1 = $signed(tmp_78_fu_2646_p2);

assign tmp_115_fu_1898_p4 = {{p_Val2_17_reg_735[5:2]}};

assign tmp_118_fu_2296_p4 = {{layer_offset_V_fu_2284_p2[11:6]}};

assign tmp_121_fu_2465_p4 = {{group_tree_tmp_maske_fu_2445_p2[33:32]}};

assign tmp_123_fu_2529_p1 = p_0244_0_i_cast_fu_2513_p3[3:0];

assign tmp_124_fu_2533_p2 = (tmp_123_fu_2529_p1 | p_0167_0_i_reg_1157);

assign tmp_125_fu_2539_p4 = {{p_0244_0_i_cast_fu_2513_p3[6:4]}};

assign tmp_127_fu_2630_p3 = r_V_23_fu_2625_p2[32'd5];

assign tmp_128_fu_2668_p1 = tmp_80_fu_2662_p2[19:0];

assign tmp_129_fu_2689_p1 = reg_1412[1:0];

assign tmp_130_fu_2693_p1 = mark_mask_V_q0[1:0];

assign tmp_131_fu_2697_p1 = reg_1412[5:0];

assign tmp_132_fu_2701_p1 = mark_mask_V_q0[5:0];

assign tmp_133_fu_2733_p4 = {{tmp_56_reg_3386[7:6]}};

assign tmp_13_fu_1559_p1 = free_target_V_reg_3061;

assign tmp_14_fu_1562_p2 = ($signed(6'd0) - $signed(r_V_26_fu_1541_p2));

assign tmp_15_fu_1572_p2 = tmp_13_fu_1559_p1 << tmp_38_cast_fu_1568_p1;

assign tmp_16_fu_1582_p2 = free_target_V_reg_3061 >> tmp_34_cast_fu_1555_p1;

assign tmp_17_fu_2920_p1 = r_V_3_fu_2914_p2;

assign tmp_18_fu_3010_p1 = r_V_s_reg_3564;

assign tmp_19_fu_3025_p2 = (tmp0_V_2_fu_3019_p2 & p_Val2_6_reg_3083);

assign tmp_20_fu_3036_p2 = (tmp0_V_2_fu_3019_p2 & p_Val2_7_reg_3093);

assign tmp_21_fu_2885_p1 = r_V_5_fu_2879_p2;

assign tmp_22_cast_fu_2929_p1 = loc2_V_reg_3555;

assign tmp_22_fu_1485_p1 = grp_fu_1378_p2;

assign tmp_23_fu_1604_p2 = (tmp_95_fu_1601_p1 & extra_mask_V_load_reg_3152);

assign tmp_24_fu_2849_p3 = addr_HTA_V_3_reg_3546[32'd15];

assign tmp_25_fu_2943_p2 = (r_V_6_fu_2932_p2 ^ 32'd4294967295);

assign tmp_26_fu_2956_p2 = (tmp_25_reg_3603 & heap_tree_V_load_phi_fu_2949_p3);

assign tmp_27_fu_2018_p1 = r_V_7_fu_2012_p2;

assign tmp_28_fu_2985_p2 = (tmp_25_reg_3603 & heap_tree_V_1_load_2_reg_1363);

assign tmp_29_fu_2102_p1 = phitmp2_reg_3126;

assign tmp_30_fu_2111_p2 = (r_V_24_fu_2105_p2 | p_Val2_6_reg_3083);

assign tmp_31_fu_2122_p2 = (r_V_24_fu_2105_p2 | p_Val2_7_reg_3093);

assign tmp_32_fu_1983_p1 = r_V_9_fu_1977_p2;

assign tmp_33_cast_fu_2027_p1 = loc2_V_1_reg_3121;

assign tmp_33_fu_1595_p2 = (6'd1 + rhs_V_8_cast_fu_1537_p1);

assign tmp_34_cast_fu_1555_p1 = r_V_26_fu_1541_p2;

assign tmp_34_fu_1626_p2 = r_V_27_reg_3146 >> tmp_57_cast_fu_1623_p1;

assign tmp_35_fu_1649_p1 = tree_offset_V_2_fu_1631_p1;

assign tmp_36_fu_1676_p1 = reg_1412;

assign tmp_37_fu_2048_p2 = (r_V_25_reg_3304 | heap_tree_V_load_2_p_fu_2041_p3);

assign tmp_38_cast_fu_1568_p1 = $signed(tmp_14_fu_1562_p2);

assign tmp_38_fu_1664_p1 = r_V_10_fu_1658_p2;

assign tmp_39_fu_2077_p2 = (r_V_25_reg_3304 | heap_tree_V_1_load_3_reg_754);

assign tmp_40_fu_1686_p2 = (reg_1412 ^ 8'd255);

assign tmp_41_fu_1692_p2 = (tmp_40_fu_1686_p2 | mark_mask_V_load_reg_3198);

assign tmp_42_fu_1697_p4 = {{lhs_V_1_fu_1680_p2[31:8]}};

assign tmp_43_fu_1729_p1 = p_Result_15_fu_1719_p4;

assign tmp_44_fu_1748_p2 = ((rec_bits_V_fu_1744_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_45_fu_1760_p2 = (tmp_44_fu_1748_p2 & not_s_fu_1754_p2);

assign tmp_46_fu_2185_p2 = ((BB_V_fu_2145_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_47_fu_1776_p1 = p_01880_0_in_fu_1766_p4;

assign tmp_49_fu_1810_p1 = p_Result_17_fu_1800_p4;

assign tmp_4_fu_1467_p2 = ((alloc_cmd_read_reg_3041 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_50_cast_fu_1609_p1 = tmp_23_fu_1604_p2;

assign tmp_50_fu_1914_p2 = ((tmp_110_fu_1867_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_51_fu_2195_p2 = ((CC_V_fu_2155_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_52_fu_2205_p2 = ((DD_V_fu_2165_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_53_fu_1514_p1 = layer0_V_reg_651[0:0];

assign tmp_54_fu_2219_p1 = p_0252_0_i1_reg_829;

assign tmp_55_fu_2223_p1 = p_0167_0_i1_reg_772;

assign tmp_56_fu_2244_p2 = (tmp8_cast_fu_2231_p1 + tmp9_cast_fu_2240_p1);

assign tmp_57_cast_fu_1623_p1 = tmp_33_reg_3157;

assign tmp_57_fu_2250_p3 = {{reg_1399}, {6'd0}};

assign tmp_58_fu_2278_p2 = (tmp10_fu_2266_p2 + tmp11_fu_2272_p2);

assign tmp_59_fu_2312_p2 = ($signed(32'd4294967295) + $signed(ap_phi_mux_heap_tree_V_load_6_p_phi_fu_1019_p4));

assign tmp_60_fu_2318_p2 = (tmp_59_reg_3407 & heap_tree_V_load_6_p_reg_1016);

assign tmp_61_fu_2343_p2 = ((AA_V_1_fu_2329_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_62_fu_2353_p2 = ((BB_V_1_fu_2333_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_63_fu_2363_p2 = (p_0102_0_i_cast_fu_2359_p1 + p_061_0_i_cast_reg_3426);

assign tmp_64_fu_2368_p2 = ((tmp0_V_6_reg_3342 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_65_fu_2373_p2 = ((heap_tree_V_load_6_p_reg_1016 == tmp_60_reg_3412) ? 1'b1 : 1'b0);

assign tmp_66_fu_2401_p1 = tree_offset_V_fu_2395_p2;

assign tmp_67_fu_2406_p1 = group_tree_V_q0;

assign tmp_68_fu_2435_p2 = ($signed(33'd0) - $signed(group_tree_tmp_V_cas_1_fu_2432_p1));

assign tmp_69_fu_2487_p2 = ((AA_V_2_fu_2451_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_6_fu_1480_p2 = ((alloc_cmd_read_reg_3041 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_70_fu_2493_p2 = ((BB_V_2_fu_2455_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_71_cast_fu_2441_p1 = $signed(tmp_68_fu_2435_p2);

assign tmp_71_fu_2503_p2 = ((tmp_121_fu_2465_p4 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_72_fu_2561_p2 = (tmp14_cast_fu_2557_p1 + tmp13_cast_fu_2525_p1);

assign tmp_73_fu_2571_p1 = tree_offset_V_reg_3443;

assign tmp_74_fu_2574_p2 = (lhs_V_7_cast_fu_2567_p1 + 6'd1);

assign tmp_75_fu_2584_p2 = tmp_73_fu_2571_p1 << tmp_111_cast_fu_2580_p1;

assign tmp_76_fu_2638_p1 = r_V_23_fu_2625_p2;

assign tmp_77_fu_2642_p1 = $unsigned(loc_in_layer_V_fu_2621_p1);

assign tmp_78_fu_2646_p2 = ($signed(6'd0) - $signed(r_V_23_fu_2625_p2));

assign tmp_79_fu_2656_p2 = loc_in_layer_V_fu_2621_p1 >> tmp_115_cast_fu_2652_p1;

assign tmp_80_fu_2662_p2 = tmp_77_fu_2642_p1 << tmp_76_fu_2638_p1;

assign tmp_81_fu_2680_p1 = r_V_21_fu_2672_p3;

assign tmp_83_fu_2685_p1 = tmp_72_reg_3503;

assign tmp_84_cast_fu_2258_p1 = tmp_57_fu_2250_p3;

assign tmp_84_fu_2791_p4 = {{r_V_25_cast1_fu_2712_p2[5:2]}};

assign tmp_85_cast1_fu_2262_p1 = tmp_56_fu_2244_p2;

assign tmp_86_fu_2875_p1 = layer0_V_reg_651[3:0];

assign tmp_8_fu_2861_p1 = r_V_fu_2856_p2;

assign tmp_90_fu_1973_p1 = layer0_V_reg_651[3:0];

assign tmp_91_fu_1669_p1 = layer0_V_reg_651[3:0];

assign tmp_92_fu_1547_p3 = r_V_26_fu_1541_p2[32'd5];

assign tmp_93_fu_1578_p1 = tmp_15_fu_1572_p2[19:0];

assign tmp_94_cast_fu_2391_p1 = tmp_63_fu_2363_p2;

assign tmp_95_fu_1601_p1 = r_V_27_reg_3146[4:0];

assign tmp_99_fu_2925_p1 = maintain_mask_V_q0[31:0];

assign tmp_9_fu_2133_p1 = grp_fu_1378_p2;

assign tmp_fu_1452_p2 = ((size_V_reg_3047 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_s_fu_2175_p2 = ((AA_V_fu_2141_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1436_p2 = ($signed(16'd65535) + $signed(size_V_fu_1428_p1));

assign tree_offset_V_2_fu_1631_p1 = tmp_34_fu_1626_p2[15:0];

assign tree_offset_V_cast_fu_2426_p1 = tree_offset_V_reg_3443;

assign tree_offset_V_fu_2395_p2 = (r_V_16_fu_2384_p3 + tmp_94_cast_fu_2391_p1);

always @ (posedge ap_clk) begin
    i_assign_3_reg_3261[31:5] <= 27'b000000000000000000000000000;
    tmp_9_reg_3336[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    p_0167_0_i1_cast_reg_3362[6:4] <= 3'b000;
    p_0252_0_i1_cast_reg_3370[6:5] <= 2'b00;
    p_0248_0_i1_cast_reg_3378[6] <= 1'b0;
    p_061_0_i_cast_reg_3426[5:4] <= 2'b00;
    tree_offset_V_cast_reg_3465[15:13] <= 3'b000;
    p_0252_0_i_cast_reg_3490[6:5] <= 2'b00;
    lhs_V_7_cast_reg_3508[5] <= 1'b0;
    i_assign_5_reg_3523[31:6] <= 26'b00000000000000000000000000;
    i_assign_6_reg_3536[31:8] <= 24'b000000000000000000000000;
    p_0248_0_i1_reg_886[4] <= 1'b0;
    p_0248_0_i_reg_1270[4] <= 1'b0;
end

endmodule //Ext_KWTA8k
