{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556789732895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556789732895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 11:35:32 2019 " "Processing started: Thu May 02 11:35:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556789732895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556789732895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_slaves -c spi_slaves " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_slaves -c spi_slaves" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556789732895 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556789733348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slaves.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slaves.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slaves-logic " "Found design unit 1: spi_slaves-logic" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556789733941 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slaves " "Found entity 1: spi_slaves" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556789733941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556789733941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_slaves " "Elaborating entity \"spi_slaves\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556789733989 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slaves.vhd(54) " "VHDL Process Statement warning at spi_slaves.vhd(54): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slaves.vhd(67) " "VHDL Process Statement warning at spi_slaves.vhd(67): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slaves.vhd(72) " "VHDL Process Statement warning at spi_slaves.vhd(72): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi_slaves.vhd(77) " "VHDL Process Statement warning at spi_slaves.vhd(77): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slaves.vhd(77) " "VHDL Process Statement warning at spi_slaves.vhd(77): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy spi_slaves.vhd(79) " "VHDL Process Statement warning at spi_slaves.vhd(79): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slaves.vhd(81) " "VHDL Process Statement warning at spi_slaves.vhd(81): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slaves.vhd(81) " "VHDL Process Statement warning at spi_slaves.vhd(81): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slaves.vhd(83) " "VHDL Process Statement warning at spi_slaves.vhd(83): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slaves.vhd(83) " "VHDL Process Statement warning at spi_slaves.vhd(83): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi_slaves.vhd(88) " "VHDL Process Statement warning at spi_slaves.vhd(88): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slaves.vhd(88) " "VHDL Process Statement warning at spi_slaves.vhd(88): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy spi_slaves.vhd(90) " "VHDL Process Statement warning at spi_slaves.vhd(90): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slaves.vhd(92) " "VHDL Process Statement warning at spi_slaves.vhd(92): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slaves.vhd(92) " "VHDL Process Statement warning at spi_slaves.vhd(92): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slaves.vhd(94) " "VHDL Process Statement warning at spi_slaves.vhd(94): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slaves.vhd(94) " "VHDL Process Statement warning at spi_slaves.vhd(94): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi_slaves.vhd(99) " "VHDL Process Statement warning at spi_slaves.vhd(99): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slaves.vhd(99) " "VHDL Process Statement warning at spi_slaves.vhd(99): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe spi_slaves.vhd(101) " "VHDL Process Statement warning at spi_slaves.vhd(101): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy spi_slaves.vhd(103) " "VHDL Process Statement warning at spi_slaves.vhd(103): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slaves.vhd(103) " "VHDL Process Statement warning at spi_slaves.vhd(103): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slaves.vhd(103) " "VHDL Process Statement warning at spi_slaves.vhd(103): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slaves.vhd(105) " "VHDL Process Statement warning at spi_slaves.vhd(105): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slaves.vhd(105) " "VHDL Process Statement warning at spi_slaves.vhd(105): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slaves.vhd(111) " "VHDL Process Statement warning at spi_slaves.vhd(111): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add spi_slaves.vhd(115) " "VHDL Process Statement warning at spi_slaves.vhd(115): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slaves.vhd(115) " "VHDL Process Statement warning at spi_slaves.vhd(115): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slaves.vhd(121) " "VHDL Process Statement warning at spi_slaves.vhd(121): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf spi_slaves.vhd(124) " "VHDL Process Statement warning at spi_slaves.vhd(124): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slaves.vhd(128) " "VHDL Process Statement warning at spi_slaves.vhd(128): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data spi_slaves.vhd(131) " "VHDL Process Statement warning at spi_slaves.vhd(131): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slaves.vhd(132) " "VHDL Process Statement warning at spi_slaves.vhd(132): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slaves.vhd(132) " "VHDL Process Statement warning at spi_slaves.vhd(132): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789733989 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n spi_slaves.vhd(137) " "VHDL Process Statement warning at spi_slaves.vhd(137): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789734004 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slaves.vhd(139) " "VHDL Process Statement warning at spi_slaves.vhd(139): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789734004 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add spi_slaves.vhd(146) " "VHDL Process Statement warning at spi_slaves.vhd(146): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789734004 "|spi_slaves"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt spi_slaves.vhd(146) " "VHDL Process Statement warning at spi_slaves.vhd(146): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556789734004 "|spi_slaves"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data spi_slaves.vhd(63) " "VHDL Process Statement warning at spi_slaves.vhd(63): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556789734004 "|spi_slaves"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] spi_slaves.vhd(63) " "Inferred latch for \"rx_data\[0\]\" at spi_slaves.vhd(63)" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556789734019 "|spi_slaves"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] spi_slaves.vhd(63) " "Inferred latch for \"rx_data\[1\]\" at spi_slaves.vhd(63)" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556789734019 "|spi_slaves"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] spi_slaves.vhd(63) " "Inferred latch for \"rx_data\[2\]\" at spi_slaves.vhd(63)" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556789734019 "|spi_slaves"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] spi_slaves.vhd(63) " "Inferred latch for \"rx_data\[3\]\" at spi_slaves.vhd(63)" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556789734019 "|spi_slaves"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] spi_slaves.vhd(63) " "Inferred latch for \"rx_data\[4\]\" at spi_slaves.vhd(63)" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556789734019 "|spi_slaves"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] spi_slaves.vhd(63) " "Inferred latch for \"rx_data\[5\]\" at spi_slaves.vhd(63)" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556789734019 "|spi_slaves"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] spi_slaves.vhd(63) " "Inferred latch for \"rx_data\[6\]\" at spi_slaves.vhd(63)" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556789734019 "|spi_slaves"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] spi_slaves.vhd(63) " "Inferred latch for \"rx_data\[7\]\" at spi_slaves.vhd(63)" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556789734019 "|spi_slaves"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1556789734926 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1556789734926 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "trdy~reg0 trdy~reg0_emulated trdy~1 " "Register \"trdy~reg0\" is converted into an equivalent circuit using register \"trdy~reg0_emulated\" and latch \"trdy~1\"" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556789734926 "|spi_slaves|trdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rrdy~reg0 rrdy~reg0_emulated rrdy~1 " "Register \"rrdy~reg0\" is converted into an equivalent circuit using register \"rrdy~reg0_emulated\" and latch \"rrdy~1\"" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556789734926 "|spi_slaves|rrdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "roe~reg0 roe~reg0_emulated roe~1 " "Register \"roe~reg0\" is converted into an equivalent circuit using register \"roe~reg0_emulated\" and latch \"roe~1\"" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556789734926 "|spi_slaves|roe~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[7\] tx_buf\[7\]~_emulated tx_buf\[7\]~1 " "Register \"tx_buf\[7\]\" is converted into an equivalent circuit using register \"tx_buf\[7\]~_emulated\" and latch \"tx_buf\[7\]~1\"" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 128 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556789734926 "|spi_slaves|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[6\] tx_buf\[6\]~_emulated tx_buf\[6\]~6 " "Register \"tx_buf\[6\]\" is converted into an equivalent circuit using register \"tx_buf\[6\]~_emulated\" and latch \"tx_buf\[6\]~6\"" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 128 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556789734926 "|spi_slaves|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[5\] tx_buf\[5\]~_emulated tx_buf\[5\]~11 " "Register \"tx_buf\[5\]\" is converted into an equivalent circuit using register \"tx_buf\[5\]~_emulated\" and latch \"tx_buf\[5\]~11\"" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 128 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556789734926 "|spi_slaves|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[4\] tx_buf\[4\]~_emulated tx_buf\[4\]~16 " "Register \"tx_buf\[4\]\" is converted into an equivalent circuit using register \"tx_buf\[4\]~_emulated\" and latch \"tx_buf\[4\]~16\"" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 128 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556789734926 "|spi_slaves|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[3\] tx_buf\[3\]~_emulated tx_buf\[3\]~21 " "Register \"tx_buf\[3\]\" is converted into an equivalent circuit using register \"tx_buf\[3\]~_emulated\" and latch \"tx_buf\[3\]~21\"" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 128 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556789734926 "|spi_slaves|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[2\] tx_buf\[2\]~_emulated tx_buf\[2\]~26 " "Register \"tx_buf\[2\]\" is converted into an equivalent circuit using register \"tx_buf\[2\]~_emulated\" and latch \"tx_buf\[2\]~26\"" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 128 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556789734926 "|spi_slaves|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[1\] tx_buf\[1\]~_emulated tx_buf\[1\]~31 " "Register \"tx_buf\[1\]\" is converted into an equivalent circuit using register \"tx_buf\[1\]~_emulated\" and latch \"tx_buf\[1\]~31\"" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 128 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556789734926 "|spi_slaves|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[0\] tx_buf\[0\]~_emulated tx_buf\[0\]~36 " "Register \"tx_buf\[0\]\" is converted into an equivalent circuit using register \"tx_buf\[0\]~_emulated\" and latch \"tx_buf\[0\]~36\"" {  } { { "spi_slaves.vhd" "" { Text "C:/altera/13.1/projects/spi_slaves/spi_slaves.vhd" 128 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556789734926 "|spi_slaves|tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1556789734926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1556789735191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556789735754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556789735754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556789735895 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556789735895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556789735895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556789735895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556789735973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 11:35:35 2019 " "Processing ended: Thu May 02 11:35:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556789735973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556789735973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556789735973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556789735973 ""}
