<stg><name>Conv_sysarr</name>


<trans_list>

<trans id="425" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="45" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="46" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="49" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="50" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="52" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="53" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="56" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="57" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
bb549:11 %bias_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
bb549:12 %bias_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
bb549:13 %bias_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
bb549:14 %bias_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
bb549:15 %weight_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
bb549:16 %weight_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
bb549:17 %weight_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
bb549:18 %weight_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
bb549:19 %data_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
bb549:20 %data_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
bb549:21 %data_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
bb549:22 %data_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_3"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
bb549:23 %output_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l2_0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
bb549:24 %output_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l2_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
bb549:25 %output_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l2_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
bb549:26 %output_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l2_3"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
bb549:27 %param_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %param_in_V

]]></Node>
<StgValue><ssdm name="param_in_V_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb549:50 %div55_cast = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %param_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="div55_cast"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="77" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb549:28 %param_in_V_read_1 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %param_in_V, i256 %param_in_V_read

]]></Node>
<StgValue><ssdm name="param_in_V_read_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="256">
<![CDATA[
bb549:29 %C = trunc i256 %param_in_V_read_1

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="20" op_0_bw="256">
<![CDATA[
bb549:30 %trunc_ln185 = trunc i256 %param_in_V_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln185"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb549:31 %param_in_V_read_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %param_in_V, i256 %param_in_V_read_1

]]></Node>
<StgValue><ssdm name="param_in_V_read_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="256">
<![CDATA[
bb549:32 %WH = trunc i256 %param_in_V_read_2

]]></Node>
<StgValue><ssdm name="WH"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb549:33 %param_in_V_read_3 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %param_in_V, i256 %param_in_V_read_2

]]></Node>
<StgValue><ssdm name="param_in_V_read_3"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="256">
<![CDATA[
bb549:34 %WH_in = trunc i256 %param_in_V_read_3

]]></Node>
<StgValue><ssdm name="WH_in"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb549:35 %param_in_V_read_4 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %param_in_V, i256 %param_in_V_read_3

]]></Node>
<StgValue><ssdm name="param_in_V_read_4"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="256">
<![CDATA[
bb549:36 %RS = trunc i256 %param_in_V_read_4

]]></Node>
<StgValue><ssdm name="RS"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="256">
<![CDATA[
bb549:37 %trunc_ln191 = trunc i256 %param_in_V_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln191"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb549:38 %param_in_V_read_5 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %param_in_V, i256 %param_in_V_read_4

]]></Node>
<StgValue><ssdm name="param_in_V_read_5"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="256">
<![CDATA[
bb549:39 %TILESIZE_W = trunc i256 %param_in_V_read_5

]]></Node>
<StgValue><ssdm name="TILESIZE_W"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb549:41 %param_in_V_read_6 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %param_in_V, i256 %param_in_V_read_5

]]></Node>
<StgValue><ssdm name="param_in_V_read_6"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="256">
<![CDATA[
bb549:42 %TILESIZE_H = trunc i256 %param_in_V_read_6

]]></Node>
<StgValue><ssdm name="TILESIZE_H"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb549:44 %param_in_V_read_7 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %param_in_V, i256 %param_in_V_read_6

]]></Node>
<StgValue><ssdm name="param_in_V_read_7"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="256">
<![CDATA[
bb549:45 %TILESIZE_R = trunc i256 %param_in_V_read_7

]]></Node>
<StgValue><ssdm name="TILESIZE_R"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
bb549:47 %param_in_V_read_8 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %param_in_V, i256 %param_in_V_read_7

]]></Node>
<StgValue><ssdm name="param_in_V_read_8"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="256">
<![CDATA[
bb549:48 %TILESIZE_S = trunc i256 %param_in_V_read_8

]]></Node>
<StgValue><ssdm name="TILESIZE_S"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="103" st_id="11" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="107" st_id="12" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="111" st_id="13" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="115" st_id="14" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="119" st_id="15" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="123" st_id="16" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="127" st_id="17" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="131" st_id="18" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="135" st_id="19" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="139" st_id="20" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="143" st_id="21" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="147" st_id="22" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="151" st_id="23" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="155" st_id="24" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="159" st_id="25" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="160" st_id="25" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="161" st_id="25" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="162" st_id="25" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="163" st_id="26" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="164" st_id="26" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="165" st_id="26" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="166" st_id="26" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="167" st_id="27" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="168" st_id="27" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="169" st_id="27" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="170" st_id="27" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="171" st_id="28" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="172" st_id="28" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="173" st_id="28" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="174" st_id="28" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="175" st_id="29" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="176" st_id="29" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="179" st_id="30" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="180" st_id="30" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="181" st_id="30" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="182" st_id="30" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="183" st_id="31" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="184" st_id="31" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="185" st_id="31" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="186" st_id="31" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="187" st_id="32" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="188" st_id="32" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="189" st_id="32" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="190" st_id="32" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="191" st_id="33" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="192" st_id="33" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="193" st_id="33" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="194" st_id="33" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="195" st_id="34" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="196" st_id="34" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="197" st_id="34" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="198" st_id="34" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="199" st_id="35" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="200" st_id="35" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="201" st_id="35" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="202" st_id="35" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="203" st_id="36" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="204" st_id="36" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="205" st_id="36" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="206" st_id="36" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="207" st_id="37" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="208" st_id="37" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="209" st_id="37" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="210" st_id="37" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="211" st_id="38" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="212" st_id="38" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="213" st_id="38" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="214" st_id="38" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="215" st_id="39" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="216" st_id="39" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="217" st_id="39" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="218" st_id="39" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="219" st_id="40" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="220" st_id="40" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="221" st_id="40" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="222" st_id="40" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="223" st_id="41" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="224" st_id="41" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="225" st_id="41" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="226" st_id="41" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="227" st_id="42" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="228" st_id="42" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="229" st_id="42" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="230" st_id="42" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="231" st_id="43" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="232" st_id="43" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="233" st_id="43" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="234" st_id="43" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="235" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb549:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="236" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb549:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %param_in_V, void @empty_11, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="237" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb549:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %param_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="238" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb549:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bias_in_V, void @empty_11, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="239" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb549:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %bias_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="240" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb549:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weight_in_V, void @empty_11, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="241" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb549:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %weight_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="242" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb549:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_in_V, void @empty_11, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="243" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb549:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %data_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="244" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb549:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %conv_out_V, void @empty_11, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="245" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
bb549:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %conv_out_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="246" st_id="44" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:40 %TILES_W = udiv i32 %WH, i32 %TILESIZE_W

]]></Node>
<StgValue><ssdm name="TILES_W"/></StgValue>
</operation>

<operation id="247" st_id="44" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:43 %TILES_H = udiv i32 %WH, i32 %TILESIZE_H

]]></Node>
<StgValue><ssdm name="TILES_H"/></StgValue>
</operation>

<operation id="248" st_id="44" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:46 %TILES_R = udiv i32 %RS, i32 %TILESIZE_R

]]></Node>
<StgValue><ssdm name="TILES_R"/></StgValue>
</operation>

<operation id="249" st_id="44" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb549:49 %TILES_S = udiv i32 %RS, i32 %TILESIZE_S

]]></Node>
<StgValue><ssdm name="TILES_S"/></StgValue>
</operation>

<operation id="250" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
bb549:51 %br_ln212 = br void %bb548

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="251" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb548:0 %ko = phi i30 %add_ln212, void %bb548.split, i30, void %bb549

]]></Node>
<StgValue><ssdm name="ko"/></StgValue>
</operation>

<operation id="252" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb548:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="253" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
bb548:2 %icmp_ln212 = icmp_eq  i30 %ko, i30 %div55_cast

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="254" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
bb548:3 %add_ln212 = add i30 %ko, i30

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="255" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb548:4 %br_ln212 = br i1 %icmp_ln212, void %bb548.split, void %._crit_edge377.loopexit

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="256" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="30">
<![CDATA[
bb548.split:0 %ko_cast = zext i30 %ko

]]></Node>
<StgValue><ssdm name="ko_cast"/></StgValue>
</operation>

<operation id="257" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb548.split:1 %speclooptripcount_ln212 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln212"/></StgValue>
</operation>

<operation id="258" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb548.split:2 %specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln212"/></StgValue>
</operation>

<operation id="259" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
bb548.split:3 %bias_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V

]]></Node>
<StgValue><ssdm name="bias_in_V_read"/></StgValue>
</operation>

<operation id="260" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="256">
<![CDATA[
bb548.split:4 %trunc_ln708 = trunc i256 %bias_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="261" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb548.split:5 %bias_l2_0_addr = getelementptr i8 %bias_l2_0, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l2_0_addr"/></StgValue>
</operation>

<operation id="262" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
bb548.split:6 %store_ln217 = store i8 %trunc_ln708, i4 %bias_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="263" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb548.split:7 %p_Result_9_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_9_1"/></StgValue>
</operation>

<operation id="264" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb548.split:8 %bias_l2_1_addr = getelementptr i8 %bias_l2_1, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l2_1_addr"/></StgValue>
</operation>

<operation id="265" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
bb548.split:9 %store_ln217 = store i8 %p_Result_9_1, i4 %bias_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="266" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb548.split:10 %p_Result_9_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_9_2"/></StgValue>
</operation>

<operation id="267" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb548.split:11 %bias_l2_2_addr = getelementptr i8 %bias_l2_2, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l2_2_addr"/></StgValue>
</operation>

<operation id="268" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
bb548.split:12 %store_ln217 = store i8 %p_Result_9_2, i4 %bias_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="269" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb548.split:13 %p_Result_9_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_9_3"/></StgValue>
</operation>

<operation id="270" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb548.split:14 %bias_l2_3_addr = getelementptr i8 %bias_l2_3, i64, i64 %ko_cast

]]></Node>
<StgValue><ssdm name="bias_l2_3_addr"/></StgValue>
</operation>

<operation id="271" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
bb548.split:15 %store_ln217 = store i8 %p_Result_9_3, i4 %bias_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="272" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
bb548.split:16 %br_ln0 = br void %bb548

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="273" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge377.loopexit:0 %tmp = mul i32 %C, i32 %RS

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="274" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge377.loopexit:1 %mul70 = mul i32 %tmp, i32 %RS

]]></Node>
<StgValue><ssdm name="mul70"/></StgValue>
</operation>

<operation id="275" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="20" op_0_bw="32">
<![CDATA[
._crit_edge377.loopexit:2 %empty = trunc i32 %mul70

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="276" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="62" op_0_bw="32">
<![CDATA[
._crit_edge377.loopexit:3 %cast = zext i32 %mul70

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="277" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="62" op_0_bw="30">
<![CDATA[
._crit_edge377.loopexit:4 %cast1 = zext i30 %div55_cast

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="278" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge377.loopexit:5 %bound = mul i62 %cast1, i62 %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="279" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge377.loopexit:6 %br_ln221 = br void %bb546

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="280" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
bb546:0 %indvar_flatten = phi i62, void %._crit_edge377.loopexit, i62 %add_ln221, void %._crit_edge360.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="281" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb546:1 %crs = phi i32, void %._crit_edge377.loopexit, i32 %select_ln221_1, void %._crit_edge360.loopexit

]]></Node>
<StgValue><ssdm name="crs"/></StgValue>
</operation>

<operation id="282" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb546:2 %ko_1 = phi i30, void %._crit_edge377.loopexit, i30 %add_ln223, void %._crit_edge360.loopexit

]]></Node>
<StgValue><ssdm name="ko_1"/></StgValue>
</operation>

<operation id="283" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb546:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="284" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb546:4 %icmp_ln221 = icmp_eq  i62 %indvar_flatten, i62 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="285" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb546:5 %add_ln221 = add i62 %indvar_flatten, i62

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="286" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb546:6 %br_ln221 = br i1 %icmp_ln221, void %._crit_edge360.loopexit, void %._crit_edge369.loopexit

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="287" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge360.loopexit:2 %icmp_ln223 = icmp_eq  i30 %ko_1, i30 %div55_cast

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="288" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge360.loopexit:3 %select_ln221 = select i1 %icmp_ln223, i30, i30 %ko_1

]]></Node>
<StgValue><ssdm name="select_ln221"/></StgValue>
</operation>

<operation id="289" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge360.loopexit:4 %add_ln221_1 = add i32, i32 %crs

]]></Node>
<StgValue><ssdm name="add_ln221_1"/></StgValue>
</operation>

<operation id="290" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge360.loopexit:5 %select_ln221_1 = select i1 %icmp_ln223, i32 %add_ln221_1, i32 %crs

]]></Node>
<StgValue><ssdm name="select_ln221_1"/></StgValue>
</operation>

<operation id="291" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="20" op_0_bw="32">
<![CDATA[
._crit_edge360.loopexit:6 %trunc_ln221 = trunc i32 %select_ln221_1

]]></Node>
<StgValue><ssdm name="trunc_ln221"/></StgValue>
</operation>

<operation id="292" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="20" op_0_bw="30">
<![CDATA[
._crit_edge360.loopexit:10 %empty_92 = trunc i30 %select_ln221

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="293" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge360.loopexit:11 %mul81_cast = mul i20 %empty_92, i20 %empty

]]></Node>
<StgValue><ssdm name="mul81_cast"/></StgValue>
</operation>

<operation id="294" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge360.loopexit:12 %kcrs = add i20 %mul81_cast, i20 %trunc_ln221

]]></Node>
<StgValue><ssdm name="kcrs"/></StgValue>
</operation>

<operation id="295" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge360.loopexit:26 %add_ln223 = add i30, i30 %select_ln221

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="296" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge360.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_221_3_VITIS_LOOP_223_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="297" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge360.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="298" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge360.loopexit:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="299" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge360.loopexit:8 %specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln223"/></StgValue>
</operation>

<operation id="300" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
._crit_edge360.loopexit:9 %weight_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %weight_in_V

]]></Node>
<StgValue><ssdm name="weight_in_V_read"/></StgValue>
</operation>

<operation id="301" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="20">
<![CDATA[
._crit_edge360.loopexit:13 %idxprom92 = zext i20 %kcrs

]]></Node>
<StgValue><ssdm name="idxprom92"/></StgValue>
</operation>

<operation id="302" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="256">
<![CDATA[
._crit_edge360.loopexit:14 %trunc_ln708_1 = trunc i256 %weight_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="303" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge360.loopexit:15 %weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %idxprom92

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr"/></StgValue>
</operation>

<operation id="304" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="20">
<![CDATA[
._crit_edge360.loopexit:16 %store_ln229 = store i8 %trunc_ln708_1, i20 %weight_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="305" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge360.loopexit:17 %p_Result_10_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_10_1"/></StgValue>
</operation>

<operation id="306" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge360.loopexit:18 %weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %idxprom92

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr"/></StgValue>
</operation>

<operation id="307" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="20">
<![CDATA[
._crit_edge360.loopexit:19 %store_ln229 = store i8 %p_Result_10_1, i20 %weight_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="308" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge360.loopexit:20 %p_Result_10_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_10_2"/></StgValue>
</operation>

<operation id="309" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge360.loopexit:21 %weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %idxprom92

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr"/></StgValue>
</operation>

<operation id="310" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="20">
<![CDATA[
._crit_edge360.loopexit:22 %store_ln229 = store i8 %p_Result_10_2, i20 %weight_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="311" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge360.loopexit:23 %p_Result_10_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_10_3"/></StgValue>
</operation>

<operation id="312" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge360.loopexit:24 %weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %idxprom92

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr"/></StgValue>
</operation>

<operation id="313" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="20">
<![CDATA[
._crit_edge360.loopexit:25 %store_ln229 = store i8 %p_Result_10_3, i20 %weight_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="314" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge360.loopexit:27 %br_ln0 = br void %bb546

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="315" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge369.loopexit:0 %mul99 = mul i32 %WH_in, i32 %WH_in

]]></Node>
<StgValue><ssdm name="mul99"/></StgValue>
</operation>

<operation id="316" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge369.loopexit:1 %div101_cast = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %param_in_V_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="div101_cast"/></StgValue>
</operation>

<operation id="317" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="20" op_0_bw="32">
<![CDATA[
._crit_edge369.loopexit:2 %empty_93 = trunc i32 %mul99

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="318" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="62" op_0_bw="32">
<![CDATA[
._crit_edge369.loopexit:3 %cast2 = zext i32 %mul99

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="319" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="62" op_0_bw="30">
<![CDATA[
._crit_edge369.loopexit:4 %cast3 = zext i30 %div101_cast

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="320" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge369.loopexit:5 %bound4 = mul i62 %cast3, i62 %cast2

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="321" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge369.loopexit:6 %br_ln234 = br void %bb544

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="322" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
bb544:0 %indvar_flatten6 = phi i62, void %._crit_edge369.loopexit, i62 %add_ln234, void %._crit_edge343.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="323" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb544:1 %wh = phi i32, void %._crit_edge369.loopexit, i32 %select_ln234_1, void %._crit_edge343.loopexit

]]></Node>
<StgValue><ssdm name="wh"/></StgValue>
</operation>

<operation id="324" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
bb544:2 %co = phi i30, void %._crit_edge369.loopexit, i30 %add_ln236, void %._crit_edge343.loopexit

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="325" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb544:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="326" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb544:4 %icmp_ln234 = icmp_eq  i62 %indvar_flatten6, i62 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="327" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
bb544:5 %add_ln234 = add i62 %indvar_flatten6, i62

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="328" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb544:6 %br_ln234 = br i1 %icmp_ln234, void %._crit_edge343.loopexit, void %codeRepl

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="329" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge343.loopexit:2 %icmp_ln236 = icmp_eq  i30 %co, i30 %div101_cast

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="330" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge343.loopexit:3 %select_ln234 = select i1 %icmp_ln236, i30, i30 %co

]]></Node>
<StgValue><ssdm name="select_ln234"/></StgValue>
</operation>

<operation id="331" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge343.loopexit:4 %add_ln234_1 = add i32, i32 %wh

]]></Node>
<StgValue><ssdm name="add_ln234_1"/></StgValue>
</operation>

<operation id="332" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge343.loopexit:5 %select_ln234_1 = select i1 %icmp_ln236, i32 %add_ln234_1, i32 %wh

]]></Node>
<StgValue><ssdm name="select_ln234_1"/></StgValue>
</operation>

<operation id="333" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="20" op_0_bw="32">
<![CDATA[
._crit_edge343.loopexit:6 %trunc_ln234 = trunc i32 %select_ln234_1

]]></Node>
<StgValue><ssdm name="trunc_ln234"/></StgValue>
</operation>

<operation id="334" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="20" op_0_bw="30">
<![CDATA[
._crit_edge343.loopexit:10 %empty_94 = trunc i30 %select_ln234

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="335" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge343.loopexit:11 %mul116_cast = mul i20 %empty_94, i20 %empty_93

]]></Node>
<StgValue><ssdm name="mul116_cast"/></StgValue>
</operation>

<operation id="336" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge343.loopexit:12 %add117 = add i20 %mul116_cast, i20 %trunc_ln234

]]></Node>
<StgValue><ssdm name="add117"/></StgValue>
</operation>

<operation id="337" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge343.loopexit:26 %add_ln236 = add i30, i30 %select_ln234

]]></Node>
<StgValue><ssdm name="add_ln236"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="338" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge343.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_234_6_VITIS_LOOP_236_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="339" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge343.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="340" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge343.loopexit:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="341" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge343.loopexit:8 %specloopname_ln236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln236"/></StgValue>
</operation>

<operation id="342" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
._crit_edge343.loopexit:9 %data_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %data_in_V

]]></Node>
<StgValue><ssdm name="data_in_V_read"/></StgValue>
</operation>

<operation id="343" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="20">
<![CDATA[
._crit_edge343.loopexit:13 %idxprom118 = zext i20 %add117

]]></Node>
<StgValue><ssdm name="idxprom118"/></StgValue>
</operation>

<operation id="344" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="256">
<![CDATA[
._crit_edge343.loopexit:14 %trunc_ln708_2 = trunc i256 %data_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="345" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge343.loopexit:15 %data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %idxprom118

]]></Node>
<StgValue><ssdm name="data_l2_0_addr"/></StgValue>
</operation>

<operation id="346" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="20">
<![CDATA[
._crit_edge343.loopexit:16 %store_ln241 = store i8 %trunc_ln708_2, i20 %data_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="347" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge343.loopexit:17 %p_Result_11_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_11_1"/></StgValue>
</operation>

<operation id="348" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge343.loopexit:18 %data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %idxprom118

]]></Node>
<StgValue><ssdm name="data_l2_1_addr"/></StgValue>
</operation>

<operation id="349" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="20">
<![CDATA[
._crit_edge343.loopexit:19 %store_ln241 = store i8 %p_Result_11_1, i20 %data_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="350" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge343.loopexit:20 %p_Result_11_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_11_2"/></StgValue>
</operation>

<operation id="351" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge343.loopexit:21 %data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %idxprom118

]]></Node>
<StgValue><ssdm name="data_l2_2_addr"/></StgValue>
</operation>

<operation id="352" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="20">
<![CDATA[
._crit_edge343.loopexit:22 %store_ln241 = store i8 %p_Result_11_2, i20 %data_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="353" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge343.loopexit:23 %p_Result_11_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_11_3"/></StgValue>
</operation>

<operation id="354" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge343.loopexit:24 %data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %idxprom118

]]></Node>
<StgValue><ssdm name="data_l2_3_addr"/></StgValue>
</operation>

<operation id="355" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="20">
<![CDATA[
._crit_edge343.loopexit:25 %store_ln241 = store i8 %p_Result_11_3, i20 %data_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="356" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge343.loopexit:27 %br_ln0 = br void %bb544

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="357" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="20" op_0_bw="256">
<![CDATA[
codeRepl:0 %empty_95 = trunc i256 %param_in_V_read_3

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="358" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="20" op_0_bw="256">
<![CDATA[
codeRepl:1 %empty_96 = trunc i256 %param_in_V_read_2

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="359" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="20" op_12_bw="20" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="20" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
codeRepl:2 %call_ln521 = call void @dataflow_parent_loop_proc19, i30 %div55_cast, i30 %div101_cast, i32 %TILES_H, i32 %TILES_W, i32 %TILES_R, i32 %TILES_S, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i20 %trunc_ln185, i20 %trunc_ln191, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %TILESIZE_H, i32 %TILESIZE_W, i20 %empty_95, i32 %TILESIZE_R, i32 %TILESIZE_S, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i20 %empty_96, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0

]]></Node>
<StgValue><ssdm name="call_ln521"/></StgValue>
</operation>

<operation id="360" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:3 %mul152 = mul i32 %WH, i32 %WH

]]></Node>
<StgValue><ssdm name="mul152"/></StgValue>
</operation>

<operation id="361" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="20" op_0_bw="32">
<![CDATA[
codeRepl:4 %empty_97 = trunc i32 %mul152

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="362" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="62" op_0_bw="32">
<![CDATA[
codeRepl:5 %cast9 = zext i32 %mul152

]]></Node>
<StgValue><ssdm name="cast9"/></StgValue>
</operation>

<operation id="363" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
codeRepl:6 %bound11 = mul i62 %cast1, i62 %cast9

]]></Node>
<StgValue><ssdm name="bound11"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="364" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="20" op_12_bw="20" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="20" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
codeRepl:2 %call_ln521 = call void @dataflow_parent_loop_proc19, i30 %div55_cast, i30 %div101_cast, i32 %TILES_H, i32 %TILES_W, i32 %TILES_R, i32 %TILES_S, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i20 %trunc_ln185, i20 %trunc_ln191, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %TILESIZE_H, i32 %TILESIZE_W, i20 %empty_95, i32 %TILESIZE_R, i32 %TILESIZE_S, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i20 %empty_96, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0

]]></Node>
<StgValue><ssdm name="call_ln521"/></StgValue>
</operation>

<operation id="365" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:7 %br_ln290 = br void

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="366" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="62" op_0_bw="62" op_1_bw="0" op_2_bw="62" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i62, void %codeRepl, i62 %add_ln290, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="367" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %wh_1 = phi i32, void %codeRepl, i32 %select_ln290_1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="wh_1"/></StgValue>
</operation>

<operation id="368" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:2 %ko_2 = phi i30, void %codeRepl, i30 %add_ln292, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="ko_2"/></StgValue>
</operation>

<operation id="369" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="370" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
:4 %icmp_ln290 = icmp_eq  i62 %indvar_flatten13, i62 %bound11

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="371" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:5 %add_ln290 = add i62 %indvar_flatten13, i62

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="372" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln290 = br i1 %icmp_ln290, void %._crit_edge.loopexit, void %._crit_edge309.loopexit

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="373" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:2 %icmp_ln292 = icmp_eq  i30 %ko_2, i30 %div55_cast

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="374" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
._crit_edge.loopexit:3 %select_ln290 = select i1 %icmp_ln292, i30, i30 %ko_2

]]></Node>
<StgValue><ssdm name="select_ln290"/></StgValue>
</operation>

<operation id="375" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:4 %add_ln290_1 = add i32, i32 %wh_1

]]></Node>
<StgValue><ssdm name="add_ln290_1"/></StgValue>
</operation>

<operation id="376" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.loopexit:5 %select_ln290_1 = select i1 %icmp_ln292, i32 %add_ln290_1, i32 %wh_1

]]></Node>
<StgValue><ssdm name="select_ln290_1"/></StgValue>
</operation>

<operation id="377" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="20" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:6 %trunc_ln290 = trunc i32 %select_ln290_1

]]></Node>
<StgValue><ssdm name="trunc_ln290"/></StgValue>
</operation>

<operation id="378" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="30">
<![CDATA[
._crit_edge.loopexit:8 %ko_4_cast128 = zext i30 %select_ln290

]]></Node>
<StgValue><ssdm name="ko_4_cast128"/></StgValue>
</operation>

<operation id="379" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="20" op_0_bw="30">
<![CDATA[
._crit_edge.loopexit:10 %empty_98 = trunc i30 %select_ln290

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="380" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge.loopexit:11 %mul161_cast = mul i20 %empty_98, i20 %empty_97

]]></Node>
<StgValue><ssdm name="mul161_cast"/></StgValue>
</operation>

<operation id="381" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge.loopexit:12 %add162 = add i20 %mul161_cast, i20 %trunc_ln290

]]></Node>
<StgValue><ssdm name="add162"/></StgValue>
</operation>

<operation id="382" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="20">
<![CDATA[
._crit_edge.loopexit:13 %idxprom163 = zext i20 %add162

]]></Node>
<StgValue><ssdm name="idxprom163"/></StgValue>
</operation>

<operation id="383" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:14 %output_l2_0_addr = getelementptr i32 %output_l2_0, i64, i64 %idxprom163

]]></Node>
<StgValue><ssdm name="output_l2_0_addr"/></StgValue>
</operation>

<operation id="384" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge.loopexit:15 %output_l2_0_load = load i20 %output_l2_0_addr

]]></Node>
<StgValue><ssdm name="output_l2_0_load"/></StgValue>
</operation>

<operation id="385" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:16 %bias_l2_0_addr_1 = getelementptr i8 %bias_l2_0, i64, i64 %ko_4_cast128

]]></Node>
<StgValue><ssdm name="bias_l2_0_addr_1"/></StgValue>
</operation>

<operation id="386" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.loopexit:17 %bias_l2_0_load = load i4 %bias_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_0_load"/></StgValue>
</operation>

<operation id="387" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:20 %output_l2_1_addr = getelementptr i32 %output_l2_1, i64, i64 %idxprom163

]]></Node>
<StgValue><ssdm name="output_l2_1_addr"/></StgValue>
</operation>

<operation id="388" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge.loopexit:21 %output_l2_1_load = load i20 %output_l2_1_addr

]]></Node>
<StgValue><ssdm name="output_l2_1_load"/></StgValue>
</operation>

<operation id="389" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:22 %bias_l2_1_addr_1 = getelementptr i8 %bias_l2_1, i64, i64 %ko_4_cast128

]]></Node>
<StgValue><ssdm name="bias_l2_1_addr_1"/></StgValue>
</operation>

<operation id="390" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.loopexit:23 %bias_l2_1_load = load i4 %bias_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_1_load"/></StgValue>
</operation>

<operation id="391" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:26 %output_l2_2_addr = getelementptr i32 %output_l2_2, i64, i64 %idxprom163

]]></Node>
<StgValue><ssdm name="output_l2_2_addr"/></StgValue>
</operation>

<operation id="392" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge.loopexit:27 %output_l2_2_load = load i20 %output_l2_2_addr

]]></Node>
<StgValue><ssdm name="output_l2_2_load"/></StgValue>
</operation>

<operation id="393" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:28 %bias_l2_2_addr_1 = getelementptr i8 %bias_l2_2, i64, i64 %ko_4_cast128

]]></Node>
<StgValue><ssdm name="bias_l2_2_addr_1"/></StgValue>
</operation>

<operation id="394" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.loopexit:29 %bias_l2_2_load = load i4 %bias_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_2_load"/></StgValue>
</operation>

<operation id="395" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:32 %output_l2_3_addr = getelementptr i32 %output_l2_3, i64, i64 %idxprom163

]]></Node>
<StgValue><ssdm name="output_l2_3_addr"/></StgValue>
</operation>

<operation id="396" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge.loopexit:33 %output_l2_3_load = load i20 %output_l2_3_addr

]]></Node>
<StgValue><ssdm name="output_l2_3_load"/></StgValue>
</operation>

<operation id="397" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:34 %bias_l2_3_addr_1 = getelementptr i8 %bias_l2_3, i64, i64 %ko_4_cast128

]]></Node>
<StgValue><ssdm name="bias_l2_3_addr_1"/></StgValue>
</operation>

<operation id="398" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.loopexit:35 %bias_l2_3_load = load i4 %bias_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_3_load"/></StgValue>
</operation>

<operation id="399" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.loopexit:41 %add_ln292 = add i30, i30 %select_ln290

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="400" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_290_9_VITIS_LOOP_292_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="401" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="402" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="403" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:9 %specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln292"/></StgValue>
</operation>

<operation id="404" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge.loopexit:15 %output_l2_0_load = load i20 %output_l2_0_addr

]]></Node>
<StgValue><ssdm name="output_l2_0_load"/></StgValue>
</operation>

<operation id="405" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.loopexit:17 %bias_l2_0_load = load i4 %bias_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_0_load"/></StgValue>
</operation>

<operation id="406" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:18 %sext_ln298 = sext i8 %bias_l2_0_load

]]></Node>
<StgValue><ssdm name="sext_ln298"/></StgValue>
</operation>

<operation id="407" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:19 %add_ln298 = add i32 %output_l2_0_load, i32 %sext_ln298

]]></Node>
<StgValue><ssdm name="add_ln298"/></StgValue>
</operation>

<operation id="408" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge.loopexit:21 %output_l2_1_load = load i20 %output_l2_1_addr

]]></Node>
<StgValue><ssdm name="output_l2_1_load"/></StgValue>
</operation>

<operation id="409" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.loopexit:23 %bias_l2_1_load = load i4 %bias_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_1_load"/></StgValue>
</operation>

<operation id="410" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:24 %sext_ln298_1 = sext i8 %bias_l2_1_load

]]></Node>
<StgValue><ssdm name="sext_ln298_1"/></StgValue>
</operation>

<operation id="411" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:25 %add_ln298_1 = add i32 %output_l2_1_load, i32 %sext_ln298_1

]]></Node>
<StgValue><ssdm name="add_ln298_1"/></StgValue>
</operation>

<operation id="412" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge.loopexit:27 %output_l2_2_load = load i20 %output_l2_2_addr

]]></Node>
<StgValue><ssdm name="output_l2_2_load"/></StgValue>
</operation>

<operation id="413" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.loopexit:29 %bias_l2_2_load = load i4 %bias_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_2_load"/></StgValue>
</operation>

<operation id="414" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:30 %sext_ln298_2 = sext i8 %bias_l2_2_load

]]></Node>
<StgValue><ssdm name="sext_ln298_2"/></StgValue>
</operation>

<operation id="415" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:31 %add_ln298_2 = add i32 %output_l2_2_load, i32 %sext_ln298_2

]]></Node>
<StgValue><ssdm name="add_ln298_2"/></StgValue>
</operation>

<operation id="416" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="20">
<![CDATA[
._crit_edge.loopexit:33 %output_l2_3_load = load i20 %output_l2_3_addr

]]></Node>
<StgValue><ssdm name="output_l2_3_load"/></StgValue>
</operation>

<operation id="417" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.loopexit:35 %bias_l2_3_load = load i4 %bias_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_3_load"/></StgValue>
</operation>

<operation id="418" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:36 %sext_ln298_3 = sext i8 %bias_l2_3_load

]]></Node>
<StgValue><ssdm name="sext_ln298_3"/></StgValue>
</operation>

<operation id="419" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:37 %add_ln298_3 = add i32 %output_l2_3_load, i32 %sext_ln298_3

]]></Node>
<StgValue><ssdm name="add_ln298_3"/></StgValue>
</operation>

<operation id="420" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge.loopexit:38 %p_Result_12_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln298_3, i32 %add_ln298_2, i32 %add_ln298_1, i32 %add_ln298

]]></Node>
<StgValue><ssdm name="p_Result_12_3"/></StgValue>
</operation>

<operation id="421" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="256" op_0_bw="128">
<![CDATA[
._crit_edge.loopexit:39 %p_Result_12_3_cast = zext i128 %p_Result_12_3

]]></Node>
<StgValue><ssdm name="p_Result_12_3_cast"/></StgValue>
</operation>

<operation id="422" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
._crit_edge.loopexit:40 %write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %conv_out_V, i256 %p_Result_12_3_cast

]]></Node>
<StgValue><ssdm name="write_ln543"/></StgValue>
</operation>

<operation id="423" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:42 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="424" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0">
<![CDATA[
._crit_edge309.loopexit:0 %ret_ln305 = ret

]]></Node>
<StgValue><ssdm name="ret_ln305"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
