2018-06-26 10:42:03,700 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.7\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:03,711 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.7\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:03,713 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.7\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:03,714 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.7\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:03,714 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.7\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:03,714 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.7\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:03,715 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.7\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:03,715 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.7\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:03,715 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.7\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:03,716 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.7\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
