0.6
2018.1
Apr  4 2018
19:30:32
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.sim/sim_1/impl/timing/xsim/Testing_IP_TB_time_impl.v,1529970958,verilog,,,,CNT;CNT_48;CNT__parameterized0;Simeck_48_96_serial;Testing_IP;glbl;lfsr;normal_shift_reg;tapped_shift_reg;tapped_shift_reg_0;tapped_shift_reg_1;tapped_shift_reg_2,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sim_1/imports/new/Simeck_serial_TB.vhd,1529969788,vhdl,,,,simeck_tb,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sim_1/imports/new/Testing_IP_TB.vhd,1529970654,vhdl,,,,testing_ip_tb,,,,,,,,
