<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>hls</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    div.columns{display: flex; gap: min(4vw, 1.5em);}
    div.column{flex: auto; overflow-x: auto;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    /* The extra [class] is a hack that increases specificity enough to
       override a similar rule in reveal.js */
    ul.task-list[class]{list-style: none;}
    ul.task-list li input[type="checkbox"] {
      font-size: inherit;
      width: 0.8em;
      margin: 0 0.8em 0.2em -1.6em;
      vertical-align: middle;
    }
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="../../styles.css" />
</head>
<body>
  <div id="nav-placeholder"></div>
  <script>
    fetch("../../nav.html")
      .then(response => response.text())
      .then(data => {
        document.getElementById("nav-placeholder").innerHTML = data;
      });
  </script>
  
<h1 id="high-level-synthesis">High Level Synthesis</h1>
<h2 id="introduction-to-hls">Introduction to HLS</h2>
<p>Synthesize an algorithm model of an IP Core wirtter in C/C++ into a
Register-Transfer-Level architecture.</p>
<p>Generate different RTL architectures using directives and constrains.
Explore the trade-off between FPGA resource usage and perormanece.
<em>Design Space Exploration</em></p>
<ul>
<li>Rolled loop: default design. Series implementation, sharing
resources.</li>
<li>Unrolled loop: Parallel, increasing resources and registering
outputs.</li>
<li>Pipelined design: Adding registers to increase throughput.</li>
</ul>
<p>Is useful to move C code (running in a processor for example) to
hardware. Mainly useful in algorithm but not for logic, state-machines
should be human-coded to achieve good results. It is hardware generation
so you should take into account all the hardware problems such a clock
domainsâ€¦</p>
<h3 id="resources-and-performance-estimation">Resources and Performance
Estimation</h3>
<p>T: clock period II: Initiation invervale</p>
<p>Latency (L): number of clks it takes grom the input values until you
get the corresponding output values.</p>
<p>L = II - 1</p>
<p>Throughput: frequency with we can apply new input values (and output
values are valid).</p>
<p>D = 1/ (II * T)</p>
<p>Relative resource usage Rg:</p>
<p>Rg = (BRAM / BRAMmax + DSP/DSPmax + FF/FFmax + LUT/LUTmax) / 4</p>
<p>Trade-off Latency vs Rosurces: Rg x L aprox const</p>
<h3 id="hls-workflow">HLS Workflow</h3>
<ol type="1">
<li>C Simulation</li>
</ol>
<p>In terms of C code, an IP is a function. You can use classes or other
functions inside but the top should be a C function.</p>
<p>Write a self-checking testbench. Your have to write a C testbench.
Model-based testing: matlab golden model, C test by comparsion and
generates a Verilog test by comparison with C results. The main funtion
must return 0 if success and 1 otherwise.</p>
<ol start="2" type="1">
<li>C Synthesis</li>
</ol>
<p>Configure project sol1_config.cfg in settings folder.</p>
<pre><code>part=xc7a35ttcpg236-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=fir
syn.file=../src/fir.c
tb.file=../src/fir_test.c
tb.file=../src/output.gold.dat
clock=10ns
clock_uncertainty=10%
csim.code_analyzer=0
syn.compule.pipelin_loops=0
syn.compile.enable_auto_rewind=0
cosim.trace_level=port
cosim.wave_debug=1</code></pre>
<p>Results: Reports</p>
<p>Timming Estimate -&gt; critical path and comparison to target
clock=10ns Performce &amp; Rssource Estimates -&gt; First resources
estimation Scheduler View -&gt; operation of vhdl components in time</p>
<ol start="3" type="1">
<li>C/RTL Cosimulation</li>
</ol>
<p>Instruments the testbench, generate reference data, starts and run
Vivado Simulation.</p>
<p>You can take a first look into VHDL code, but code is very
criptic.</p>
<ol start="4" type="1">
<li>Package</li>
</ol>
<p>Settings -&gt; IP -&gt; Reporsitory -&gt; Path -&gt; Select and add
IP Core to block diagram</p>
<ol start="5" type="1">
<li>Implementation</li>
</ol>
<p>More accurate resources estimation (only generated IP)</p>
<h3 id="algorithm-inference">Algorithm inference</h3>
<p><strong>Scheduling</strong> determine which operation of the DFG will
be executed in which clock cycle. This is based on the clock period and
the delay time of the operation resources in the target device. In case
that an operation needs more time than a clock cycle, multi-cycle
resources might be used. Scheduling can be influenced by the user with
directives.</p>
<p><strong>Binding and Control Logic Extraction</strong>: during the
binding phase the operation schedules clock phases wil be bound to the
target FPGA resources. A re-use of resources for operations is possible,
if operation do not occur in the same clock cycle. Finally an FSM is
extracted wich always controls the data paht (the FSM is not present if
the IP runs in 1 clk).</p>
<p><strong>Directives</strong></p>
<p>syn.op=mult impl=dsp -&gt; Implement the multiplication operation
using DSP.</p>
<p>Arrays in C will be implemented as BRAM interfaces. The FSM control
he execution of the IP Core over the clock cycles. It generates the
control signals needed.</p>
<p><strong>Limitations</strong></p>
<ul>
<li>Not portable code. You have to go to de first step of HLS and change
the target.</li>
<li>Not every porgram may be suotable for HLS.</li>
<li>System calls are not supported (printf)</li>
<li>Dynamic memory is not suprotesd</li>
<li>Some limitations on pointer usage (function pointers are not
supported)</li>
<li>Reursive functions</li>
</ul>
<h2 id="data-types">Data types</h2>
<ul>
<li>Standard C/C++ Data types: infers data widths based on C widths. If
you use floats it will generates floating point code, not optimal.</li>
<li>Arbitrary Precision Data types: ap_uint<N> (unsigned), ap_int<N>
(signed). N number of bits.</li>
</ul>
<h2 id="interface-ports-and-protocols">Interface: Ports and
protocols</h2>
<p><strong>Block-level protocol:</strong></p>
<ul>
<li>Control the operation of the IP core.</li>
<li>Signals are active high.</li>
<li>ap_clk: Clock rising edge (Default)</li>
<li>ap_rst: Reset ative high and syncrhonus (Default)</li>
<li>hs_protocol (handshake protocol) -&gt; ap_ctrl:
<ul>
<li>ap_start: starts the operation of the IP Core. Must be active high
for at least one clock cycle.</li>
<li>ap_ready: if active high new data can be applied to the input</li>
<li>ap_done: if active, this shows thtat the output is valid</li>
<li>ap_return: return value of a function</li>
<li>ap_idle: if active shows that the IP Core is idle, not
operating.</li>
</ul></li>
<li>ap_memory (memory protocol):
<ul>
<li>ap_data_addres</li>
<li>ap_data_ce</li>
<li>ap_data_q0</li>
</ul></li>
</ul>
<p><strong>C arguments types:</strong></p>
<ul>
<li>Scalar Arguments: input port, keep the input during all the IP
performance.</li>
<li>Pointer and references:
<ul>
<li>if onlt read: like scalar value -&gt; input port will be
generated</li>
<li>if only written: output port and hs_protocol</li>
<li>read/write: purely combinational</li>
</ul></li>
<li>Arrays:
<ul>
<li>External BRAM should be attached to the IP Core</li>
<li>Protocol: ap_memory</li>
</ul></li>
</ul>
<p><strong>AXI Interface:</strong></p>
<ul>
<li>AXI4-Lite</li>
<li>Clk</li>
<li>Reset</li>
</ul>
</body>
</html>
