
# Efinity Interface Configuration
# Version: 2024.1.163
# Date: 2025-03-21 12:31

# Copyright (C) 2013 - 2024 Efinix Inc. All rights reserved.

# [required | optional] (input|output|clkout), x, y, z, __bypass__|[~|!]<clock>, [[~|!]<pin_name>] | __vcc__ | __gnd__
clkout, 338, 579, -1, mipi_rx_cal_clk
clkout, 338, 581, -1, rx_pixel_clk
clkout, 338, 607, -1, tx_esc_clk
clkout, 338, 606, -1, tx_pixel_clk
optional input, 338, 635, 1, __bypass__, mipi_refclk
input, 338, 319, 1, __bypass__, mipi_rx_cal_clk
optional input, 338, 5, 1, __bypass__, mipi_rx_refclk
optional input, 0, 105, 1, __bypass__, mipi_tx_refclk
output, 338, 570, 2, __bypass__, my_mipi_rx_CLEAR
input, 338, 619, 3, __bypass__, my_mipi_rx_CNT[0]
input, 338, 619, 1, __bypass__, my_mipi_rx_CNT[1]
input, 338, 618, 3, __bypass__, my_mipi_rx_CNT[2]
input, 338, 618, 1, __bypass__, my_mipi_rx_CNT[3]
input, 338, 617, 3, __bypass__, my_mipi_rx_DATA[0]
input, 338, 617, 1, __bypass__, my_mipi_rx_DATA[1]
input, 338, 616, 3, __bypass__, my_mipi_rx_DATA[2]
input, 338, 616, 1, __bypass__, my_mipi_rx_DATA[3]
input, 338, 615, 3, __bypass__, my_mipi_rx_DATA[4]
input, 338, 615, 1, __bypass__, my_mipi_rx_DATA[5]
input, 338, 614, 3, __bypass__, my_mipi_rx_DATA[6]
input, 338, 614, 1, __bypass__, my_mipi_rx_DATA[7]
input, 338, 613, 3, __bypass__, my_mipi_rx_DATA[8]
input, 338, 613, 1, __bypass__, my_mipi_rx_DATA[9]
input, 338, 612, 3, __bypass__, my_mipi_rx_DATA[10]
input, 338, 612, 1, __bypass__, my_mipi_rx_DATA[11]
input, 338, 611, 3, __bypass__, my_mipi_rx_DATA[12]
input, 338, 611, 1, __bypass__, my_mipi_rx_DATA[13]
input, 338, 610, 3, __bypass__, my_mipi_rx_DATA[14]
input, 338, 610, 1, __bypass__, my_mipi_rx_DATA[15]
input, 338, 609, 3, __bypass__, my_mipi_rx_DATA[16]
input, 338, 609, 1, __bypass__, my_mipi_rx_DATA[17]
input, 338, 608, 3, __bypass__, my_mipi_rx_DATA[18]
input, 338, 608, 1, __bypass__, my_mipi_rx_DATA[19]
input, 338, 607, 3, __bypass__, my_mipi_rx_DATA[20]
input, 338, 607, 1, __bypass__, my_mipi_rx_DATA[21]
input, 338, 606, 3, __bypass__, my_mipi_rx_DATA[22]
input, 338, 606, 1, __bypass__, my_mipi_rx_DATA[23]
input, 338, 605, 3, __bypass__, my_mipi_rx_DATA[24]
input, 338, 605, 1, __bypass__, my_mipi_rx_DATA[25]
input, 338, 604, 3, __bypass__, my_mipi_rx_DATA[26]
input, 338, 604, 1, __bypass__, my_mipi_rx_DATA[27]
input, 338, 603, 3, __bypass__, my_mipi_rx_DATA[28]
input, 338, 603, 1, __bypass__, my_mipi_rx_DATA[29]
input, 338, 602, 3, __bypass__, my_mipi_rx_DATA[30]
input, 338, 602, 1, __bypass__, my_mipi_rx_DATA[31]
input, 338, 601, 3, __bypass__, my_mipi_rx_DATA[32]
input, 338, 601, 1, __bypass__, my_mipi_rx_DATA[33]
input, 338, 600, 3, __bypass__, my_mipi_rx_DATA[34]
input, 338, 600, 1, __bypass__, my_mipi_rx_DATA[35]
input, 338, 599, 3, __bypass__, my_mipi_rx_DATA[36]
input, 338, 599, 1, __bypass__, my_mipi_rx_DATA[37]
input, 338, 598, 3, __bypass__, my_mipi_rx_DATA[38]
input, 338, 598, 1, __bypass__, my_mipi_rx_DATA[39]
input, 338, 597, 3, __bypass__, my_mipi_rx_DATA[40]
input, 338, 597, 1, __bypass__, my_mipi_rx_DATA[41]
input, 338, 596, 3, __bypass__, my_mipi_rx_DATA[42]
input, 338, 596, 1, __bypass__, my_mipi_rx_DATA[43]
input, 338, 595, 3, __bypass__, my_mipi_rx_DATA[44]
input, 338, 595, 1, __bypass__, my_mipi_rx_DATA[45]
input, 338, 594, 3, __bypass__, my_mipi_rx_DATA[46]
input, 338, 594, 1, __bypass__, my_mipi_rx_DATA[47]
input, 338, 593, 3, __bypass__, my_mipi_rx_DATA[48]
input, 338, 593, 1, __bypass__, my_mipi_rx_DATA[49]
input, 338, 592, 3, __bypass__, my_mipi_rx_DATA[50]
input, 338, 592, 1, __bypass__, my_mipi_rx_DATA[51]
input, 338, 591, 3, __bypass__, my_mipi_rx_DATA[52]
input, 338, 591, 1, __bypass__, my_mipi_rx_DATA[53]
input, 338, 590, 3, __bypass__, my_mipi_rx_DATA[54]
input, 338, 590, 1, __bypass__, my_mipi_rx_DATA[55]
input, 338, 589, 3, __bypass__, my_mipi_rx_DATA[56]
input, 338, 589, 1, __bypass__, my_mipi_rx_DATA[57]
input, 338, 588, 3, __bypass__, my_mipi_rx_DATA[58]
input, 338, 588, 1, __bypass__, my_mipi_rx_DATA[59]
input, 338, 587, 3, __bypass__, my_mipi_rx_DATA[60]
input, 338, 587, 1, __bypass__, my_mipi_rx_DATA[61]
input, 338, 586, 3, __bypass__, my_mipi_rx_DATA[62]
input, 338, 586, 1, __bypass__, my_mipi_rx_DATA[63]
required output, 338, 567, 0, __bypass__, my_mipi_rx_DPHY_RSTN
input, 338, 581, 1, __bypass__, my_mipi_rx_ERROR[0]
input, 338, 580, 3, __bypass__, my_mipi_rx_ERROR[1]
input, 338, 580, 1, __bypass__, my_mipi_rx_ERROR[2]
input, 338, 579, 3, __bypass__, my_mipi_rx_ERROR[3]
input, 338, 579, 1, __bypass__, my_mipi_rx_ERROR[4]
input, 338, 578, 3, __bypass__, my_mipi_rx_ERROR[5]
input, 338, 578, 1, __bypass__, my_mipi_rx_ERROR[6]
input, 338, 577, 3, __bypass__, my_mipi_rx_ERROR[7]
input, 338, 577, 1, __bypass__, my_mipi_rx_ERROR[8]
input, 338, 576, 3, __bypass__, my_mipi_rx_ERROR[9]
input, 338, 576, 1, __bypass__, my_mipi_rx_ERROR[10]
input, 338, 575, 3, __bypass__, my_mipi_rx_ERROR[11]
input, 338, 575, 1, __bypass__, my_mipi_rx_ERROR[12]
input, 338, 574, 3, __bypass__, my_mipi_rx_ERROR[13]
input, 338, 573, 3, __bypass__, my_mipi_rx_ERROR[14]
input, 338, 572, 3, __bypass__, my_mipi_rx_ERROR[15]
input, 338, 571, 3, __bypass__, my_mipi_rx_ERROR[16]
input, 338, 570, 3, __bypass__, my_mipi_rx_ERROR[17]
input, 338, 623, 1, __bypass__, my_mipi_rx_HSYNC[0]
input, 338, 622, 1, __bypass__, my_mipi_rx_HSYNC[1]
input, 338, 621, 1, __bypass__, my_mipi_rx_HSYNC[2]
input, 338, 620, 1, __bypass__, my_mipi_rx_HSYNC[3]
output, 338, 568, 0, __bypass__, my_mipi_rx_LANES[0]
output, 338, 567, 2, __bypass__, my_mipi_rx_LANES[1]
required output, 338, 566, 2, __bypass__, my_mipi_rx_RSTN
input, 338, 585, 3, __bypass__, my_mipi_rx_TYPE[0]
input, 338, 585, 1, __bypass__, my_mipi_rx_TYPE[1]
input, 338, 584, 3, __bypass__, my_mipi_rx_TYPE[2]
input, 338, 584, 1, __bypass__, my_mipi_rx_TYPE[3]
input, 338, 583, 3, __bypass__, my_mipi_rx_TYPE[4]
input, 338, 583, 1, __bypass__, my_mipi_rx_TYPE[5]
input, 338, 569, 3, __bypass__, my_mipi_rx_ULPS[0]
input, 338, 568, 3, __bypass__, my_mipi_rx_ULPS[1]
input, 338, 567, 3, __bypass__, my_mipi_rx_ULPS[2]
input, 338, 566, 3, __bypass__, my_mipi_rx_ULPS[3]
input, 338, 570, 1, __bypass__, my_mipi_rx_ULPS_CLK
input, 338, 582, 3, __bypass__, my_mipi_rx_VALID
input, 338, 582, 1, __bypass__, my_mipi_rx_VC[0]
input, 338, 581, 3, __bypass__, my_mipi_rx_VC[1]
output, 338, 570, 0, __bypass__, my_mipi_rx_VC_ENA[0]
output, 338, 569, 2, __bypass__, my_mipi_rx_VC_ENA[1]
output, 338, 569, 0, __bypass__, my_mipi_rx_VC_ENA[2]
output, 338, 568, 2, __bypass__, my_mipi_rx_VC_ENA[3]
input, 338, 623, 3, __bypass__, my_mipi_rx_VSYNC[0]
input, 338, 622, 3, __bypass__, my_mipi_rx_VSYNC[1]
input, 338, 621, 3, __bypass__, my_mipi_rx_VSYNC[2]
input, 338, 620, 3, __bypass__, my_mipi_rx_VSYNC[3]
output, 338, 622, 0, __bypass__, my_mipi_tx_DATA[0]
output, 338, 621, 2, __bypass__, my_mipi_tx_DATA[1]
output, 338, 621, 0, __bypass__, my_mipi_tx_DATA[2]
output, 338, 620, 2, __bypass__, my_mipi_tx_DATA[3]
output, 338, 620, 0, __bypass__, my_mipi_tx_DATA[4]
output, 338, 619, 2, __bypass__, my_mipi_tx_DATA[5]
output, 338, 619, 0, __bypass__, my_mipi_tx_DATA[6]
output, 338, 618, 2, __bypass__, my_mipi_tx_DATA[7]
output, 338, 618, 0, __bypass__, my_mipi_tx_DATA[8]
output, 338, 617, 2, __bypass__, my_mipi_tx_DATA[9]
output, 338, 617, 0, __bypass__, my_mipi_tx_DATA[10]
output, 338, 616, 2, __bypass__, my_mipi_tx_DATA[11]
output, 338, 616, 0, __bypass__, my_mipi_tx_DATA[12]
output, 338, 615, 2, __bypass__, my_mipi_tx_DATA[13]
output, 338, 615, 0, __bypass__, my_mipi_tx_DATA[14]
output, 338, 614, 2, __bypass__, my_mipi_tx_DATA[15]
output, 338, 614, 0, __bypass__, my_mipi_tx_DATA[16]
output, 338, 613, 2, __bypass__, my_mipi_tx_DATA[17]
output, 338, 613, 0, __bypass__, my_mipi_tx_DATA[18]
output, 338, 612, 2, __bypass__, my_mipi_tx_DATA[19]
output, 338, 612, 0, __bypass__, my_mipi_tx_DATA[20]
output, 338, 611, 2, __bypass__, my_mipi_tx_DATA[21]
output, 338, 611, 0, __bypass__, my_mipi_tx_DATA[22]
output, 338, 610, 2, __bypass__, my_mipi_tx_DATA[23]
output, 338, 610, 0, __bypass__, my_mipi_tx_DATA[24]
output, 338, 609, 2, __bypass__, my_mipi_tx_DATA[25]
output, 338, 609, 0, __bypass__, my_mipi_tx_DATA[26]
output, 338, 608, 2, __bypass__, my_mipi_tx_DATA[27]
output, 338, 608, 0, __bypass__, my_mipi_tx_DATA[28]
output, 338, 607, 2, __bypass__, my_mipi_tx_DATA[29]
output, 338, 607, 0, __bypass__, my_mipi_tx_DATA[30]
output, 338, 606, 2, __bypass__, my_mipi_tx_DATA[31]
output, 338, 606, 0, __bypass__, my_mipi_tx_DATA[32]
output, 338, 605, 2, __bypass__, my_mipi_tx_DATA[33]
output, 338, 605, 0, __bypass__, my_mipi_tx_DATA[34]
output, 338, 604, 2, __bypass__, my_mipi_tx_DATA[35]
output, 338, 604, 0, __bypass__, my_mipi_tx_DATA[36]
output, 338, 603, 2, __bypass__, my_mipi_tx_DATA[37]
output, 338, 603, 0, __bypass__, my_mipi_tx_DATA[38]
output, 338, 602, 2, __bypass__, my_mipi_tx_DATA[39]
output, 338, 602, 0, __bypass__, my_mipi_tx_DATA[40]
output, 338, 601, 2, __bypass__, my_mipi_tx_DATA[41]
output, 338, 601, 0, __bypass__, my_mipi_tx_DATA[42]
output, 338, 600, 2, __bypass__, my_mipi_tx_DATA[43]
output, 338, 600, 0, __bypass__, my_mipi_tx_DATA[44]
output, 338, 599, 2, __bypass__, my_mipi_tx_DATA[45]
output, 338, 599, 0, __bypass__, my_mipi_tx_DATA[46]
output, 338, 598, 2, __bypass__, my_mipi_tx_DATA[47]
output, 338, 598, 0, __bypass__, my_mipi_tx_DATA[48]
output, 338, 597, 2, __bypass__, my_mipi_tx_DATA[49]
output, 338, 597, 0, __bypass__, my_mipi_tx_DATA[50]
output, 338, 596, 2, __bypass__, my_mipi_tx_DATA[51]
output, 338, 596, 0, __bypass__, my_mipi_tx_DATA[52]
output, 338, 595, 2, __bypass__, my_mipi_tx_DATA[53]
output, 338, 595, 0, __bypass__, my_mipi_tx_DATA[54]
output, 338, 594, 2, __bypass__, my_mipi_tx_DATA[55]
output, 338, 594, 0, __bypass__, my_mipi_tx_DATA[56]
output, 338, 593, 2, __bypass__, my_mipi_tx_DATA[57]
output, 338, 593, 0, __bypass__, my_mipi_tx_DATA[58]
output, 338, 592, 2, __bypass__, my_mipi_tx_DATA[59]
output, 338, 592, 0, __bypass__, my_mipi_tx_DATA[60]
output, 338, 591, 2, __bypass__, my_mipi_tx_DATA[61]
output, 338, 591, 0, __bypass__, my_mipi_tx_DATA[62]
output, 338, 590, 2, __bypass__, my_mipi_tx_DATA[63]
required output, 338, 571, 0, __bypass__, my_mipi_tx_DPHY_RSTN
output, 338, 577, 0, __bypass__, my_mipi_tx_FRAME_MODE
output, 338, 590, 0, __bypass__, my_mipi_tx_HRES[0]
output, 338, 589, 2, __bypass__, my_mipi_tx_HRES[1]
output, 338, 589, 0, __bypass__, my_mipi_tx_HRES[2]
output, 338, 588, 2, __bypass__, my_mipi_tx_HRES[3]
output, 338, 588, 0, __bypass__, my_mipi_tx_HRES[4]
output, 338, 587, 2, __bypass__, my_mipi_tx_HRES[5]
output, 338, 587, 0, __bypass__, my_mipi_tx_HRES[6]
output, 338, 586, 2, __bypass__, my_mipi_tx_HRES[7]
output, 338, 586, 0, __bypass__, my_mipi_tx_HRES[8]
output, 338, 585, 2, __bypass__, my_mipi_tx_HRES[9]
output, 338, 585, 0, __bypass__, my_mipi_tx_HRES[10]
output, 338, 584, 2, __bypass__, my_mipi_tx_HRES[11]
output, 338, 584, 0, __bypass__, my_mipi_tx_HRES[12]
output, 338, 583, 2, __bypass__, my_mipi_tx_HRES[13]
output, 338, 583, 0, __bypass__, my_mipi_tx_HRES[14]
output, 338, 582, 2, __bypass__, my_mipi_tx_HRES[15]
output, 338, 623, 0, __bypass__, my_mipi_tx_HSYNC
output, 338, 578, 0, __bypass__, my_mipi_tx_LANES[0]
output, 338, 577, 2, __bypass__, my_mipi_tx_LANES[1]
required output, 338, 571, 2, __bypass__, my_mipi_tx_RSTN
output, 338, 581, 0, __bypass__, my_mipi_tx_TYPE[0]
output, 338, 580, 2, __bypass__, my_mipi_tx_TYPE[1]
output, 338, 580, 0, __bypass__, my_mipi_tx_TYPE[2]
output, 338, 579, 2, __bypass__, my_mipi_tx_TYPE[3]
output, 338, 579, 0, __bypass__, my_mipi_tx_TYPE[4]
output, 338, 578, 2, __bypass__, my_mipi_tx_TYPE[5]
output, 338, 576, 2, __bypass__, my_mipi_tx_ULPS_CLK_ENTER
output, 338, 576, 0, __bypass__, my_mipi_tx_ULPS_CLK_EXIT
output, 338, 575, 2, __bypass__, my_mipi_tx_ULPS_ENTER[0]
output, 338, 574, 2, __bypass__, my_mipi_tx_ULPS_ENTER[1]
output, 338, 573, 2, __bypass__, my_mipi_tx_ULPS_ENTER[2]
output, 338, 572, 2, __bypass__, my_mipi_tx_ULPS_ENTER[3]
output, 338, 575, 0, __bypass__, my_mipi_tx_ULPS_EXIT[0]
output, 338, 574, 0, __bypass__, my_mipi_tx_ULPS_EXIT[1]
output, 338, 573, 0, __bypass__, my_mipi_tx_ULPS_EXIT[2]
output, 338, 572, 0, __bypass__, my_mipi_tx_ULPS_EXIT[3]
output, 338, 622, 2, __bypass__, my_mipi_tx_VALID
output, 338, 582, 0, __bypass__, my_mipi_tx_VC[0]
output, 338, 581, 2, __bypass__, my_mipi_tx_VC[1]
output, 338, 623, 2, __bypass__, my_mipi_tx_VSYNC
input, 338, 323, 1, __bypass__, rx_pixel_clk
input, 0, 319, 1, __bypass__, tx_esc_clk
input, 0, 318, 1, __bypass__, tx_pixel_clk
input, 0, 320, 1, __bypass__, tx_vga_clk
input, 308, 643, 1, __bypass__, uart_rx_pin
output, 307, 643, 0, __bypass__, uart_tx_pin
