Verilog 変換
==========================

.. automodule:: binarybrain.verilog
   :members:
   :undoc-members:
   :show-inheritance:
