<def f='tvm/src/target/codegen.cc' l='315' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/llvm/codegen_amdgpu.cc' l='338' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/llvm/codegen_arm.cc' l='135' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/llvm/codegen_cpu.cc' l='1559' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/llvm/codegen_hexagon.cc' l='624' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/llvm/codegen_nvptx.cc' l='353' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/llvm/codegen_x86_64.cc' l='165' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/llvm/llvm_module.cc' l='423' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/source/codegen_aocl.cc' l='82' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/source/codegen_c_host.cc' l='466' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/source/codegen_metal.cc' l='364' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/source/codegen_opencl.cc' l='612' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/source/codegen_vhls.cc' l='189' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/source/interface_c.cc' l='292' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/source/source_module.cc' l='1033' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/target/stackvm/codegen_stackvm.cc' l='555' macro='1' type='::tvm::runtime::Registry &amp;'/>
