<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: TEST_BENCH</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_TEST_BENCH'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_TEST_BENCH')">TEST_BENCH</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.77</td>
<td class="s10 cl rt"><a href="mod5.html#Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod5.html#Toggle" > 84.30</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod5.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/main_10_aug_2022/gemini/DV/unit_level/fcb_verif_env/results/../tb_src/test/testbench.sv')">/nfs_project/gemini/DV/mahmood/main_10_aug_2022/gemini/DV/unit_level/fcb_verif_env/results/../tb_src/test/testbench.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod5.html#inst_tag_19"  onclick="showContent('inst_tag_19')">TEST_BENCH</a></td>
<td class="s9 cl rt"> 94.77</td>
<td class="s10 cl rt"><a href="mod5.html#Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod5.html#Toggle" > 84.30</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod5.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_TEST_BENCH'>
<hr>
<a name="inst_tag_19"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_19" >TEST_BENCH</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.77</td>
<td class="s10 cl rt"><a href="mod5.html#Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod5.html#Toggle" > 84.30</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod5.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.35</td>
<td class="s4 cl rt"> 42.05</td>
<td class="s2 cl rt"> 29.26</td>
<td class="s5 cl rt"> 54.32</td>
<td class="s3 cl rt"> 32.03</td>
<td class="s0 cl rt">  9.09</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod7.html#inst_tag_28" id="tag_urg_inst_28">DUT</a></td>
<td class="s5 cl rt"> 58.45</td>
<td class="s7 cl rt"> 76.59</td>
<td class="s3 cl rt"> 37.15</td>
<td class="s5 cl rt"> 54.32</td>
<td class="s6 cl rt"> 65.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_31" id="tag_urg_inst_31">U0_TDP</a></td>
<td class="s3 cl rt"> 30.07</td>
<td class="s3 cl rt"> 35.65</td>
<td class="s2 cl rt"> 26.07</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.49</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_32" id="tag_urg_inst_32">U1_TDP</a></td>
<td class="s3 cl rt"> 30.13</td>
<td class="s3 cl rt"> 35.65</td>
<td class="s2 cl rt"> 26.07</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.68</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_33" id="tag_urg_inst_33">U2_TDP</a></td>
<td class="s3 cl rt"> 30.07</td>
<td class="s3 cl rt"> 35.65</td>
<td class="s2 cl rt"> 26.07</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.49</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_34" id="tag_urg_inst_34">U3_TDP</a></td>
<td class="s3 cl rt"> 30.07</td>
<td class="s3 cl rt"> 35.65</td>
<td class="s2 cl rt"> 26.07</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.49</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod21.html#inst_tag_56" id="tag_urg_inst_56">apb_if_0</a></td>
<td class="s6 cl rt"> 67.50</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod31.html#inst_tag_85" id="tag_urg_inst_85">assertion</a></td>
<td class="s1 cl rt"> 11.21</td>
<td class="s0 cl rt">  4.00</td>
<td class="s1 cl rt"> 15.83</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="s0 cl rt">  0.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_50" id="tag_urg_inst_50">fcb_config_if</a></td>
<td class="s0 cl rt">  0.74</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod24.html#inst_tag_70" id="tag_urg_inst_70">p1</a></td>
<td class="s9 cl rt"> 95.64</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 86.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod24.html#inst_tag_71" id="tag_urg_inst_71">p2</a></td>
<td class="s5 cl rt"> 57.82</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 58.46</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod27.html#inst_tag_81" id="tag_urg_inst_81">pcb_if</a></td>
<td class="s3 cl rt"> 39.24</td>
<td class="s3 cl rt"> 36.36</td>
<td class="s3 cl rt"> 38.46</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="s2 cl rt"> 25.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30.html#inst_tag_84" id="tag_urg_inst_84">vifclk</a></td>
<td class="s9 cl rt"> 95.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_TEST_BENCH'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod5.html" >TEST_BENCH</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>438</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>444</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
24                        int cycle_count;
25         1/1            always @(posedge FCB_CLK) cycle_count++;
26                      
27                      //-----------------------------------------------------------------------------
28                      // PL outputs
29                      //-----------------------------------------------------------------------------
30                        // logic PL_INIT_o, PL_ENA_o, PL_REN_o, PL_CLK_o;
31                        // logic [1:0]  PL_WEN_o;
32                        // logic [31:0] PL_ADDR_o;
33                      
34                        logic PL_ENA_o_0, PL_ENA_o_1, PL_ENA_o_2, PL_ENA_o_3, PL_ENA_o_4;
35                         logic PL_INIT_o_0, PL_INIT_o_1 ,PL_INIT_o_2 ,PL_INIT_o_3, PL_INIT_o_4  ;
36                         logic PL_CLK_o_0, PL_CLK_o_1, PL_CLK_o_2, PL_CLK_o_3, PL_CLK_o_4 ;
37                         logic [1:0] PL_WEN_o_0, PL_WEN_o_1 ,PL_WEN_o_2, PL_WEN_o_3, PL_WEN_o_4;
38                         logic       PL_REN_o_0, PL_REN_o_1, PL_REN_o_2 , PL_REN_o_3, PL_REN_o_4 ;
39                         logic [31:0] PL_ADDR_o_0, PL_ADDR_o_1, PL_ADDR_o_2, PL_ADDR_o_3, PL_ADDR_o_4 ;
40                         logic [35:0] PL_DATA_o_0, PL_DATA_o_1, PL_DATA_o_2, PL_DATA_o_3, PL_DATA_o_4 ;
41                         logic [35:0] PL_DATA_COL_1, PL_DATA_COL_4;
42                      
43                      //-----------------------------------------------------------------------------
44                      // Failing bist 
45                      //-----------------------------------------------------------------------------
46                        bit fail_bist=0;
47                        logic [35:0] PL_DATA_i;
48                        assign pcb_if.pl_data_i = fail_bist? $urandom():PL_DATA_i; //TODO:
49                      
50                      //-----------------------------------------------------------------------------
51                      // Providing paddr and pclk to pcb assertions
52                      //-----------------------------------------------------------------------------
53                        assign pcb_if.paddr = apb_if_0.paddr;
54                        assign pcb_if.pclk = FCB_CLK;
55                      
56                      //-----------------------------------------------------------------------------
57                      // DUV
58                      //-----------------------------------------------------------------------------
59                      FCB_TOP DUT(
60                      //{{{
61                        // PLC IOs
62                         .pl_data_o(pcb_if.pl_data_o),
63                         .pl_addr_o(pcb_if.pl_addr_o),
64                         .pl_ena_o(pcb_if.pl_ena_o),
65                         .pl_clk_o(pcb_if.pl_clk_o),
66                         .pl_ren_o(pcb_if.pl_ren_o),
67                         .pl_wen_o(pcb_if.pl_wen_o),
68                         .pl_data_i(pcb_if.pl_data_i),
69                         .pl_init_o(pcb_if.pl_init_o),
70                      
71                         // Outputs
72                         .cfg_blsr_region_0_o (fcb_config_if.cfg_blsr_region_0_i), 
73                         .cfg_wlsr_region_0_o (fcb_config_if.cfg_wlsr_region_0_i), 
74                         .cfg_done_o (fcb_config_if.cfg_done_i), 
75                         .fcb_apbs_prdata_o (apb_if_0.prdata), 
76                         .fcb_apbs_pready_o (apb_if_0.pready),
77                         .fcb_apbs_pslverr_o (apb_if_0.pslverr), 
78                         .cfg_rst_no (fcb_config_if.cfg_rst_ni), 
79                         .cfg_blsr_region_0_clk_o (fcb_config_if.cfg_blsr_region_0_clk_i), 
80                         .cfg_wlsr_region_0_clk_o (fcb_config_if.cfg_wlsr_region_0_clk_i), 
81                         .cfg_blsr_region_0_wen_o (fcb_config_if.cfg_blsr_region_0_wen_i), 
82                         .cfg_blsr_region_0_ren_o (fcb_config_if.cfg_blsr_region_0_ren_i), 
83                         .cfg_wlsr_region_0_wen_o (fcb_config_if.cfg_wlsr_region_0_wen_i),
84                         .cfg_wlsr_region_0_ren_o (fcb_config_if.cfg_wlsr_region_0_ren_i),
85                         // Inputs
86                         .cfg_blsr_region_0_i (fcb_config_if.cfg_blsr_region_0_o), 
87                         .cfg_wlsr_region_0_i (fcb_config_if.cfg_wlsr_region_0_o), 
88                         .fcb_apbs_paddr_i (apb_if_0.paddr), 
89                         .fcb_apbs_penable_i (apb_if_0.penable),
90                         .fcb_apbs_psel_i (apb_if_0.psel [0]), 
91                         .fcb_apbs_pwdata_i (apb_if_0.pwdata), 
92                         .fcb_apbs_pwrite_i (apb_if_0.prwd), 
93                         .fcb_clk_i (vifclk.FCB_CLK),
94                         .fcb_rst_ni (vifclk.FCB_RST_N)
95                         );
96                      
97                         assign PL_DATA_o_0 = pcb_if.pl_data_o;
98                         assign PL_ADDR_o_0 = pcb_if.pl_addr_o;
99                         assign PL_ENA_o_0 = pcb_if.pl_ena_o; 
100                        assign PL_CLK_o_0 = pcb_if.pl_clk_o;
101                        assign PL_REN_o_0 = pcb_if.pl_ren_o;
102                        assign PL_WEN_o_0 = pcb_if.pl_wen_o;
103                        assign PL_INIT_o_0 =pcb_if.pl_init_o;
104                        assign PL_DATA_i = PL_DATA_COL_1;
105                     
106                     
107                        // BRAM Model
108                        TDP36K_top U0_TDP(
109                         .PL_INIT_o		(PL_INIT_o_1),
110                         .PL_ENA_o		(PL_ENA_o_1),
111                         .PL_REN_o		(PL_REN_o_1),
112                         .PL_CLK_o		(PL_CLK_o_1),
113                         .PL_WEN_o		(PL_WEN_o_1),
114                         .PL_ADDR_o		(PL_ADDR_o_1),
115                         .PL_DATA_o		(PL_DATA_o_1),
116                         // Inputs
117                         .RAM_ID_i		({10'h02,10'h04}),
118                         .PL_INIT_i		(PL_INIT_o_0),
119                         .PL_ENA_i		(PL_ENA_o_0),
120                         .PL_REN_i		(PL_REN_o_0),
121                         .PL_CLK_i		(PL_CLK_o_0),
122                         .PL_WEN_i		(PL_WEN_o_0),
123                         .PL_ADDR_i		(PL_ADDR_o_0),
124                         //.PL_DATA_i		(pl_data_o_delay[35:0]),
125                         .PL_DATA_i		(PL_DATA_o_0),
126                     
127                         // .PL_ENA_i(pcb_if.pl_ena_o), 
128                         // .PL_REN_i(pcb_if.pl_ren_o), 
129                         // .PL_CLK_i(pcb_if.pl_clk_o),
130                         // .PL_WEN_i(pcb_if.pl_wen_o),
131                         // .PL_ADDR_i(pcb_if.pl_addr_o),
132                         // .PL_DATA_i(pcb_if.pl_data_o),
133                         // .PL_INIT_i(pcb_if.pl_init_o),
134                         // .PL_DATA_o(PL_DATA_o),
135                         // .RAM_ID_i(pcb_if.ram_id),
136                         .GRESET_i(~vifclk.FCB_RST_N),
137                         .CLK_A1_i(1'b0), .CLK_B1_i(1'b0), // clocks from global routing
138                         .CLK_A2_i(1'b0), .CLK_B2_i(1'b0),
139                         .SCAN_EN_i(1'b0), .SCAN_RESET_i(1'b0), .SCAN_i(5'b0), .SCAN_CLK_i(1'b0), .SCAN_MODE_i(1'b0),
140                         // .PL_INIT_o(PL_INIT_o), .PL_ENA_o(PL_ENA_o), .PL_REN_o(PL_REN_o), .PL_CLK_o(PL_CLK_o),
141                         // .PL_WEN_o(PL_WEN_o), .PL_ADDR_o(PL_ADDR_o),
142                         .SPLIT_i(1'b0), .PROTECT1_i(1'b0), .PROTECT2_i(1'b0),
143                         .WEN_A1_i		(0),
144                     		 .WEN_B1_i		(0),
145                     		 .REN_A1_i		(0),
146                     		 .REN_B1_i		(0),
147                     		 .BE_A1_i		  (0),
148                     		 .BE_B1_i		  (0),
149                     		 .ADDR_A1_i		(0),
150                     		 .ADDR_B1_i		(0),
151                     		 .WDATA_A1_i	(0),
152                     		 .WDATA_B1_i	(0),
153                     		 .FLUSH1_i		(0),
154                     		 .SYNC_FIFO1_i(0),
155                     		 .RMODE_A1_i	(0),
156                     		 .RMODE_B1_i	(0),
157                     		 .WMODE_A1_i	(0),
158                     		 .WMODE_B1_i	(0),
159                     		 .FMODE1_i		(0),
160                     		 .POWERDN1_i	(0),
161                     		 .SLEEP1_i		(0),
162                     		 .UPAE1_i	    (0),
163                     		 .UPAF1_i		  (0),
164                     		 .WEN_A2_i		(0),
165                     		 .WEN_B2_i		(0),
166                     		 .REN_A2_i		(0),
167                     		 .REN_B2_i		(0),
168                     		 .BE_A2_i		  (0),
169                     		 .BE_B2_i		  (0),
170                     		 .ADDR_A2_i		(0),
171                     		 .ADDR_B2_i		(0),
172                     		 .WDATA_A2_i	(0),
173                     		 .WDATA_B2_i	(0),
174                     		 .FLUSH2_i		(0),
175                     		 .SYNC_FIFO2_i(0),
176                     		 .RMODE_A2_i	(0),
177                     		 .RMODE_B2_i	(0),
178                     		 .WMODE_A2_i	(0),
179                     		 .WMODE_B2_i	(0),
180                     		 .FMODE2_i		(0),
181                     		 .POWERDN2_i	(0),
182                     		 .SLEEP2_i		(0),
183                     		 .UPAE2_i		  (0),
184                     		 .UPAF2_i		  (0)
185                        );
186                     
187                        TDP36K_top U1_TDP ( 
188                     		 // Outputs
189                     		 .PL_INIT_o		(PL_INIT_o_2),
190                     		 .PL_ENA_o		(PL_ENA_o_2),
191                     		 .PL_REN_o		(PL_REN_o_2),
192                     		 .PL_CLK_o		(PL_CLK_o_2),
193                     		 .PL_WEN_o		(PL_WEN_o_2),
194                     		 .PL_ADDR_o		(PL_ADDR_o_2),
195                     		 .PL_DATA_o		(PL_DATA_o_2),
196                     		 // Inputs
197                     		 .RAM_ID_i		({10'h02,10'h01}),
198                     		 .PL_INIT_i		(PL_INIT_o_1),
199                     		 .PL_ENA_i		(PL_ENA_o_1),
200                     		 .PL_REN_i		(PL_REN_o_1),
201                     		 .PL_CLK_i		(PL_CLK_o_1),
202                     		 .PL_WEN_i		(PL_WEN_o_1),
203                     		 .PL_ADDR_i		(PL_ADDR_o_1),
204                     		 //.PL_DATA_i		(pl_data_o_delay[35:0]),
205                     		 .PL_DATA_i		(PL_DATA_o_1),
206                     
207                          .GRESET_i(~vifclk.FCB_RST_N),
208                         .CLK_A1_i(1'b0), .CLK_B1_i(1'b0), // clocks from global routing
209                         .CLK_A2_i(1'b0), .CLK_B2_i(1'b0),
210                         .SCAN_EN_i(1'b0), .SCAN_RESET_i(1'b0), .SCAN_i(5'b0), .SCAN_CLK_i(1'b0), .SCAN_MODE_i(1'b0),
211                         .SPLIT_i(1'b0), .PROTECT1_i(1'b0), .PROTECT2_i(1'b0),
212                     
213                          .WEN_A1_i		(0),
214                     		 .WEN_B1_i		(0),
215                     		 .REN_A1_i		(0),
216                     		 .REN_B1_i		(0),
217                     		 .BE_A1_i		  (0),
218                     		 .BE_B1_i		  (0),
219                     		 .ADDR_A1_i		(0),
220                     		 .ADDR_B1_i		(0),
221                     		 .WDATA_A1_i	(0),
222                     		 .WDATA_B1_i	(0),
223                     		 .FLUSH1_i		(0),
224                     		 .SYNC_FIFO1_i(0),
225                     		 .RMODE_A1_i	(0),
226                     		 .RMODE_B1_i	(0),
227                     		 .WMODE_A1_i	(0),
228                     		 .WMODE_B1_i	(0),
229                     		 .FMODE1_i		(0),
230                     		 .POWERDN1_i	(0),
231                     		 .SLEEP1_i		(0),
232                     		 .UPAE1_i	    (0),
233                     		 .UPAF1_i		  (0),
234                     		 .WEN_A2_i		(0),
235                     		 .WEN_B2_i		(0),
236                     		 .REN_A2_i		(0),
237                     		 .REN_B2_i		(0),
238                     		 .BE_A2_i		  (0),
239                     		 .BE_B2_i		  (0),
240                     		 .ADDR_A2_i		(0),
241                     		 .ADDR_B2_i		(0),
242                     		 .WDATA_A2_i	(0),
243                     		 .WDATA_B2_i	(0),
244                     		 .FLUSH2_i		(0),
245                     		 .SYNC_FIFO2_i(0),
246                     		 .RMODE_A2_i	(0),
247                     		 .RMODE_B2_i	(0),
248                     		 .WMODE_A2_i	(0),
249                     		 .WMODE_B2_i	(0),
250                     		 .FMODE2_i		(0),
251                     		 .POWERDN2_i	(0),
252                     		 .SLEEP2_i		(0),
253                     		 .UPAE2_i		  (0),
254                     		 .UPAF2_i		  (0)
255                        );
256                     
257                     
258                       PLMUX p1 (
259                         .LAST_COL_i(1'b0),
260                         .COL_ID_i(10'h02),
261                         .PL_COL_i(PL_ADDR_o_2[31:22]),
262                         .MY_COL_DATA_i(PL_DATA_o_2),
263                         .PREV_COL_DATA_i(PL_DATA_COL_4),
264                         .TO_NEXT_COL_DATA_o(PL_DATA_COL_1)
265                         );
266                     
267                         TDP36K_top U2_TDP ( 
268                           // Outputs
269                           .PL_INIT_o		(PL_INIT_o_3),
270                           .PL_ENA_o		(PL_ENA_o_3),
271                           .PL_REN_o		(PL_REN_o_3),
272                           .PL_CLK_o		(PL_CLK_o_3),
273                           .PL_WEN_o		(PL_WEN_o_3),
274                           .PL_ADDR_o		(PL_ADDR_o_3),
275                           .PL_DATA_o		(PL_DATA_o_3),
276                           // Inputs
277                           .RAM_ID_i		({10'h04,10'h04}),
278                           .PL_INIT_i		(PL_INIT_o_0),
279                           .PL_ENA_i		(PL_ENA_o_0),
280                           .PL_REN_i		(PL_REN_o_0),
281                           .PL_CLK_i		(PL_CLK_o_0),
282                           .PL_WEN_i		(PL_WEN_o_0),
283                           .PL_ADDR_i		(PL_ADDR_o_0),
284                           //.PL_DATA_i		(pl_data_o_delay[35:0]),
285                           .PL_DATA_i		(PL_DATA_o_0),
286                     
287                           .GRESET_i(~vifclk.FCB_RST_N),
288                           .CLK_A1_i(1'b0), .CLK_B1_i(1'b0), // clocks from global routing
289                           .CLK_A2_i(1'b0), .CLK_B2_i(1'b0),
290                           .SCAN_EN_i(1'b0), .SCAN_RESET_i(1'b0), .SCAN_i(5'b0), .SCAN_CLK_i(1'b0), .SCAN_MODE_i(1'b0),
291                           .SPLIT_i(1'b0), .PROTECT1_i(1'b0), .PROTECT2_i(1'b0),
292                           .WEN_A1_i		(0),
293                     		 .WEN_B1_i		(0),
294                     		 .REN_A1_i		(0),
295                     		 .REN_B1_i		(0),
296                     		 .BE_A1_i		  (0),
297                     		 .BE_B1_i		  (0),
298                     		 .ADDR_A1_i		(0),
299                     		 .ADDR_B1_i		(0),
300                     		 .WDATA_A1_i	(0),
301                     		 .WDATA_B1_i	(0),
302                     		 .FLUSH1_i		(0),
303                     		 .SYNC_FIFO1_i(0),
304                     		 .RMODE_A1_i	(0),
305                     		 .RMODE_B1_i	(0),
306                     		 .WMODE_A1_i	(0),
307                     		 .WMODE_B1_i	(0),
308                     		 .FMODE1_i		(0),
309                     		 .POWERDN1_i	(0),
310                     		 .SLEEP1_i		(0),
311                     		 .UPAE1_i	    (0),
312                     		 .UPAF1_i		  (0),
313                     		 .WEN_A2_i		(0),
314                     		 .WEN_B2_i		(0),
315                     		 .REN_A2_i		(0),
316                     		 .REN_B2_i		(0),
317                     		 .BE_A2_i		  (0),
318                     		 .BE_B2_i		  (0),
319                     		 .ADDR_A2_i		(0),
320                     		 .ADDR_B2_i		(0),
321                     		 .WDATA_A2_i	(0),
322                     		 .WDATA_B2_i	(0),
323                     		 .FLUSH2_i		(0),
324                     		 .SYNC_FIFO2_i(0),
325                     		 .RMODE_A2_i	(0),
326                     		 .RMODE_B2_i	(0),
327                     		 .WMODE_A2_i	(0),
328                     		 .WMODE_B2_i	(0),
329                     		 .FMODE2_i		(0),
330                     		 .POWERDN2_i	(0),
331                     		 .SLEEP2_i		(0),
332                     		 .UPAE2_i		  (0),
333                     		 .UPAF2_i		  (0)
334                         );
335                     
336                         TDP36K_top U3_TDP ( 
337                           // Outputs
338                           .PL_INIT_o		(PL_INIT_o_4),
339                           .PL_ENA_o		(PL_ENA_o_4),
340                           .PL_REN_o		(PL_REN_o_4),
341                           .PL_CLK_o		(PL_CLK_o_4),
342                           .PL_WEN_o		(PL_WEN_o_4),
343                           .PL_ADDR_o		(PL_ADDR_o_4),
344                           .PL_DATA_o		(PL_DATA_o_4),
345                           // Inputs
346                           .RAM_ID_i		({10'h04,10'h01}),
347                           .PL_INIT_i		(PL_INIT_o_3),
348                           .PL_ENA_i		(PL_ENA_o_3),
349                           .PL_REN_i		(PL_REN_o_3),
350                           .PL_CLK_i		(PL_CLK_o_3),
351                           .PL_WEN_i		(PL_WEN_o_3),
352                           .PL_ADDR_i		(PL_ADDR_o_3),
353                           //.PL_DATA_i		(pl_data_o_delay[35:0]),
354                           .PL_DATA_i		(PL_DATA_o_3),
355                     
356                             .GRESET_i(~vifclk.FCB_RST_N),
357                               .CLK_A1_i(1'b0), .CLK_B1_i(1'b0), // clocks from global routing
358                               .CLK_A2_i(1'b0), .CLK_B2_i(1'b0),
359                               .SCAN_EN_i(1'b0), .SCAN_RESET_i(1'b0), .SCAN_i(5'b0), .SCAN_CLK_i(1'b0), .SCAN_MODE_i(1'b0),
360                               .SPLIT_i(1'b0), .PROTECT1_i(1'b0), .PROTECT2_i(1'b0),
361                               .WEN_A1_i		(0),
362                     		 .WEN_B1_i		(0),
363                     		 .REN_A1_i		(0),
364                     		 .REN_B1_i		(0),
365                     		 .BE_A1_i		  (0),
366                     		 .BE_B1_i		  (0),
367                     		 .ADDR_A1_i		(0),
368                     		 .ADDR_B1_i		(0),
369                     		 .WDATA_A1_i	(0),
370                     		 .WDATA_B1_i	(0),
371                     		 .FLUSH1_i		(0),
372                     		 .SYNC_FIFO1_i(0),
373                     		 .RMODE_A1_i	(0),
374                     		 .RMODE_B1_i	(0),
375                     		 .WMODE_A1_i	(0),
376                     		 .WMODE_B1_i	(0),
377                     		 .FMODE1_i		(0),
378                     		 .POWERDN1_i	(0),
379                     		 .SLEEP1_i		(0),
380                     		 .UPAE1_i	    (0),
381                     		 .UPAF1_i		  (0),
382                     		 .WEN_A2_i		(0),
383                     		 .WEN_B2_i		(0),
384                     		 .REN_A2_i		(0),
385                     		 .REN_B2_i		(0),
386                     		 .BE_A2_i		  (0),
387                     		 .BE_B2_i		  (0),
388                     		 .ADDR_A2_i		(0),
389                     		 .ADDR_B2_i		(0),
390                     		 .WDATA_A2_i	(0),
391                     		 .WDATA_B2_i	(0),
392                     		 .FLUSH2_i		(0),
393                     		 .SYNC_FIFO2_i(0),
394                     		 .RMODE_A2_i	(0),
395                     		 .RMODE_B2_i	(0),
396                     		 .WMODE_A2_i	(0),
397                     		 .WMODE_B2_i	(0),
398                     		 .FMODE2_i		(0),
399                     		 .POWERDN2_i	(0),
400                     		 .SLEEP2_i		(0),
401                     		 .UPAE2_i		  (0),
402                     		 .UPAF2_i		  (0)
403                         );
404                     
405                         PLMUX p2 (
406                               .LAST_COL_i(1'b1),
407                               .COL_ID_i(10'h04),
408                               .PL_COL_i(PL_ADDR_o_4[31:22]),
409                               .MY_COL_DATA_i(PL_DATA_o_4),
410                               .PREV_COL_DATA_i(36'h0),
411                               .TO_NEXT_COL_DATA_o(PL_DATA_COL_4)
412                               );
413                          //-----------------------------------------------------------------------------
414                       // Checker
415                       //-----------------------------------------------------------------------------
416                        checker 
417                         assertion (
418                           .clk (FCB_CLK ),
419                           .reset (FCB_RST_N ),
420                           .FCB_APBS_PADDR (apb_if_0.paddr ),
421                           .FCB_APBS_PENABLE (apb_if_0.penable ),
422                           .FCB_APBS_PRDATA (apb_if_0.prdata ),
423                           .FCB_APBS_PREADY (apb_if_0.pready ),
424                           .FCB_APBS_PSEL (apb_if_0.psel [0] ),
425                           .FCB_APBS_PSLVERR (apb_if_0.pslverr ),
426                           .FCB_APBS_PWDATA (apb_if_0.pwdata ),
427                           .FCB_APBS_PWRITE (apb_if_0.prwd ),
428                           .cfg_blsr_region_o_ren_i (fcb_config_if.cfg_blsr_region_0_ren_i ),
429                           .cfg_blsr_region_o_wen_i (fcb_config_if.cfg_blsr_region_0_wen_i ),
430                           .cfg_wlsr_region_o_ren_i (fcb_config_if.cfg_wlsr_region_0_ren_i ),
431                           .cfg_wlsr_region_o_wen_i (fcb_config_if.cfg_wlsr_region_0_wen_i ),
432                           .cfg_blsr_region_o_clk_i (fcb_config_if.cfg_blsr_region_0_clk_i ),
433                           .cfg_wlsr_region_o_clk_i ( fcb_config_if.cfg_wlsr_region_0_clk_i),
434                           .cfg_done_i (fcb_config_if.cfg_done_i)
435                         );
436                     
437                       initial begin
438        1/1              $dumpfile(&quot;dump.vcd&quot;);
439        1/1              $dumpvars();
440                         //$dumpvars(0,&quot;+mda&quot;, &quot;+struct&quot;, &quot;+all&quot;);
441                       end
442                     
443                       initial begin
444        1/1              uvm_config_db#(virtual apb_if)::set(null, &quot;*.env.apb_master.apb0*&quot;, &quot;vif&quot;, apb_if_0);
445        1/1              uvm_config_db#(virtual fcb_config_interface)::set(null, &quot;*.env.fcb_config&quot;, &quot;vif&quot;, fcb_config_if);
446        1/1              uvm_config_db # (virtual clk_rst_interface)::set(uvm_root::get(),&quot;*.env.clk_rstenv.clk_agnt&quot;,&quot;vifclk&quot;,vifclk);
447        1/1              uvm_config_db # (virtual pcb_interface)::set(uvm_root::get(),&quot;*.env.pcb.mon&quot;,&quot;vif&quot;,pcb_if);
448        1/1              run_test();
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod5.html" >TEST_BENCH</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">35</td>
<td class="rt">85.37 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">962</td>
<td class="rt">811</td>
<td class="rt">84.30 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">481</td>
<td class="rt">406</td>
<td class="rt">84.41 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">481</td>
<td class="rt">405</td>
<td class="rt">84.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">41</td>
<td class="rt">35</td>
<td class="rt">85.37 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">962</td>
<td class="rt">811</td>
<td class="rt">84.30 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">481</td>
<td class="rt">406</td>
<td class="rt">84.41 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">481</td>
<td class="rt">405</td>
<td class="rt">84.20 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>FCB_RST_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>FCB_CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ENA_o_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ENA_o_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ENA_o_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ENA_o_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ENA_o_4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_INIT_o_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_INIT_o_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_INIT_o_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_INIT_o_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_INIT_o_4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_CLK_o_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_CLK_o_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_CLK_o_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_CLK_o_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_CLK_o_4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_WEN_o_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_WEN_o_1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_WEN_o_2[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_WEN_o_3[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_WEN_o_4[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_REN_o_0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_REN_o_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_REN_o_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_REN_o_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_REN_o_4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_0[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_0[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_0[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_0[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_0[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_0[21:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_0[24:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_0[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_0[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_0[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_1[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_1[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_1[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_1[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_1[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_1[21:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_1[24:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_1[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_1[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_1[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_2[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_2[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_2[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_2[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_2[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_2[21:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_2[24:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_2[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_2[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_2[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_3[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_3[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_3[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_3[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_3[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_3[21:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_3[24:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_3[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_3[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_3[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_4[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_4[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_4[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_4[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_4[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_4[21:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_4[24:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_4[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_ADDR_o_4[28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_ADDR_o_4[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PL_DATA_o_0[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_DATA_o_1[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_DATA_o_2[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_DATA_o_3[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_DATA_o_4[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_DATA_COL_1[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_DATA_COL_4[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fail_bist</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PL_DATA_i[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod5.html" >TEST_BENCH</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">48</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
48           assign pcb_if.pl_data_i = fail_bist? $urandom():PL_DATA_i; //TODO:
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_19">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_TEST_BENCH">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
