# PPU HDL

PPU implementation on Verilog.

Status: regs.v is done, the rest of the stubs + TOP for now.

The PPU revision is selected by the macro: `RP2C02` or `RP2C07`. Other PPU revisions (RGB, clones) will be added over time.

![ppu_schematic](/HDL/Design/ppu_schematic.png)
