// Seed: 1291012846
module module_0 (
    output tri id_0,
    output wor id_1,
    input  wor id_2
);
  assign id_0 = 1;
endmodule
module module_1 (
    output tri0 id_0
    , id_8,
    output wire id_1,
    output wand id_2,
    input  wor  id_3,
    input  tri0 id_4,
    input  tri0 id_5,
    output tri0 id_6
);
  assign id_8 = id_5 * 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5
  );
  assign modCall_1.type_4 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply1 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_4
  );
  assign modCall_1.type_4 = 0;
endmodule
