/*
 * BQ79600_Cfg.h
 *
 *  Created on: 2024Äê1ÔÂ6ÈÕ
 *      Author: Administrator
 */

#ifndef SRC_AFESIM_BQ79600_CFG_H_
#define SRC_AFESIM_BQ79600_CFG_H_

#define BQ79600_DEVID								( 0x00 )

/* Register Table */
#define BQ79600_REG_DIR0_ADDR						(0x0306)
#define BQ79600_REG_DIR1_ADDR 						(0x0307)
#define BQ79xxx_REG_COMM_CTRL						(0x0308)
#define AFESIM_BQ79600_REG_CONTROL1 				(0x0309)
#define BQ79600_REG_CONTROL2 						(0x030A)

#define BQ79600_SYNCUP_INTERNAL_DLL_343				(0x0343)
#define BQ79600_SYNCUP_INTERNAL_DLL_344				(0x0344)
#define BQ79600_SYNCUP_INTERNAL_DLL_345				(0x0345)
#define BQ79600_SYNCUP_INTERNAL_DLL_346				(0x0346)
#define BQ79600_SYNCUP_INTERNAL_DLL_347				(0x0347)
#define BQ79600_SYNCUP_INTERNAL_DLL_348				(0x0348)
#define BQ79600_SYNCUP_INTERNAL_DLL_349				(0x0349)
#define BQ79600_SYNCUP_INTERNAL_DLL_34A				(0x034A)

#define BQ79600_REG_DIAG_CTRL						(0x2000)
#define BQ79600_REG_DEV_CONF1 						(0x2001)
#define BQ79600_REG_DEV_CONF2 						(0x2002)
#define BQ79600_REG_TX_HOLD_OFF 					(0x2003)
#define BQ79600_REG_SLP_TIMEOUT 					(0x2004)
#define BQ79600_REG_COMM_TIMEOUT					(0x2005)
#define BQ79600_REG_SPI_FIFO_UNLOCK 				(0x2010)
#define BQ79600_REG_FAULT_MSK 						(0x2020)
#define BQ79600_REG_FAULT_RST						(0x2030)
#define BQ79600_REG_FAULT_SUMMARY					(0x2100)
#define BQ79600_REG_FAULT_REG						(0x2101)
#define BQ79600_REG_FAULT_SYS						(0x2102)
#define BQ79600_REG_FAULT_PWR						(0x2103)
#define BQ79600_REG_FAULT_COMM1						(0x2104)
#define AFESIM_BQ79600_REG_FAULT_COMM2				(0x2105)
#define BQ79600_REG_DEV_DIAG_STAT					(0x2110)

/* Register Function Table */
#define BQ79xxx_REG_COMM_CTRL_TOP_STACK				(1 << 0)
#define BQ79xxx_REG_COMM_CTRL_STACK_DEV				(1 << 1)

#define BQ79600_REG_CONTROL1_ADDR_WR				(1 << 0)
#define BQ79600_REG_CONTROL1_SOFT_RESET				(1 << 1)
#define BQ79600_REG_CONTROL1_GOTO_SLEEP				(1 << 2)
#define BQ79600_REG_CONTROL1_GOTO_SHUTDOWN			(1 << 3)
#define BQ79600_REG_CONTROL1_SEND_SLPTOACT			(1 << 4)
#define BQ79600_REG_CONTROL1_SEND_WAKE				(1 << 5)
#define BQ79600_REG_CONTROL1_SEND_SHUTDOWN			(1 << 6)
#define BQ79600_REG_CONTROL1_DIR_SEL				(1 << 7)
#define BQ79600_REG_CONTROL1_SELF_CLEAR_MASK		( 0x7F )

#define BQ79600_REG_CONTROL2_SEND_HW_RESET			(1 << 1)

#define BQ79600_REG_DIAG_CTRL_INH_SET_GO			(1 << 0)
#define BQ79600_REG_DIAG_CTRL_FLIP_TR_CRC			(1 << 1)
#define BQ79600_REG_DIAG_CTRL_FLIP_FACT_CRC			(1 << 2)
#define BQ79600_REG_DIAG_CTRL_SPI_FIFO_DIAG_GO		(1 << 3)
#define BQ79600_REG_DIAG_CTRL_PWR_DIAG_GO			(1 << 4)
#define BQ79600_REG_DIAG_CTRL_CONF_MON_GO			(1 << 5)

#define BQ79600_REG_DEV_CONF1_HB_TX_EN				(1 << 0)
#define BQ79600_REG_DEV_CONF1_NFAULT_EN				(1 << 2)
#define BQ79600_REG_DEV_CONF1_TWO_STOP_EN 			(1 << 3)
#define BQ79600_REG_DEV_CONF1_FCOMM_EN				(1 << 4)
#define BQ79600_REG_DEV_CONF1_TONE_RX_EN 			(1 << 5)
#define BQ79600_REG_DEV_CONF1_SNIFDET_DIS			(1 << 6)
#define BQ79600_REG_DEV_CONF1_SNIFDET_EN 			(1 << 7)

#define BQ79600_REG_DEV_CONF2_INH_DIS_OFFSET		(    0 )
#define BQ79600_REG_DEV_CONF2_INH_DIS_MASK			( 0x03 )

#define BQ79600_REG_SLP_TIMEOUT_SLP_TME_OFFSET		(    0 )
#define BQ79600_REG_SLP_TIMEOUT_SLP_TME_MASK		( 0x07 )

#define BQ79600_REG_COMM_TIMEOUT_CTL_TIME_OFFSET	(    0 )
#define BQ79600_REG_COMM_TIMEOUT_CTL_TIME_MASK		( 0x03 )
#define BQ79600_REG_COMM_TIMEOUT_CTL_ACT_OFFSET		(    3 )
#define BQ79600_REG_COMM_TIMEOUT_CTL_ACT_MASK		( 0x80 )
#define BQ79600_REG_COMM_TIMEOUT_CTS_TIME_OFFSET	(    4 )
#define BQ79600_REG_COMM_TIMEOUT_CTS_TIME_MASK		( 0x70 )

#define BQ79600_REG_FAULT_MSK_MSK_PWR				(1 << 0)
#define BQ79600_REG_FAULT_MSK_MSK_SYS				(1 << 1)
#define BQ79600_REG_FAULT_MSK_MSK_REG				(1 << 2)
#define BQ79600_REG_FAULT_MSK_MSK_HB				(1 << 3)
#define BQ79600_REG_FAULT_MSK_MSK_FTONE_DET			(1 << 4)
#define BQ79600_REG_FAULT_MSK_MSK_FCOMM_DET			(1 << 5)
#define BQ79600_REG_FAULT_MSK_MSK_UART_SPI			(1 << 6)
#define BQ79600_REG_FAULT_MSK_MSK_COML_H			(1 << 7)

#define BQ79600_REG_FAULT_RST_RST_PWR				(1 << 0)
#define BQ79600_REG_FAULT_RST_RST_SYS				(1 << 1)
#define BQ79600_REG_FAULT_RST_RST_REG				(1 << 2)
#define BQ79600_REG_FAULT_RST_RST_HB				(1 << 3)
#define BQ79600_REG_FAULT_RST_RST_FTONE_DET			(1 << 4)
#define BQ79600_REG_FAULT_RST_RST_FCOMM_DET			(1 << 5)
#define BQ79600_REG_FAULT_RST_RST_UART_SPI			(1 << 6)
#define BQ79600_REG_FAULT_RST_RST_COML_H			(1 << 7)

#define BQ79600_REG_FAULT_SUMMARY_FAULT_PWR			(1 << 0)
#define BQ79600_REG_FAULT_SUMMARY_FAULT_SYS			(1 << 1)
#define BQ79600_REG_FAULT_SUMMARY_FAULT_REG			(1 << 2)
#define BQ79600_REG_FAULT_SUMMARY_FAULT_COMM		(1 << 3)

#define BQ79600_REG_FAULT_REG_FACT_CRC				(1 << 0)
#define BQ79600_REG_FAULT_REG_FACTLDERR 			(1 << 1)
#define BQ79600_REG_FAULT_REG_CONF_MON_ERR			(1 << 2)

#define BQ79600_REG_FAULT_SYS_INH					(1 << 0)
#define BQ79600_REG_FAULT_SYS_TSHUT					(1 << 1)
#define BQ79600_REG_FAULT_SYS_CTS					(1 << 2)
#define BQ79600_REG_FAULT_SYS_CTL					(1 << 3)
#define BQ79600_REG_FAULT_SYS_DRST					(1 << 4)
#define BQ79600_REG_FAULT_SYS_SHUTDOWN_REC			(1 << 5)
#define BQ79600_REG_FAULT_SYS_LFO					(1 << 6)
#define BQ79600_REG_FAULT_SYS_VALIDATE_DET			(1 << 7)

#define BQ79600_REG_FAULT_PWR_AVAO_SW_FAIL			(1 << 0)
#define BQ79600_REG_FAULT_PWR_AVDDREF_OV			(1 << 1)
#define BQ79600_REG_FAULT_PWR_DVDD_OV				(1 << 2)
#define BQ79600_REG_FAULT_PWR_CVDD_OV				(1 << 3)
#define BQ79600_REG_FAULT_PWR_CVDD_UV_DRST			(1 << 4)

#define BQ79600_REG_FAULT_COMM1_STOP_DET			(1 << 0)
#define BQ79600_REG_FAULT_COMM1_COMMCLR_DET			(1 << 1)
#define BQ79600_REG_FAULT_COMM1_UART_FRAME			(1 << 2)
#define BQ79600_REG_FAULT_COMM1_HB_FAST				(1 << 3)
#define BQ79600_REG_FAULT_COMM1_HB_FAIL				(1 << 4)
#define BQ79600_REG_FAULT_COMM1_FTONE_DET			(1 << 5)
#define BQ79600_REG_FAULT_COMM1_FCOMM_DET			(1 << 6)

#define BQ79600_REG_FAULT_COMM2_COMH_PHY			(1 << 0)
#define BQ79600_REG_FAULT_COMM2_COMH_FRAME			(1 << 1)
#define BQ79600_REG_FAULT_COMM2_COML_PHY			(1 << 2)
#define BQ79600_REG_FAULT_COMM2_COML_FRAME			(1 << 3)
#define BQ79600_REG_FAULT_COMM2_SPI_PHY				(1 << 4)
#define BQ79600_REG_FAULT_COMM2_SPI_FRAME			(1 << 5)

#define BQ79600_REG_DEV_DIAG_STAT_INH_STAT			(1 << 0)
#define BQ79600_REG_DEV_DIAG_STAT_PWR_DIAG_RDY		(1 << 1)

/* 0x0309 */
typedef struct
{
	union
	{
		uint8 val;
		struct
		{
			uint8 ADDR_WR 		: 1;
			uint8 SOFT_RESET 	: 1;
			uint8 GOTO_SLEEP	: 1;
			uint8 GOTO_SHUTDOWN : 1;
			uint8 SEND_SLPTOACT : 1;
			uint8 SEND_WAKE		: 1;
			uint8 SEND_SHUTDOWN : 1;
			uint8 DIR_SEL		: 1;
		}field;
		struct
		{
			uint8 clear : 7;
		}clear;
	}reg;
}AFESIM_BQ79600_REG_CONTROL1_RegType;

/* 0x030A */
typedef struct
{
	union
	{
		uint8 val;
		struct
		{
			uint8 RSVD	 		: 1;
			uint8 SEND_HW_RESET : 1;
		}field;
	}reg;
}AFESIM_BQ79600_REG_CONTROL2_RegType;

/* 0x2105 */
typedef struct
{
	union
	{
		uint8 val;
		struct
		{
			uint8 COMH_PHY	 	: 1;
			uint8 COMH_FRAME    : 1;
			uint8 COML_PHY	 	: 1;
			uint8 COML_FRAME    : 1;
			uint8 SPI_PHY	 	: 1;
			uint8 SPI_FRAME    : 1;
		}field;
	}reg;
}AFESIM_BQ79600_REG_FAULT_COMM2_RegType;

#endif /* SRC_AFESIM_BQ79600_CFG_H_ */
