<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>regs.h source code [netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/gr/regs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/gr/regs.h'; var root_path = '../../../../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../../../..'>netbsd</a>/<a href='../../../../../../../../..'>sys</a>/<a href='../../../../../../../..'>external</a>/<a href='../../../../../../..'>bsd</a>/<a href='../../../../../..'>drm2</a>/<a href='../../../../..'>dist</a>/<a href='../../../..'>drm</a>/<a href='../../..'>nouveau</a>/<a href='../..'>nvkm</a>/<a href='..'>engine</a>/<a href='./'>gr</a>/<a href='regs.h.html'>regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: regs.h,v 1.2 2018/08/27 04:58:32 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#<span data-ppcond="3">ifndef</span> <span class="macro" data-ref="_M/__NVKM_GR_REGS_H__">__NVKM_GR_REGS_H__</span></u></td></tr>
<tr><th id="4">4</th><td><u>#define <dfn class="macro" id="_M/__NVKM_GR_REGS_H__" data-ref="_M/__NVKM_GR_REGS_H__">__NVKM_GR_REGS_H__</dfn></u></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DEBUG_0" data-ref="_M/NV04_PGRAPH_DEBUG_0">NV04_PGRAPH_DEBUG_0</dfn>                                0x00400080</u></td></tr>
<tr><th id="7">7</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DEBUG_1" data-ref="_M/NV04_PGRAPH_DEBUG_1">NV04_PGRAPH_DEBUG_1</dfn>                                0x00400084</u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DEBUG_2" data-ref="_M/NV04_PGRAPH_DEBUG_2">NV04_PGRAPH_DEBUG_2</dfn>                                0x00400088</u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DEBUG_3" data-ref="_M/NV04_PGRAPH_DEBUG_3">NV04_PGRAPH_DEBUG_3</dfn>                                0x0040008c</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_DEBUG_4" data-ref="_M/NV10_PGRAPH_DEBUG_4">NV10_PGRAPH_DEBUG_4</dfn>                                0x00400090</u></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_INTR" data-ref="_M/NV03_PGRAPH_INTR">NV03_PGRAPH_INTR</dfn>                                   0x00400100</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_NSTATUS" data-ref="_M/NV03_PGRAPH_NSTATUS">NV03_PGRAPH_NSTATUS</dfn>                                0x00400104</u></td></tr>
<tr><th id="13">13</th><td><u>#    define <dfn class="macro" id="_M/NV04_PGRAPH_NSTATUS_STATE_IN_USE" data-ref="_M/NV04_PGRAPH_NSTATUS_STATE_IN_USE">NV04_PGRAPH_NSTATUS_STATE_IN_USE</dfn>                  (1&lt;&lt;11)</u></td></tr>
<tr><th id="14">14</th><td><u>#    define <dfn class="macro" id="_M/NV04_PGRAPH_NSTATUS_INVALID_STATE" data-ref="_M/NV04_PGRAPH_NSTATUS_INVALID_STATE">NV04_PGRAPH_NSTATUS_INVALID_STATE</dfn>                 (1&lt;&lt;12)</u></td></tr>
<tr><th id="15">15</th><td><u>#    define <dfn class="macro" id="_M/NV04_PGRAPH_NSTATUS_BAD_ARGUMENT" data-ref="_M/NV04_PGRAPH_NSTATUS_BAD_ARGUMENT">NV04_PGRAPH_NSTATUS_BAD_ARGUMENT</dfn>                  (1&lt;&lt;13)</u></td></tr>
<tr><th id="16">16</th><td><u>#    define <dfn class="macro" id="_M/NV04_PGRAPH_NSTATUS_PROTECTION_FAULT" data-ref="_M/NV04_PGRAPH_NSTATUS_PROTECTION_FAULT">NV04_PGRAPH_NSTATUS_PROTECTION_FAULT</dfn>              (1&lt;&lt;14)</u></td></tr>
<tr><th id="17">17</th><td><u>#    define <dfn class="macro" id="_M/NV10_PGRAPH_NSTATUS_STATE_IN_USE" data-ref="_M/NV10_PGRAPH_NSTATUS_STATE_IN_USE">NV10_PGRAPH_NSTATUS_STATE_IN_USE</dfn>                  (1&lt;&lt;23)</u></td></tr>
<tr><th id="18">18</th><td><u>#    define <dfn class="macro" id="_M/NV10_PGRAPH_NSTATUS_INVALID_STATE" data-ref="_M/NV10_PGRAPH_NSTATUS_INVALID_STATE">NV10_PGRAPH_NSTATUS_INVALID_STATE</dfn>                 (1&lt;&lt;24)</u></td></tr>
<tr><th id="19">19</th><td><u>#    define <dfn class="macro" id="_M/NV10_PGRAPH_NSTATUS_BAD_ARGUMENT" data-ref="_M/NV10_PGRAPH_NSTATUS_BAD_ARGUMENT">NV10_PGRAPH_NSTATUS_BAD_ARGUMENT</dfn>                  (1&lt;&lt;25)</u></td></tr>
<tr><th id="20">20</th><td><u>#    define <dfn class="macro" id="_M/NV10_PGRAPH_NSTATUS_PROTECTION_FAULT" data-ref="_M/NV10_PGRAPH_NSTATUS_PROTECTION_FAULT">NV10_PGRAPH_NSTATUS_PROTECTION_FAULT</dfn>              (1&lt;&lt;26)</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE" data-ref="_M/NV03_PGRAPH_NSOURCE">NV03_PGRAPH_NSOURCE</dfn>                                0x00400108</u></td></tr>
<tr><th id="22">22</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_NOTIFICATION" data-ref="_M/NV03_PGRAPH_NSOURCE_NOTIFICATION">NV03_PGRAPH_NSOURCE_NOTIFICATION</dfn>                   (1&lt;&lt;0)</u></td></tr>
<tr><th id="23">23</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DATA_ERROR" data-ref="_M/NV03_PGRAPH_NSOURCE_DATA_ERROR">NV03_PGRAPH_NSOURCE_DATA_ERROR</dfn>                     (1&lt;&lt;1)</u></td></tr>
<tr><th id="24">24</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_PROTECTION_ERROR" data-ref="_M/NV03_PGRAPH_NSOURCE_PROTECTION_ERROR">NV03_PGRAPH_NSOURCE_PROTECTION_ERROR</dfn>               (1&lt;&lt;2)</u></td></tr>
<tr><th id="25">25</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_RANGE_EXCEPTION" data-ref="_M/NV03_PGRAPH_NSOURCE_RANGE_EXCEPTION">NV03_PGRAPH_NSOURCE_RANGE_EXCEPTION</dfn>                (1&lt;&lt;3)</u></td></tr>
<tr><th id="26">26</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_LIMIT_COLOR" data-ref="_M/NV03_PGRAPH_NSOURCE_LIMIT_COLOR">NV03_PGRAPH_NSOURCE_LIMIT_COLOR</dfn>                    (1&lt;&lt;4)</u></td></tr>
<tr><th id="27">27</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_LIMIT_ZETA" data-ref="_M/NV03_PGRAPH_NSOURCE_LIMIT_ZETA">NV03_PGRAPH_NSOURCE_LIMIT_ZETA</dfn>                     (1&lt;&lt;5)</u></td></tr>
<tr><th id="28">28</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD" data-ref="_M/NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD">NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD</dfn>                   (1&lt;&lt;6)</u></td></tr>
<tr><th id="29">29</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DMA_R_PROTECTION" data-ref="_M/NV03_PGRAPH_NSOURCE_DMA_R_PROTECTION">NV03_PGRAPH_NSOURCE_DMA_R_PROTECTION</dfn>               (1&lt;&lt;7)</u></td></tr>
<tr><th id="30">30</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DMA_W_PROTECTION" data-ref="_M/NV03_PGRAPH_NSOURCE_DMA_W_PROTECTION">NV03_PGRAPH_NSOURCE_DMA_W_PROTECTION</dfn>               (1&lt;&lt;8)</u></td></tr>
<tr><th id="31">31</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_FORMAT_EXCEPTION" data-ref="_M/NV03_PGRAPH_NSOURCE_FORMAT_EXCEPTION">NV03_PGRAPH_NSOURCE_FORMAT_EXCEPTION</dfn>               (1&lt;&lt;9)</u></td></tr>
<tr><th id="32">32</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_PATCH_EXCEPTION" data-ref="_M/NV03_PGRAPH_NSOURCE_PATCH_EXCEPTION">NV03_PGRAPH_NSOURCE_PATCH_EXCEPTION</dfn>               (1&lt;&lt;10)</u></td></tr>
<tr><th id="33">33</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_STATE_INVALID" data-ref="_M/NV03_PGRAPH_NSOURCE_STATE_INVALID">NV03_PGRAPH_NSOURCE_STATE_INVALID</dfn>                 (1&lt;&lt;11)</u></td></tr>
<tr><th id="34">34</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DOUBLE_NOTIFY" data-ref="_M/NV03_PGRAPH_NSOURCE_DOUBLE_NOTIFY">NV03_PGRAPH_NSOURCE_DOUBLE_NOTIFY</dfn>                 (1&lt;&lt;12)</u></td></tr>
<tr><th id="35">35</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_NOTIFY_IN_USE" data-ref="_M/NV03_PGRAPH_NSOURCE_NOTIFY_IN_USE">NV03_PGRAPH_NSOURCE_NOTIFY_IN_USE</dfn>                 (1&lt;&lt;13)</u></td></tr>
<tr><th id="36">36</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_METHOD_CNT" data-ref="_M/NV03_PGRAPH_NSOURCE_METHOD_CNT">NV03_PGRAPH_NSOURCE_METHOD_CNT</dfn>                    (1&lt;&lt;14)</u></td></tr>
<tr><th id="37">37</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_BFR_NOTIFICATION" data-ref="_M/NV03_PGRAPH_NSOURCE_BFR_NOTIFICATION">NV03_PGRAPH_NSOURCE_BFR_NOTIFICATION</dfn>              (1&lt;&lt;15)</u></td></tr>
<tr><th id="38">38</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DMA_VTX_PROTECTION" data-ref="_M/NV03_PGRAPH_NSOURCE_DMA_VTX_PROTECTION">NV03_PGRAPH_NSOURCE_DMA_VTX_PROTECTION</dfn>            (1&lt;&lt;16)</u></td></tr>
<tr><th id="39">39</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DMA_WIDTH_A" data-ref="_M/NV03_PGRAPH_NSOURCE_DMA_WIDTH_A">NV03_PGRAPH_NSOURCE_DMA_WIDTH_A</dfn>                   (1&lt;&lt;17)</u></td></tr>
<tr><th id="40">40</th><td><u>#    define <dfn class="macro" id="_M/NV03_PGRAPH_NSOURCE_DMA_WIDTH_B" data-ref="_M/NV03_PGRAPH_NSOURCE_DMA_WIDTH_B">NV03_PGRAPH_NSOURCE_DMA_WIDTH_B</dfn>                   (1&lt;&lt;18)</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_INTR_EN" data-ref="_M/NV03_PGRAPH_INTR_EN">NV03_PGRAPH_INTR_EN</dfn>                                0x00400140</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_INTR_EN" data-ref="_M/NV40_PGRAPH_INTR_EN">NV40_PGRAPH_INTR_EN</dfn>                                0x0040013C</u></td></tr>
<tr><th id="43">43</th><td><u>#    define <dfn class="macro" id="_M/NV_PGRAPH_INTR_NOTIFY" data-ref="_M/NV_PGRAPH_INTR_NOTIFY">NV_PGRAPH_INTR_NOTIFY</dfn>                              (1&lt;&lt;0)</u></td></tr>
<tr><th id="44">44</th><td><u>#    define <dfn class="macro" id="_M/NV_PGRAPH_INTR_MISSING_HW" data-ref="_M/NV_PGRAPH_INTR_MISSING_HW">NV_PGRAPH_INTR_MISSING_HW</dfn>                          (1&lt;&lt;4)</u></td></tr>
<tr><th id="45">45</th><td><u>#    define <dfn class="macro" id="_M/NV_PGRAPH_INTR_CONTEXT_SWITCH" data-ref="_M/NV_PGRAPH_INTR_CONTEXT_SWITCH">NV_PGRAPH_INTR_CONTEXT_SWITCH</dfn>                     (1&lt;&lt;12)</u></td></tr>
<tr><th id="46">46</th><td><u>#    define <dfn class="macro" id="_M/NV_PGRAPH_INTR_BUFFER_NOTIFY" data-ref="_M/NV_PGRAPH_INTR_BUFFER_NOTIFY">NV_PGRAPH_INTR_BUFFER_NOTIFY</dfn>                      (1&lt;&lt;16)</u></td></tr>
<tr><th id="47">47</th><td><u>#    define <dfn class="macro" id="_M/NV_PGRAPH_INTR_ERROR" data-ref="_M/NV_PGRAPH_INTR_ERROR">NV_PGRAPH_INTR_ERROR</dfn>                              (1&lt;&lt;20)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_CTX_CONTROL" data-ref="_M/NV10_PGRAPH_CTX_CONTROL">NV10_PGRAPH_CTX_CONTROL</dfn>                            0x00400144</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_CTX_USER" data-ref="_M/NV10_PGRAPH_CTX_USER">NV10_PGRAPH_CTX_USER</dfn>                               0x00400148</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_CTX_SWITCH" data-ref="_M/NV10_PGRAPH_CTX_SWITCH">NV10_PGRAPH_CTX_SWITCH</dfn>(i)                         (0x0040014C + 0x4*(i))</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_SWITCH1" data-ref="_M/NV04_PGRAPH_CTX_SWITCH1">NV04_PGRAPH_CTX_SWITCH1</dfn>                            0x00400160</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_CTX_CACHE" data-ref="_M/NV10_PGRAPH_CTX_CACHE">NV10_PGRAPH_CTX_CACHE</dfn>(i, j)                       (0x00400160	\</u></td></tr>
<tr><th id="53">53</th><td><u>							   + 0x4*(i) + 0x20*(j))</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_SWITCH2" data-ref="_M/NV04_PGRAPH_CTX_SWITCH2">NV04_PGRAPH_CTX_SWITCH2</dfn>                            0x00400164</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_SWITCH3" data-ref="_M/NV04_PGRAPH_CTX_SWITCH3">NV04_PGRAPH_CTX_SWITCH3</dfn>                            0x00400168</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_SWITCH4" data-ref="_M/NV04_PGRAPH_CTX_SWITCH4">NV04_PGRAPH_CTX_SWITCH4</dfn>                            0x0040016C</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_CONTROL" data-ref="_M/NV04_PGRAPH_CTX_CONTROL">NV04_PGRAPH_CTX_CONTROL</dfn>                            0x00400170</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_USER" data-ref="_M/NV04_PGRAPH_CTX_USER">NV04_PGRAPH_CTX_USER</dfn>                               0x00400174</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_CACHE1" data-ref="_M/NV04_PGRAPH_CTX_CACHE1">NV04_PGRAPH_CTX_CACHE1</dfn>                             0x00400180</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CTX_CONTROL" data-ref="_M/NV03_PGRAPH_CTX_CONTROL">NV03_PGRAPH_CTX_CONTROL</dfn>                            0x00400190</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CTX_USER" data-ref="_M/NV03_PGRAPH_CTX_USER">NV03_PGRAPH_CTX_USER</dfn>                               0x00400194</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_CACHE2" data-ref="_M/NV04_PGRAPH_CTX_CACHE2">NV04_PGRAPH_CTX_CACHE2</dfn>                             0x004001A0</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_CACHE3" data-ref="_M/NV04_PGRAPH_CTX_CACHE3">NV04_PGRAPH_CTX_CACHE3</dfn>                             0x004001C0</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CTX_CACHE4" data-ref="_M/NV04_PGRAPH_CTX_CACHE4">NV04_PGRAPH_CTX_CACHE4</dfn>                             0x004001E0</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_0304" data-ref="_M/NV40_PGRAPH_CTXCTL_0304">NV40_PGRAPH_CTXCTL_0304</dfn>                            0x00400304</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_0304_XFER_CTX" data-ref="_M/NV40_PGRAPH_CTXCTL_0304_XFER_CTX">NV40_PGRAPH_CTXCTL_0304_XFER_CTX</dfn>                   0x00000001</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT">NV40_PGRAPH_CTXCTL_UCODE_STAT</dfn>                      0x00400308</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_MASK" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_MASK">NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_MASK</dfn>              0xff000000</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_SHIFT" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_SHIFT">NV40_PGRAPH_CTXCTL_UCODE_STAT_IP_SHIFT</dfn>                     24</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_OP_MASK" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_STAT_OP_MASK">NV40_PGRAPH_CTXCTL_UCODE_STAT_OP_MASK</dfn>              0x00ffffff</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_0310" data-ref="_M/NV40_PGRAPH_CTXCTL_0310">NV40_PGRAPH_CTXCTL_0310</dfn>                            0x00400310</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_0310_XFER_SAVE" data-ref="_M/NV40_PGRAPH_CTXCTL_0310_XFER_SAVE">NV40_PGRAPH_CTXCTL_0310_XFER_SAVE</dfn>                  0x00000020</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_0310_XFER_LOAD" data-ref="_M/NV40_PGRAPH_CTXCTL_0310_XFER_LOAD">NV40_PGRAPH_CTXCTL_0310_XFER_LOAD</dfn>                  0x00000040</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_030C" data-ref="_M/NV40_PGRAPH_CTXCTL_030C">NV40_PGRAPH_CTXCTL_030C</dfn>                            0x0040030c</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_INDEX" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_INDEX">NV40_PGRAPH_CTXCTL_UCODE_INDEX</dfn>                     0x00400324</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_UCODE_DATA" data-ref="_M/NV40_PGRAPH_CTXCTL_UCODE_DATA">NV40_PGRAPH_CTXCTL_UCODE_DATA</dfn>                      0x00400328</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_CUR" data-ref="_M/NV40_PGRAPH_CTXCTL_CUR">NV40_PGRAPH_CTXCTL_CUR</dfn>                             0x0040032c</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_CUR_LOADED" data-ref="_M/NV40_PGRAPH_CTXCTL_CUR_LOADED">NV40_PGRAPH_CTXCTL_CUR_LOADED</dfn>                      0x01000000</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_CUR_INSTANCE" data-ref="_M/NV40_PGRAPH_CTXCTL_CUR_INSTANCE">NV40_PGRAPH_CTXCTL_CUR_INSTANCE</dfn>                    0x000FFFFF</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_NEXT" data-ref="_M/NV40_PGRAPH_CTXCTL_NEXT">NV40_PGRAPH_CTXCTL_NEXT</dfn>                            0x00400330</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_CTXCTL_NEXT_INSTANCE" data-ref="_M/NV40_PGRAPH_CTXCTL_NEXT_INSTANCE">NV40_PGRAPH_CTXCTL_NEXT_INSTANCE</dfn>                   0x000fffff</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH_CTXCTL_CUR" data-ref="_M/NV50_PGRAPH_CTXCTL_CUR">NV50_PGRAPH_CTXCTL_CUR</dfn>                             0x0040032c</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH_CTXCTL_CUR_LOADED" data-ref="_M/NV50_PGRAPH_CTXCTL_CUR_LOADED">NV50_PGRAPH_CTXCTL_CUR_LOADED</dfn>                      0x80000000</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH_CTXCTL_CUR_INSTANCE" data-ref="_M/NV50_PGRAPH_CTXCTL_CUR_INSTANCE">NV50_PGRAPH_CTXCTL_CUR_INSTANCE</dfn>                    0x00ffffff</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH_CTXCTL_NEXT" data-ref="_M/NV50_PGRAPH_CTXCTL_NEXT">NV50_PGRAPH_CTXCTL_NEXT</dfn>                            0x00400330</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/NV50_PGRAPH_CTXCTL_NEXT_INSTANCE" data-ref="_M/NV50_PGRAPH_CTXCTL_NEXT_INSTANCE">NV50_PGRAPH_CTXCTL_NEXT_INSTANCE</dfn>                   0x00ffffff</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_X_RAM" data-ref="_M/NV03_PGRAPH_ABS_X_RAM">NV03_PGRAPH_ABS_X_RAM</dfn>                              0x00400400</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_Y_RAM" data-ref="_M/NV03_PGRAPH_ABS_Y_RAM">NV03_PGRAPH_ABS_Y_RAM</dfn>                              0x00400480</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_X_MISC" data-ref="_M/NV03_PGRAPH_X_MISC">NV03_PGRAPH_X_MISC</dfn>                                 0x00400500</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_Y_MISC" data-ref="_M/NV03_PGRAPH_Y_MISC">NV03_PGRAPH_Y_MISC</dfn>                                 0x00400504</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_VALID1" data-ref="_M/NV04_PGRAPH_VALID1">NV04_PGRAPH_VALID1</dfn>                                 0x00400508</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_SOURCE_COLOR" data-ref="_M/NV04_PGRAPH_SOURCE_COLOR">NV04_PGRAPH_SOURCE_COLOR</dfn>                           0x0040050C</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_MISC24_0" data-ref="_M/NV04_PGRAPH_MISC24_0">NV04_PGRAPH_MISC24_0</dfn>                               0x00400510</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_XY_LOGIC_MISC0" data-ref="_M/NV03_PGRAPH_XY_LOGIC_MISC0">NV03_PGRAPH_XY_LOGIC_MISC0</dfn>                         0x00400514</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_XY_LOGIC_MISC1" data-ref="_M/NV03_PGRAPH_XY_LOGIC_MISC1">NV03_PGRAPH_XY_LOGIC_MISC1</dfn>                         0x00400518</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_XY_LOGIC_MISC2" data-ref="_M/NV03_PGRAPH_XY_LOGIC_MISC2">NV03_PGRAPH_XY_LOGIC_MISC2</dfn>                         0x0040051C</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_XY_LOGIC_MISC3" data-ref="_M/NV03_PGRAPH_XY_LOGIC_MISC3">NV03_PGRAPH_XY_LOGIC_MISC3</dfn>                         0x00400520</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CLIPX_0" data-ref="_M/NV03_PGRAPH_CLIPX_0">NV03_PGRAPH_CLIPX_0</dfn>                                0x00400524</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CLIPX_1" data-ref="_M/NV03_PGRAPH_CLIPX_1">NV03_PGRAPH_CLIPX_1</dfn>                                0x00400528</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CLIPY_0" data-ref="_M/NV03_PGRAPH_CLIPY_0">NV03_PGRAPH_CLIPY_0</dfn>                                0x0040052C</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_CLIPY_1" data-ref="_M/NV03_PGRAPH_CLIPY_1">NV03_PGRAPH_CLIPY_1</dfn>                                0x00400530</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_ICLIP_XMAX" data-ref="_M/NV03_PGRAPH_ABS_ICLIP_XMAX">NV03_PGRAPH_ABS_ICLIP_XMAX</dfn>                         0x00400534</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_ICLIP_YMAX" data-ref="_M/NV03_PGRAPH_ABS_ICLIP_YMAX">NV03_PGRAPH_ABS_ICLIP_YMAX</dfn>                         0x00400538</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIP_XMIN" data-ref="_M/NV03_PGRAPH_ABS_UCLIP_XMIN">NV03_PGRAPH_ABS_UCLIP_XMIN</dfn>                         0x0040053C</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIP_YMIN" data-ref="_M/NV03_PGRAPH_ABS_UCLIP_YMIN">NV03_PGRAPH_ABS_UCLIP_YMIN</dfn>                         0x00400540</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIP_XMAX" data-ref="_M/NV03_PGRAPH_ABS_UCLIP_XMAX">NV03_PGRAPH_ABS_UCLIP_XMAX</dfn>                         0x00400544</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIP_YMAX" data-ref="_M/NV03_PGRAPH_ABS_UCLIP_YMAX">NV03_PGRAPH_ABS_UCLIP_YMAX</dfn>                         0x00400548</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIPA_XMIN" data-ref="_M/NV03_PGRAPH_ABS_UCLIPA_XMIN">NV03_PGRAPH_ABS_UCLIPA_XMIN</dfn>                        0x00400560</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIPA_YMIN" data-ref="_M/NV03_PGRAPH_ABS_UCLIPA_YMIN">NV03_PGRAPH_ABS_UCLIPA_YMIN</dfn>                        0x00400564</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIPA_XMAX" data-ref="_M/NV03_PGRAPH_ABS_UCLIPA_XMAX">NV03_PGRAPH_ABS_UCLIPA_XMAX</dfn>                        0x00400568</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_ABS_UCLIPA_YMAX" data-ref="_M/NV03_PGRAPH_ABS_UCLIPA_YMAX">NV03_PGRAPH_ABS_UCLIPA_YMAX</dfn>                        0x0040056C</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_MISC24_1" data-ref="_M/NV04_PGRAPH_MISC24_1">NV04_PGRAPH_MISC24_1</dfn>                               0x00400570</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_MISC24_2" data-ref="_M/NV04_PGRAPH_MISC24_2">NV04_PGRAPH_MISC24_2</dfn>                               0x00400574</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_VALID2" data-ref="_M/NV04_PGRAPH_VALID2">NV04_PGRAPH_VALID2</dfn>                                 0x00400578</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PASSTHRU_0" data-ref="_M/NV04_PGRAPH_PASSTHRU_0">NV04_PGRAPH_PASSTHRU_0</dfn>                             0x0040057C</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PASSTHRU_1" data-ref="_M/NV04_PGRAPH_PASSTHRU_1">NV04_PGRAPH_PASSTHRU_1</dfn>                             0x00400580</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PASSTHRU_2" data-ref="_M/NV04_PGRAPH_PASSTHRU_2">NV04_PGRAPH_PASSTHRU_2</dfn>                             0x00400584</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_DIMX_TEXTURE" data-ref="_M/NV10_PGRAPH_DIMX_TEXTURE">NV10_PGRAPH_DIMX_TEXTURE</dfn>                           0x00400588</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_WDIMX_TEXTURE" data-ref="_M/NV10_PGRAPH_WDIMX_TEXTURE">NV10_PGRAPH_WDIMX_TEXTURE</dfn>                          0x0040058C</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_COMBINE_0_ALPHA" data-ref="_M/NV04_PGRAPH_COMBINE_0_ALPHA">NV04_PGRAPH_COMBINE_0_ALPHA</dfn>                        0x00400590</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_COMBINE_0_COLOR" data-ref="_M/NV04_PGRAPH_COMBINE_0_COLOR">NV04_PGRAPH_COMBINE_0_COLOR</dfn>                        0x00400594</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_COMBINE_1_ALPHA" data-ref="_M/NV04_PGRAPH_COMBINE_1_ALPHA">NV04_PGRAPH_COMBINE_1_ALPHA</dfn>                        0x00400598</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_COMBINE_1_COLOR" data-ref="_M/NV04_PGRAPH_COMBINE_1_COLOR">NV04_PGRAPH_COMBINE_1_COLOR</dfn>                        0x0040059C</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FORMAT_0" data-ref="_M/NV04_PGRAPH_FORMAT_0">NV04_PGRAPH_FORMAT_0</dfn>                               0x004005A8</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FORMAT_1" data-ref="_M/NV04_PGRAPH_FORMAT_1">NV04_PGRAPH_FORMAT_1</dfn>                               0x004005AC</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FILTER_0" data-ref="_M/NV04_PGRAPH_FILTER_0">NV04_PGRAPH_FILTER_0</dfn>                               0x004005B0</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FILTER_1" data-ref="_M/NV04_PGRAPH_FILTER_1">NV04_PGRAPH_FILTER_1</dfn>                               0x004005B4</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_MONO_COLOR0" data-ref="_M/NV03_PGRAPH_MONO_COLOR0">NV03_PGRAPH_MONO_COLOR0</dfn>                            0x00400600</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_ROP3" data-ref="_M/NV04_PGRAPH_ROP3">NV04_PGRAPH_ROP3</dfn>                                   0x00400604</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BETA_AND" data-ref="_M/NV04_PGRAPH_BETA_AND">NV04_PGRAPH_BETA_AND</dfn>                               0x00400608</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BETA_PREMULT" data-ref="_M/NV04_PGRAPH_BETA_PREMULT">NV04_PGRAPH_BETA_PREMULT</dfn>                           0x0040060C</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_LIMIT_VIOL_PIX" data-ref="_M/NV04_PGRAPH_LIMIT_VIOL_PIX">NV04_PGRAPH_LIMIT_VIOL_PIX</dfn>                         0x00400610</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FORMATS" data-ref="_M/NV04_PGRAPH_FORMATS">NV04_PGRAPH_FORMATS</dfn>                                0x00400618</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_DEBUG_2" data-ref="_M/NV10_PGRAPH_DEBUG_2">NV10_PGRAPH_DEBUG_2</dfn>                                0x00400620</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET0" data-ref="_M/NV04_PGRAPH_BOFFSET0">NV04_PGRAPH_BOFFSET0</dfn>                               0x00400640</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET1" data-ref="_M/NV04_PGRAPH_BOFFSET1">NV04_PGRAPH_BOFFSET1</dfn>                               0x00400644</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET2" data-ref="_M/NV04_PGRAPH_BOFFSET2">NV04_PGRAPH_BOFFSET2</dfn>                               0x00400648</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET3" data-ref="_M/NV04_PGRAPH_BOFFSET3">NV04_PGRAPH_BOFFSET3</dfn>                               0x0040064C</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET4" data-ref="_M/NV04_PGRAPH_BOFFSET4">NV04_PGRAPH_BOFFSET4</dfn>                               0x00400650</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BOFFSET5" data-ref="_M/NV04_PGRAPH_BOFFSET5">NV04_PGRAPH_BOFFSET5</dfn>                               0x00400654</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE0" data-ref="_M/NV04_PGRAPH_BBASE0">NV04_PGRAPH_BBASE0</dfn>                                 0x00400658</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE1" data-ref="_M/NV04_PGRAPH_BBASE1">NV04_PGRAPH_BBASE1</dfn>                                 0x0040065C</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE2" data-ref="_M/NV04_PGRAPH_BBASE2">NV04_PGRAPH_BBASE2</dfn>                                 0x00400660</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE3" data-ref="_M/NV04_PGRAPH_BBASE3">NV04_PGRAPH_BBASE3</dfn>                                 0x00400664</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE4" data-ref="_M/NV04_PGRAPH_BBASE4">NV04_PGRAPH_BBASE4</dfn>                                 0x00400668</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BBASE5" data-ref="_M/NV04_PGRAPH_BBASE5">NV04_PGRAPH_BBASE5</dfn>                                 0x0040066C</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPITCH0" data-ref="_M/NV04_PGRAPH_BPITCH0">NV04_PGRAPH_BPITCH0</dfn>                                0x00400670</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPITCH1" data-ref="_M/NV04_PGRAPH_BPITCH1">NV04_PGRAPH_BPITCH1</dfn>                                0x00400674</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPITCH2" data-ref="_M/NV04_PGRAPH_BPITCH2">NV04_PGRAPH_BPITCH2</dfn>                                0x00400678</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPITCH3" data-ref="_M/NV04_PGRAPH_BPITCH3">NV04_PGRAPH_BPITCH3</dfn>                                0x0040067C</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPITCH4" data-ref="_M/NV04_PGRAPH_BPITCH4">NV04_PGRAPH_BPITCH4</dfn>                                0x00400680</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT0" data-ref="_M/NV04_PGRAPH_BLIMIT0">NV04_PGRAPH_BLIMIT0</dfn>                                0x00400684</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT1" data-ref="_M/NV04_PGRAPH_BLIMIT1">NV04_PGRAPH_BLIMIT1</dfn>                                0x00400688</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT2" data-ref="_M/NV04_PGRAPH_BLIMIT2">NV04_PGRAPH_BLIMIT2</dfn>                                0x0040068C</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT3" data-ref="_M/NV04_PGRAPH_BLIMIT3">NV04_PGRAPH_BLIMIT3</dfn>                                0x00400690</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT4" data-ref="_M/NV04_PGRAPH_BLIMIT4">NV04_PGRAPH_BLIMIT4</dfn>                                0x00400694</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLIMIT5" data-ref="_M/NV04_PGRAPH_BLIMIT5">NV04_PGRAPH_BLIMIT5</dfn>                                0x00400698</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BSWIZZLE2" data-ref="_M/NV04_PGRAPH_BSWIZZLE2">NV04_PGRAPH_BSWIZZLE2</dfn>                              0x0040069C</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BSWIZZLE5" data-ref="_M/NV04_PGRAPH_BSWIZZLE5">NV04_PGRAPH_BSWIZZLE5</dfn>                              0x004006A0</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/NV03_PGRAPH_STATUS" data-ref="_M/NV03_PGRAPH_STATUS">NV03_PGRAPH_STATUS</dfn>                                 0x004006B0</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_STATUS" data-ref="_M/NV04_PGRAPH_STATUS">NV04_PGRAPH_STATUS</dfn>                                 0x00400700</u></td></tr>
<tr><th id="162">162</th><td><u>#    define <dfn class="macro" id="_M/NV40_PGRAPH_STATUS_SYNC_STALL" data-ref="_M/NV40_PGRAPH_STATUS_SYNC_STALL">NV40_PGRAPH_STATUS_SYNC_STALL</dfn>                  0x00004000</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_TRAPPED_ADDR" data-ref="_M/NV04_PGRAPH_TRAPPED_ADDR">NV04_PGRAPH_TRAPPED_ADDR</dfn>                           0x00400704</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_TRAPPED_DATA" data-ref="_M/NV04_PGRAPH_TRAPPED_DATA">NV04_PGRAPH_TRAPPED_DATA</dfn>                           0x00400708</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_SURFACE" data-ref="_M/NV04_PGRAPH_SURFACE">NV04_PGRAPH_SURFACE</dfn>                                0x0040070C</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_TRAPPED_DATA_HIGH" data-ref="_M/NV10_PGRAPH_TRAPPED_DATA_HIGH">NV10_PGRAPH_TRAPPED_DATA_HIGH</dfn>                      0x0040070C</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_STATE" data-ref="_M/NV04_PGRAPH_STATE">NV04_PGRAPH_STATE</dfn>                                  0x00400710</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_SURFACE" data-ref="_M/NV10_PGRAPH_SURFACE">NV10_PGRAPH_SURFACE</dfn>                                0x00400710</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_NOTIFY" data-ref="_M/NV04_PGRAPH_NOTIFY">NV04_PGRAPH_NOTIFY</dfn>                                 0x00400714</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_STATE" data-ref="_M/NV10_PGRAPH_STATE">NV10_PGRAPH_STATE</dfn>                                  0x00400714</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_NOTIFY" data-ref="_M/NV10_PGRAPH_NOTIFY">NV10_PGRAPH_NOTIFY</dfn>                                 0x00400718</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FIFO" data-ref="_M/NV04_PGRAPH_FIFO">NV04_PGRAPH_FIFO</dfn>                                   0x00400720</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BPIXEL" data-ref="_M/NV04_PGRAPH_BPIXEL">NV04_PGRAPH_BPIXEL</dfn>                                 0x00400724</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_RDI_INDEX" data-ref="_M/NV10_PGRAPH_RDI_INDEX">NV10_PGRAPH_RDI_INDEX</dfn>                              0x00400750</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_FFINTFC_ST2" data-ref="_M/NV04_PGRAPH_FFINTFC_ST2">NV04_PGRAPH_FFINTFC_ST2</dfn>                            0x00400754</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_RDI_DATA" data-ref="_M/NV10_PGRAPH_RDI_DATA">NV10_PGRAPH_RDI_DATA</dfn>                               0x00400754</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_PITCH" data-ref="_M/NV04_PGRAPH_DMA_PITCH">NV04_PGRAPH_DMA_PITCH</dfn>                              0x00400760</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_FFINTFC_FIFO_PTR" data-ref="_M/NV10_PGRAPH_FFINTFC_FIFO_PTR">NV10_PGRAPH_FFINTFC_FIFO_PTR</dfn>                       0x00400760</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DVD_COLORFMT" data-ref="_M/NV04_PGRAPH_DVD_COLORFMT">NV04_PGRAPH_DVD_COLORFMT</dfn>                           0x00400764</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_FFINTFC_ST2" data-ref="_M/NV10_PGRAPH_FFINTFC_ST2">NV10_PGRAPH_FFINTFC_ST2</dfn>                            0x00400764</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_SCALED_FORMAT" data-ref="_M/NV04_PGRAPH_SCALED_FORMAT">NV04_PGRAPH_SCALED_FORMAT</dfn>                          0x00400768</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_FFINTFC_ST2_DL" data-ref="_M/NV10_PGRAPH_FFINTFC_ST2_DL">NV10_PGRAPH_FFINTFC_ST2_DL</dfn>                         0x00400768</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_FFINTFC_ST2_DH" data-ref="_M/NV10_PGRAPH_FFINTFC_ST2_DH">NV10_PGRAPH_FFINTFC_ST2_DH</dfn>                         0x0040076c</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_DMA_PITCH" data-ref="_M/NV10_PGRAPH_DMA_PITCH">NV10_PGRAPH_DMA_PITCH</dfn>                              0x00400770</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_DVD_COLORFMT" data-ref="_M/NV10_PGRAPH_DVD_COLORFMT">NV10_PGRAPH_DVD_COLORFMT</dfn>                           0x00400774</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_SCALED_FORMAT" data-ref="_M/NV10_PGRAPH_SCALED_FORMAT">NV10_PGRAPH_SCALED_FORMAT</dfn>                          0x00400778</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_CHANNEL_CTX_TABLE" data-ref="_M/NV20_PGRAPH_CHANNEL_CTX_TABLE">NV20_PGRAPH_CHANNEL_CTX_TABLE</dfn>                      0x00400780</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_CHANNEL_CTX_POINTER" data-ref="_M/NV20_PGRAPH_CHANNEL_CTX_POINTER">NV20_PGRAPH_CHANNEL_CTX_POINTER</dfn>                    0x00400784</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_CHANNEL_CTX_XFER" data-ref="_M/NV20_PGRAPH_CHANNEL_CTX_XFER">NV20_PGRAPH_CHANNEL_CTX_XFER</dfn>                       0x00400788</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_CHANNEL_CTX_XFER_LOAD" data-ref="_M/NV20_PGRAPH_CHANNEL_CTX_XFER_LOAD">NV20_PGRAPH_CHANNEL_CTX_XFER_LOAD</dfn>                  0x00000001</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_CHANNEL_CTX_XFER_SAVE" data-ref="_M/NV20_PGRAPH_CHANNEL_CTX_XFER_SAVE">NV20_PGRAPH_CHANNEL_CTX_XFER_SAVE</dfn>                  0x00000002</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PATT_COLOR0" data-ref="_M/NV04_PGRAPH_PATT_COLOR0">NV04_PGRAPH_PATT_COLOR0</dfn>                            0x00400800</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PATT_COLOR1" data-ref="_M/NV04_PGRAPH_PATT_COLOR1">NV04_PGRAPH_PATT_COLOR1</dfn>                            0x00400804</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PATTERN" data-ref="_M/NV04_PGRAPH_PATTERN">NV04_PGRAPH_PATTERN</dfn>                                0x00400808</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PATTERN_SHAPE" data-ref="_M/NV04_PGRAPH_PATTERN_SHAPE">NV04_PGRAPH_PATTERN_SHAPE</dfn>                          0x00400810</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CHROMA" data-ref="_M/NV04_PGRAPH_CHROMA">NV04_PGRAPH_CHROMA</dfn>                                 0x00400814</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CONTROL0" data-ref="_M/NV04_PGRAPH_CONTROL0">NV04_PGRAPH_CONTROL0</dfn>                               0x00400818</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CONTROL1" data-ref="_M/NV04_PGRAPH_CONTROL1">NV04_PGRAPH_CONTROL1</dfn>                               0x0040081C</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_CONTROL2" data-ref="_M/NV04_PGRAPH_CONTROL2">NV04_PGRAPH_CONTROL2</dfn>                               0x00400820</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_BLEND" data-ref="_M/NV04_PGRAPH_BLEND">NV04_PGRAPH_BLEND</dfn>                                  0x00400824</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_STORED_FMT" data-ref="_M/NV04_PGRAPH_STORED_FMT">NV04_PGRAPH_STORED_FMT</dfn>                             0x00400830</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_PATT_COLORRAM" data-ref="_M/NV04_PGRAPH_PATT_COLORRAM">NV04_PGRAPH_PATT_COLORRAM</dfn>                          0x00400900</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_TILE" data-ref="_M/NV20_PGRAPH_TILE">NV20_PGRAPH_TILE</dfn>(i)                                (0x00400900 + (i*16))</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_TLIMIT" data-ref="_M/NV20_PGRAPH_TLIMIT">NV20_PGRAPH_TLIMIT</dfn>(i)                              (0x00400904 + (i*16))</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_TSIZE" data-ref="_M/NV20_PGRAPH_TSIZE">NV20_PGRAPH_TSIZE</dfn>(i)                               (0x00400908 + (i*16))</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_TSTATUS" data-ref="_M/NV20_PGRAPH_TSTATUS">NV20_PGRAPH_TSTATUS</dfn>(i)                             (0x0040090C + (i*16))</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/NV20_PGRAPH_ZCOMP" data-ref="_M/NV20_PGRAPH_ZCOMP">NV20_PGRAPH_ZCOMP</dfn>(i)                               (0x00400980 + 4*(i))</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/NV41_PGRAPH_ZCOMP0" data-ref="_M/NV41_PGRAPH_ZCOMP0">NV41_PGRAPH_ZCOMP0</dfn>(i)                              (0x004009c0 + 4*(i))</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_TILE" data-ref="_M/NV10_PGRAPH_TILE">NV10_PGRAPH_TILE</dfn>(i)                                (0x00400B00 + (i*16))</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_TLIMIT" data-ref="_M/NV10_PGRAPH_TLIMIT">NV10_PGRAPH_TLIMIT</dfn>(i)                              (0x00400B04 + (i*16))</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_TSIZE" data-ref="_M/NV10_PGRAPH_TSIZE">NV10_PGRAPH_TSIZE</dfn>(i)                               (0x00400B08 + (i*16))</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_TSTATUS" data-ref="_M/NV10_PGRAPH_TSTATUS">NV10_PGRAPH_TSTATUS</dfn>(i)                             (0x00400B0C + (i*16))</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_U_RAM" data-ref="_M/NV04_PGRAPH_U_RAM">NV04_PGRAPH_U_RAM</dfn>                                  0x00400D00</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/NV47_PGRAPH_TILE" data-ref="_M/NV47_PGRAPH_TILE">NV47_PGRAPH_TILE</dfn>(i)                                (0x00400D00 + (i*16))</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/NV47_PGRAPH_TLIMIT" data-ref="_M/NV47_PGRAPH_TLIMIT">NV47_PGRAPH_TLIMIT</dfn>(i)                              (0x00400D04 + (i*16))</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/NV47_PGRAPH_TSIZE" data-ref="_M/NV47_PGRAPH_TSIZE">NV47_PGRAPH_TSIZE</dfn>(i)                               (0x00400D08 + (i*16))</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/NV47_PGRAPH_TSTATUS" data-ref="_M/NV47_PGRAPH_TSTATUS">NV47_PGRAPH_TSTATUS</dfn>(i)                             (0x00400D0C + (i*16))</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_V_RAM" data-ref="_M/NV04_PGRAPH_V_RAM">NV04_PGRAPH_V_RAM</dfn>                                  0x00400D40</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_W_RAM" data-ref="_M/NV04_PGRAPH_W_RAM">NV04_PGRAPH_W_RAM</dfn>                                  0x00400D80</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/NV47_PGRAPH_ZCOMP0" data-ref="_M/NV47_PGRAPH_ZCOMP0">NV47_PGRAPH_ZCOMP0</dfn>(i)                              (0x00400e00 + 4*(i))</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER0_IN_ALPHA" data-ref="_M/NV10_PGRAPH_COMBINER0_IN_ALPHA">NV10_PGRAPH_COMBINER0_IN_ALPHA</dfn>                     0x00400E40</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER1_IN_ALPHA" data-ref="_M/NV10_PGRAPH_COMBINER1_IN_ALPHA">NV10_PGRAPH_COMBINER1_IN_ALPHA</dfn>                     0x00400E44</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER0_IN_RGB" data-ref="_M/NV10_PGRAPH_COMBINER0_IN_RGB">NV10_PGRAPH_COMBINER0_IN_RGB</dfn>                       0x00400E48</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER1_IN_RGB" data-ref="_M/NV10_PGRAPH_COMBINER1_IN_RGB">NV10_PGRAPH_COMBINER1_IN_RGB</dfn>                       0x00400E4C</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER_COLOR0" data-ref="_M/NV10_PGRAPH_COMBINER_COLOR0">NV10_PGRAPH_COMBINER_COLOR0</dfn>                        0x00400E50</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER_COLOR1" data-ref="_M/NV10_PGRAPH_COMBINER_COLOR1">NV10_PGRAPH_COMBINER_COLOR1</dfn>                        0x00400E54</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER0_OUT_ALPHA" data-ref="_M/NV10_PGRAPH_COMBINER0_OUT_ALPHA">NV10_PGRAPH_COMBINER0_OUT_ALPHA</dfn>                    0x00400E58</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER1_OUT_ALPHA" data-ref="_M/NV10_PGRAPH_COMBINER1_OUT_ALPHA">NV10_PGRAPH_COMBINER1_OUT_ALPHA</dfn>                    0x00400E5C</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER0_OUT_RGB" data-ref="_M/NV10_PGRAPH_COMBINER0_OUT_RGB">NV10_PGRAPH_COMBINER0_OUT_RGB</dfn>                      0x00400E60</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER1_OUT_RGB" data-ref="_M/NV10_PGRAPH_COMBINER1_OUT_RGB">NV10_PGRAPH_COMBINER1_OUT_RGB</dfn>                      0x00400E64</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER_FINAL0" data-ref="_M/NV10_PGRAPH_COMBINER_FINAL0">NV10_PGRAPH_COMBINER_FINAL0</dfn>                        0x00400E68</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_COMBINER_FINAL1" data-ref="_M/NV10_PGRAPH_COMBINER_FINAL1">NV10_PGRAPH_COMBINER_FINAL1</dfn>                        0x00400E6C</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_WINDOWCLIP_HORIZONTAL" data-ref="_M/NV10_PGRAPH_WINDOWCLIP_HORIZONTAL">NV10_PGRAPH_WINDOWCLIP_HORIZONTAL</dfn>                  0x00400F00</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_WINDOWCLIP_VERTICAL" data-ref="_M/NV10_PGRAPH_WINDOWCLIP_VERTICAL">NV10_PGRAPH_WINDOWCLIP_VERTICAL</dfn>                    0x00400F20</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_XFMODE0" data-ref="_M/NV10_PGRAPH_XFMODE0">NV10_PGRAPH_XFMODE0</dfn>                                0x00400F40</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_XFMODE1" data-ref="_M/NV10_PGRAPH_XFMODE1">NV10_PGRAPH_XFMODE1</dfn>                                0x00400F44</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_GLOBALSTATE0" data-ref="_M/NV10_PGRAPH_GLOBALSTATE0">NV10_PGRAPH_GLOBALSTATE0</dfn>                           0x00400F48</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_GLOBALSTATE1" data-ref="_M/NV10_PGRAPH_GLOBALSTATE1">NV10_PGRAPH_GLOBALSTATE1</dfn>                           0x00400F4C</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_PIPE_ADDRESS" data-ref="_M/NV10_PGRAPH_PIPE_ADDRESS">NV10_PGRAPH_PIPE_ADDRESS</dfn>                           0x00400F50</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/NV10_PGRAPH_PIPE_DATA" data-ref="_M/NV10_PGRAPH_PIPE_DATA">NV10_PGRAPH_PIPE_DATA</dfn>                              0x00400F54</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_START_0" data-ref="_M/NV04_PGRAPH_DMA_START_0">NV04_PGRAPH_DMA_START_0</dfn>                            0x00401000</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_START_1" data-ref="_M/NV04_PGRAPH_DMA_START_1">NV04_PGRAPH_DMA_START_1</dfn>                            0x00401004</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_LENGTH" data-ref="_M/NV04_PGRAPH_DMA_LENGTH">NV04_PGRAPH_DMA_LENGTH</dfn>                             0x00401008</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_MISC" data-ref="_M/NV04_PGRAPH_DMA_MISC">NV04_PGRAPH_DMA_MISC</dfn>                               0x0040100C</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_DATA_0" data-ref="_M/NV04_PGRAPH_DMA_DATA_0">NV04_PGRAPH_DMA_DATA_0</dfn>                             0x00401020</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_DATA_1" data-ref="_M/NV04_PGRAPH_DMA_DATA_1">NV04_PGRAPH_DMA_DATA_1</dfn>                             0x00401024</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_RM" data-ref="_M/NV04_PGRAPH_DMA_RM">NV04_PGRAPH_DMA_RM</dfn>                                 0x00401030</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_XLATE_INST" data-ref="_M/NV04_PGRAPH_DMA_A_XLATE_INST">NV04_PGRAPH_DMA_A_XLATE_INST</dfn>                       0x00401040</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_CONTROL" data-ref="_M/NV04_PGRAPH_DMA_A_CONTROL">NV04_PGRAPH_DMA_A_CONTROL</dfn>                          0x00401044</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_LIMIT" data-ref="_M/NV04_PGRAPH_DMA_A_LIMIT">NV04_PGRAPH_DMA_A_LIMIT</dfn>                            0x00401048</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_TLB_PTE" data-ref="_M/NV04_PGRAPH_DMA_A_TLB_PTE">NV04_PGRAPH_DMA_A_TLB_PTE</dfn>                          0x0040104C</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_TLB_TAG" data-ref="_M/NV04_PGRAPH_DMA_A_TLB_TAG">NV04_PGRAPH_DMA_A_TLB_TAG</dfn>                          0x00401050</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_ADJ_OFFSET" data-ref="_M/NV04_PGRAPH_DMA_A_ADJ_OFFSET">NV04_PGRAPH_DMA_A_ADJ_OFFSET</dfn>                       0x00401054</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_OFFSET" data-ref="_M/NV04_PGRAPH_DMA_A_OFFSET">NV04_PGRAPH_DMA_A_OFFSET</dfn>                           0x00401058</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_SIZE" data-ref="_M/NV04_PGRAPH_DMA_A_SIZE">NV04_PGRAPH_DMA_A_SIZE</dfn>                             0x0040105C</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_A_Y_SIZE" data-ref="_M/NV04_PGRAPH_DMA_A_Y_SIZE">NV04_PGRAPH_DMA_A_Y_SIZE</dfn>                           0x00401060</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_XLATE_INST" data-ref="_M/NV04_PGRAPH_DMA_B_XLATE_INST">NV04_PGRAPH_DMA_B_XLATE_INST</dfn>                       0x00401080</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_CONTROL" data-ref="_M/NV04_PGRAPH_DMA_B_CONTROL">NV04_PGRAPH_DMA_B_CONTROL</dfn>                          0x00401084</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_LIMIT" data-ref="_M/NV04_PGRAPH_DMA_B_LIMIT">NV04_PGRAPH_DMA_B_LIMIT</dfn>                            0x00401088</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_TLB_PTE" data-ref="_M/NV04_PGRAPH_DMA_B_TLB_PTE">NV04_PGRAPH_DMA_B_TLB_PTE</dfn>                          0x0040108C</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_TLB_TAG" data-ref="_M/NV04_PGRAPH_DMA_B_TLB_TAG">NV04_PGRAPH_DMA_B_TLB_TAG</dfn>                          0x00401090</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_ADJ_OFFSET" data-ref="_M/NV04_PGRAPH_DMA_B_ADJ_OFFSET">NV04_PGRAPH_DMA_B_ADJ_OFFSET</dfn>                       0x00401094</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_OFFSET" data-ref="_M/NV04_PGRAPH_DMA_B_OFFSET">NV04_PGRAPH_DMA_B_OFFSET</dfn>                           0x00401098</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_SIZE" data-ref="_M/NV04_PGRAPH_DMA_B_SIZE">NV04_PGRAPH_DMA_B_SIZE</dfn>                             0x0040109C</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/NV04_PGRAPH_DMA_B_Y_SIZE" data-ref="_M/NV04_PGRAPH_DMA_B_Y_SIZE">NV04_PGRAPH_DMA_B_Y_SIZE</dfn>                           0x004010A0</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/NV47_PGRAPH_ZCOMP1" data-ref="_M/NV47_PGRAPH_ZCOMP1">NV47_PGRAPH_ZCOMP1</dfn>(i)                              (0x004068c0 + 4*(i))</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_TILE1" data-ref="_M/NV40_PGRAPH_TILE1">NV40_PGRAPH_TILE1</dfn>(i)                               (0x00406900 + (i*16))</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_TLIMIT1" data-ref="_M/NV40_PGRAPH_TLIMIT1">NV40_PGRAPH_TLIMIT1</dfn>(i)                             (0x00406904 + (i*16))</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_TSIZE1" data-ref="_M/NV40_PGRAPH_TSIZE1">NV40_PGRAPH_TSIZE1</dfn>(i)                              (0x00406908 + (i*16))</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_TSTATUS1" data-ref="_M/NV40_PGRAPH_TSTATUS1">NV40_PGRAPH_TSTATUS1</dfn>(i)                            (0x0040690C + (i*16))</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/NV40_PGRAPH_ZCOMP1" data-ref="_M/NV40_PGRAPH_ZCOMP1">NV40_PGRAPH_ZCOMP1</dfn>(i)                              (0x00406980 + 4*(i))</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/NV41_PGRAPH_ZCOMP1" data-ref="_M/NV41_PGRAPH_ZCOMP1">NV41_PGRAPH_ZCOMP1</dfn>(i)                              (0x004069c0 + 4*(i))</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><u>#<span data-ppcond="3">endif</span></u></td></tr>
<tr><th id="277">277</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='nouveau_nvkm_engine_gr_nv04.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/gr/nouveau_nvkm_engine_gr_nv04.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
