transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal {C:/intelFPGA_lite/18.1/ECEFinal/rom.v}
vlib final_soc
vmap final_soc final_soc
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/final_soc.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_controller.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_reset_synchronizer.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_usb_rst.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_timer_0.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_spi_0.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_sdram_pll.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_onchip_memory2_0.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_leds_pio.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_keycode.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_key.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_hex_digits_pio.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_acc.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_SDRAM.v}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/300hz-1.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/Background.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/Dumb_Tom.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/Jerry.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/VGA_controller.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/Final.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/HexDriver.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/score-1.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/VRAM_Reader.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/Entities.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_irq_mapper.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
vlog -vlog01compat -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_008.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_master_agent.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/altera_merlin_master_translator.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/game.sv}
vlog -sv -work final_soc +incdir+C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules {C:/intelFPGA_lite/18.1/ECEFinal/final_soc/synthesis/submodules/vga_avl_interface.sv}

vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECEFinal/SVs {C:/intelFPGA_lite/18.1/ECEFinal/SVs/TestBench.sv}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L final_soc -voptargs="+acc"  testbench

add wave *
view structure
view signals
run 5000 ns
