<!doctype html>
<html class="no-js" lang="en" data-content_root="../">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="../genindex.html" /><link rel="search" title="Search" href="../search.html" /><link rel="next" title="Multiplexers" href="word_mux.html" /><link rel="prev" title="Unary operators" href="word_unary.html" />

    <link rel="shortcut icon" href="../_static/yshq_favicon.png"/><!-- Generated with Sphinx 8.2.3 and Furo 2025.04.22.dev1 -->
        <title>Binary operators - YosysHQ Yosys 0.55-dev documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=d111a655" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/furo-ys.css?v=5cc2bdad" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/furo-extensions.css?v=8dab3a3b" />
    <link rel="stylesheet" type="text/css" href="../_static/custom.css?v=63c85a92" />
    
    


<style>
  body {
    --color-code-background: #f2f2f2;
  --color-code-foreground: #1e1e1e;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #2b2b2b;
  --color-code-foreground: #f8f8f2;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #2b2b2b;
  --color-code-foreground: #f8f8f2;
  
      }
    }
  }
</style><script async type="text/javascript" src="/_/static/javascript/readthedocs-addons.js"></script><meta name="readthedocs-project-slug" content="yosys" /><meta name="readthedocs-version-slug" content="latest" /><meta name="readthedocs-resolver-filename" content="/cell/word_binary.html" /><meta name="readthedocs-http-status" content="200" /></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-with-moon" viewBox="0 0 24 24">
    <title>Auto light/dark, in light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path style="opacity: 50%" d="M 5.411 14.504 C 5.471 14.504 5.532 14.504 5.591 14.504 C 3.639 16.319 4.383 19.569 6.931 20.352 C 7.693 20.586 8.512 20.551 9.25 20.252 C 8.023 23.207 4.056 23.725 2.11 21.184 C 0.166 18.642 1.702 14.949 4.874 14.536 C 5.051 14.512 5.231 14.5 5.411 14.5 L 5.411 14.504 Z"/>
      <line x1="14.5" y1="3.25" x2="14.5" y2="1.25"/>
      <line x1="14.5" y1="15.85" x2="14.5" y2="17.85"/>
      <line x1="10.044" y1="5.094" x2="8.63" y2="3.68"/>
      <line x1="19" y1="14.05" x2="20.414" y2="15.464"/>
      <line x1="8.2" y1="9.55" x2="6.2" y2="9.55"/>
      <line x1="20.8" y1="9.55" x2="22.8" y2="9.55"/>
      <line x1="10.044" y1="14.006" x2="8.63" y2="15.42"/>
      <line x1="19" y1="5.05" x2="20.414" y2="3.636"/>
      <circle cx="14.5" cy="9.55" r="3.6"/>
    </svg>
  </symbol>
  <symbol id="svg-moon-with-sun" viewBox="0 0 24 24">
    <title>Auto light/dark, in dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path d="M 8.282 7.007 C 8.385 7.007 8.494 7.007 8.595 7.007 C 5.18 10.184 6.481 15.869 10.942 17.24 C 12.275 17.648 13.706 17.589 15 17.066 C 12.851 22.236 5.91 23.143 2.505 18.696 C -0.897 14.249 1.791 7.786 7.342 7.063 C 7.652 7.021 7.965 7 8.282 7 L 8.282 7.007 Z"/>
      <line style="opacity: 50%" x1="18" y1="3.705" x2="18" y2="2.5"/>
      <line style="opacity: 50%" x1="18" y1="11.295" x2="18" y2="12.5"/>
      <line style="opacity: 50%" x1="15.316" y1="4.816" x2="14.464" y2="3.964"/>
      <line style="opacity: 50%" x1="20.711" y1="10.212" x2="21.563" y2="11.063"/>
      <line style="opacity: 50%" x1="14.205" y1="7.5" x2="13.001" y2="7.5"/>
      <line style="opacity: 50%" x1="21.795" y1="7.5" x2="23" y2="7.5"/>
      <line style="opacity: 50%" x1="15.316" y1="10.184" x2="14.464" y2="11.036"/>
      <line style="opacity: 50%" x1="20.711" y1="4.789" x2="21.563" y2="3.937"/>
      <circle style="opacity: 50%" cx="18" cy="7.5" r="2.169"/>
    </svg>
  </symbol>
  <symbol id="svg-pencil" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-pencil-code">
      <path d="M4 20h4l10.5 -10.5a2.828 2.828 0 1 0 -4 -4l-10.5 10.5v4" />
      <path d="M13.5 6.5l4 4" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
  <symbol id="svg-eye" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-eye-code">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M10 12a2 2 0 1 0 4 0a2 2 0 0 0 -4 0" />
      <path
        d="M11.11 17.958c-3.209 -.307 -5.91 -2.293 -8.11 -5.958c2.4 -4 5.4 -6 9 -6c3.6 0 6.6 2 9 6c-.21 .352 -.427 .688 -.647 1.008" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>

<a class="skip-to-content muted-link" href="#furo-main-content">Skip to content</a>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../index.html"><div class="brand">YosysHQ Yosys 0.55-dev documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
          <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand"
   title="External link to https://yosyshq.readthedocs.io"
   href="https://yosyshq.readthedocs.io"><div class="sidebar-logo-container">
    <img class="sidebar-logo" src="../_static/yshq_logo.png" alt="Main Brand Logo"/>
  </div>
  
  
  
</a><form class="sidebar-search-container" method="get" action="../search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <ul>
<li class="toctree-l1"><a class="reference internal" href="../index.html">Yosys (index)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../introduction.html">What is Yosys</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../getting_started/index.html">Getting started with Yosys</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle navigation of Getting started with Yosys</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../getting_started/installation.html">Installation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../getting_started/example_synth.html">Synthesis starter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../getting_started/scripting_intro.html">Scripting in Yosys</a></li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../using_yosys/index.html">Using Yosys (advanced)</a><input class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle navigation of Using Yosys (advanced)</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../using_yosys/synthesis/index.html">Synthesis in detail</a><input class="toctree-checkbox" id="toctree-checkbox-3" name="toctree-checkbox-3" role="switch" type="checkbox"/><label for="toctree-checkbox-3"><div class="visually-hidden">Toggle navigation of Synthesis in detail</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/synth.html">Synth commands</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/proc.html">Converting process blocks</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/fsm.html">FSM handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/memory.html">Memory handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/opt.html">Optimization passes</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/techmap_synth.html">Technology mapping</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/extract.html">The extract pass</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/abc.html">The ABC toolbox</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/cell_libs.html">Mapping to cell libraries</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../using_yosys/more_scripting/index.html">More scripting</a><input class="toctree-checkbox" id="toctree-checkbox-4" name="toctree-checkbox-4" role="switch" type="checkbox"/><label for="toctree-checkbox-4"><div class="visually-hidden">Toggle navigation of More scripting</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/load_design.html">Loading a design</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/selections.html">Selections</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/interactive_investigation.html">Interactive design investigation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/model_checking.html">Symbolic model checking</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/data_flow_tracking.html">Dataflow tracking</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../yosys_internals/index.html">Yosys internals</a><input class="toctree-checkbox" id="toctree-checkbox-5" name="toctree-checkbox-5" role="switch" type="checkbox"/><label for="toctree-checkbox-5"><div class="visually-hidden">Toggle navigation of Yosys internals</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../yosys_internals/flow/index.html">Internal flow</a><input class="toctree-checkbox" id="toctree-checkbox-6" name="toctree-checkbox-6" role="switch" type="checkbox"/><label for="toctree-checkbox-6"><div class="visually-hidden">Toggle navigation of Internal flow</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/flow/overview.html">Flow overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/flow/control_and_data.html">Control and data flow</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/flow/verilog_frontend.html">The Verilog and AST frontends</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../yosys_internals/formats/index.html">Internal formats</a><input class="toctree-checkbox" id="toctree-checkbox-7" name="toctree-checkbox-7" role="switch" type="checkbox"/><label for="toctree-checkbox-7"><div class="visually-hidden">Toggle navigation of Internal formats</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/formats/rtlil_rep.html">The RTL Intermediate Language (RTLIL)</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../yosys_internals/extending_yosys/index.html">Working with the Yosys codebase</a><input class="toctree-checkbox" id="toctree-checkbox-8" name="toctree-checkbox-8" role="switch" type="checkbox"/><label for="toctree-checkbox-8"><div class="visually-hidden">Toggle navigation of Working with the Yosys codebase</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/extensions.html">Writing extensions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/build_verific.html">Compiling with Verific library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/functional_ir.html">Writing a new backend using FunctionalIR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/contributing.html">Contributing to Yosys</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/test_suites.html">Testing Yosys</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../yosys_internals/techmap.html">Techmap by example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../yosys_internals/verilog.html">Notes on Verilog support in Yosys</a></li>
<li class="toctree-l2"><a class="reference internal" href="../yosys_internals/hashing.html">Hashing and associative data structures in Yosys</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Appendix</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../appendix/primer.html">A primer on digital circuit synthesis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix/rtlil_text.html">RTLIL text representation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix/auxlibs.html">Auxiliary libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix/auxprogs.html">Auxiliary programs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bib.html">Literature references</a></li>
<li class="toctree-l1 current has-children"><a class="reference internal" href="../cell_index.html">Internal cell library</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-9" name="toctree-checkbox-9" role="switch" type="checkbox"/><label for="toctree-checkbox-9"><div class="visually-hidden">Toggle navigation of Internal cell library</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l2 current has-children"><a class="reference internal" href="index_word.html">Word-level cells</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-10" name="toctree-checkbox-10" role="switch" type="checkbox"/><label for="toctree-checkbox-10"><div class="visually-hidden">Toggle navigation of Word-level cells</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="word_unary.html">Unary operators</a></li>
<li class="toctree-l3 current current-page"><a class="current reference internal" href="#">Binary operators</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_mux.html">Multiplexers</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_reg.html">Registers</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_mem.html">Memories</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_fsm.html">Finite state machines</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_arith.html">Coarse arithmetics</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_logic.html">Arbitrary logic functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_spec.html">Specify rules</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_formal.html">Formal verification cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_debug.html">Debugging cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_wire.html">Wire cells</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="index_gate.html">Gate-level cells</a><input class="toctree-checkbox" id="toctree-checkbox-11" name="toctree-checkbox-11" role="switch" type="checkbox"/><label for="toctree-checkbox-11"><div class="visually-hidden">Toggle navigation of Gate-level cells</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="gate_comb_simple.html">Combinatorial cells (simple)</a></li>
<li class="toctree-l3"><a class="reference internal" href="gate_comb_combined.html">Combinatorial cells (combined)</a></li>
<li class="toctree-l3"><a class="reference internal" href="gate_reg_ff.html">Flip-flop cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="gate_reg_latch.html">Latch cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="gate_other.html">Other gate-level cells</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="properties.html">Cell properties</a></li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../cmd_ref.html">Command line reference</a><input class="toctree-checkbox" id="toctree-checkbox-12" name="toctree-checkbox-12" role="switch" type="checkbox"/><label for="toctree-checkbox-12"><div class="visually-hidden">Toggle navigation of Command line reference</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../appendix/env_vars.html">Yosys environment variables</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc.html">abc - use ABC for technology mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc9.html">abc9 - use ABC9 for technology mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc9_exe.html">abc9_exe - use ABC9 for technology mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc9_ops.html">abc9_ops - helper functions for ABC9</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc_new.html">abc_new - (experimental) use ABC for SC technology mapping (new)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abstract.html">abstract - replace signals with abstract values during formal verification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/add.html">add - add objects to the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/aigmap.html">aigmap - map logic to and-inverter-graph circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/alumacc.html">alumacc - extract ALU and MACC cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/anlogic_eqn.html">anlogic_eqn - Anlogic: Calculate equations for luts</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/anlogic_fixcarry.html">anlogic_fixcarry - Anlogic: fix carry chain</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/assertpmux.html">assertpmux - adds asserts for parallel muxes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/async2sync.html">async2sync - convert async FF inputs to sync circuits</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/attrmap.html">attrmap - renaming attributes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/attrmvcp.html">attrmvcp - move or copy attributes from wires to driving cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/autoname.html">autoname - automatically assign names to objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/blackbox.html">blackbox - convert modules into blackbox modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bmuxmap.html">bmuxmap - transform $bmux cells to trees of $mux cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/booth.html">booth - map $mul cells to Booth multipliers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/box_derive.html">box_derive - derive box modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bufnorm.html">bufnorm - (experimental) convert design into buffered-normalized form</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bugpoint.html">bugpoint - minimize testcases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bwmuxmap.html">bwmuxmap - replace $bwmux cells with equivalent logic</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cd.html">cd - a shortcut for ‘select -module &lt;name&gt;’</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cellmatch.html">cellmatch - match cells to their targets in cell library</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/check.html">check - check for obvious problems in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/chformal.html">chformal - change formal constraints of the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/chparam.html">chparam - re-evaluate modules with new parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/chtype.html">chtype - change type of cells in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clean.html">clean - remove unused cells and wires</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clean_zerowidth.html">clean_zerowidth - clean zero-width connections from the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clk2fflogic.html">clk2fflogic - convert clocked FFs to generic $ff cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clkbufmap.html">clkbufmap - insert clock buffers on clock networks</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clockgate.html">clockgate - extract clock gating out of flip flops</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/connect.html">connect - create or remove connections</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/connect_rpc.html">connect_rpc - connect to RPC frontend</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/connwrappers.html">connwrappers - match width of input-output port pairs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/constmap.html">constmap - technology mapping of coarse constant value</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/coolrunner2_fixup.html">coolrunner2_fixup - insert necessary buffer cells for CoolRunner-II architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/coolrunner2_sop.html">coolrunner2_sop - break $sop cells into ANDTERM/ORTERM cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/copy.html">copy - copy modules in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cover.html">cover - print code coverage counters</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cutpoint.html">cutpoint - adds formal cut points to the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/debug.html">debug - run command with debug log messages enabled</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/delete.html">delete - delete objects in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/deminout.html">deminout - demote inout ports to input or output</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/demuxmap.html">demuxmap - transform $demux cells to $eq + $mux cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/design.html">design - save, restore and reset current design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dffinit.html">dffinit - set INIT param on FF cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dfflegalize.html">dfflegalize - convert FFs to types supported by the target</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dfflibmap.html">dfflibmap - technology mapping of flip-flops</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dffunmap.html">dffunmap - unmap clock enable and synchronous reset from FFs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dft_tag.html">dft_tag - create tagging logic for data flow tracking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dump.html">dump - print parts of the design in RTLIL format</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/echo.html">echo - turning echoing back of commands on and off</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/edgetypes.html">edgetypes - list all types of edges in selection</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/efinix_fixcarry.html">efinix_fixcarry - Efinix: fix carry chain</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_add.html">equiv_add - add a $equiv cell</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_induct.html">equiv_induct - proving $equiv cells using temporal induction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_make.html">equiv_make - prepare a circuit for equivalence checking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_mark.html">equiv_mark - mark equivalence checking regions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_miter.html">equiv_miter - extract miter from equiv circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_opt.html">equiv_opt - prove equivalence for optimized circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_purge.html">equiv_purge - purge equivalence checking module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_remove.html">equiv_remove - remove $equiv cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_simple.html">equiv_simple - try proving simple $equiv instances</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_status.html">equiv_status - print status of equivalent checking module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_struct.html">equiv_struct - structural equivalence checking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/eval.html">eval - evaluate the circuit given an input</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/example_dt.html">example_dt - drivertools example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/exec.html">exec - execute commands in the operating system shell</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/expose.html">expose - convert internal signals to module ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract.html">extract - find subcircuits and replace them with cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract_counter.html">extract_counter - Extract GreenPak4 counter cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract_fa.html">extract_fa - find and extract full/half adders</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract_reduce.html">extract_reduce - converts gate chains into $reduce_* cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extractinv.html">extractinv - extract explicit inverter cells for invertible cell pins</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/flatten.html">flatten - flatten design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/flowmap.html">flowmap - pack LUTs with FlowMap</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fmcombine.html">fmcombine - combine two instances of a cell into one</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fminit.html">fminit - set init values/sequences for formal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/formalff.html">formalff - prepare FFs for formal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/freduce.html">freduce - perform functional reduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm.html">fsm - extract and optimize finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_detect.html">fsm_detect - finding FSMs in design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_expand.html">fsm_expand - expand FSM cells by merging logic into it</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_export.html">fsm_export - exporting FSMs to KISS2 files</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_extract.html">fsm_extract - extracting FSMs in design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_info.html">fsm_info - print information on finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_map.html">fsm_map - mapping FSMs to basic logic</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_opt.html">fsm_opt - optimize finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_recode.html">fsm_recode - recoding finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fst2tb.html">fst2tb - generate testbench out of fst file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/future.html">future - resolve future sampled value functions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/gatemate_foldinv.html">gatemate_foldinv - fold inverters into Gatemate LUT trees</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/glift.html">glift - create GLIFT models and optimization problems</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/greenpak4_dffinv.html">greenpak4_dffinv - merge greenpak4 inverters and DFF/latches</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/help.html">help - display help messages</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/hierarchy.html">hierarchy - check, expand and clean up design hierarchy</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/hilomap.html">hilomap - technology mapping of constant hi- and/or lo-drivers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/history.html">history - show last interactive commands</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_braminit.html">ice40_braminit - iCE40: perform SB_RAM40_4K initialization from file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_dsp.html">ice40_dsp - iCE40: map multipliers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_opt.html">ice40_opt - iCE40: perform simple optimizations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_wrapcarry.html">ice40_wrapcarry - iCE40: wrap carries</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/insbuf.html">insbuf - insert buffer cells for connected wires</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/internal_stats.html">internal_stats - print internal statistics</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/iopadmap.html">iopadmap - technology mapping of i/o pads (or buffers)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/jny.html">jny - write design and metadata</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/json.html">json - write design in JSON format</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/keep_hierarchy.html">keep_hierarchy - selectively add the keep_hierarchy attribute</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/lattice_gsr.html">lattice_gsr - Lattice: handle GSR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/libcache.html">libcache - control caching of technology library data parsed from liberty files</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/license.html">license - print license terms</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/log.html">log - print text and log files</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/logger.html">logger - set logger properties</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ls.html">ls - list modules or objects in modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ltp.html">ltp - print longest topological path</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/lut2mux.html">lut2mux - convert $lut to $_MUX_</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/maccmap.html">maccmap - mapping macc cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory.html">memory - translate memories to basic cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_bmux2rom.html">memory_bmux2rom - convert muxes to ROMs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_bram.html">memory_bram - map memories to block rams</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_collect.html">memory_collect - creating multi-port memory cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_dff.html">memory_dff - merge input/output DFFs into memory read ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_libmap.html">memory_libmap - map memories to cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_map.html">memory_map - translate multiport memories to basic cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_memx.html">memory_memx - emulate vlog sim behavior for mem ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_narrow.html">memory_narrow - split up wide memory ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_nordff.html">memory_nordff - extract read port FFs from memories</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_share.html">memory_share - consolidate memory ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_unpack.html">memory_unpack - unpack multi-port memory cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/microchip_dffopt.html">microchip_dffopt - MICROCHIP: optimize FF control signal usage</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/microchip_dsp.html">microchip_dsp - MICROCHIP: pack resources into DSPs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/miter.html">miter - automatically create a miter circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/mutate.html">mutate - generate or apply design mutations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/muxcover.html">muxcover - cover trees of MUX cells with wider MUXes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/muxpack.html">muxpack - $mux/$pmux cascades to $pmux</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/nlutmap.html">nlutmap - map to LUTs of different sizes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/nx_carry.html">nx_carry - NanoXplore: create carry cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/onehot.html">onehot - optimize $eq cells for onehot signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt.html">opt - perform simple optimizations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_clean.html">opt_clean - remove unused cells and wires</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_demorgan.html">opt_demorgan - Optimize reductions with DeMorgan equivalents</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_dff.html">opt_dff - perform DFF optimizations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_expr.html">opt_expr - perform const folding and simple expression rewriting</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_ffinv.html">opt_ffinv - push inverters through FFs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_lut.html">opt_lut - optimize LUT cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_lut_ins.html">opt_lut_ins - discard unused LUT inputs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem.html">opt_mem - optimize memories</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem_feedback.html">opt_mem_feedback - convert memory read-to-write port feedback paths to write enables</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem_priority.html">opt_mem_priority - remove priority relations between write ports that can never collide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem_widen.html">opt_mem_widen - optimize memories where all ports are wide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_merge.html">opt_merge - consolidate identical cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_muxtree.html">opt_muxtree - eliminate dead trees in multiplexer trees</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_reduce.html">opt_reduce - simplify large MUXes and AND/OR gates</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_share.html">opt_share - merge mutually exclusive cells of the same type that share an input signal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/paramap.html">paramap - renaming cell parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/peepopt.html">peepopt - collection of peephole optimizers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/plugin.html">plugin - load and list loaded plugins</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/pmux2shiftx.html">pmux2shiftx - transform $pmux cells to $shiftx cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/pmuxtree.html">pmuxtree - transform $pmux cells to trees of $mux cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/portarcs.html">portarcs - derive port arcs for propagation delay</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/portlist.html">portlist - list (top-level) ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/prep.html">prep - generic synthesis script</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/printattrs.html">printattrs - print attributes of selected objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc.html">proc - translate processes to netlists</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_arst.html">proc_arst - detect asynchronous resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_clean.html">proc_clean - remove empty parts of processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_dff.html">proc_dff - extract flip-flops from processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_dlatch.html">proc_dlatch - extract latches from processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_init.html">proc_init - convert initial block to init attributes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_memwr.html">proc_memwr - extract memory writes from processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_mux.html">proc_mux - convert decision trees to multiplexers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_prune.html">proc_prune - remove redundant assignments</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_rmdead.html">proc_rmdead - eliminate dead trees in decision trees</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_rom.html">proc_rom - convert switches to ROMs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/qbfsat.html">qbfsat - solve a 2QBF-SAT problem in the circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_bram_merge.html">ql_bram_merge - Infers QuickLogic k6n10f BRAM pairs that can operate independently</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_bram_types.html">ql_bram_types - Change TDP36K type to subtypes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_dsp_io_regs.html">ql_dsp_io_regs - change types of QL_DSP2 depending on configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_dsp_macc.html">ql_dsp_macc - infer QuickLogic multiplier-accumulator DSP cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_dsp_simd.html">ql_dsp_simd - merge QuickLogic K6N10f DSP pairs to operate in SIMD mode</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_ioff.html">ql_ioff - Infer I/O FFs for qlf_k6n10f architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read.html">read - load HDL designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_aiger.html">read_aiger - read AIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_blif.html">read_blif - read BLIF file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_json.html">read_json - read JSON file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_liberty.html">read_liberty - read cells from liberty file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_rtlil.html">read_rtlil - read modules from RTLIL file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_verilog.html">read_verilog - read modules from Verilog file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_verilog_file_list.html">read_verilog_file_list - parse a Verilog file list</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_xaiger2.html">read_xaiger2 - (experimental) read XAIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/recover_names.html">recover_names - Execute a lossy mapping command and recover original netnames</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/rename.html">rename - rename object in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/rmports.html">rmports - remove module ports with no connections</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/sat.html">sat - solve a SAT problem in the circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/scatter.html">scatter - add additional intermediate nets</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/scc.html">scc - detect strongly connected components (logic loops)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/scratchpad.html">scratchpad - get/set values in the scratchpad</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/script.html">script - execute commands from file or wire</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/select.html">select - modify and view the list of selected objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setattr.html">setattr - set/unset attributes on objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setenv.html">setenv - set an environment variable</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setparam.html">setparam - set/unset parameters on objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setundef.html">setundef - replace undef values with defined constants</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/share.html">share - perform sat-based resource sharing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/shell.html">shell - enter interactive command mode</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/show.html">show - generate schematics using graphviz</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/shregmap.html">shregmap - map shift registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/sim.html">sim - simulate the circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/simplemap.html">simplemap - mapping simple coarse-grain cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/splice.html">splice - create explicit splicing cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/splitcells.html">splitcells - split up multi-bit cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/splitnets.html">splitnets - split up multi-bit nets</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/sta.html">sta - perform static timing analysis</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/stat.html">stat - print some statistics</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/submod.html">submod - moving part of a module to a new submodule</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/supercover.html">supercover - add hi/lo cover cells for each wire bit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth.html">synth - generic synthesis script</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_achronix.html">synth_achronix - synthesis for Achronix Speedster22i FPGAs.</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_anlogic.html">synth_anlogic - synthesis for Anlogic FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_coolrunner2.html">synth_coolrunner2 - synthesis for Xilinx Coolrunner-II CPLDs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_easic.html">synth_easic - synthesis for eASIC platform</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_ecp5.html">synth_ecp5 - synthesis for ECP5 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_efinix.html">synth_efinix - synthesis for Efinix FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_fabulous.html">synth_fabulous - FABulous synthesis script</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_gatemate.html">synth_gatemate - synthesis for Cologne Chip GateMate FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_gowin.html">synth_gowin - synthesis for Gowin FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_greenpak4.html">synth_greenpak4 - synthesis for GreenPAK4 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_ice40.html">synth_ice40 - synthesis for iCE40 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_intel.html">synth_intel - synthesis for Intel (Altera) FPGAs.</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_intel_alm.html">synth_intel_alm - synthesis for ALM-based Intel (Altera) FPGAs.</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_lattice.html">synth_lattice - synthesis for Lattice FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_microchip.html">synth_microchip - synthesis for Microchip FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_nanoxplore.html">synth_nanoxplore - synthesis for NanoXplore FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_nexus.html">synth_nexus - synthesis for Lattice Nexus FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_quicklogic.html">synth_quicklogic - Synthesis for QuickLogic FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_sf2.html">synth_sf2 - synthesis for SmartFusion2 and IGLOO2 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_xilinx.html">synth_xilinx - synthesis for Xilinx FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synthprop.html">synthprop - synthesize SVA properties</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/tcl.html">tcl - execute a TCL script file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/techmap.html">techmap - generic technology mapper</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/tee.html">tee - redirect command output to file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_abcloop.html">test_abcloop - automatically test handling of loops in abc command</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_autotb.html">test_autotb - generate simple test benches</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_cell.html">test_cell - automatically test the implementation of a cell type</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_generic.html">test_generic - test the generic compute graph</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_pmgen.html">test_pmgen - test pass for pmgen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_select.html">test_select - call internal selection methods on design for testing purposes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/timeest.html">timeest - estimate timing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/torder.html">torder - print cells in topological order</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/trace.html">trace - redirect command output to file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/tribuf.html">tribuf - infer tri-state buffers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/uniquify.html">uniquify - create unique copies of modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/verific.html">verific - load Verilog and VHDL designs using Verific</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/verilog_defaults.html">verilog_defaults - set default options for read_verilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/verilog_defines.html">verilog_defines - define and undefine verilog defines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/viz.html">viz - visualize data flow graph</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/wbflip.html">wbflip - flip the whitebox attribute</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/wrapcell.html">wrapcell - wrap individual cells into new modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/wreduce.html">wreduce - reduce the word size of operations if possible</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_aiger.html">write_aiger - write design to AIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_aiger2.html">write_aiger2 - (experimental) write design to AIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_blif.html">write_blif - write design to BLIF file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_btor.html">write_btor - write design to BTOR file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_cxxrtl.html">write_cxxrtl - convert design to C++ RTL simulation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_edif.html">write_edif - write design to EDIF netlist file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_file.html">write_file - write a text to a file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_firrtl.html">write_firrtl - write design to a FIRRTL file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_functional_cxx.html">write_functional_cxx - convert design to C++ using the functional backend</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_functional_rosette.html">write_functional_rosette - Generate Rosette compatible Racket from Functional IR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_functional_smt2.html">write_functional_smt2 - Generate SMT-LIB from Functional IR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_intersynth.html">write_intersynth - write design to InterSynth netlist file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_jny.html">write_jny - generate design metadata</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_json.html">write_json - write design to a JSON file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_rtlil.html">write_rtlil - write design to RTLIL file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_simplec.html">write_simplec - convert design to simple C code</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_smt2.html">write_smt2 - write design to SMT-LIBv2 file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_smv.html">write_smv - write design to SMV file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_spice.html">write_spice - write design to SPICE netlist file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_table.html">write_table - write design as connectivity table</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_verilog.html">write_verilog - write design to Verilog file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_xaiger.html">write_xaiger - write design to XAIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_xaiger2.html">write_xaiger2 - (experimental) write module to XAIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xilinx_dffopt.html">xilinx_dffopt - Xilinx: optimize FF control signal usage</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xilinx_dsp.html">xilinx_dsp - Xilinx: pack resources into DSPs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xilinx_srl.html">xilinx_srl - Xilinx shift register extraction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xprop.html">xprop - formal x propagation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/zinit.html">zinit - add inverters so all FF are zero-initialized</a></li>
</ul>
</li>
</ul>

</div>

<div
  id="furo-sidebar-ad-placement"
  class="flat"
  data-ea-publisher="readthedocs"
  data-ea-type="readthedocs-sidebar"
  data-ea-manual="true"
></div>
</div>



      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          <div class="view-this-page">
  <a class="muted-link" href="https://github.com/YosysHQ/yosys/blob/main/docs/source/cell/word_binary.rst?plain=true" title="View this page">
    <svg><use href="#svg-eye"></use></svg>
    <span class="visually-hidden">View this page</span>
  </a>
</div><div class="edit-this-page">
  <a class="muted-link" href="https://github.com/YosysHQ/yosys/edit/main/docs/source/cell/word_binary.rst" title="Edit this page">
    <svg><use href="#svg-pencil"></use></svg>
    <span class="visually-hidden">Edit this page</span>
  </a>
</div><div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
              <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main" id="furo-main-content">
          <section id="binary-operators">
<h1>Binary operators<a class="headerlink" href="#binary-operators" title="Link to this heading">¶</a></h1>
<p>All binary RTL cells have two input ports <code class="docutils literal notranslate"><span class="pre">A</span></code> and <code class="docutils literal notranslate"><span class="pre">B</span></code> and one output port
<code class="docutils literal notranslate"><span class="pre">Y</span></code>. They also have the following parameters:</p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">A_SIGNED</span></code></dt><dd><p>Set to a non-zero value if the input <code class="docutils literal notranslate"><span class="pre">A</span></code> is signed and therefore should be
sign-extended when needed.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">A_WIDTH</span></code></dt><dd><p>The width of the input port <code class="docutils literal notranslate"><span class="pre">A</span></code>.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">B_SIGNED</span></code></dt><dd><p>Set to a non-zero value if the input <code class="docutils literal notranslate"><span class="pre">B</span></code> is signed and therefore should be
sign-extended when needed.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">B_WIDTH</span></code></dt><dd><p>The width of the input port <code class="docutils literal notranslate"><span class="pre">B</span></code>.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">Y_WIDTH</span></code></dt><dd><p>The width of the output port <code class="docutils literal notranslate"><span class="pre">Y</span></code>.</p>
</dd>
</dl>
<div class="table-wrapper docutils container" id="id1">
<table class="docutils align-default" id="id1">
<caption><span class="caption-number">Table 5 </span><span class="caption-text">Cell types for binary operators with their corresponding Verilog expressions.</span><a class="headerlink" href="#id1" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Verilog</p></th>
<th class="head"><p>Cell Type</p></th>
<th class="head"><p>Verilog</p></th>
<th class="head"><p>Cell Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w">  </span><span class="o">&amp;</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$and" title="binary::$and"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$and</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">**</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$pow" title="binary::$pow"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$pow</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w">  </span><span class="o">|</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$or" title="binary::$or"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$or</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&lt;</span><span class="w">  </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$lt" title="binary::$lt"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$lt</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w">  </span><span class="o">^</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$xor" title="binary::$xor"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$xor</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$le" title="binary::$le"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$le</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">~^</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$xnor" title="binary::$xnor"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$xnor</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$eq" title="binary::$eq"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$eq</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$shl" title="binary::$shl"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shl</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$ne" title="binary::$ne"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$ne</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$shr" title="binary::$shr"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shr</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$ge" title="binary::$ge"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$ge</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&lt;&lt;&lt;</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$sshl" title="binary::$sshl"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$sshl</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&gt;</span><span class="w">  </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$gt" title="binary::$gt"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$gt</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&gt;&gt;&gt;</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$sshr" title="binary::$sshr"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$sshr</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w">  </span><span class="o">+</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$add" title="binary::$add"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$add</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$logic_and" title="binary::$logic_and"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$logic_and</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w">  </span><span class="o">-</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$sub" title="binary::$sub"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$sub</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$logic_or" title="binary::$logic_or"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$logic_or</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w">  </span><span class="o">*</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$mul" title="binary::$mul"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mul</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">===</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$eqx" title="Case equality"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$eqx</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w">  </span><span class="o">/</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$div" title="Divider"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$div</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">!==</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$nex" title="Case inequality"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$nex</span></code></a></p></td>
<td><p><code class="code highlight verilog Verilog docutils literal highlight-Verilog"><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w">  </span><span class="o">%</span><span class="w"> </span><span class="n">B</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$mod" title="Modulo"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mod</span></code></a></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">N/A</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$shift" title="Variable shifter"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shift</span></code></a></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">N/A</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$divfloor" title="binary::$divfloor"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$divfloor</span></code></a></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">N/A</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$shiftx" title="Indexed part-select"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shiftx</span></code></a></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">N/A</span></code></p></td>
<td><p><a class="reference internal" href="#binary.$modfloor" title="binary::$modfloor"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$modfloor</span></code></a></p></td>
</tr>
</tbody>
</table>
</div>
<p>The <a class="reference internal" href="#binary.$shl" title="binary::$shl"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shl</span></code></a> and <a class="reference internal" href="#binary.$shr" title="binary::$shr"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shr</span></code></a> cells implement logical shifts, whereas the <a class="reference internal" href="#binary.$sshl" title="binary::$sshl"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$sshl</span></code></a> and
<a class="reference internal" href="#binary.$sshr" title="binary::$sshr"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$sshr</span></code></a> cells implement arithmetic shifts. The <a class="reference internal" href="#binary.$shl" title="binary::$shl"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shl</span></code></a> and <a class="reference internal" href="#binary.$sshl" title="binary::$sshl"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$sshl</span></code></a> cells
implement the same operation. All four of these cells interpret the second
operand as unsigned, and require <code class="docutils literal notranslate"><span class="pre">B_SIGNED</span></code> to be zero.</p>
<p>Two additional shift operator cells are available that do not directly
correspond to any operator in Verilog, <a class="reference internal" href="#binary.$shift" title="Variable shifter"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shift</span></code></a> and <a class="reference internal" href="#binary.$shiftx" title="Indexed part-select"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shiftx</span></code></a>. The <a class="reference internal" href="#binary.$shift" title="Variable shifter"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shift</span></code></a> cell
performs a right logical shift if the second operand is positive (or unsigned),
and a left logical shift if it is negative. The <a class="reference internal" href="#binary.$shiftx" title="Indexed part-select"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shiftx</span></code></a> cell performs the same
operation as the <a class="reference internal" href="#binary.$shift" title="Variable shifter"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shift</span></code></a> cell, but the vacated bit positions are filled with
undef (x) bits, and corresponds to the Verilog indexed part-select expression.</p>
<p>For the binary cells that output a logical value (<a class="reference internal" href="#binary.$logic_and" title="binary::$logic_and"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$logic_and</span></code></a>, <a class="reference internal" href="#binary.$logic_or" title="binary::$logic_or"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$logic_or</span></code></a>,
<a class="reference internal" href="#binary.$eqx" title="Case equality"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$eqx</span></code></a>, <a class="reference internal" href="#binary.$nex" title="Case inequality"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$nex</span></code></a>, <a class="reference internal" href="#binary.$lt" title="binary::$lt"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$lt</span></code></a>, <a class="reference internal" href="#binary.$le" title="binary::$le"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$le</span></code></a>, <a class="reference internal" href="#binary.$eq" title="binary::$eq"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$eq</span></code></a>, <a class="reference internal" href="#binary.$ne" title="binary::$ne"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$ne</span></code></a>, <a class="reference internal" href="#binary.$ge" title="binary::$ge"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$ge</span></code></a>, <a class="reference internal" href="#binary.$gt" title="binary::$gt"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$gt</span></code></a>), when the <code class="docutils literal notranslate"><span class="pre">Y_WIDTH</span></code>
parameter is greater than 1, the output is zero-extended, and only the least
significant bit varies.</p>
<p>Division and modulo cells are available in two rounding modes. The original
<a class="reference internal" href="#binary.$div" title="Divider"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$div</span></code></a> and <a class="reference internal" href="#binary.$mod" title="Modulo"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mod</span></code></a> cells are based on truncating division, and correspond to the
semantics of the verilog <code class="docutils literal notranslate"><span class="pre">/</span></code> and <code class="docutils literal notranslate"><span class="pre">%</span></code> operators. The <a class="reference internal" href="#binary.$divfloor" title="binary::$divfloor"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$divfloor</span></code></a> and
<a class="reference internal" href="#binary.$modfloor" title="binary::$modfloor"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$modfloor</span></code></a> cells represent flooring division and flooring modulo, the latter of
which corresponds to the <code class="docutils literal notranslate"><span class="pre">%</span></code> operator in Python. See the following table for a
side-by-side comparison between the different semantics.</p>
<div class="table-wrapper docutils container" id="id2">
<table class="docutils align-default" id="id2">
<caption><span class="caption-number">Table 6 </span><span class="caption-text">Comparison between different rounding modes for division and modulo cells.</span><a class="headerlink" href="#id2" title="Link to this table">¶</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Division</p></th>
<th class="head"><p>Result</p></th>
<th class="head" colspan="2"><p>Truncating</p></th>
<th class="head" colspan="2"><p>Flooring</p></th>
</tr>
<tr class="row-even"><th class="head"></th>
<th class="head"></th>
<th class="head"><p>$div</p></th>
<th class="head"><p>$mod</p></th>
<th class="head"><p>$divfloor</p></th>
<th class="head"><p>$modfloor</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>-10 / 3</p></td>
<td><p>-3.3</p></td>
<td><p>-3</p></td>
<td><p>-1</p></td>
<td><p>-4</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>10 / -3</p></td>
<td><p>-3.3</p></td>
<td><p>-3</p></td>
<td><p>1</p></td>
<td><p>-4</p></td>
<td><p>-2</p></td>
</tr>
<tr class="row-odd"><td><p>-10 / -3</p></td>
<td><p>3.3</p></td>
<td><p>3</p></td>
<td><p>-1</p></td>
<td><p>3</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>10 / 3</p></td>
<td><p>3.3</p></td>
<td><p>3</p></td>
<td><p>1</p></td>
<td><p>3</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</div>
<dl class="cell group">
<dt class="sig sig-object cell">
</dt>
<dd></dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$add">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$add</span></span><a class="headerlink" href="#binary.$add" title="Link to this definition">¶</a></dt>
<dd><p>Addition of inputs ‘A’ and ‘B’. This corresponds to the Verilog ‘+’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$add.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$add.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id3">
<div class="code-block-caption"><span class="caption-number">Listing 145 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id3" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">973</span><span class="k">module</span><span class="w"> </span><span class="n">\$add</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">974</span>
<span class="linenos">975</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">976</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">977</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">978</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">979</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">980</span>
<span class="linenos">981</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">982</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">983</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">984</span>
<span class="linenos">985</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">986</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">987</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">988</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">989</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">990</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">991</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">992</span>
<span class="linenos">993</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$and">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$and</span></span><a class="headerlink" href="#binary.$and" title="Link to this definition">¶</a></dt>
<dd><p>A bit-wise AND. This corresponds to the Verilog ‘&amp;’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$and.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$and.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id4">
<div class="code-block-caption"><span class="caption-number">Listing 146 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id4" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">146</span><span class="k">module</span><span class="w"> </span><span class="n">\$and</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">147</span>
<span class="linenos">148</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">149</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">150</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">151</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">152</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">153</span>
<span class="linenos">154</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">155</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">156</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">157</span>
<span class="linenos">158</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">159</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">160</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">161</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">162</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">163</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">164</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">165</span>
<span class="linenos">166</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$bweqx">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$bweqx</span></span><a class="headerlink" href="#binary.$bweqx" title="Link to this definition">¶</a></dt>
<dd><p><strong>Bit-wise case equality</strong></p>
<p>A bit-wise version of <a class="reference internal" href="#binary.$eqx" title="Case equality"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$eqx</span></code></a>.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p></li>
<li><p><span><a class="reference internal" href="properties.html#x-aware" title="x-aware"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">x-aware</span></code></a></span></p></li>
</ul>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$bweqx.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$bweqx.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id5">
<div class="code-block-caption"><span class="caption-number">Listing 147 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id5" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2005</span><span class="k">module</span><span class="w"> </span><span class="n">\$bweqx</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">2006</span>
<span class="linenos">2007</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2008</span>
<span class="linenos">2009</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">2010</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">2011</span>
<span class="linenos">2012</span><span class="w">    </span><span class="k">genvar</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="linenos">2013</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">2014</span><span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">slices</span>
<span class="linenos">2015</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">===</span><span class="w"> </span><span class="n">B</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<span class="linenos">2016</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2017</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">2018</span>
<span class="linenos">2019</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$div">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$div</span></span><a class="headerlink" href="#binary.$div" title="Link to this definition">¶</a></dt>
<dd><p><strong>Divider</strong></p>
<p>This corresponds to the Verilog ‘/’ operator, performing division and
truncating the result (rounding towards 0).</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p></li>
<li><p><span><a class="reference internal" href="properties.html#x-output" title="x-output"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">x-output</span></code></a></span></p></li>
</ul>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$div.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$div.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id6">
<div class="code-block-caption"><span class="caption-number">Listing 148 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id6" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1332</span><span class="k">module</span><span class="w"> </span><span class="n">\$div</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">1333</span>
<span class="linenos">1334</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1335</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1336</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1337</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1338</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1339</span>
<span class="linenos">1340</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">1341</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1342</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">1343</span>
<span class="linenos">1344</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">1345</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">1346</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">1347</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">1348</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1349</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">1350</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">1351</span>
<span class="linenos">1352</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$divfloor">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$divfloor</span></span><a class="headerlink" href="#binary.$divfloor" title="Link to this definition">¶</a></dt>
<dd><p>Division with floored result (rounded towards negative infinity).</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$divfloor.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$divfloor.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id7">
<div class="code-block-caption"><span class="caption-number">Listing 149 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id7" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1395</span><span class="k">module</span><span class="w"> </span><span class="n">\$divfloor</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">1396</span>
<span class="linenos">1397</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1398</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1399</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1400</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1401</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1402</span>
<span class="linenos">1403</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">1404</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1405</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">1406</span>
<span class="linenos">1407</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">1408</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">1409</span><span class="w">            </span><span class="k">localparam</span><span class="w"> </span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span>
<span class="linenos">1410</span><span class="w">                    </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">:</span>
<span class="linenos">1411</span><span class="w">                    </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="p">;</span>
<span class="linenos">1412</span><span class="w">            </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="nl">WIDTH:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A_buf</span><span class="p">,</span><span class="w"> </span><span class="n">B_buf</span><span class="p">,</span><span class="w"> </span><span class="n">N_buf</span><span class="p">;</span>
<span class="linenos">1413</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">A_buf</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">);</span>
<span class="linenos">1414</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">B_buf</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">1415</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">N_buf</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">B</span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">A_buf</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A_buf</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="p">(</span><span class="n">B</span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">B_buf</span><span class="o">+</span><span class="mh">1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">B_buf</span><span class="o">-</span><span class="mh">1</span><span class="p">));</span>
<span class="linenos">1416</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">N_buf</span><span class="p">)</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B_buf</span><span class="p">);</span>
<span class="linenos">1417</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">1418</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1419</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">1420</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">1421</span>
<span class="linenos">1422</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$eq">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$eq</span></span><a class="headerlink" href="#binary.$eq" title="Link to this definition">¶</a></dt>
<dd><p>An equality comparison between inputs ‘A’ and ‘B’.
This corresponds to the Verilog ‘==’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$eq.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$eq.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id8">
<div class="code-block-caption"><span class="caption-number">Listing 150 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id8" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">782</span><span class="k">module</span><span class="w"> </span><span class="n">\$eq</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">783</span>
<span class="linenos">784</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">785</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">786</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">787</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">788</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">789</span>
<span class="linenos">790</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">791</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">792</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">793</span>
<span class="linenos">794</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">795</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">796</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">797</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">798</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">799</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">800</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">801</span>
<span class="linenos">802</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$eqx">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$eqx</span></span><a class="headerlink" href="#binary.$eqx" title="Link to this definition">¶</a></dt>
<dd><p><strong>Case equality</strong></p>
<p>An exact equality comparison between inputs ‘A’ and ‘B’. Also known as the
case equality operator. This corresponds to the Verilog ‘===’ operator.
Unlike equality comparison that can give ‘x’ as output, an exact equality
comparison will strictly give ‘0’ or ‘1’ as output, even if input includes
‘x’ or ‘z’ values.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p></li>
<li><p><span><a class="reference internal" href="properties.html#x-aware" title="x-aware"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">x-aware</span></code></a></span></p></li>
</ul>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$eqx.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$eqx.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id9">
<div class="code-block-caption"><span class="caption-number">Listing 151 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id9" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">847</span><span class="k">module</span><span class="w"> </span><span class="n">\$eqx</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">848</span>
<span class="linenos">849</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">850</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">851</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">852</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">853</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">854</span>
<span class="linenos">855</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">856</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">857</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">858</span>
<span class="linenos">859</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">860</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">861</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">===</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">862</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">863</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">===</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">864</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">865</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">866</span>
<span class="linenos">867</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$ge">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$ge</span></span><a class="headerlink" href="#binary.$ge" title="Link to this definition">¶</a></dt>
<dd><p>A greater-than-or-equal-to comparison between inputs ‘A’ and ‘B’.
This corresponds to the Verilog ‘&gt;=’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$ge.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$ge.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id10">
<div class="code-block-caption"><span class="caption-number">Listing 152 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id10" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">910</span><span class="k">module</span><span class="w"> </span><span class="n">\$ge</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">911</span>
<span class="linenos">912</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">913</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">914</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">915</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">916</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">917</span>
<span class="linenos">918</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">919</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">920</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">921</span>
<span class="linenos">922</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">923</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">924</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">925</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">926</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">927</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">928</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">929</span>
<span class="linenos">930</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$gt">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$gt</span></span><a class="headerlink" href="#binary.$gt" title="Link to this definition">¶</a></dt>
<dd><p>A greater-than comparison between inputs ‘A’ and ‘B’.
This corresponds to the Verilog ‘&gt;’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$gt.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$gt.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id11">
<div class="code-block-caption"><span class="caption-number">Listing 153 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id11" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">942</span><span class="k">module</span><span class="w"> </span><span class="n">\$gt</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">943</span>
<span class="linenos">944</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">945</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">946</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">947</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">948</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">949</span>
<span class="linenos">950</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">951</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">952</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">953</span>
<span class="linenos">954</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">955</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">956</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">957</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">958</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">959</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">960</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">961</span>
<span class="linenos">962</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$le">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$le</span></span><a class="headerlink" href="#binary.$le" title="Link to this definition">¶</a></dt>
<dd><p>A less-than-or-equal-to comparison between inputs ‘A’ and ‘B’.
This corresponds to the Verilog ‘&lt;=’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$le.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$le.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id12">
<div class="code-block-caption"><span class="caption-number">Listing 154 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id12" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">750</span><span class="k">module</span><span class="w"> </span><span class="n">\$le</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">751</span>
<span class="linenos">752</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">753</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">754</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">755</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">756</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">757</span>
<span class="linenos">758</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">759</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">760</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">761</span>
<span class="linenos">762</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">763</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">764</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">765</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">766</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">767</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">768</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">769</span>
<span class="linenos">770</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$logic_and">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$logic_and</span></span><a class="headerlink" href="#binary.$logic_and" title="Link to this definition">¶</a></dt>
<dd><p>A logical AND. This corresponds to the Verilog ‘&amp;&amp;’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$logic_and.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$logic_and.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id13">
<div class="code-block-caption"><span class="caption-number">Listing 155 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id13" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1541</span><span class="k">module</span><span class="w"> </span><span class="n">\$logic_and</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">1542</span>
<span class="linenos">1543</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1544</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1545</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1546</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1547</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1548</span>
<span class="linenos">1549</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">1550</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1551</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">1552</span>
<span class="linenos">1553</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">1554</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">1555</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">1556</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">1557</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1558</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">1559</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">1560</span>
<span class="linenos">1561</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$logic_or">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$logic_or</span></span><a class="headerlink" href="#binary.$logic_or" title="Link to this definition">¶</a></dt>
<dd><p>A logical OR. This corresponds to the Verilog ‘||’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$logic_or.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$logic_or.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id14">
<div class="code-block-caption"><span class="caption-number">Listing 156 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id14" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1572</span><span class="k">module</span><span class="w"> </span><span class="n">\$logic_or</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">1573</span>
<span class="linenos">1574</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1575</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1576</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1577</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1578</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1579</span>
<span class="linenos">1580</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">1581</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1582</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">1583</span>
<span class="linenos">1584</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">1585</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">1586</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">1587</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">1588</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1589</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">1590</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">1591</span>
<span class="linenos">1592</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$lt">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$lt</span></span><a class="headerlink" href="#binary.$lt" title="Link to this definition">¶</a></dt>
<dd><p>A less-than comparison between inputs ‘A’ and ‘B’.
This corresponds to the Verilog ‘&lt;’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$lt.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$lt.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id15">
<div class="code-block-caption"><span class="caption-number">Listing 157 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id15" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">718</span><span class="k">module</span><span class="w"> </span><span class="n">\$lt</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">719</span>
<span class="linenos">720</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">721</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">722</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">723</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">724</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">725</span>
<span class="linenos">726</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">727</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">728</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">729</span>
<span class="linenos">730</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">731</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">732</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">733</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">734</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">735</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">736</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">737</span>
<span class="linenos">738</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$mod">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$mod</span></span><a class="headerlink" href="#binary.$mod" title="Link to this definition">¶</a></dt>
<dd><p><strong>Modulo</strong></p>
<p>This corresponds to the Verilog ‘%’ operator, giving the module (or
remainder) of division and truncating the result (rounding towards 0).</p>
<p>Invariant: $div(A, B) * B + $mod(A, B) == A</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p></li>
<li><p><span><a class="reference internal" href="properties.html#x-output" title="x-output"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">x-output</span></code></a></span></p></li>
</ul>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$mod.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$mod.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id16">
<div class="code-block-caption"><span class="caption-number">Listing 158 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id16" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1364</span><span class="k">module</span><span class="w"> </span><span class="n">\$mod</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">1365</span>
<span class="linenos">1366</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1367</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1368</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1369</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1370</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1371</span>
<span class="linenos">1372</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">1373</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1374</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">1375</span>
<span class="linenos">1376</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">1377</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">1378</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">1379</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">1380</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1381</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">1382</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">1383</span>
<span class="linenos">1384</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$modfloor">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$modfloor</span></span><a class="headerlink" href="#binary.$modfloor" title="Link to this definition">¶</a></dt>
<dd><p>Modulo/remainder of division with floored result (rounded towards negative infinity).</p>
<p>Invariant: $divfloor(A, B) * B + $modfloor(A, B) == A</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$modfloor.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$modfloor.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id17">
<div class="code-block-caption"><span class="caption-number">Listing 159 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id17" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1435</span><span class="k">module</span><span class="w"> </span><span class="n">\$modfloor</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">1436</span>
<span class="linenos">1437</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1438</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1439</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1440</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1441</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1442</span>
<span class="linenos">1443</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">1444</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1445</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">1446</span>
<span class="linenos">1447</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">1448</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">1449</span><span class="w">            </span><span class="k">localparam</span><span class="w"> </span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="p">;</span>
<span class="linenos">1450</span><span class="w">            </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B_buf</span><span class="p">,</span><span class="w"> </span><span class="n">Y_trunc</span><span class="p">;</span>
<span class="linenos">1451</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">B_buf</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">1452</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y_trunc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">1453</span><span class="w">            </span><span class="c1">// flooring mod is the same as truncating mod for positive division results (A and B have</span>
<span class="linenos">1454</span><span class="w">            </span><span class="c1">// the same sign), as well as when there&#39;s no remainder.</span>
<span class="linenos">1455</span><span class="w">            </span><span class="c1">// For all other cases, they behave as `floor - trunc = B`</span>
<span class="linenos">1456</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">B</span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="p">])</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">Y_trunc</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">Y_trunc</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B_buf</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">Y_trunc</span><span class="p">);</span>
<span class="linenos">1457</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">1458</span><span class="w">            </span><span class="c1">// no difference between truncating and flooring for unsigned</span>
<span class="linenos">1459</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1460</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">1461</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">1462</span>
<span class="linenos">1463</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$mul">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$mul</span></span><a class="headerlink" href="#binary.$mul" title="Link to this definition">¶</a></dt>
<dd><p>Multiplication of inputs ‘A’ and ‘B’.
This corresponds to the Verilog ‘*’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$mul.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$mul.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id18">
<div class="code-block-caption"><span class="caption-number">Listing 160 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id18" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1037</span><span class="k">module</span><span class="w"> </span><span class="n">\$mul</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">1038</span>
<span class="linenos">1039</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1040</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1041</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1042</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1043</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1044</span>
<span class="linenos">1045</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">1046</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1047</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">1048</span>
<span class="linenos">1049</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">1050</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">1051</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">1052</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">1053</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1054</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">1055</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">1056</span>
<span class="linenos">1057</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$ne">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$ne</span></span><a class="headerlink" href="#binary.$ne" title="Link to this definition">¶</a></dt>
<dd><p>An inequality comparison between inputs ‘A’ and ‘B’.
This corresponds to the Verilog ‘!=’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$ne.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$ne.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id19">
<div class="code-block-caption"><span class="caption-number">Listing 161 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id19" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">814</span><span class="k">module</span><span class="w"> </span><span class="n">\$ne</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">815</span>
<span class="linenos">816</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">817</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">818</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">819</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">820</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">821</span>
<span class="linenos">822</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">823</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">824</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">825</span>
<span class="linenos">826</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">827</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">828</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">829</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">830</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">831</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">832</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">833</span>
<span class="linenos">834</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$nex">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$nex</span></span><a class="headerlink" href="#binary.$nex" title="Link to this definition">¶</a></dt>
<dd><p><strong>Case inequality</strong></p>
<p>This corresponds to the Verilog ‘!==’ operator.</p>
<p>Refer to <a class="reference internal" href="#binary.$eqx" title="Case equality"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$eqx</span></code></a> for more details.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p></li>
<li><p><span><a class="reference internal" href="properties.html#x-aware" title="x-aware"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">x-aware</span></code></a></span></p></li>
</ul>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$nex.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$nex.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id20">
<div class="code-block-caption"><span class="caption-number">Listing 162 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id20" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">878</span><span class="k">module</span><span class="w"> </span><span class="n">\$nex</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">879</span>
<span class="linenos">880</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">881</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">882</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">883</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">884</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">885</span>
<span class="linenos">886</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">887</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">888</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">889</span>
<span class="linenos">890</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">891</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">892</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">!==</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">893</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">894</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">!==</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">895</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">896</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">897</span>
<span class="linenos">898</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$or">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$or</span></span><a class="headerlink" href="#binary.$or" title="Link to this definition">¶</a></dt>
<dd><p>A bit-wise OR. This corresponds to the Verilog ‘|’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$or.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$or.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id21">
<div class="code-block-caption"><span class="caption-number">Listing 163 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id21" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">177</span><span class="k">module</span><span class="w"> </span><span class="n">\$or</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">178</span>
<span class="linenos">179</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">180</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">181</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">182</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">183</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">184</span>
<span class="linenos">185</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">186</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">187</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">188</span>
<span class="linenos">189</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">190</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">191</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">192</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">193</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">194</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">195</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">196</span>
<span class="linenos">197</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$pow">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$pow</span></span><a class="headerlink" href="#binary.$pow" title="Link to this definition">¶</a></dt>
<dd><p>Exponentiation of an input (Y = A ** B).
This corresponds to the Verilog ‘**’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$pow.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$pow.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id22">
<div class="code-block-caption"><span class="caption-number">Listing 164 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id22" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1477</span><span class="k">module</span><span class="w"> </span><span class="n">\$pow</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">1478</span>
<span class="linenos">1479</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1480</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1481</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1482</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1483</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1484</span>
<span class="linenos">1485</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">1486</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1487</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">1488</span>
<span class="linenos">1489</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">1490</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">1491</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">**</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">1492</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">1493</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">**</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1494</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK3</span>
<span class="linenos">1495</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">**</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">1496</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK4</span>
<span class="linenos">1497</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">**</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1498</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">1499</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">1500</span>
<span class="linenos">1501</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$shift">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$shift</span></span><a class="headerlink" href="#binary.$shift" title="Link to this definition">¶</a></dt>
<dd><p><strong>Variable shifter</strong></p>
<p>Performs a right logical shift if the second operand is positive (or
unsigned), and a left logical shift if it is negative.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$shift.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$shift.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id23">
<div class="code-block-caption"><span class="caption-number">Listing 165 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id23" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">535</span><span class="k">module</span><span class="w"> </span><span class="n">\$shift</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">536</span>
<span class="linenos">537</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">538</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">539</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">540</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">541</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">542</span>
<span class="linenos">543</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">544</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">545</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">546</span>
<span class="linenos">547</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">548</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">549</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">550</span><span class="w">                </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">0</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="o">-</span><span class="n">B</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">551</span><span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK3</span>
<span class="linenos">552</span><span class="w">                </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">553</span><span class="w">            </span><span class="k">end</span>
<span class="linenos">554</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK4</span>
<span class="linenos">555</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK5</span>
<span class="linenos">556</span><span class="w">                </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mh">0</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="o">-</span><span class="n">B</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">557</span><span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK6</span>
<span class="linenos">558</span><span class="w">                </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">559</span><span class="w">            </span><span class="k">end</span>
<span class="linenos">560</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">561</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">562</span>
<span class="linenos">563</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$shiftx">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$shiftx</span></span><a class="headerlink" href="#binary.$shiftx" title="Link to this definition">¶</a></dt>
<dd><p><strong>Indexed part-select</strong></p>
<p>Same as the <a class="reference internal" href="#binary.$shift" title="Variable shifter"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$shift</span></code></a> cell, but fills with ‘x’.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p></li>
<li><p><span><a class="reference internal" href="properties.html#x-output" title="x-output"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">x-output</span></code></a></span></p></li>
</ul>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$shiftx.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$shiftx.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id24">
<div class="code-block-caption"><span class="caption-number">Listing 166 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id24" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">572</span><span class="k">module</span><span class="w"> </span><span class="n">\$shiftx</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">573</span>
<span class="linenos">574</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">575</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">576</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">577</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">578</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">579</span>
<span class="linenos">580</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">581</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">582</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">583</span>
<span class="linenos">584</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">585</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="linenos">586</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">587</span><span class="w">                </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="p">[</span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="p">];</span>
<span class="linenos">588</span><span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">589</span><span class="w">                </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="p">[</span><span class="n">B</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="p">];</span>
<span class="linenos">590</span><span class="w">            </span><span class="k">end</span>
<span class="linenos">591</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">592</span>
<span class="linenos">593</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$shl">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$shl</span></span><a class="headerlink" href="#binary.$shl" title="Link to this definition">¶</a></dt>
<dd><p>A logical shift-left operation. This corresponds to the Verilog ‘&lt;&lt;’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$shl.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$shl.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id25">
<div class="code-block-caption"><span class="caption-number">Listing 167 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id25" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">411</span><span class="k">module</span><span class="w"> </span><span class="n">\$shl</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">412</span>
<span class="linenos">413</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">414</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">415</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">416</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">417</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">418</span>
<span class="linenos">419</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">420</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">421</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">422</span>
<span class="linenos">423</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">424</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">425</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">426</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">427</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">428</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">429</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">430</span>
<span class="linenos">431</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$shr">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$shr</span></span><a class="headerlink" href="#binary.$shr" title="Link to this definition">¶</a></dt>
<dd><p>A logical shift-right operation. This corresponds to the Verilog ‘&gt;&gt;’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$shr.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$shr.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id26">
<div class="code-block-caption"><span class="caption-number">Listing 168 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id26" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">442</span><span class="k">module</span><span class="w"> </span><span class="n">\$shr</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">443</span>
<span class="linenos">444</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">445</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">446</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">447</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">448</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">449</span>
<span class="linenos">450</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">451</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">452</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">453</span>
<span class="linenos">454</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">455</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">456</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">457</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">458</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">459</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">460</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">461</span>
<span class="linenos">462</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$sshl">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$sshl</span></span><a class="headerlink" href="#binary.$sshl" title="Link to this definition">¶</a></dt>
<dd><p>An arithmatic shift-left operation.
This corresponds to the Verilog ‘&lt;&lt;&lt;’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$sshl.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$sshl.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id27">
<div class="code-block-caption"><span class="caption-number">Listing 169 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id27" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">474</span><span class="k">module</span><span class="w"> </span><span class="n">\$sshl</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">475</span>
<span class="linenos">476</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">477</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">478</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">479</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">480</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">481</span>
<span class="linenos">482</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">483</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">484</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">485</span>
<span class="linenos">486</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">487</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">488</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;&lt;&lt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">489</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">490</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&lt;&lt;&lt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">491</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">492</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">493</span>
<span class="linenos">494</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$sshr">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$sshr</span></span><a class="headerlink" href="#binary.$sshr" title="Link to this definition">¶</a></dt>
<dd><p>An arithmatic shift-right operation.
This corresponds to the Verilog ‘&gt;&gt;&gt;’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$sshr.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$sshr.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id28">
<div class="code-block-caption"><span class="caption-number">Listing 170 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id28" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">506</span><span class="k">module</span><span class="w"> </span><span class="n">\$sshr</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">507</span>
<span class="linenos">508</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">509</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">510</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">511</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">512</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">513</span>
<span class="linenos">514</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">515</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">516</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">517</span>
<span class="linenos">518</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">519</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">520</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;&gt;&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">521</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">522</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">&gt;&gt;&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">523</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">524</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">525</span>
<span class="linenos">526</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$sub">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$sub</span></span><a class="headerlink" href="#binary.$sub" title="Link to this definition">¶</a></dt>
<dd><p>Subtraction between inputs ‘A’ and ‘B’.
This corresponds to the Verilog ‘-’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$sub.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$sub.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id29">
<div class="code-block-caption"><span class="caption-number">Listing 171 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id29" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">1005</span><span class="k">module</span><span class="w"> </span><span class="n">\$sub</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">1006</span>
<span class="linenos">1007</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1008</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1009</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1010</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1011</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">1012</span>
<span class="linenos">1013</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">1014</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1015</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">1016</span>
<span class="linenos">1017</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">1018</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">1019</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">1020</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">1021</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">1022</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">1023</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">1024</span>
<span class="linenos">1025</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$xnor">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$xnor</span></span><a class="headerlink" href="#binary.$xnor" title="Link to this definition">¶</a></dt>
<dd><p>A bit-wise XNOR. This corresponds to the Verilog ‘~^’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$xnor.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$xnor.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id30">
<div class="code-block-caption"><span class="caption-number">Listing 172 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id30" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">239</span><span class="k">module</span><span class="w"> </span><span class="n">\$xnor</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">240</span>
<span class="linenos">241</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">242</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">243</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">244</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">245</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">246</span>
<span class="linenos">247</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">248</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">249</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">250</span>
<span class="linenos">251</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">252</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">253</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">~^</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">254</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">255</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">~^</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">256</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">257</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">258</span>
<span class="linenos">259</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="binary.$xor">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$xor</span></span><a class="headerlink" href="#binary.$xor" title="Link to this definition">¶</a></dt>
<dd><p>A bit-wise XOR. This corresponds to the Verilog ‘^’ operator.</p>
<dl class="field-list simple">
<dt class="field-odd">Properties<span class="colon">:</span></dt>
<dd class="field-odd"><p><span><a class="reference internal" href="properties.html#is_evaluable" title="is_evaluable"><code class="xref cell cell-prop docutils literal notranslate"><span class="pre">is_evaluable</span></code></a></span></p>
</dd>
</dl>
<dl class="cell source">
<dt class="sig sig-object cell" id="binary.$xor.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#binary.$xor.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id31">
<div class="code-block-caption"><span class="caption-number">Listing 173 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id31" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">208</span><span class="k">module</span><span class="w"> </span><span class="n">\$xor</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">Y</span><span class="p">);</span>
<span class="linenos">209</span>
<span class="linenos">210</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">211</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">212</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">A_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">213</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">B_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">214</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">Y_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">215</span>
<span class="linenos">216</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">A_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">A</span><span class="p">;</span>
<span class="linenos">217</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">B_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">218</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">Y_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Y</span><span class="p">;</span>
<span class="linenos">219</span>
<span class="linenos">220</span><span class="w">    </span><span class="k">generate</span>
<span class="linenos">221</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">A_SIGNED</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">B_SIGNED</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK1</span>
<span class="linenos">222</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">A</span><span class="p">)</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">B</span><span class="p">);</span>
<span class="linenos">223</span><span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span><span class="o">:</span><span class="n">BLOCK2</span>
<span class="linenos">224</span><span class="w">            </span><span class="k">assign</span><span class="w"> </span><span class="n">Y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="linenos">225</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">226</span><span class="w">    </span><span class="k">endgenerate</span>
<span class="linenos">227</span>
<span class="linenos">228</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

</section>

        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="word_mux.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title">Multiplexers</div>
              </div>
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="word_unary.html">
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">Unary operators</div>
                
              </div>
            </a>
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2025 YosysHQ GmbH
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            <div class="icons">
              <a class="muted-link" href="https://readthedocs.org/projects/yosys" aria-label="On Read the Docs">
                <svg x="0px" y="0px" viewBox="-125 217 360 360" xml:space="preserve">
                  <path fill="currentColor" d="M39.2,391.3c-4.2,0.6-7.1,4.4-6.5,8.5c0.4,3,2.6,5.5,5.5,6.3 c0,0,18.5,6.1,50,8.7c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8c-0.1-4.2-3.6-7.5-7.8-7.4c-0.5,0-1,0.1-1.5,0.2 c0,0-28.1,3.5-50.9,1.6c-30.1-2.4-46.5-7.9-46.5-7.9C41.7,391.3,40.4,391.1,39.2,391.3z M39.2,353.6c-4.2,0.6-7.1,4.4-6.5,8.5 c0.4,3,2.6,5.5,5.5,6.3c0,0,18.5,6.1,50,8.7c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8c-0.1-4.2-3.6-7.5-7.8-7.4 c-0.5,0-1,0.1-1.5,0.2c0,0-28.1,3.5-50.9,1.6c-30.1-2.4-46.5-7.9-46.5-7.9C41.7,353.6,40.4,353.4,39.2,353.6z M39.2,315.9 c-4.2,0.6-7.1,4.4-6.5,8.5c0.4,3,2.6,5.5,5.5,6.3c0,0,18.5,6.1,50,8.7c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8 c-0.1-4.2-3.6-7.5-7.8-7.4c-0.5,0-1,0.1-1.5,0.2c0,0-28.1,3.5-50.9,1.6c-30.1-2.4-46.5-7.9-46.5-7.9 C41.7,315.9,40.4,315.8,39.2,315.9z M39.2,278.3c-4.2,0.6-7.1,4.4-6.5,8.5c0.4,3,2.6,5.5,5.5,6.3c0,0,18.5,6.1,50,8.7 c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8c-0.1-4.2-3.6-7.5-7.8-7.4c-0.5,0-1,0.1-1.5,0.2c0,0-28.1,3.5-50.9,1.6 c-30.1-2.4-46.5-7.9-46.5-7.9C41.7,278.2,40.4,278.1,39.2,278.3z M-13.6,238.5c-39.6,0.3-54.3,12.5-54.3,12.5v295.7 c0,0,14.4-12.4,60.8-10.5s55.9,18.2,112.9,19.3s71.3-8.8,71.3-8.8l0.8-301.4c0,0-25.6,7.3-75.6,7.7c-49.9,0.4-61.9-12.7-107.7-14.2 C-8.2,238.6-10.9,238.5-13.6,238.5z M19.5,257.8c0,0,24,7.9,68.3,10.1c37.5,1.9,75-3.7,75-3.7v267.9c0,0-19,10-66.5,6.6 C59.5,536.1,19,522.1,19,522.1L19.5,257.8z M-3.6,264.8c4.2,0,7.7,3.4,7.7,7.7c0,4.2-3.4,7.7-7.7,7.7c0,0-12.4,0.1-20,0.8 c-12.7,1.3-21.4,5.9-21.4,5.9c-3.7,2-8.4,0.5-10.3-3.2c-2-3.7-0.5-8.4,3.2-10.3c0,0,0,0,0,0c0,0,11.3-6,27-7.5 C-16,264.9-3.6,264.8-3.6,264.8z M-11,302.6c4.2-0.1,7.4,0,7.4,0c4.2,0.5,7.2,4.3,6.7,8.5c-0.4,3.5-3.2,6.3-6.7,6.7 c0,0-12.4,0.1-20,0.8c-12.7,1.3-21.4,5.9-21.4,5.9c-3.7,2-8.4,0.5-10.3-3.2c-2-3.7-0.5-8.4,3.2-10.3c0,0,11.3-6,27-7.5 C-20.5,302.9-15.2,302.7-11,302.6z M-3.6,340.2c4.2,0,7.7,3.4,7.7,7.7s-3.4,7.7-7.7,7.7c0,0-12.4-0.1-20,0.7 c-12.7,1.3-21.4,5.9-21.4,5.9c-3.7,2-8.4,0.5-10.3-3.2c-2-3.7-0.5-8.4,3.2-10.3c0,0,11.3-6,27-7.5C-16,340.1-3.6,340.2-3.6,340.2z" />
                </svg>
              </a><a class="muted-link" href="https://github.com/YosysHQ/yosys" aria-label="On GitHub">
                <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 16 16">
                  <path fill-rule="evenodd" d="M8 0C3.58 0 0 3.58 0 8c0 3.54 2.29 6.53 5.47 7.59.4.07.55-.17.55-.38 0-.19-.01-.82-.01-1.49-2.01.37-2.53-.49-2.69-.94-.09-.23-.48-.94-.82-1.13-.28-.15-.68-.52-.01-.53.63-.01 1.08.58 1.23.82.72 1.21 1.87.87 2.33.66.07-.52.28-.87.51-1.07-1.78-.2-3.64-.89-3.64-3.95 0-.87.31-1.59.82-2.15-.08-.2-.36-1.02.08-2.12 0 0 .67-.21 2.2.82.64-.18 1.32-.27 2-.27.68 0 1.36.09 2 .27 1.53-1.04 2.2-.82 2.2-.82.44 1.1.16 1.92.08 2.12.51.56.82 1.27.82 2.15 0 3.07-1.87 3.75-3.65 3.95.29.25.54.73.54 1.48 0 1.07-.01 1.93-.01 2.2 0 .21.15.46.55.38A8.013 8.013 0 0 0 16 8c0-4.42-3.58-8-8-8z"></path>
                </svg>
              </a>
            </div>
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
          YosysHQ
          </span>
        </div>
        <div class="toc-tree-container yosyshq-links" style="padding-bottom: 0">
          <div class="toc-tree">
            <ul>
              <li></li>
              <li><a class="reference external" href="https://yosyshq.readthedocs.io">Docs</a></li>
              <li><a class="reference external" href="https://blog.yosyshq.com">Blog</a></li>
              <li><a class="reference external" href="https://www.yosyshq.com">Website</a></li>
            </ul>
          </div>
        </div>
        
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">Binary operators</a><ul>
<li><a class="reference internal" href="#binary.$add"><code class="docutils literal notranslate"><span class="pre">$add</span></code></a><ul>
<li><a class="reference internal" href="#binary.$add.__source"><code class="docutils literal notranslate"><span class="pre">$add</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$and"><code class="docutils literal notranslate"><span class="pre">$and</span></code></a><ul>
<li><a class="reference internal" href="#binary.$and.__source"><code class="docutils literal notranslate"><span class="pre">$and</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$bweqx"><code class="docutils literal notranslate"><span class="pre">$bweqx</span></code></a><ul>
<li><a class="reference internal" href="#binary.$bweqx.__source"><code class="docutils literal notranslate"><span class="pre">$bweqx</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$div"><code class="docutils literal notranslate"><span class="pre">$div</span></code></a><ul>
<li><a class="reference internal" href="#binary.$div.__source"><code class="docutils literal notranslate"><span class="pre">$div</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$divfloor"><code class="docutils literal notranslate"><span class="pre">$divfloor</span></code></a><ul>
<li><a class="reference internal" href="#binary.$divfloor.__source"><code class="docutils literal notranslate"><span class="pre">$divfloor</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$eq"><code class="docutils literal notranslate"><span class="pre">$eq</span></code></a><ul>
<li><a class="reference internal" href="#binary.$eq.__source"><code class="docutils literal notranslate"><span class="pre">$eq</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$eqx"><code class="docutils literal notranslate"><span class="pre">$eqx</span></code></a><ul>
<li><a class="reference internal" href="#binary.$eqx.__source"><code class="docutils literal notranslate"><span class="pre">$eqx</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$ge"><code class="docutils literal notranslate"><span class="pre">$ge</span></code></a><ul>
<li><a class="reference internal" href="#binary.$ge.__source"><code class="docutils literal notranslate"><span class="pre">$ge</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$gt"><code class="docutils literal notranslate"><span class="pre">$gt</span></code></a><ul>
<li><a class="reference internal" href="#binary.$gt.__source"><code class="docutils literal notranslate"><span class="pre">$gt</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$le"><code class="docutils literal notranslate"><span class="pre">$le</span></code></a><ul>
<li><a class="reference internal" href="#binary.$le.__source"><code class="docutils literal notranslate"><span class="pre">$le</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$logic_and"><code class="docutils literal notranslate"><span class="pre">$logic_and</span></code></a><ul>
<li><a class="reference internal" href="#binary.$logic_and.__source"><code class="docutils literal notranslate"><span class="pre">$logic_and</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$logic_or"><code class="docutils literal notranslate"><span class="pre">$logic_or</span></code></a><ul>
<li><a class="reference internal" href="#binary.$logic_or.__source"><code class="docutils literal notranslate"><span class="pre">$logic_or</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$lt"><code class="docutils literal notranslate"><span class="pre">$lt</span></code></a><ul>
<li><a class="reference internal" href="#binary.$lt.__source"><code class="docutils literal notranslate"><span class="pre">$lt</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$mod"><code class="docutils literal notranslate"><span class="pre">$mod</span></code></a><ul>
<li><a class="reference internal" href="#binary.$mod.__source"><code class="docutils literal notranslate"><span class="pre">$mod</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$modfloor"><code class="docutils literal notranslate"><span class="pre">$modfloor</span></code></a><ul>
<li><a class="reference internal" href="#binary.$modfloor.__source"><code class="docutils literal notranslate"><span class="pre">$modfloor</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$mul"><code class="docutils literal notranslate"><span class="pre">$mul</span></code></a><ul>
<li><a class="reference internal" href="#binary.$mul.__source"><code class="docutils literal notranslate"><span class="pre">$mul</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$ne"><code class="docutils literal notranslate"><span class="pre">$ne</span></code></a><ul>
<li><a class="reference internal" href="#binary.$ne.__source"><code class="docutils literal notranslate"><span class="pre">$ne</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$nex"><code class="docutils literal notranslate"><span class="pre">$nex</span></code></a><ul>
<li><a class="reference internal" href="#binary.$nex.__source"><code class="docutils literal notranslate"><span class="pre">$nex</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$or"><code class="docutils literal notranslate"><span class="pre">$or</span></code></a><ul>
<li><a class="reference internal" href="#binary.$or.__source"><code class="docutils literal notranslate"><span class="pre">$or</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$pow"><code class="docutils literal notranslate"><span class="pre">$pow</span></code></a><ul>
<li><a class="reference internal" href="#binary.$pow.__source"><code class="docutils literal notranslate"><span class="pre">$pow</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$shift"><code class="docutils literal notranslate"><span class="pre">$shift</span></code></a><ul>
<li><a class="reference internal" href="#binary.$shift.__source"><code class="docutils literal notranslate"><span class="pre">$shift</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$shiftx"><code class="docutils literal notranslate"><span class="pre">$shiftx</span></code></a><ul>
<li><a class="reference internal" href="#binary.$shiftx.__source"><code class="docutils literal notranslate"><span class="pre">$shiftx</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$shl"><code class="docutils literal notranslate"><span class="pre">$shl</span></code></a><ul>
<li><a class="reference internal" href="#binary.$shl.__source"><code class="docutils literal notranslate"><span class="pre">$shl</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$shr"><code class="docutils literal notranslate"><span class="pre">$shr</span></code></a><ul>
<li><a class="reference internal" href="#binary.$shr.__source"><code class="docutils literal notranslate"><span class="pre">$shr</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$sshl"><code class="docutils literal notranslate"><span class="pre">$sshl</span></code></a><ul>
<li><a class="reference internal" href="#binary.$sshl.__source"><code class="docutils literal notranslate"><span class="pre">$sshl</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$sshr"><code class="docutils literal notranslate"><span class="pre">$sshr</span></code></a><ul>
<li><a class="reference internal" href="#binary.$sshr.__source"><code class="docutils literal notranslate"><span class="pre">$sshr</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$sub"><code class="docutils literal notranslate"><span class="pre">$sub</span></code></a><ul>
<li><a class="reference internal" href="#binary.$sub.__source"><code class="docutils literal notranslate"><span class="pre">$sub</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$xnor"><code class="docutils literal notranslate"><span class="pre">$xnor</span></code></a><ul>
<li><a class="reference internal" href="#binary.$xnor.__source"><code class="docutils literal notranslate"><span class="pre">$xnor</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#binary.$xor"><code class="docutils literal notranslate"><span class="pre">$xor</span></code></a><ul>
<li><a class="reference internal" href="#binary.$xor.__source"><code class="docutils literal notranslate"><span class="pre">$xor</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>

          </div>
        </div>
        
      </div>
      
    </aside>
  </div>
</div><script src="../_static/documentation_options.js?v=33dbc229"></script>
    <script src="../_static/doctools.js?v=9bcbadda"></script>
    <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../_static/scripts/furo-ys.js?v=8d9c4053"></script>
    </body>
</html>