
rtos_filetest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d880  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  0800db20  0800db20  0000eb20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dccc  0800dccc  0000f06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dccc  0800dccc  0000eccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dcd4  0800dcd4  0000f06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dcd4  0800dcd4  0000ecd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dcd8  0800dcd8  0000ecd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  24000000  0800dcdc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004f2c  24000070  0800dd48  0000f070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  24004f9c  0800dd48  0000ff9c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000f06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030743  00000000  00000000  0000f09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a88  00000000  00000000  0003f7dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002240  00000000  00000000  00045268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a71  00000000  00000000  000474a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00042db6  00000000  00000000  00048f19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002cfe6  00000000  00000000  0008bccf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001b212c  00000000  00000000  000b8cb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0026ade1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000094c0  00000000  00000000  0026ae24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  002742e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000070 	.word	0x24000070
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800db08 	.word	0x0800db08

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000074 	.word	0x24000074
 80002dc:	0800db08 	.word	0x0800db08

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000620:	4b49      	ldr	r3, [pc, #292]	@ (8000748 <SystemInit+0x12c>)
 8000622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000626:	4a48      	ldr	r2, [pc, #288]	@ (8000748 <SystemInit+0x12c>)
 8000628:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800062c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000630:	4b45      	ldr	r3, [pc, #276]	@ (8000748 <SystemInit+0x12c>)
 8000632:	691b      	ldr	r3, [r3, #16]
 8000634:	4a44      	ldr	r2, [pc, #272]	@ (8000748 <SystemInit+0x12c>)
 8000636:	f043 0310 	orr.w	r3, r3, #16
 800063a:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800063c:	4b43      	ldr	r3, [pc, #268]	@ (800074c <SystemInit+0x130>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f003 030f 	and.w	r3, r3, #15
 8000644:	2b06      	cmp	r3, #6
 8000646:	d807      	bhi.n	8000658 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000648:	4b40      	ldr	r3, [pc, #256]	@ (800074c <SystemInit+0x130>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f023 030f 	bic.w	r3, r3, #15
 8000650:	4a3e      	ldr	r2, [pc, #248]	@ (800074c <SystemInit+0x130>)
 8000652:	f043 0307 	orr.w	r3, r3, #7
 8000656:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000658:	4b3d      	ldr	r3, [pc, #244]	@ (8000750 <SystemInit+0x134>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a3c      	ldr	r2, [pc, #240]	@ (8000750 <SystemInit+0x134>)
 800065e:	f043 0301 	orr.w	r3, r3, #1
 8000662:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000664:	4b3a      	ldr	r3, [pc, #232]	@ (8000750 <SystemInit+0x134>)
 8000666:	2200      	movs	r2, #0
 8000668:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800066a:	4b39      	ldr	r3, [pc, #228]	@ (8000750 <SystemInit+0x134>)
 800066c:	681a      	ldr	r2, [r3, #0]
 800066e:	4938      	ldr	r1, [pc, #224]	@ (8000750 <SystemInit+0x134>)
 8000670:	4b38      	ldr	r3, [pc, #224]	@ (8000754 <SystemInit+0x138>)
 8000672:	4013      	ands	r3, r2
 8000674:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000676:	4b35      	ldr	r3, [pc, #212]	@ (800074c <SystemInit+0x130>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f003 0308 	and.w	r3, r3, #8
 800067e:	2b00      	cmp	r3, #0
 8000680:	d007      	beq.n	8000692 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000682:	4b32      	ldr	r3, [pc, #200]	@ (800074c <SystemInit+0x130>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	f023 030f 	bic.w	r3, r3, #15
 800068a:	4a30      	ldr	r2, [pc, #192]	@ (800074c <SystemInit+0x130>)
 800068c:	f043 0307 	orr.w	r3, r3, #7
 8000690:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000692:	4b2f      	ldr	r3, [pc, #188]	@ (8000750 <SystemInit+0x134>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000698:	4b2d      	ldr	r3, [pc, #180]	@ (8000750 <SystemInit+0x134>)
 800069a:	2200      	movs	r2, #0
 800069c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800069e:	4b2c      	ldr	r3, [pc, #176]	@ (8000750 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006a4:	4b2a      	ldr	r3, [pc, #168]	@ (8000750 <SystemInit+0x134>)
 80006a6:	4a2c      	ldr	r2, [pc, #176]	@ (8000758 <SystemInit+0x13c>)
 80006a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006aa:	4b29      	ldr	r3, [pc, #164]	@ (8000750 <SystemInit+0x134>)
 80006ac:	4a2b      	ldr	r2, [pc, #172]	@ (800075c <SystemInit+0x140>)
 80006ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006b0:	4b27      	ldr	r3, [pc, #156]	@ (8000750 <SystemInit+0x134>)
 80006b2:	4a2b      	ldr	r2, [pc, #172]	@ (8000760 <SystemInit+0x144>)
 80006b4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006b6:	4b26      	ldr	r3, [pc, #152]	@ (8000750 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006bc:	4b24      	ldr	r3, [pc, #144]	@ (8000750 <SystemInit+0x134>)
 80006be:	4a28      	ldr	r2, [pc, #160]	@ (8000760 <SystemInit+0x144>)
 80006c0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006c2:	4b23      	ldr	r3, [pc, #140]	@ (8000750 <SystemInit+0x134>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006c8:	4b21      	ldr	r3, [pc, #132]	@ (8000750 <SystemInit+0x134>)
 80006ca:	4a25      	ldr	r2, [pc, #148]	@ (8000760 <SystemInit+0x144>)
 80006cc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006ce:	4b20      	ldr	r3, [pc, #128]	@ (8000750 <SystemInit+0x134>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000750 <SystemInit+0x134>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000750 <SystemInit+0x134>)
 80006da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000750 <SystemInit+0x134>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000764 <SystemInit+0x148>)
 80006e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006ea:	4a1e      	ldr	r2, [pc, #120]	@ (8000764 <SystemInit+0x148>)
 80006ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006f0:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000768 <SystemInit+0x14c>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1d      	ldr	r3, [pc, #116]	@ (800076c <SystemInit+0x150>)
 80006f8:	4013      	ands	r3, r2
 80006fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006fe:	d202      	bcs.n	8000706 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000700:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <SystemInit+0x154>)
 8000702:	2201      	movs	r2, #1
 8000704:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000706:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <SystemInit+0x134>)
 8000708:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800070c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000710:	2b00      	cmp	r3, #0
 8000712:	d113      	bne.n	800073c <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a0d      	ldr	r2, [pc, #52]	@ (8000750 <SystemInit+0x134>)
 800071c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000724:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <SystemInit+0x158>)
 8000726:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800072a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800072c:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <SystemInit+0x134>)
 800072e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000732:	4a07      	ldr	r2, [pc, #28]	@ (8000750 <SystemInit+0x134>)
 8000734:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000738:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	e000ed00 	.word	0xe000ed00
 800074c:	52002000 	.word	0x52002000
 8000750:	58024400 	.word	0x58024400
 8000754:	eaf6ed7f 	.word	0xeaf6ed7f
 8000758:	02020200 	.word	0x02020200
 800075c:	01ff0000 	.word	0x01ff0000
 8000760:	01010280 	.word	0x01010280
 8000764:	580000c0 	.word	0x580000c0
 8000768:	5c001000 	.word	0x5c001000
 800076c:	ffff0000 	.word	0xffff0000
 8000770:	51008108 	.word	0x51008108
 8000774:	52004000 	.word	0x52004000

08000778 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <ExitRun0Mode+0x2c>)
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	4a08      	ldr	r2, [pc, #32]	@ (80007a4 <ExitRun0Mode+0x2c>)
 8000782:	f023 0302 	bic.w	r3, r3, #2
 8000786:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000788:	bf00      	nop
 800078a:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <ExitRun0Mode+0x2c>)
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000792:	2b00      	cmp	r3, #0
 8000794:	d0f9      	beq.n	800078a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000796:	bf00      	nop
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	58024800 	.word	0x58024800

080007a8 <requestCurrentReadingsPDP>:

#include "PDP.h"
#include "fdcan.h"

void requestCurrentReadingsPDP(PDP *pdp)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	sendCANMessage(pdp->hfdcan, 0x8041640 | pdp->identifier, "\x00\x00\x00\x00\x20\x00", 6);
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	6818      	ldr	r0, [r3, #0]
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	685b      	ldr	r3, [r3, #4]
 80007b8:	4904      	ldr	r1, [pc, #16]	@ (80007cc <requestCurrentReadingsPDP+0x24>)
 80007ba:	4319      	orrs	r1, r3
 80007bc:	2306      	movs	r3, #6
 80007be:	4a04      	ldr	r2, [pc, #16]	@ (80007d0 <requestCurrentReadingsPDP+0x28>)
 80007c0:	f000 ff15 	bl	80015ee <sendCANMessage>
}
 80007c4:	bf00      	nop
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	08041640 	.word	0x08041640
 80007d0:	0800db20 	.word	0x0800db20

080007d4 <getSixParamPDP>:

// decode current values from the CAN packet values stored in the cache
void getSixParamPDP(PDP* pdp, uint64_t *cache) {
 80007d4:	b490      	push	{r4, r7}
 80007d6:	b08e      	sub	sp, #56	@ 0x38
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]


	pdp->cacheWords[0] = (uint8_t) *cache;
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80007e4:	b2d3      	uxtb	r3, r2
 80007e6:	b21a      	sxth	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	841a      	strh	r2, [r3, #32]

	short* numPtr1 = pdp->cacheWords;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	3320      	adds	r3, #32
 80007f0:	637b      	str	r3, [r7, #52]	@ 0x34
	numPtr1[0] = (short) (numPtr1[0] << 2);
 80007f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	b21a      	sxth	r2, r3
 80007fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80007fe:	801a      	strh	r2, [r3, #0]

	short* numPtr2 = pdp->cacheWords;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	3320      	adds	r3, #32
 8000804:	633b      	str	r3, [r7, #48]	@ 0x30
	numPtr2[0] = (short) (numPtr2[0] | ((short) ((*cache >> 14) & ((unsigned long) 3))));
 8000806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000808:	f9b3 4000 	ldrsh.w	r4, [r3]
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000812:	f04f 0200 	mov.w	r2, #0
 8000816:	f04f 0300 	mov.w	r3, #0
 800081a:	0b82      	lsrs	r2, r0, #14
 800081c:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8000820:	0b8b      	lsrs	r3, r1, #14
 8000822:	b213      	sxth	r3, r2
 8000824:	f003 0303 	and.w	r3, r3, #3
 8000828:	b21b      	sxth	r3, r3
 800082a:	4323      	orrs	r3, r4
 800082c:	b21a      	sxth	r2, r3
 800082e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000830:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[1] = (short) ((*cache >> 8) & 0x3f);
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000838:	f04f 0200 	mov.w	r2, #0
 800083c:	f04f 0300 	mov.w	r3, #0
 8000840:	0a02      	lsrs	r2, r0, #8
 8000842:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000846:	0a0b      	lsrs	r3, r1, #8
 8000848:	b213      	sxth	r3, r2
 800084a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800084e:	b21a      	sxth	r2, r3
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	845a      	strh	r2, [r3, #34]	@ 0x22

	short* numPtr3 = &(pdp->cacheWords[1]);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	3322      	adds	r3, #34	@ 0x22
 8000858:	62fb      	str	r3, [r7, #44]	@ 0x2c
	numPtr3[0] = (short) (numPtr3[0] << 4);
 800085a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800085c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000860:	011b      	lsls	r3, r3, #4
 8000862:	b21a      	sxth	r2, r3
 8000864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000866:	801a      	strh	r2, [r3, #0]

	short* numPtr4 = &(pdp->cacheWords[1]);
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	3322      	adds	r3, #34	@ 0x22
 800086c:	62bb      	str	r3, [r7, #40]	@ 0x28
	numPtr4[0] = (short) (numPtr4[0] | ((short) ((*cache >> 20) & 15)));
 800086e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000870:	f9b3 4000 	ldrsh.w	r4, [r3]
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	e9d3 0100 	ldrd	r0, r1, [r3]
 800087a:	f04f 0200 	mov.w	r2, #0
 800087e:	f04f 0300 	mov.w	r3, #0
 8000882:	0d02      	lsrs	r2, r0, #20
 8000884:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8000888:	0d0b      	lsrs	r3, r1, #20
 800088a:	b213      	sxth	r3, r2
 800088c:	f003 030f 	and.w	r3, r3, #15
 8000890:	b21b      	sxth	r3, r3
 8000892:	4323      	orrs	r3, r4
 8000894:	b21a      	sxth	r2, r3
 8000896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000898:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[2] = (short) ((*cache >> 0x10) & 15);
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	e9d3 0100 	ldrd	r0, r1, [r3]
 80008a0:	f04f 0200 	mov.w	r2, #0
 80008a4:	f04f 0300 	mov.w	r3, #0
 80008a8:	0c02      	lsrs	r2, r0, #16
 80008aa:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008ae:	0c0b      	lsrs	r3, r1, #16
 80008b0:	b213      	sxth	r3, r2
 80008b2:	f003 030f 	and.w	r3, r3, #15
 80008b6:	b21a      	sxth	r2, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	849a      	strh	r2, [r3, #36]	@ 0x24

	short* numPtr5 = &(pdp->cacheWords[2]);
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3324      	adds	r3, #36	@ 0x24
 80008c0:	627b      	str	r3, [r7, #36]	@ 0x24
	numPtr5[0] = (short) (numPtr5[0] << 6);
 80008c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008c8:	019b      	lsls	r3, r3, #6
 80008ca:	b21a      	sxth	r2, r3
 80008cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ce:	801a      	strh	r2, [r3, #0]

	short* numPtr6 = &(pdp->cacheWords[2]);
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3324      	adds	r3, #36	@ 0x24
 80008d4:	623b      	str	r3, [r7, #32]
	numPtr6[0] = (short) (numPtr6[0] | ((short) ((*cache >> 0x1a) & 0x3f)));
 80008d6:	6a3b      	ldr	r3, [r7, #32]
 80008d8:	f9b3 4000 	ldrsh.w	r4, [r3]
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	e9d3 0100 	ldrd	r0, r1, [r3]
 80008e2:	f04f 0200 	mov.w	r2, #0
 80008e6:	f04f 0300 	mov.w	r3, #0
 80008ea:	0e82      	lsrs	r2, r0, #26
 80008ec:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 80008f0:	0e8b      	lsrs	r3, r1, #26
 80008f2:	b213      	sxth	r3, r2
 80008f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80008f8:	b21b      	sxth	r3, r3
 80008fa:	4323      	orrs	r3, r4
 80008fc:	b21a      	sxth	r2, r3
 80008fe:	6a3b      	ldr	r3, [r7, #32]
 8000900:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[3] = (short) ((*cache >> 0x18) & ((unsigned long) 3));
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000908:	f04f 0200 	mov.w	r2, #0
 800090c:	f04f 0300 	mov.w	r3, #0
 8000910:	0e02      	lsrs	r2, r0, #24
 8000912:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000916:	0e0b      	lsrs	r3, r1, #24
 8000918:	b213      	sxth	r3, r2
 800091a:	f003 0303 	and.w	r3, r3, #3
 800091e:	b21a      	sxth	r2, r3
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	84da      	strh	r2, [r3, #38]	@ 0x26

	short* numPtr7 = &(pdp->cacheWords[3]);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	3326      	adds	r3, #38	@ 0x26
 8000928:	61fb      	str	r3, [r7, #28]
	numPtr7[0] = (short) (numPtr7[0] << 8);
 800092a:	69fb      	ldr	r3, [r7, #28]
 800092c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000930:	021b      	lsls	r3, r3, #8
 8000932:	b21a      	sxth	r2, r3
 8000934:	69fb      	ldr	r3, [r7, #28]
 8000936:	801a      	strh	r2, [r3, #0]

	short* numPtr8 = &(pdp->cacheWords[3]);
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	3326      	adds	r3, #38	@ 0x26
 800093c:	61bb      	str	r3, [r7, #24]
	numPtr8[0] = (short) (numPtr8[0] | ((uint8_t) (*cache >> 0x20)));
 800093e:	69bb      	ldr	r3, [r7, #24]
 8000940:	f9b3 4000 	ldrsh.w	r4, [r3]
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	e9d3 0100 	ldrd	r0, r1, [r3]
 800094a:	f04f 0200 	mov.w	r2, #0
 800094e:	f04f 0300 	mov.w	r3, #0
 8000952:	000a      	movs	r2, r1
 8000954:	2300      	movs	r3, #0
 8000956:	b2d3      	uxtb	r3, r2
 8000958:	b21b      	sxth	r3, r3
 800095a:	4323      	orrs	r3, r4
 800095c:	b21a      	sxth	r2, r3
 800095e:	69bb      	ldr	r3, [r7, #24]
 8000960:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[4] = (*cache >> 40);
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000968:	f04f 0200 	mov.w	r2, #0
 800096c:	f04f 0300 	mov.w	r3, #0
 8000970:	0a0a      	lsrs	r2, r1, #8
 8000972:	2300      	movs	r3, #0
 8000974:	b212      	sxth	r2, r2
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	851a      	strh	r2, [r3, #40]	@ 0x28

	short* numPtr9 = &(pdp->cacheWords[4]);
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	3328      	adds	r3, #40	@ 0x28
 800097e:	617b      	str	r3, [r7, #20]
	numPtr9[0] = (short) (numPtr9[0] << 2);
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000986:	009b      	lsls	r3, r3, #2
 8000988:	b21a      	sxth	r2, r3
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	801a      	strh	r2, [r3, #0]

	short* numPtr10 = &(pdp->cacheWords[4]);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	3328      	adds	r3, #40	@ 0x28
 8000992:	613b      	str	r3, [r7, #16]
	numPtr10[0] = (short) (numPtr10[0] | ((short) ((*cache >> 0x36) & ((unsigned long) 3))));
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	f9b3 4000 	ldrsh.w	r4, [r3]
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	e9d3 0100 	ldrd	r0, r1, [r3]
 80009a0:	f04f 0200 	mov.w	r2, #0
 80009a4:	f04f 0300 	mov.w	r3, #0
 80009a8:	0d8a      	lsrs	r2, r1, #22
 80009aa:	2300      	movs	r3, #0
 80009ac:	b213      	sxth	r3, r2
 80009ae:	f003 0303 	and.w	r3, r3, #3
 80009b2:	b21b      	sxth	r3, r3
 80009b4:	4323      	orrs	r3, r4
 80009b6:	b21a      	sxth	r2, r3
 80009b8:	693b      	ldr	r3, [r7, #16]
 80009ba:	801a      	strh	r2, [r3, #0]
	pdp->cacheWords[5] = (short) ((*cache >> 0x30) & 0x3f);
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80009c2:	f04f 0200 	mov.w	r2, #0
 80009c6:	f04f 0300 	mov.w	r3, #0
 80009ca:	0c0a      	lsrs	r2, r1, #16
 80009cc:	2300      	movs	r3, #0
 80009ce:	b213      	sxth	r3, r2
 80009d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80009d4:	b21a      	sxth	r2, r3
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

	short* numPtr11 = &(pdp->cacheWords[5]);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	332a      	adds	r3, #42	@ 0x2a
 80009de:	60fb      	str	r3, [r7, #12]
	numPtr11[0] = (short) (numPtr11[0] << 4);
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009e6:	011b      	lsls	r3, r3, #4
 80009e8:	b21a      	sxth	r2, r3
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	801a      	strh	r2, [r3, #0]

	short* numPtr12 = &(pdp->cacheWords[5]);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	332a      	adds	r3, #42	@ 0x2a
 80009f2:	60bb      	str	r3, [r7, #8]
	numPtr12[0] = (short) (numPtr12[0] | ((short) ((*cache >> 60) & 15)));
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	f9b3 4000 	ldrsh.w	r4, [r3]
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000a00:	f04f 0200 	mov.w	r2, #0
 8000a04:	f04f 0300 	mov.w	r3, #0
 8000a08:	0f0a      	lsrs	r2, r1, #28
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	b213      	sxth	r3, r2
 8000a0e:	f003 030f 	and.w	r3, r3, #15
 8000a12:	b21b      	sxth	r3, r3
 8000a14:	4323      	orrs	r3, r4
 8000a16:	b21a      	sxth	r2, r3
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	801a      	strh	r2, [r3, #0]
}
 8000a1c:	bf00      	nop
 8000a1e:	3738      	adds	r7, #56	@ 0x38
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bc90      	pop	{r4, r7}
 8000a24:	4770      	bx	lr

08000a26 <getChannelCurrentPDP>:

// given PDP channel ID, returns the current in Amps at the channel
float getChannelCurrentPDP(PDP* pdp, int channelID)
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b084      	sub	sp, #16
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
 8000a2e:	6039      	str	r1, [r7, #0]
	float num = 0;
 8000a30:	f04f 0300 	mov.w	r3, #0
 8000a34:	60fb      	str	r3, [r7, #12]
	if (channelID >= 0 && channelID <= 5) {
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	db1b      	blt.n	8000a74 <getChannelCurrentPDP+0x4e>
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	2b05      	cmp	r3, #5
 8000a40:	dc18      	bgt.n	8000a74 <getChannelCurrentPDP+0x4e>
		pdp->getSixParam(pdp, &(pdp->cache0));
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	687a      	ldr	r2, [r7, #4]
 8000a48:	3208      	adds	r2, #8
 8000a4a:	4611      	mov	r1, r2
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	4798      	blx	r3
		num = pdp->cacheWords[channelID] * 0.125;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	683a      	ldr	r2, [r7, #0]
 8000a54:	3210      	adds	r2, #16
 8000a56:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8000a5a:	ee07 3a90 	vmov	s15, r3
 8000a5e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000a62:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 8000a66:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a6a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000a6e:	edc7 7a03 	vstr	s15, [r7, #12]
 8000a72:	e039      	b.n	8000ae8 <getChannelCurrentPDP+0xc2>
	} else if (channelID >= 6 && channelID <= 11) {
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	2b05      	cmp	r3, #5
 8000a78:	dd1c      	ble.n	8000ab4 <getChannelCurrentPDP+0x8e>
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	2b0b      	cmp	r3, #11
 8000a7e:	dc19      	bgt.n	8000ab4 <getChannelCurrentPDP+0x8e>
		pdp->getSixParam(pdp, &(pdp->cache40));
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a84:	687a      	ldr	r2, [r7, #4]
 8000a86:	3210      	adds	r2, #16
 8000a88:	4611      	mov	r1, r2
 8000a8a:	6878      	ldr	r0, [r7, #4]
 8000a8c:	4798      	blx	r3
		num = pdp->cacheWords[channelID - 6] * 0.125;
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	1f9a      	subs	r2, r3, #6
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	3210      	adds	r2, #16
 8000a96:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8000a9a:	ee07 3a90 	vmov	s15, r3
 8000a9e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000aa2:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 8000aa6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000aaa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000aae:	edc7 7a03 	vstr	s15, [r7, #12]
 8000ab2:	e019      	b.n	8000ae8 <getChannelCurrentPDP+0xc2>
	} else {
		pdp->getSixParam(pdp, &(pdp->cache80));
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	3218      	adds	r2, #24
 8000abc:	4611      	mov	r1, r2
 8000abe:	6878      	ldr	r0, [r7, #4]
 8000ac0:	4798      	blx	r3
		num = pdp->cacheWords[channelID - 12] * 0.125;
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	f1a3 020c 	sub.w	r2, r3, #12
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	3210      	adds	r2, #16
 8000acc:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8000ad0:	ee07 3a90 	vmov	s15, r3
 8000ad4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ad8:	eeb4 6b00 	vmov.f64	d6, #64	@ 0x3e000000  0.125
 8000adc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ae0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ae4:	edc7 7a03 	vstr	s15, [r7, #12]
	}

	return num;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	ee07 3a90 	vmov	s15, r3
}
 8000aee:	eeb0 0a67 	vmov.f32	s0, s15
 8000af2:	3710      	adds	r7, #16
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <receiveCANPDP>:

// process CAN packets received from the PDP (either current or voltage readings)
void receiveCANPDP(PDP *pdp, FDCAN_RxHeaderTypeDef *msg, uint64_t *data)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b087      	sub	sp, #28
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60f8      	str	r0, [r7, #12]
 8000b00:	60b9      	str	r1, [r7, #8]
 8000b02:	607a      	str	r2, [r7, #4]
	  // not correct pdp id
	  if ((msg->Identifier & pdp->identifier) != pdp->identifier)
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	68fa      	ldr	r2, [r7, #12]
 8000b0a:	6852      	ldr	r2, [r2, #4]
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	68fa      	ldr	r2, [r7, #12]
 8000b10:	6852      	ldr	r2, [r2, #4]
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d153      	bne.n	8000bbe <receiveCANPDP+0xc6>
		  return;

	  if ((msg->Identifier & 0x8041400) == 0x8041400) // current readings
 8000b16:	68bb      	ldr	r3, [r7, #8]
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bd8 <receiveCANPDP+0xe0>)
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	4a2e      	ldr	r2, [pc, #184]	@ (8000bd8 <receiveCANPDP+0xe0>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d12d      	bne.n	8000b80 <receiveCANPDP+0x88>
	  {
		  switch (msg->Identifier & 0xc0)
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000b2c:	2b80      	cmp	r3, #128	@ 0x80
 8000b2e:	d01c      	beq.n	8000b6a <receiveCANPDP+0x72>
 8000b30:	2b80      	cmp	r3, #128	@ 0x80
 8000b32:	d845      	bhi.n	8000bc0 <receiveCANPDP+0xc8>
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d002      	beq.n	8000b3e <receiveCANPDP+0x46>
 8000b38:	2b40      	cmp	r3, #64	@ 0x40
 8000b3a:	d00b      	beq.n	8000b54 <receiveCANPDP+0x5c>
 8000b3c:	e040      	b.n	8000bc0 <receiveCANPDP+0xc8>
		  {
		  case 0x00:
			  pdp->cache0 = *data;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b44:	68f9      	ldr	r1, [r7, #12]
 8000b46:	e9c1 2302 	strd	r2, r3, [r1, #8]
			  pdp->receivedNew0 = true;
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
			  break;
 8000b52:	e035      	b.n	8000bc0 <receiveCANPDP+0xc8>
		  case 0x40:
			  pdp->cache40 = *data;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b5a:	68f9      	ldr	r1, [r7, #12]
 8000b5c:	e9c1 2304 	strd	r2, r3, [r1, #16]
			  pdp->receivedNew40 = true;
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	2201      	movs	r2, #1
 8000b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
			  break;
 8000b68:	e02a      	b.n	8000bc0 <receiveCANPDP+0xc8>
		  case 0x80:
			  pdp->cache80 = *data;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b70:	68f9      	ldr	r1, [r7, #12]
 8000b72:	e9c1 2306 	strd	r2, r3, [r1, #24]
			  pdp->receivedNew80 = true;
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	2201      	movs	r2, #1
 8000b7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
			  break;
 8000b7e:	e01f      	b.n	8000bc0 <receiveCANPDP+0xc8>
		  }
	  }
	  else if ((msg->Identifier & 0x8041480) == 0x8041480) // voltage readings
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	4b15      	ldr	r3, [pc, #84]	@ (8000bdc <receiveCANPDP+0xe4>)
 8000b86:	4013      	ands	r3, r2
 8000b88:	4a14      	ldr	r2, [pc, #80]	@ (8000bdc <receiveCANPDP+0xe4>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d118      	bne.n	8000bc0 <receiveCANPDP+0xc8>
	  {
		  uint8_t *dataArray = (uint8_t *)data;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	617b      	str	r3, [r7, #20]
		  pdp->busVoltage = (dataArray[6] * 0x10 + dataArray[7]) / 3444.0;
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	3306      	adds	r3, #6
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	011b      	lsls	r3, r3, #4
 8000b9a:	697a      	ldr	r2, [r7, #20]
 8000b9c:	3207      	adds	r2, #7
 8000b9e:	7812      	ldrb	r2, [r2, #0]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	ee07 3a90 	vmov	s15, r3
 8000ba6:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000baa:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8000bd0 <receiveCANPDP+0xd8>
 8000bae:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000bb2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 8000bbc:	e000      	b.n	8000bc0 <receiveCANPDP+0xc8>
		  return;
 8000bbe:	bf00      	nop
	  }
}
 8000bc0:	371c      	adds	r7, #28
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	f3af 8000 	nop.w
 8000bd0:	00000000 	.word	0x00000000
 8000bd4:	40aae800 	.word	0x40aae800
 8000bd8:	08041400 	.word	0x08041400
 8000bdc:	08041480 	.word	0x08041480

08000be0 <getBusVoltagePDP>:

// get the power rail voltage reading from the PDP
float getBusVoltagePDP(PDP *pdp)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
	return pdp->busVoltage;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bec:	ee07 3a90 	vmov	s15, r3
}
 8000bf0:	eeb0 0a67 	vmov.f32	s0, s15
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
	...

08000c00 <PDPInit>:

PDP PDPInit(FDCAN_HandleTypeDef *hfdcan, int32_t identifier)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b096      	sub	sp, #88	@ 0x58
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	60b9      	str	r1, [r7, #8]
 8000c0a:	607a      	str	r2, [r7, #4]
	PDP pdp = {
 8000c0c:	f107 0310 	add.w	r3, r7, #16
 8000c10:	2248      	movs	r2, #72	@ 0x48
 8000c12:	2100      	movs	r1, #0
 8000c14:	4618      	mov	r0, r3
 8000c16:	f00c fe93 	bl	800d940 <memset>
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	613b      	str	r3, [r7, #16]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	617b      	str	r3, [r7, #20]
 8000c22:	4b0b      	ldr	r3, [pc, #44]	@ (8000c50 <PDPInit+0x50>)
 8000c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c26:	4b0b      	ldr	r3, [pc, #44]	@ (8000c54 <PDPInit+0x54>)
 8000c28:	643b      	str	r3, [r7, #64]	@ 0x40
 8000c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c58 <PDPInit+0x58>)
 8000c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8000c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c5c <PDPInit+0x5c>)
 8000c30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000c32:	4b0b      	ldr	r3, [pc, #44]	@ (8000c60 <PDPInit+0x60>)
 8000c34:	653b      	str	r3, [r7, #80]	@ 0x50
		.receivedNew80 = false,
		.busVoltage = 0,
		.getBusVoltage = getBusVoltagePDP,
	};

	return pdp;
 8000c36:	68fb      	ldr	r3, [r7, #12]
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f107 0310 	add.w	r3, r7, #16
 8000c3e:	2248      	movs	r2, #72	@ 0x48
 8000c40:	4619      	mov	r1, r3
 8000c42:	f00c ff09 	bl	800da58 <memcpy>
}
 8000c46:	68f8      	ldr	r0, [r7, #12]
 8000c48:	3758      	adds	r7, #88	@ 0x58
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	08000a27 	.word	0x08000a27
 8000c54:	080007d5 	.word	0x080007d5
 8000c58:	080007a9 	.word	0x080007a9
 8000c5c:	08000af9 	.word	0x08000af9
 8000c60:	08000be1 	.word	0x08000be1

08000c64 <sendFXCANMessage>:
#include "TalonFX.h"

// send a CAN packet to a Talon FX
void sendFXCANMessage(TalonFX *talonFX, int identifier, char *message, uint8_t length)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
 8000c70:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonFX->hfdcan, talonFX->identifier | identifier, message, length);
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	6818      	ldr	r0, [r3, #0]
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	685a      	ldr	r2, [r3, #4]
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	ea42 0103 	orr.w	r1, r2, r3
 8000c80:	78fb      	ldrb	r3, [r7, #3]
 8000c82:	687a      	ldr	r2, [r7, #4]
 8000c84:	f000 fcb3 	bl	80015ee <sendCANMessage>
}
 8000c88:	bf00      	nop
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <setFX>:

// set the percent output speed of a Talon FX (-1 to 1)
void setFX(TalonFX *talonFX, double speed) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b088      	sub	sp, #32
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	ed87 0b00 	vstr	d0, [r7]
	short valueInt = (short) (speed * 1024);
 8000c9c:	ed97 7b00 	vldr	d7, [r7]
 8000ca0:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000d10 <setFX+0x80>
 8000ca4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ca8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000cac:	ee17 3a90 	vmov	r3, s15
 8000cb0:	83fb      	strh	r3, [r7, #30]
	if (valueInt < 0) {
 8000cb2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	da04      	bge.n	8000cc4 <setFX+0x34>
		valueInt = 0xfff - (-1 * valueInt);
 8000cba:	8bfb      	ldrh	r3, [r7, #30]
 8000cbc:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000cc0:	b29b      	uxth	r3, r3
 8000cc2:	83fb      	strh	r3, [r7, #30]
	}

	sendFXCANMessage(talonFX, 0x204b540, (char[]){0, 1, 0, 0, 0, 0, valueInt & 255, (valueInt >> 8) & 255}, 8);
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	753b      	strb	r3, [r7, #20]
 8000cc8:	2301      	movs	r3, #1
 8000cca:	757b      	strb	r3, [r7, #21]
 8000ccc:	2300      	movs	r3, #0
 8000cce:	75bb      	strb	r3, [r7, #22]
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	75fb      	strb	r3, [r7, #23]
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	763b      	strb	r3, [r7, #24]
 8000cd8:	2300      	movs	r3, #0
 8000cda:	767b      	strb	r3, [r7, #25]
 8000cdc:	8bfb      	ldrh	r3, [r7, #30]
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	76bb      	strb	r3, [r7, #26]
 8000ce2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000ce6:	121b      	asrs	r3, r3, #8
 8000ce8:	b21b      	sxth	r3, r3
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	76fb      	strb	r3, [r7, #27]
 8000cee:	f107 0214 	add.w	r2, r7, #20
 8000cf2:	2308      	movs	r3, #8
 8000cf4:	4908      	ldr	r1, [pc, #32]	@ (8000d18 <setFX+0x88>)
 8000cf6:	68f8      	ldr	r0, [r7, #12]
 8000cf8:	f7ff ffb4 	bl	8000c64 <sendFXCANMessage>
	HAL_Delay(1);
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	f001 fb77 	bl	80023f0 <HAL_Delay>
}
 8000d02:	bf00      	nop
 8000d04:	3720      	adds	r7, #32
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	f3af 8000 	nop.w
 8000d10:	00000000 	.word	0x00000000
 8000d14:	40900000 	.word	0x40900000
 8000d18:	0204b540 	.word	0x0204b540

08000d1c <setNeutralModeFX>:

// set the Talon FX to coast or brake mode
void setNeutralModeFX(TalonFX *talonFX, NeutralModeValue neutralModeValue) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	460b      	mov	r3, r1
 8000d26:	70fb      	strb	r3, [r7, #3]
	char mode[] = { 0x21, 0x6E, 0x08, (neutralModeValue == COAST ? 0 : 1), 0, 0, 0, 0xAA};
 8000d28:	2321      	movs	r3, #33	@ 0x21
 8000d2a:	733b      	strb	r3, [r7, #12]
 8000d2c:	236e      	movs	r3, #110	@ 0x6e
 8000d2e:	737b      	strb	r3, [r7, #13]
 8000d30:	2308      	movs	r3, #8
 8000d32:	73bb      	strb	r3, [r7, #14]
 8000d34:	78fb      	ldrb	r3, [r7, #3]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	bf14      	ite	ne
 8000d3a:	2301      	movne	r3, #1
 8000d3c:	2300      	moveq	r3, #0
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	73fb      	strb	r3, [r7, #15]
 8000d42:	2300      	movs	r3, #0
 8000d44:	743b      	strb	r3, [r7, #16]
 8000d46:	2300      	movs	r3, #0
 8000d48:	747b      	strb	r3, [r7, #17]
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	74bb      	strb	r3, [r7, #18]
 8000d4e:	23aa      	movs	r3, #170	@ 0xaa
 8000d50:	74fb      	strb	r3, [r7, #19]
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 8000d52:	2300      	movs	r3, #0
 8000d54:	617b      	str	r3, [r7, #20]
 8000d56:	e00c      	b.n	8000d72 <setNeutralModeFX+0x56>
		sendFXCANMessage(talonFX, 0x2047c00, mode, 8);
 8000d58:	f107 020c 	add.w	r2, r7, #12
 8000d5c:	2308      	movs	r3, #8
 8000d5e:	490e      	ldr	r1, [pc, #56]	@ (8000d98 <setNeutralModeFX+0x7c>)
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f7ff ff7f 	bl	8000c64 <sendFXCANMessage>
		HAL_Delay(1);
 8000d66:	2001      	movs	r0, #1
 8000d68:	f001 fb42 	bl	80023f0 <HAL_Delay>
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	617b      	str	r3, [r7, #20]
 8000d72:	78fb      	ldrb	r3, [r7, #3]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d101      	bne.n	8000d7c <setNeutralModeFX+0x60>
 8000d78:	2202      	movs	r2, #2
 8000d7a:	e000      	b.n	8000d7e <setNeutralModeFX+0x62>
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	dce9      	bgt.n	8000d58 <setNeutralModeFX+0x3c>
	}
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000d84:	2308      	movs	r3, #8
 8000d86:	4a05      	ldr	r2, [pc, #20]	@ (8000d9c <setNeutralModeFX+0x80>)
 8000d88:	4903      	ldr	r1, [pc, #12]	@ (8000d98 <setNeutralModeFX+0x7c>)
 8000d8a:	6878      	ldr	r0, [r7, #4]
 8000d8c:	f7ff ff6a 	bl	8000c64 <sendFXCANMessage>
}
 8000d90:	bf00      	nop
 8000d92:	3718      	adds	r7, #24
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	02047c00 	.word	0x02047c00
 8000d9c:	0800db28 	.word	0x0800db28

08000da0 <applySupplyCurrentLimitFX>:

// apply a maximum supply current limit to the Talon FX
void applySupplyCurrentLimitFX(TalonFX *talonFX, float current) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x70, 0x08, 0, 0, 0, 0, 0xaa};
 8000dac:	4a19      	ldr	r2, [pc, #100]	@ (8000e14 <applySupplyCurrentLimitFX+0x74>)
 8000dae:	f107 0308 	add.w	r3, r7, #8
 8000db2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000db6:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(current, &x[3]);
 8000dba:	f107 0308 	add.w	r3, r7, #8
 8000dbe:	3303      	adds	r3, #3
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	ed97 0a00 	vldr	s0, [r7]
 8000dc6:	f001 fa49 	bl	800225c <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000dca:	f107 0208 	add.w	r2, r7, #8
 8000dce:	2308      	movs	r3, #8
 8000dd0:	4911      	ldr	r1, [pc, #68]	@ (8000e18 <applySupplyCurrentLimitFX+0x78>)
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f7ff ff46 	bl	8000c64 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000dd8:	2308      	movs	r3, #8
 8000dda:	4a10      	ldr	r2, [pc, #64]	@ (8000e1c <applySupplyCurrentLimitFX+0x7c>)
 8000ddc:	490e      	ldr	r1, [pc, #56]	@ (8000e18 <applySupplyCurrentLimitFX+0x78>)
 8000dde:	6878      	ldr	r0, [r7, #4]
 8000de0:	f7ff ff40 	bl	8000c64 <sendFXCANMessage>
	HAL_Delay(1);
 8000de4:	2001      	movs	r0, #1
 8000de6:	f001 fb03 	bl	80023f0 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000dea:	f107 0208 	add.w	r2, r7, #8
 8000dee:	2308      	movs	r3, #8
 8000df0:	4909      	ldr	r1, [pc, #36]	@ (8000e18 <applySupplyCurrentLimitFX+0x78>)
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f7ff ff36 	bl	8000c64 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000df8:	2308      	movs	r3, #8
 8000dfa:	4a08      	ldr	r2, [pc, #32]	@ (8000e1c <applySupplyCurrentLimitFX+0x7c>)
 8000dfc:	4906      	ldr	r1, [pc, #24]	@ (8000e18 <applySupplyCurrentLimitFX+0x78>)
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	f7ff ff30 	bl	8000c64 <sendFXCANMessage>
	HAL_Delay(1);
 8000e04:	2001      	movs	r0, #1
 8000e06:	f001 faf3 	bl	80023f0 <HAL_Delay>
}
 8000e0a:	bf00      	nop
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	0800db34 	.word	0x0800db34
 8000e18:	02047c00 	.word	0x02047c00
 8000e1c:	0800db28 	.word	0x0800db28

08000e20 <applyConfigFX>:

// apply PID parameter configurations to the Talon FX
void applyConfigFX(TalonFX *talonFX, Slot0Configs *config)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08c      	sub	sp, #48	@ 0x30
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
	double *configs[] = {
			&(config->kP),
 8000e2a:	683b      	ldr	r3, [r7, #0]
	double *configs[] = {
 8000e2c:	613b      	str	r3, [r7, #16]
			&(config->kI),
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	3308      	adds	r3, #8
	double *configs[] = {
 8000e32:	617b      	str	r3, [r7, #20]
			&(config->kD),
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	3310      	adds	r3, #16
	double *configs[] = {
 8000e38:	61bb      	str	r3, [r7, #24]
			&(config->kS),
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	3318      	adds	r3, #24
	double *configs[] = {
 8000e3e:	61fb      	str	r3, [r7, #28]
			&(config->kV),
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	3320      	adds	r3, #32
	double *configs[] = {
 8000e44:	623b      	str	r3, [r7, #32]
			&(config->kA),
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	3328      	adds	r3, #40	@ 0x28
	double *configs[] = {
 8000e4a:	627b      	str	r3, [r7, #36]	@ 0x24
			&(config->kG)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	3330      	adds	r3, #48	@ 0x30
	double *configs[] = {
 8000e50:	62bb      	str	r3, [r7, #40]	@ 0x28
	};

	for (int i = 0; i < 7; i++)
 8000e52:	2300      	movs	r3, #0
 8000e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e56:	e037      	b.n	8000ec8 <applyConfigFX+0xa8>
	{
		char x[] = { 0x21, 0x53 + i, 0x08, 0, 0, 0, 0, 0xaa };
 8000e58:	2321      	movs	r3, #33	@ 0x21
 8000e5a:	723b      	strb	r3, [r7, #8]
 8000e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	3353      	adds	r3, #83	@ 0x53
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	727b      	strb	r3, [r7, #9]
 8000e66:	2308      	movs	r3, #8
 8000e68:	72bb      	strb	r3, [r7, #10]
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	72fb      	strb	r3, [r7, #11]
 8000e6e:	2300      	movs	r3, #0
 8000e70:	733b      	strb	r3, [r7, #12]
 8000e72:	2300      	movs	r3, #0
 8000e74:	737b      	strb	r3, [r7, #13]
 8000e76:	2300      	movs	r3, #0
 8000e78:	73bb      	strb	r3, [r7, #14]
 8000e7a:	23aa      	movs	r3, #170	@ 0xaa
 8000e7c:	73fb      	strb	r3, [r7, #15]
		floatToByteArray(*configs[i], &x[3]);
 8000e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	3330      	adds	r3, #48	@ 0x30
 8000e84:	443b      	add	r3, r7
 8000e86:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000e8a:	ed93 7b00 	vldr	d7, [r3]
 8000e8e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e92:	f107 0308 	add.w	r3, r7, #8
 8000e96:	3303      	adds	r3, #3
 8000e98:	4618      	mov	r0, r3
 8000e9a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e9e:	f001 f9dd 	bl	800225c <floatToByteArray>
		sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000ea2:	f107 0208 	add.w	r2, r7, #8
 8000ea6:	2308      	movs	r3, #8
 8000ea8:	490b      	ldr	r1, [pc, #44]	@ (8000ed8 <applyConfigFX+0xb8>)
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f7ff feda 	bl	8000c64 <sendFXCANMessage>
		sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000eb0:	2308      	movs	r3, #8
 8000eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000edc <applyConfigFX+0xbc>)
 8000eb4:	4908      	ldr	r1, [pc, #32]	@ (8000ed8 <applyConfigFX+0xb8>)
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f7ff fed4 	bl	8000c64 <sendFXCANMessage>
		HAL_Delay(1);
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	f001 fa97 	bl	80023f0 <HAL_Delay>
	for (int i = 0; i < 7; i++)
 8000ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eca:	2b06      	cmp	r3, #6
 8000ecc:	ddc4      	ble.n	8000e58 <applyConfigFX+0x38>
	}
}
 8000ece:	bf00      	nop
 8000ed0:	bf00      	nop
 8000ed2:	3730      	adds	r7, #48	@ 0x30
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	02047c00 	.word	0x02047c00
 8000edc:	0800db28 	.word	0x0800db28

08000ee0 <setControlFX>:

// set the speed of a Talon FX using PID feedback
void setControlFX(TalonFX *talonFX, int velocity, double feedforward)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b088      	sub	sp, #32
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	ed87 0b00 	vstr	d0, [r7]
	// Get velocity value (3 bytes)
	if (velocity >= 0) {
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	db03      	blt.n	8000efc <setControlFX+0x1c>
		velocity *= 16;
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	011b      	lsls	r3, r3, #4
 8000ef8:	60bb      	str	r3, [r7, #8]
 8000efa:	e007      	b.n	8000f0c <setControlFX+0x2c>
	}
	else {
		velocity = 0x40000 - (-16 * velocity);
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	4a22      	ldr	r2, [pc, #136]	@ (8000f88 <setControlFX+0xa8>)
 8000f00:	1ad2      	subs	r2, r2, r3
 8000f02:	4613      	mov	r3, r2
 8000f04:	071b      	lsls	r3, r3, #28
 8000f06:	1a9b      	subs	r3, r3, r2
 8000f08:	011b      	lsls	r3, r3, #4
 8000f0a:	60bb      	str	r3, [r7, #8]
	}
	// Get feedforward value
	int feedforwardInt = feedforward * 100;
 8000f0c:	ed97 7b00 	vldr	d7, [r7]
 8000f10:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000f80 <setControlFX+0xa0>
 8000f14:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f18:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000f1c:	ee17 3a90 	vmov	r3, s15
 8000f20:	61fb      	str	r3, [r7, #28]
	if (feedforward < 0)
 8000f22:	ed97 7b00 	vldr	d7, [r7]
 8000f26:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		feedforwardInt = (~(feedforwardInt * -1)) + 1;


	char x[] = {0, 1, velocity & 0xff, (velocity >> 8) & 0xff, velocity >> 16 & 0xff, 0, feedforwardInt & 0xff, (feedforwardInt >> 8) & 0xff};
 8000f2e:	2300      	movs	r3, #0
 8000f30:	753b      	strb	r3, [r7, #20]
 8000f32:	2301      	movs	r3, #1
 8000f34:	757b      	strb	r3, [r7, #21]
 8000f36:	68bb      	ldr	r3, [r7, #8]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	75bb      	strb	r3, [r7, #22]
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	121b      	asrs	r3, r3, #8
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	75fb      	strb	r3, [r7, #23]
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	141b      	asrs	r3, r3, #16
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	763b      	strb	r3, [r7, #24]
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	767b      	strb	r3, [r7, #25]
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	76bb      	strb	r3, [r7, #26]
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	121b      	asrs	r3, r3, #8
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	76fb      	strb	r3, [r7, #27]
	sendFXCANMessage(talonFX, 0x2043700, x, 8);
 8000f5e:	f107 0214 	add.w	r2, r7, #20
 8000f62:	2308      	movs	r3, #8
 8000f64:	4909      	ldr	r1, [pc, #36]	@ (8000f8c <setControlFX+0xac>)
 8000f66:	68f8      	ldr	r0, [r7, #12]
 8000f68:	f7ff fe7c 	bl	8000c64 <sendFXCANMessage>
	HAL_Delay(1);
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	f001 fa3f 	bl	80023f0 <HAL_Delay>
}
 8000f72:	bf00      	nop
 8000f74:	3720      	adds	r7, #32
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	f3af 8000 	nop.w
 8000f80:	00000000 	.word	0x00000000
 8000f84:	40590000 	.word	0x40590000
 8000f88:	ffffc000 	.word	0xffffc000
 8000f8c:	02043700 	.word	0x02043700

08000f90 <voltageCycleClosedLoopRampPeriodFX>:

// Set the time taken (in seconds) to for the Talon FX to ramp up from 0% to 100% of target output speed
void voltageCycleClosedLoopRampPeriodFX(TalonFX *talonFX, float period)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x84, 0x08, 0x00, 0x00, 0x00, 0x00, 0xaa};
 8000f9c:	4a19      	ldr	r2, [pc, #100]	@ (8001004 <voltageCycleClosedLoopRampPeriodFX+0x74>)
 8000f9e:	f107 0308 	add.w	r3, r7, #8
 8000fa2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fa6:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(period, &x[3]);
 8000faa:	f107 0308 	add.w	r3, r7, #8
 8000fae:	3303      	adds	r3, #3
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	ed97 0a00 	vldr	s0, [r7]
 8000fb6:	f001 f951 	bl	800225c <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000fba:	f107 0208 	add.w	r2, r7, #8
 8000fbe:	2308      	movs	r3, #8
 8000fc0:	4911      	ldr	r1, [pc, #68]	@ (8001008 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f7ff fe4e 	bl	8000c64 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000fc8:	2308      	movs	r3, #8
 8000fca:	4a10      	ldr	r2, [pc, #64]	@ (800100c <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000fcc:	490e      	ldr	r1, [pc, #56]	@ (8001008 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f7ff fe48 	bl	8000c64 <sendFXCANMessage>
	HAL_Delay(1);
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	f001 fa0b 	bl	80023f0 <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000fda:	f107 0208 	add.w	r2, r7, #8
 8000fde:	2308      	movs	r3, #8
 8000fe0:	4909      	ldr	r1, [pc, #36]	@ (8001008 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff fe3e 	bl	8000c64 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000fe8:	2308      	movs	r3, #8
 8000fea:	4a08      	ldr	r2, [pc, #32]	@ (800100c <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000fec:	4906      	ldr	r1, [pc, #24]	@ (8001008 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f7ff fe38 	bl	8000c64 <sendFXCANMessage>
	HAL_Delay(1);
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	f001 f9fb 	bl	80023f0 <HAL_Delay>
}
 8000ffa:	bf00      	nop
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	0800db3c 	.word	0x0800db3c
 8001008:	02047c00 	.word	0x02047c00
 800100c:	0800db28 	.word	0x0800db28

08001010 <TalonFXInit>:

TalonFX TalonFXInit(FDCAN_HandleTypeDef *hfdcan, int32_t identifier)
{
 8001010:	b4b0      	push	{r4, r5, r7}
 8001012:	b08d      	sub	sp, #52	@ 0x34
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
	TalonFX talonFX = {
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	613b      	str	r3, [r7, #16]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	617b      	str	r3, [r7, #20]
 8001024:	4b0d      	ldr	r3, [pc, #52]	@ (800105c <TalonFXInit+0x4c>)
 8001026:	61bb      	str	r3, [r7, #24]
 8001028:	4b0d      	ldr	r3, [pc, #52]	@ (8001060 <TalonFXInit+0x50>)
 800102a:	61fb      	str	r3, [r7, #28]
 800102c:	4b0d      	ldr	r3, [pc, #52]	@ (8001064 <TalonFXInit+0x54>)
 800102e:	623b      	str	r3, [r7, #32]
 8001030:	4b0d      	ldr	r3, [pc, #52]	@ (8001068 <TalonFXInit+0x58>)
 8001032:	627b      	str	r3, [r7, #36]	@ 0x24
 8001034:	4b0d      	ldr	r3, [pc, #52]	@ (800106c <TalonFXInit+0x5c>)
 8001036:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001038:	4b0d      	ldr	r3, [pc, #52]	@ (8001070 <TalonFXInit+0x60>)
 800103a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			.applyConfig = applyConfigFX,
			.voltageCycleClosedLoopRampPeriod = voltageCycleClosedLoopRampPeriodFX,
			.setControl = setControlFX
	};

	return talonFX;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	461d      	mov	r5, r3
 8001040:	f107 0410 	add.w	r4, r7, #16
 8001044:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001046:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001048:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800104c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8001050:	68f8      	ldr	r0, [r7, #12]
 8001052:	3734      	adds	r7, #52	@ 0x34
 8001054:	46bd      	mov	sp, r7
 8001056:	bcb0      	pop	{r4, r5, r7}
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	08000c91 	.word	0x08000c91
 8001060:	08000d1d 	.word	0x08000d1d
 8001064:	08000da1 	.word	0x08000da1
 8001068:	08000e21 	.word	0x08000e21
 800106c:	08000ee1 	.word	0x08000ee1
 8001070:	08000f91 	.word	0x08000f91

08001074 <sendSRXCANMessage>:
#include "TalonSRX.h"

// send a CAN message to a Talon SRX
void sendSRXCANMessage(TalonSRX *talonSRX, int identifier, char *message, uint8_t length)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	607a      	str	r2, [r7, #4]
 8001080:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonSRX->hcan, talonSRX->identifier | identifier, message, length);
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	6818      	ldr	r0, [r3, #0]
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	685a      	ldr	r2, [r3, #4]
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	ea42 0103 	orr.w	r1, r2, r3
 8001090:	78fb      	ldrb	r3, [r7, #3]
 8001092:	687a      	ldr	r2, [r7, #4]
 8001094:	f000 faab 	bl	80015ee <sendCANMessage>
}
 8001098:	bf00      	nop
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <setInvertedSRX>:

// set the direction of a Talon SRX to be inverted
void setInvertedSRX(TalonSRX *talonSRX, bool invert)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
  talonSRX->inverted = invert;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	78fa      	ldrb	r2, [r7, #3]
 80010b0:	721a      	strb	r2, [r3, #8]
}
 80010b2:	bf00      	nop
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
	...

080010c0 <setSRX>:

// set the output magnitude of a Talon SRX
void setSRX(TalonSRX *talonSRX, double value)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b088      	sub	sp, #32
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	ed87 0b00 	vstr	d0, [r7]
	int valueInt = (int) (value * 1023);
 80010cc:	ed97 7b00 	vldr	d7, [r7]
 80010d0:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8001130 <setSRX+0x70>
 80010d4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80010d8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80010dc:	ee17 3a90 	vmov	r3, s15
 80010e0:	61fb      	str	r3, [r7, #28]

	sendSRXCANMessage(talonSRX, 0x2040200, (char[]){(valueInt >> 16) & 255, (valueInt >> 8) & 255, valueInt & 255, 0, 0, 0, 0x0b, talonSRX->inverted ? 0x40 : 0x00}, 8);
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	141b      	asrs	r3, r3, #16
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	753b      	strb	r3, [r7, #20]
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	121b      	asrs	r3, r3, #8
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	757b      	strb	r3, [r7, #21]
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	75bb      	strb	r3, [r7, #22]
 80010f8:	2300      	movs	r3, #0
 80010fa:	75fb      	strb	r3, [r7, #23]
 80010fc:	2300      	movs	r3, #0
 80010fe:	763b      	strb	r3, [r7, #24]
 8001100:	2300      	movs	r3, #0
 8001102:	767b      	strb	r3, [r7, #25]
 8001104:	230b      	movs	r3, #11
 8001106:	76bb      	strb	r3, [r7, #26]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	7a1b      	ldrb	r3, [r3, #8]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <setSRX+0x54>
 8001110:	2340      	movs	r3, #64	@ 0x40
 8001112:	e000      	b.n	8001116 <setSRX+0x56>
 8001114:	2300      	movs	r3, #0
 8001116:	76fb      	strb	r3, [r7, #27]
 8001118:	f107 0214 	add.w	r2, r7, #20
 800111c:	2308      	movs	r3, #8
 800111e:	4906      	ldr	r1, [pc, #24]	@ (8001138 <setSRX+0x78>)
 8001120:	68f8      	ldr	r0, [r7, #12]
 8001122:	f7ff ffa7 	bl	8001074 <sendSRXCANMessage>
}
 8001126:	bf00      	nop
 8001128:	3720      	adds	r7, #32
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	00000000 	.word	0x00000000
 8001134:	408ff800 	.word	0x408ff800
 8001138:	02040200 	.word	0x02040200

0800113c <TalonSRXInit>:

TalonSRX TalonSRXInit(FDCAN_HandleTypeDef *hcan, int32_t identifier)
{
 800113c:	b4b0      	push	{r4, r5, r7}
 800113e:	b08b      	sub	sp, #44	@ 0x2c
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
	TalonSRX talonSRX = {
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	617b      	str	r3, [r7, #20]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	61bb      	str	r3, [r7, #24]
 8001150:	2300      	movs	r3, #0
 8001152:	773b      	strb	r3, [r7, #28]
 8001154:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <TalonSRXInit+0x3c>)
 8001156:	623b      	str	r3, [r7, #32]
 8001158:	4b08      	ldr	r3, [pc, #32]	@ (800117c <TalonSRXInit+0x40>)
 800115a:	627b      	str	r3, [r7, #36]	@ 0x24
			.identifier = identifier,
			.inverted = false
	};


	return talonSRX;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	461d      	mov	r5, r3
 8001160:	f107 0414 	add.w	r4, r7, #20
 8001164:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001166:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001168:	6823      	ldr	r3, [r4, #0]
 800116a:	602b      	str	r3, [r5, #0]
}
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	372c      	adds	r7, #44	@ 0x2c
 8001170:	46bd      	mov	sp, r7
 8001172:	bcb0      	pop	{r4, r5, r7}
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	080010a1 	.word	0x080010a1
 800117c:	080010c1 	.word	0x080010c1

08001180 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b08a      	sub	sp, #40	@ 0x28
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001186:	f107 031c 	add.w	r3, r7, #28
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001192:	463b      	mov	r3, r7
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
 80011a0:	615a      	str	r2, [r3, #20]
 80011a2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011a4:	4b31      	ldr	r3, [pc, #196]	@ (800126c <MX_ADC1_Init+0xec>)
 80011a6:	4a32      	ldr	r2, [pc, #200]	@ (8001270 <MX_ADC1_Init+0xf0>)
 80011a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80011aa:	4b30      	ldr	r3, [pc, #192]	@ (800126c <MX_ADC1_Init+0xec>)
 80011ac:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80011b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80011b2:	4b2e      	ldr	r3, [pc, #184]	@ (800126c <MX_ADC1_Init+0xec>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011b8:	4b2c      	ldr	r3, [pc, #176]	@ (800126c <MX_ADC1_Init+0xec>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011be:	4b2b      	ldr	r3, [pc, #172]	@ (800126c <MX_ADC1_Init+0xec>)
 80011c0:	2204      	movs	r2, #4
 80011c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011c4:	4b29      	ldr	r3, [pc, #164]	@ (800126c <MX_ADC1_Init+0xec>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011ca:	4b28      	ldr	r3, [pc, #160]	@ (800126c <MX_ADC1_Init+0xec>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80011d0:	4b26      	ldr	r3, [pc, #152]	@ (800126c <MX_ADC1_Init+0xec>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011d6:	4b25      	ldr	r3, [pc, #148]	@ (800126c <MX_ADC1_Init+0xec>)
 80011d8:	2200      	movs	r2, #0
 80011da:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011dc:	4b23      	ldr	r3, [pc, #140]	@ (800126c <MX_ADC1_Init+0xec>)
 80011de:	2200      	movs	r2, #0
 80011e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011e2:	4b22      	ldr	r3, [pc, #136]	@ (800126c <MX_ADC1_Init+0xec>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80011e8:	4b20      	ldr	r3, [pc, #128]	@ (800126c <MX_ADC1_Init+0xec>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011ee:	4b1f      	ldr	r3, [pc, #124]	@ (800126c <MX_ADC1_Init+0xec>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80011f4:	4b1d      	ldr	r3, [pc, #116]	@ (800126c <MX_ADC1_Init+0xec>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80011fa:	4b1c      	ldr	r3, [pc, #112]	@ (800126c <MX_ADC1_Init+0xec>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8001202:	4b1a      	ldr	r3, [pc, #104]	@ (800126c <MX_ADC1_Init+0xec>)
 8001204:	2201      	movs	r2, #1
 8001206:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001208:	4818      	ldr	r0, [pc, #96]	@ (800126c <MX_ADC1_Init+0xec>)
 800120a:	f001 fb37 	bl	800287c <HAL_ADC_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001214:	f000 fdb2 	bl	8001d7c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001218:	2300      	movs	r3, #0
 800121a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800121c:	f107 031c 	add.w	r3, r7, #28
 8001220:	4619      	mov	r1, r3
 8001222:	4812      	ldr	r0, [pc, #72]	@ (800126c <MX_ADC1_Init+0xec>)
 8001224:	f002 fb44 	bl	80038b0 <HAL_ADCEx_MultiModeConfigChannel>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800122e:	f000 fda5 	bl	8001d7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001232:	4b10      	ldr	r3, [pc, #64]	@ (8001274 <MX_ADC1_Init+0xf4>)
 8001234:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001236:	2306      	movs	r3, #6
 8001238:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800123a:	2300      	movs	r3, #0
 800123c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800123e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001242:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001244:	2304      	movs	r3, #4
 8001246:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800124c:	2300      	movs	r3, #0
 800124e:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001250:	463b      	mov	r3, r7
 8001252:	4619      	mov	r1, r3
 8001254:	4805      	ldr	r0, [pc, #20]	@ (800126c <MX_ADC1_Init+0xec>)
 8001256:	f001 fe7f 	bl	8002f58 <HAL_ADC_ConfigChannel>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001260:	f000 fd8c 	bl	8001d7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001264:	bf00      	nop
 8001266:	3728      	adds	r7, #40	@ 0x28
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	2400008c 	.word	0x2400008c
 8001270:	40022000 	.word	0x40022000
 8001274:	25b00200 	.word	0x25b00200

08001278 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b0ba      	sub	sp, #232	@ 0xe8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001280:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]
 800128e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001290:	f107 0310 	add.w	r3, r7, #16
 8001294:	22c0      	movs	r2, #192	@ 0xc0
 8001296:	2100      	movs	r1, #0
 8001298:	4618      	mov	r0, r3
 800129a:	f00c fb51 	bl	800d940 <memset>
  if(adcHandle->Instance==ADC1)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a2b      	ldr	r2, [pc, #172]	@ (8001350 <HAL_ADC_MspInit+0xd8>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d14f      	bne.n	8001348 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80012a8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80012ac:	f04f 0300 	mov.w	r3, #0
 80012b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 80012b4:	2320      	movs	r3, #32
 80012b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 120;
 80012b8:	2378      	movs	r3, #120	@ 0x78
 80012ba:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 3;
 80012bc:	2303      	movs	r3, #3
 80012be:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80012c0:	2302      	movs	r3, #2
 80012c2:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80012c4:	2302      	movs	r3, #2
 80012c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 80012c8:	2340      	movs	r3, #64	@ 0x40
 80012ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80012cc:	2300      	movs	r3, #0
 80012ce:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80012d4:	2300      	movs	r3, #0
 80012d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012da:	f107 0310 	add.w	r3, r7, #16
 80012de:	4618      	mov	r0, r3
 80012e0:	f004 fb28 	bl	8005934 <HAL_RCCEx_PeriphCLKConfig>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 80012ea:	f000 fd47 	bl	8001d7c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80012ee:	4b19      	ldr	r3, [pc, #100]	@ (8001354 <HAL_ADC_MspInit+0xdc>)
 80012f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80012f4:	4a17      	ldr	r2, [pc, #92]	@ (8001354 <HAL_ADC_MspInit+0xdc>)
 80012f6:	f043 0320 	orr.w	r3, r3, #32
 80012fa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80012fe:	4b15      	ldr	r3, [pc, #84]	@ (8001354 <HAL_ADC_MspInit+0xdc>)
 8001300:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001304:	f003 0320 	and.w	r3, r3, #32
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130c:	4b11      	ldr	r3, [pc, #68]	@ (8001354 <HAL_ADC_MspInit+0xdc>)
 800130e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001312:	4a10      	ldr	r2, [pc, #64]	@ (8001354 <HAL_ADC_MspInit+0xdc>)
 8001314:	f043 0302 	orr.w	r3, r3, #2
 8001318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800131c:	4b0d      	ldr	r3, [pc, #52]	@ (8001354 <HAL_ADC_MspInit+0xdc>)
 800131e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_INP9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800132a:	2301      	movs	r3, #1
 800132c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001330:	2303      	movs	r3, #3
 8001332:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800133c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001340:	4619      	mov	r1, r3
 8001342:	4805      	ldr	r0, [pc, #20]	@ (8001358 <HAL_ADC_MspInit+0xe0>)
 8001344:	f003 f8c4 	bl	80044d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001348:	bf00      	nop
 800134a:	37e8      	adds	r7, #232	@ 0xe8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40022000 	.word	0x40022000
 8001354:	58024400 	.word	0x58024400
 8001358:	58020400 	.word	0x58020400

0800135c <initializeTalons>:
TalonSRX rightActuator;



// Initialize Talon "objects"
void initializeTalons() {
 800135c:	b5b0      	push	{r4, r5, r7, lr}
 800135e:	b088      	sub	sp, #32
 8001360:	af00      	add	r7, sp, #0
	frontLeft = TalonFXInit(&hfdcan1, FRONT_LEFT_WHEEL_ID);
 8001362:	4c3c      	ldr	r4, [pc, #240]	@ (8001454 <initializeTalons+0xf8>)
 8001364:	463b      	mov	r3, r7
 8001366:	2224      	movs	r2, #36	@ 0x24
 8001368:	493b      	ldr	r1, [pc, #236]	@ (8001458 <initializeTalons+0xfc>)
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff fe50 	bl	8001010 <TalonFXInit>
 8001370:	4625      	mov	r5, r4
 8001372:	463c      	mov	r4, r7
 8001374:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001376:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001378:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800137c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backLeft = TalonFXInit(&hfdcan1, BACK_LEFT_WHEEL_ID);
 8001380:	4c36      	ldr	r4, [pc, #216]	@ (800145c <initializeTalons+0x100>)
 8001382:	463b      	mov	r3, r7
 8001384:	2225      	movs	r2, #37	@ 0x25
 8001386:	4934      	ldr	r1, [pc, #208]	@ (8001458 <initializeTalons+0xfc>)
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fe41 	bl	8001010 <TalonFXInit>
 800138e:	4625      	mov	r5, r4
 8001390:	463c      	mov	r4, r7
 8001392:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001394:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001396:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800139a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	frontRight = TalonFXInit(&hfdcan1, FRONT_RIGHT_WHEEL_ID);
 800139e:	4c30      	ldr	r4, [pc, #192]	@ (8001460 <initializeTalons+0x104>)
 80013a0:	463b      	mov	r3, r7
 80013a2:	2226      	movs	r2, #38	@ 0x26
 80013a4:	492c      	ldr	r1, [pc, #176]	@ (8001458 <initializeTalons+0xfc>)
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff fe32 	bl	8001010 <TalonFXInit>
 80013ac:	4625      	mov	r5, r4
 80013ae:	463c      	mov	r4, r7
 80013b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013b4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013b8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backRight = TalonFXInit(&hfdcan1, BACK_RIGHT_WHEEL_ID);
 80013bc:	4c29      	ldr	r4, [pc, #164]	@ (8001464 <initializeTalons+0x108>)
 80013be:	463b      	mov	r3, r7
 80013c0:	220d      	movs	r2, #13
 80013c2:	4925      	ldr	r1, [pc, #148]	@ (8001458 <initializeTalons+0xfc>)
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff fe23 	bl	8001010 <TalonFXInit>
 80013ca:	4625      	mov	r5, r4
 80013cc:	463c      	mov	r4, r7
 80013ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013d2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013d6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrumRight = TalonFXInit(&hfdcan1, BUCKET_DRUM_ID);
 80013da:	4c23      	ldr	r4, [pc, #140]	@ (8001468 <initializeTalons+0x10c>)
 80013dc:	463b      	mov	r3, r7
 80013de:	2219      	movs	r2, #25
 80013e0:	491d      	ldr	r1, [pc, #116]	@ (8001458 <initializeTalons+0xfc>)
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff fe14 	bl	8001010 <TalonFXInit>
 80013e8:	4625      	mov	r5, r4
 80013ea:	463c      	mov	r4, r7
 80013ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013f0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80013f4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrumLeft = TalonFXInit(&hfdcan1, BUCKET_DRUM_LEFT_ID);
 80013f8:	4c1c      	ldr	r4, [pc, #112]	@ (800146c <initializeTalons+0x110>)
 80013fa:	463b      	mov	r3, r7
 80013fc:	223c      	movs	r2, #60	@ 0x3c
 80013fe:	4916      	ldr	r1, [pc, #88]	@ (8001458 <initializeTalons+0xfc>)
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff fe05 	bl	8001010 <TalonFXInit>
 8001406:	4625      	mov	r5, r4
 8001408:	463c      	mov	r4, r7
 800140a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800140c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800140e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001412:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

	leftActuator = TalonSRXInit(&hfdcan1, LEFT_ACTUATOR_ID);
 8001416:	4c16      	ldr	r4, [pc, #88]	@ (8001470 <initializeTalons+0x114>)
 8001418:	463b      	mov	r3, r7
 800141a:	2200      	movs	r2, #0
 800141c:	490e      	ldr	r1, [pc, #56]	@ (8001458 <initializeTalons+0xfc>)
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff fe8c 	bl	800113c <TalonSRXInit>
 8001424:	4625      	mov	r5, r4
 8001426:	463c      	mov	r4, r7
 8001428:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800142a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800142c:	6823      	ldr	r3, [r4, #0]
 800142e:	602b      	str	r3, [r5, #0]
	rightActuator = TalonSRXInit(&hfdcan1, RIGHT_ACTUATOR_ID);
 8001430:	4c10      	ldr	r4, [pc, #64]	@ (8001474 <initializeTalons+0x118>)
 8001432:	463b      	mov	r3, r7
 8001434:	2201      	movs	r2, #1
 8001436:	4908      	ldr	r1, [pc, #32]	@ (8001458 <initializeTalons+0xfc>)
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff fe7f 	bl	800113c <TalonSRXInit>
 800143e:	4625      	mov	r5, r4
 8001440:	463c      	mov	r4, r7
 8001442:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001444:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001446:	6823      	ldr	r3, [r4, #0]
 8001448:	602b      	str	r3, [r5, #0]
}
 800144a:	bf00      	nop
 800144c:	3720      	adds	r7, #32
 800144e:	46bd      	mov	sp, r7
 8001450:	bdb0      	pop	{r4, r5, r7, pc}
 8001452:	bf00      	nop
 8001454:	240000f0 	.word	0x240000f0
 8001458:	240001d8 	.word	0x240001d8
 800145c:	24000110 	.word	0x24000110
 8001460:	24000130 	.word	0x24000130
 8001464:	24000150 	.word	0x24000150
 8001468:	24000170 	.word	0x24000170
 800146c:	24000190 	.word	0x24000190
 8001470:	240001b0 	.word	0x240001b0
 8001474:	240001c4 	.word	0x240001c4

08001478 <directControl>:

// Given packet from Jetson, set outputs of motors and actuators
void directControl(SerialPacket packet, int enableSync)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	e883 0003 	stmia.w	r3, {r0, r1}
 8001486:	607a      	str	r2, [r7, #4]
	// Send global enable frame (so that Talons actively receive CAN packets)
	sendGlobalEnableFrame(&hfdcan1);
 8001488:	483d      	ldr	r0, [pc, #244]	@ (8001580 <directControl+0x108>)
 800148a:	f000 f8d1 	bl	8001630 <sendGlobalEnableFrame>

	// Set output speeds of left motors
	int8_t leftSpeed = packet.top_left_wheel; // a value between 0 and 0xff (-127 and 128)
 800148e:	7abb      	ldrb	r3, [r7, #10]
 8001490:	75fb      	strb	r3, [r7, #23]
	// invert because of the way the motors are mounted
	frontLeft.setControl(&frontLeft, ((int8_t)(leftSpeed - 127)) * -1, 0); // sets velocity of TalonFX (in turns per second) to leftSpeed
 8001492:	4b3c      	ldr	r3, [pc, #240]	@ (8001584 <directControl+0x10c>)
 8001494:	699b      	ldr	r3, [r3, #24]
 8001496:	7dfa      	ldrb	r2, [r7, #23]
 8001498:	3a7f      	subs	r2, #127	@ 0x7f
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	b252      	sxtb	r2, r2
 800149e:	4252      	negs	r2, r2
 80014a0:	ed9f 0b33 	vldr	d0, [pc, #204]	@ 8001570 <directControl+0xf8>
 80014a4:	4611      	mov	r1, r2
 80014a6:	4837      	ldr	r0, [pc, #220]	@ (8001584 <directControl+0x10c>)
 80014a8:	4798      	blx	r3
	backLeft.setControl(&backLeft, ((int8_t)(leftSpeed - 127)) * -1, 0);
 80014aa:	4b37      	ldr	r3, [pc, #220]	@ (8001588 <directControl+0x110>)
 80014ac:	699b      	ldr	r3, [r3, #24]
 80014ae:	7dfa      	ldrb	r2, [r7, #23]
 80014b0:	3a7f      	subs	r2, #127	@ 0x7f
 80014b2:	b2d2      	uxtb	r2, r2
 80014b4:	b252      	sxtb	r2, r2
 80014b6:	4252      	negs	r2, r2
 80014b8:	ed9f 0b2d 	vldr	d0, [pc, #180]	@ 8001570 <directControl+0xf8>
 80014bc:	4611      	mov	r1, r2
 80014be:	4832      	ldr	r0, [pc, #200]	@ (8001588 <directControl+0x110>)
 80014c0:	4798      	blx	r3


	// Set output speeds of right motors
	int8_t rightSpeed = packet.top_right_wheel;
 80014c2:	7b3b      	ldrb	r3, [r7, #12]
 80014c4:	75bb      	strb	r3, [r7, #22]
	frontRight.setControl(&frontRight, ((int8_t)(rightSpeed - 127)), 0);
 80014c6:	4b31      	ldr	r3, [pc, #196]	@ (800158c <directControl+0x114>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	7dba      	ldrb	r2, [r7, #22]
 80014cc:	3a7f      	subs	r2, #127	@ 0x7f
 80014ce:	b2d2      	uxtb	r2, r2
 80014d0:	b252      	sxtb	r2, r2
 80014d2:	ed9f 0b27 	vldr	d0, [pc, #156]	@ 8001570 <directControl+0xf8>
 80014d6:	4611      	mov	r1, r2
 80014d8:	482c      	ldr	r0, [pc, #176]	@ (800158c <directControl+0x114>)
 80014da:	4798      	blx	r3
	backRight.setControl(&backRight, ((int8_t)(rightSpeed - 127)), 0);
 80014dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001590 <directControl+0x118>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	7dba      	ldrb	r2, [r7, #22]
 80014e2:	3a7f      	subs	r2, #127	@ 0x7f
 80014e4:	b2d2      	uxtb	r2, r2
 80014e6:	b252      	sxtb	r2, r2
 80014e8:	ed9f 0b21 	vldr	d0, [pc, #132]	@ 8001570 <directControl+0xf8>
 80014ec:	4611      	mov	r1, r2
 80014ee:	4828      	ldr	r0, [pc, #160]	@ (8001590 <directControl+0x118>)
 80014f0:	4798      	blx	r3


	// Set output speed of the bucket drum motor
	int8_t bucketDrumSpeed = packet.drum;
 80014f2:	7bbb      	ldrb	r3, [r7, #14]
 80014f4:	757b      	strb	r3, [r7, #21]
	bucketDrumRight.setControl(&bucketDrumRight, ((int8_t)(bucketDrumSpeed - 127)), 0);
 80014f6:	4b27      	ldr	r3, [pc, #156]	@ (8001594 <directControl+0x11c>)
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	7d7a      	ldrb	r2, [r7, #21]
 80014fc:	3a7f      	subs	r2, #127	@ 0x7f
 80014fe:	b2d2      	uxtb	r2, r2
 8001500:	b252      	sxtb	r2, r2
 8001502:	ed9f 0b1b 	vldr	d0, [pc, #108]	@ 8001570 <directControl+0xf8>
 8001506:	4611      	mov	r1, r2
 8001508:	4822      	ldr	r0, [pc, #136]	@ (8001594 <directControl+0x11c>)
 800150a:	4798      	blx	r3
	bucketDrumLeft.setControl(&bucketDrumLeft, ((int8_t)(bucketDrumSpeed - 127)) * -1, 0); // todo: talon fx 60 is possibly set to inverted.
 800150c:	4b22      	ldr	r3, [pc, #136]	@ (8001598 <directControl+0x120>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	7d7a      	ldrb	r2, [r7, #21]
 8001512:	3a7f      	subs	r2, #127	@ 0x7f
 8001514:	b2d2      	uxtb	r2, r2
 8001516:	b252      	sxtb	r2, r2
 8001518:	4252      	negs	r2, r2
 800151a:	ed9f 0b15 	vldr	d0, [pc, #84]	@ 8001570 <directControl+0xf8>
 800151e:	4611      	mov	r1, r2
 8001520:	481d      	ldr	r0, [pc, #116]	@ (8001598 <directControl+0x120>)
 8001522:	4798      	blx	r3


	// Set outputs of linear actuators
	float actuatorOutput = (packet.actuator - 127) / 127.0;
 8001524:	7bfb      	ldrb	r3, [r7, #15]
 8001526:	3b7f      	subs	r3, #127	@ 0x7f
 8001528:	ee07 3a90 	vmov	s15, r3
 800152c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001530:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 8001578 <directControl+0x100>
 8001534:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001538:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800153c:	edc7 7a04 	vstr	s15, [r7, #16]
	leftActuator.set(&leftActuator, actuatorOutput);
 8001540:	4b16      	ldr	r3, [pc, #88]	@ (800159c <directControl+0x124>)
 8001542:	691b      	ldr	r3, [r3, #16]
 8001544:	edd7 7a04 	vldr	s15, [r7, #16]
 8001548:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800154c:	eeb0 0b47 	vmov.f64	d0, d7
 8001550:	4812      	ldr	r0, [pc, #72]	@ (800159c <directControl+0x124>)
 8001552:	4798      	blx	r3
	rightActuator.set(&rightActuator, actuatorOutput);
 8001554:	4b12      	ldr	r3, [pc, #72]	@ (80015a0 <directControl+0x128>)
 8001556:	691b      	ldr	r3, [r3, #16]
 8001558:	edd7 7a04 	vldr	s15, [r7, #16]
 800155c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001560:	eeb0 0b47 	vmov.f64	d0, d7
 8001564:	480e      	ldr	r0, [pc, #56]	@ (80015a0 <directControl+0x128>)
 8001566:	4798      	blx	r3
}
 8001568:	bf00      	nop
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
	...
 800157c:	405fc000 	.word	0x405fc000
 8001580:	240001d8 	.word	0x240001d8
 8001584:	240000f0 	.word	0x240000f0
 8001588:	24000110 	.word	0x24000110
 800158c:	24000130 	.word	0x24000130
 8001590:	24000150 	.word	0x24000150
 8001594:	24000170 	.word	0x24000170
 8001598:	24000190 	.word	0x24000190
 800159c:	240001b0 	.word	0x240001b0
 80015a0:	240001c4 	.word	0x240001c4

080015a4 <writeDebug>:

extern UART_HandleTypeDef huart3;


void writeDebug(const char *buffer, uint8_t length)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	460b      	mov	r3, r1
 80015ae:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 80015b0:	78fb      	ldrb	r3, [r7, #3]
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	f04f 33ff 	mov.w	r3, #4294967295
 80015b8:	6879      	ldr	r1, [r7, #4]
 80015ba:	4803      	ldr	r0, [pc, #12]	@ (80015c8 <writeDebug+0x24>)
 80015bc:	f007 f9d0 	bl	8008960 <HAL_UART_Transmit>
}
 80015c0:	bf00      	nop
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	24000348 	.word	0x24000348

080015cc <writeDebugString>:


// print a string to the serial console
void writeDebugString(const char *buffer)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7fe fe83 	bl	80002e0 <strlen>
 80015da:	4603      	mov	r3, r0
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	4619      	mov	r1, r3
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7ff ffdf 	bl	80015a4 <writeDebug>
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <sendCANMessage>:
/* Includes ------------------------------------------------------------------*/
#include "fdcan.h"

/* USER CODE BEGIN 0 */
void sendCANMessage(FDCAN_HandleTypeDef *hfdcan, int identifier, char *message, uint8_t length)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b08e      	sub	sp, #56	@ 0x38
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
 80015fa:	70fb      	strb	r3, [r7, #3]
	  uint32_t mb;
	  FDCAN_TxHeaderTypeDef hdr;

	  hdr.Identifier = identifier;
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	613b      	str	r3, [r7, #16]
	  hdr.IdType = FDCAN_EXTENDED_ID;
 8001600:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001604:	617b      	str	r3, [r7, #20]
	  hdr.TxFrameType = FDCAN_DATA_FRAME;
 8001606:	2300      	movs	r3, #0
 8001608:	61bb      	str	r3, [r7, #24]
	  hdr.DataLength = length;
 800160a:	78fb      	ldrb	r3, [r7, #3]
 800160c:	61fb      	str	r3, [r7, #28]
	  //hdr.TransmitGlobalTime = DISABLE;

	  if (HAL_FDCAN_AddMessageToTxBuffer(hfdcan, &hdr, (unsigned char *) message, &mb) != HAL_OK)
 800160e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001612:	f107 0110 	add.w	r1, r7, #16
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	68f8      	ldr	r0, [r7, #12]
 800161a:	f002 fce5 	bl	8003fe8 <HAL_FDCAN_AddMessageToTxBuffer>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <sendCANMessage+0x3a>
		Error_Handler();
 8001624:	f000 fbaa 	bl	8001d7c <Error_Handler>
}
 8001628:	bf00      	nop
 800162a:	3738      	adds	r7, #56	@ 0x38
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <sendGlobalEnableFrame>:

// send the Global Enable Frame required to enable the Talon motor controllers
void sendGlobalEnableFrame(FDCAN_HandleTypeDef *hfdcan)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b08c      	sub	sp, #48	@ 0x30
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
	  uint32_t mb;
	  FDCAN_TxHeaderTypeDef hdr;

	  hdr.Identifier = 0x401bf;
 8001638:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <sendGlobalEnableFrame+0x3c>)
 800163a:	60bb      	str	r3, [r7, #8]
	  hdr.IdType = FDCAN_EXTENDED_ID;
 800163c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001640:	60fb      	str	r3, [r7, #12]
	  hdr.TxFrameType = FDCAN_DATA_FRAME;
 8001642:	2300      	movs	r3, #0
 8001644:	613b      	str	r3, [r7, #16]
	  hdr.DataLength = 2;
 8001646:	2302      	movs	r3, #2
 8001648:	617b      	str	r3, [r7, #20]
	  //hdr.TransmitGlobalTime = DISABLE;

	  if (HAL_FDCAN_AddMessageToTxBuffer(hfdcan, &hdr, (unsigned char *) "\x01\x00", &mb) != HAL_OK)
 800164a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800164e:	f107 0108 	add.w	r1, r7, #8
 8001652:	4a07      	ldr	r2, [pc, #28]	@ (8001670 <sendGlobalEnableFrame+0x40>)
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f002 fcc7 	bl	8003fe8 <HAL_FDCAN_AddMessageToTxBuffer>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <sendGlobalEnableFrame+0x34>
		Error_Handler();
 8001660:	f000 fb8c 	bl	8001d7c <Error_Handler>
}
 8001664:	bf00      	nop
 8001666:	3730      	adds	r7, #48	@ 0x30
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	000401bf 	.word	0x000401bf
 8001670:	0800db44 	.word	0x0800db44

08001674 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001678:	4b2e      	ldr	r3, [pc, #184]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 800167a:	4a2f      	ldr	r2, [pc, #188]	@ (8001738 <MX_FDCAN1_Init+0xc4>)
 800167c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800167e:	4b2d      	ldr	r3, [pc, #180]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 8001680:	2200      	movs	r2, #0
 8001682:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001684:	4b2b      	ldr	r3, [pc, #172]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 8001686:	2200      	movs	r2, #0
 8001688:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800168a:	4b2a      	ldr	r3, [pc, #168]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 800168c:	2200      	movs	r2, #0
 800168e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001690:	4b28      	ldr	r3, [pc, #160]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 8001692:	2200      	movs	r2, #0
 8001694:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001696:	4b27      	ldr	r3, [pc, #156]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 8001698:	2200      	movs	r2, #0
 800169a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 800169c:	4b25      	ldr	r3, [pc, #148]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 800169e:	2210      	movs	r2, #16
 80016a0:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80016a2:	4b24      	ldr	r3, [pc, #144]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 80016a8:	4b22      	ldr	r3, [pc, #136]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80016ae:	4b21      	ldr	r3, [pc, #132]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80016b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016b6:	2201      	movs	r2, #1
 80016b8:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80016ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016bc:	2201      	movs	r2, #1
 80016be:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80016c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80016c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016c8:	2201      	movs	r2, #1
 80016ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80016cc:	4b19      	ldr	r3, [pc, #100]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80016d2:	4b18      	ldr	r3, [pc, #96]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80016d8:	4b16      	ldr	r3, [pc, #88]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016da:	2200      	movs	r2, #0
 80016dc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 80016de:	4b15      	ldr	r3, [pc, #84]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80016e4:	4b13      	ldr	r3, [pc, #76]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016e6:	2204      	movs	r2, #4
 80016e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80016ea:	4b12      	ldr	r3, [pc, #72]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80016f0:	4b10      	ldr	r3, [pc, #64]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016f2:	2204      	movs	r2, #4
 80016f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80016f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80016fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 80016fe:	2204      	movs	r2, #4
 8001700:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001702:	4b0c      	ldr	r3, [pc, #48]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 8001704:	2200      	movs	r2, #0
 8001706:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001708:	4b0a      	ldr	r3, [pc, #40]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 800170a:	2200      	movs	r2, #0
 800170c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 800170e:	4b09      	ldr	r3, [pc, #36]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 8001710:	2200      	movs	r2, #0
 8001712:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001714:	4b07      	ldr	r3, [pc, #28]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 8001716:	2200      	movs	r2, #0
 8001718:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800171a:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 800171c:	2204      	movs	r2, #4
 800171e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001720:	4804      	ldr	r0, [pc, #16]	@ (8001734 <MX_FDCAN1_Init+0xc0>)
 8001722:	f002 fa83 	bl	8003c2c <HAL_FDCAN_Init>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 800172c:	f000 fb26 	bl	8001d7c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}
 8001734:	240001d8 	.word	0x240001d8
 8001738:	4000a000 	.word	0x4000a000

0800173c <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b0ba      	sub	sp, #232	@ 0xe8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001744:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001754:	f107 0310 	add.w	r3, r7, #16
 8001758:	22c0      	movs	r2, #192	@ 0xc0
 800175a:	2100      	movs	r1, #0
 800175c:	4618      	mov	r0, r3
 800175e:	f00c f8ef 	bl	800d940 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a27      	ldr	r2, [pc, #156]	@ (8001804 <HAL_FDCAN_MspInit+0xc8>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d147      	bne.n	80017fc <HAL_FDCAN_MspInit+0xc0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800176c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001770:	f04f 0300 	mov.w	r3, #0
 8001774:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001778:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800177c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001780:	f107 0310 	add.w	r3, r7, #16
 8001784:	4618      	mov	r0, r3
 8001786:	f004 f8d5 	bl	8005934 <HAL_RCCEx_PeriphCLKConfig>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001790:	f000 faf4 	bl	8001d7c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001794:	4b1c      	ldr	r3, [pc, #112]	@ (8001808 <HAL_FDCAN_MspInit+0xcc>)
 8001796:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800179a:	4a1b      	ldr	r2, [pc, #108]	@ (8001808 <HAL_FDCAN_MspInit+0xcc>)
 800179c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017a0:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80017a4:	4b18      	ldr	r3, [pc, #96]	@ (8001808 <HAL_FDCAN_MspInit+0xcc>)
 80017a6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80017aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b2:	4b15      	ldr	r3, [pc, #84]	@ (8001808 <HAL_FDCAN_MspInit+0xcc>)
 80017b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017b8:	4a13      	ldr	r2, [pc, #76]	@ (8001808 <HAL_FDCAN_MspInit+0xcc>)
 80017ba:	f043 0301 	orr.w	r3, r3, #1
 80017be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017c2:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <HAL_FDCAN_MspInit+0xcc>)
 80017c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80017d0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80017d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d8:	2302      	movs	r3, #2
 80017da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017de:	2300      	movs	r3, #0
 80017e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e4:	2300      	movs	r3, #0
 80017e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80017ea:	2309      	movs	r3, #9
 80017ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80017f4:	4619      	mov	r1, r3
 80017f6:	4805      	ldr	r0, [pc, #20]	@ (800180c <HAL_FDCAN_MspInit+0xd0>)
 80017f8:	f002 fe6a 	bl	80044d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80017fc:	bf00      	nop
 80017fe:	37e8      	adds	r7, #232	@ 0xe8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	4000a000 	.word	0x4000a000
 8001808:	58024400 	.word	0x58024400
 800180c:	58020000 	.word	0x58020000

08001810 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001810:	b5b0      	push	{r4, r5, r7, lr}
 8001812:	b092      	sub	sp, #72	@ 0x48
 8001814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	pdp = PDPInit(&hfdcan1, 62);
 8001816:	4c1b      	ldr	r4, [pc, #108]	@ (8001884 <MX_FREERTOS_Init+0x74>)
 8001818:	463b      	mov	r3, r7
 800181a:	223e      	movs	r2, #62	@ 0x3e
 800181c:	491a      	ldr	r1, [pc, #104]	@ (8001888 <MX_FREERTOS_Init+0x78>)
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff f9ee 	bl	8000c00 <PDPInit>
 8001824:	4620      	mov	r0, r4
 8001826:	463b      	mov	r3, r7
 8001828:	2248      	movs	r2, #72	@ 0x48
 800182a:	4619      	mov	r1, r3
 800182c:	f00c f914 	bl	800da58 <memcpy>
	leftPot = PotInit(&hadc1);
 8001830:	4c16      	ldr	r4, [pc, #88]	@ (800188c <MX_FREERTOS_Init+0x7c>)
 8001832:	463b      	mov	r3, r7
 8001834:	4916      	ldr	r1, [pc, #88]	@ (8001890 <MX_FREERTOS_Init+0x80>)
 8001836:	4618      	mov	r0, r3
 8001838:	f000 face 	bl	8001dd8 <PotInit>
 800183c:	4625      	mov	r5, r4
 800183e:	463c      	mov	r4, r7
 8001840:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001842:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001844:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001848:	e885 0003 	stmia.w	r5, {r0, r1}
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(ControlTaskFunction, NULL, &ControlTask_attributes);
 800184c:	4a11      	ldr	r2, [pc, #68]	@ (8001894 <MX_FREERTOS_Init+0x84>)
 800184e:	2100      	movs	r1, #0
 8001850:	4811      	ldr	r0, [pc, #68]	@ (8001898 <MX_FREERTOS_Init+0x88>)
 8001852:	f009 fb07 	bl	800ae64 <osThreadNew>
 8001856:	4603      	mov	r3, r0
 8001858:	4a10      	ldr	r2, [pc, #64]	@ (800189c <MX_FREERTOS_Init+0x8c>)
 800185a:	6013      	str	r3, [r2, #0]

  /* creation of FeedbackTask */
  FeedbackTaskHandle = osThreadNew(FeedbackTaskFunction, NULL, &FeedbackTask_attributes);
 800185c:	4a10      	ldr	r2, [pc, #64]	@ (80018a0 <MX_FREERTOS_Init+0x90>)
 800185e:	2100      	movs	r1, #0
 8001860:	4810      	ldr	r0, [pc, #64]	@ (80018a4 <MX_FREERTOS_Init+0x94>)
 8001862:	f009 faff 	bl	800ae64 <osThreadNew>
 8001866:	4603      	mov	r3, r0
 8001868:	4a0f      	ldr	r2, [pc, #60]	@ (80018a8 <MX_FREERTOS_Init+0x98>)
 800186a:	6013      	str	r3, [r2, #0]

  /* creation of ADCTask */
  ADCTaskHandle = osThreadNew(ADCTaskFunction, NULL, &ADCTask_attributes);
 800186c:	4a0f      	ldr	r2, [pc, #60]	@ (80018ac <MX_FREERTOS_Init+0x9c>)
 800186e:	2100      	movs	r1, #0
 8001870:	480f      	ldr	r0, [pc, #60]	@ (80018b0 <MX_FREERTOS_Init+0xa0>)
 8001872:	f009 faf7 	bl	800ae64 <osThreadNew>
 8001876:	4603      	mov	r3, r0
 8001878:	4a0e      	ldr	r2, [pc, #56]	@ (80018b4 <MX_FREERTOS_Init+0xa4>)
 800187a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800187c:	bf00      	nop
 800187e:	3748      	adds	r7, #72	@ 0x48
 8001880:	46bd      	mov	sp, r7
 8001882:	bdb0      	pop	{r4, r5, r7, pc}
 8001884:	24000278 	.word	0x24000278
 8001888:	240001d8 	.word	0x240001d8
 800188c:	240002c0 	.word	0x240002c0
 8001890:	2400008c 	.word	0x2400008c
 8001894:	0800dc28 	.word	0x0800dc28
 8001898:	080018b9 	.word	0x080018b9
 800189c:	240002d8 	.word	0x240002d8
 80018a0:	0800dc4c 	.word	0x0800dc4c
 80018a4:	080018e9 	.word	0x080018e9
 80018a8:	240002dc 	.word	0x240002dc
 80018ac:	0800dc70 	.word	0x0800dc70
 80018b0:	08001a6d 	.word	0x08001a6d
 80018b4:	240002e0 	.word	0x240002e0

080018b8 <ControlTaskFunction>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_ControlTaskFunction */
void ControlTaskFunction(void *argument)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ControlTaskFunction */
  /* Infinite loop */
  for(;;)
  {
	directControl(motorValues, enableSync); // send CAN packets to motors to set motor speeds
 80018c0:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <ControlTaskFunction+0x28>)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	4b07      	ldr	r3, [pc, #28]	@ (80018e4 <ControlTaskFunction+0x2c>)
 80018c6:	6818      	ldr	r0, [r3, #0]
 80018c8:	4601      	mov	r1, r0
 80018ca:	6858      	ldr	r0, [r3, #4]
 80018cc:	4603      	mov	r3, r0
 80018ce:	4608      	mov	r0, r1
 80018d0:	4619      	mov	r1, r3
 80018d2:	f7ff fdd1 	bl	8001478 <directControl>
    osDelay(1);
 80018d6:	2001      	movs	r0, #1
 80018d8:	f009 fb56 	bl	800af88 <osDelay>
	directControl(motorValues, enableSync); // send CAN packets to motors to set motor speeds
 80018dc:	bf00      	nop
 80018de:	e7ef      	b.n	80018c0 <ControlTaskFunction+0x8>
 80018e0:	240002e4 	.word	0x240002e4
 80018e4:	24000008 	.word	0x24000008

080018e8 <FeedbackTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FeedbackTaskFunction */
void FeedbackTaskFunction(void *argument)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b096      	sub	sp, #88	@ 0x58
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FeedbackTaskFunction */
  /* Infinite loop */
  for(;;)
  {
	  if (count % 10 == 0) {
 80018f0:	4b5a      	ldr	r3, [pc, #360]	@ (8001a5c <FeedbackTaskFunction+0x174>)
 80018f2:	6819      	ldr	r1, [r3, #0]
 80018f4:	4b5a      	ldr	r3, [pc, #360]	@ (8001a60 <FeedbackTaskFunction+0x178>)
 80018f6:	fb83 2301 	smull	r2, r3, r3, r1
 80018fa:	109a      	asrs	r2, r3, #2
 80018fc:	17cb      	asrs	r3, r1, #31
 80018fe:	1ad2      	subs	r2, r2, r3
 8001900:	4613      	mov	r3, r2
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	4413      	add	r3, r2
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	1aca      	subs	r2, r1, r3
 800190a:	2a00      	cmp	r2, #0
 800190c:	f040 80a1 	bne.w	8001a52 <FeedbackTaskFunction+0x16a>

	  		pdp.requestCurrentReadings(&pdp);
 8001910:	4b54      	ldr	r3, [pc, #336]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 8001912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001914:	4853      	ldr	r0, [pc, #332]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 8001916:	4798      	blx	r3

	  		for (int i = 0; i < 10; i++)
 8001918:	2300      	movs	r3, #0
 800191a:	657b      	str	r3, [r7, #84]	@ 0x54
 800191c:	e014      	b.n	8001948 <FeedbackTaskFunction+0x60>
	  		{
	  			if (pdp.receivedNew0 && pdp.receivedNew40 && pdp.receivedNew80)
 800191e:	4b51      	ldr	r3, [pc, #324]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 8001920:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001924:	2b00      	cmp	r3, #0
 8001926:	d009      	beq.n	800193c <FeedbackTaskFunction+0x54>
 8001928:	4b4e      	ldr	r3, [pc, #312]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 800192a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800192e:	2b00      	cmp	r3, #0
 8001930:	d004      	beq.n	800193c <FeedbackTaskFunction+0x54>
 8001932:	4b4c      	ldr	r3, [pc, #304]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 8001934:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001938:	2b00      	cmp	r3, #0
 800193a:	d109      	bne.n	8001950 <FeedbackTaskFunction+0x68>
	  				break;

	  			HAL_Delay(1);
 800193c:	2001      	movs	r0, #1
 800193e:	f000 fd57 	bl	80023f0 <HAL_Delay>
	  		for (int i = 0; i < 10; i++)
 8001942:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001944:	3301      	adds	r3, #1
 8001946:	657b      	str	r3, [r7, #84]	@ 0x54
 8001948:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800194a:	2b09      	cmp	r3, #9
 800194c:	dde7      	ble.n	800191e <FeedbackTaskFunction+0x36>
 800194e:	e000      	b.n	8001952 <FeedbackTaskFunction+0x6a>
	  				break;
 8001950:	bf00      	nop
	  		}

	  		float motorCurrents[8];
	  		motorCurrents[0] = pdp.getChannelCurrent(&pdp, FRONT_LEFT_WHEEL_PDP_ID);
 8001952:	4b44      	ldr	r3, [pc, #272]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 8001954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001956:	210c      	movs	r1, #12
 8001958:	4842      	ldr	r0, [pc, #264]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 800195a:	4798      	blx	r3
 800195c:	eef0 7a40 	vmov.f32	s15, s0
 8001960:	edc7 7a02 	vstr	s15, [r7, #8]
	  		motorCurrents[1] = pdp.getChannelCurrent(&pdp, BACK_LEFT_WHEEL_PDP_ID);
 8001964:	4b3f      	ldr	r3, [pc, #252]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 8001966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001968:	210d      	movs	r1, #13
 800196a:	483e      	ldr	r0, [pc, #248]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 800196c:	4798      	blx	r3
 800196e:	eef0 7a40 	vmov.f32	s15, s0
 8001972:	edc7 7a03 	vstr	s15, [r7, #12]
	  		motorCurrents[2] = pdp.getChannelCurrent(&pdp, FRONT_RIGHT_WHEEL_PDP_ID);
 8001976:	4b3b      	ldr	r3, [pc, #236]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 8001978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800197a:	2103      	movs	r1, #3
 800197c:	4839      	ldr	r0, [pc, #228]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 800197e:	4798      	blx	r3
 8001980:	eef0 7a40 	vmov.f32	s15, s0
 8001984:	edc7 7a04 	vstr	s15, [r7, #16]
	  		motorCurrents[3] = pdp.getChannelCurrent(&pdp, BACK_RIGHT_WHEEL_PDP_ID);
 8001988:	4b36      	ldr	r3, [pc, #216]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 800198a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800198c:	2101      	movs	r1, #1
 800198e:	4835      	ldr	r0, [pc, #212]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 8001990:	4798      	blx	r3
 8001992:	eef0 7a40 	vmov.f32	s15, s0
 8001996:	edc7 7a05 	vstr	s15, [r7, #20]
	  		motorCurrents[4] = pdp.getChannelCurrent(&pdp, BUCKET_DRUM_LEFT_PDP_ID);
 800199a:	4b32      	ldr	r3, [pc, #200]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 800199c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800199e:	2102      	movs	r1, #2
 80019a0:	4830      	ldr	r0, [pc, #192]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 80019a2:	4798      	blx	r3
 80019a4:	eef0 7a40 	vmov.f32	s15, s0
 80019a8:	edc7 7a06 	vstr	s15, [r7, #24]
	  		motorCurrents[5] = pdp.getChannelCurrent(&pdp, BUCKET_DRUM_PDP_ID);
 80019ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 80019ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b0:	2100      	movs	r1, #0
 80019b2:	482c      	ldr	r0, [pc, #176]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 80019b4:	4798      	blx	r3
 80019b6:	eef0 7a40 	vmov.f32	s15, s0
 80019ba:	edc7 7a07 	vstr	s15, [r7, #28]
	  		motorCurrents[6] = pdp.getChannelCurrent(&pdp, LEFT_ACTUATOR_PDP_ID);
 80019be:	4b29      	ldr	r3, [pc, #164]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 80019c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019c2:	210f      	movs	r1, #15
 80019c4:	4827      	ldr	r0, [pc, #156]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 80019c6:	4798      	blx	r3
 80019c8:	eef0 7a40 	vmov.f32	s15, s0
 80019cc:	edc7 7a08 	vstr	s15, [r7, #32]
	  		motorCurrents[7] = pdp.getChannelCurrent(&pdp, RIGHT_ACTUATOR_PDP_ID);
 80019d0:	4b24      	ldr	r3, [pc, #144]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 80019d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019d4:	210e      	movs	r1, #14
 80019d6:	4823      	ldr	r0, [pc, #140]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 80019d8:	4798      	blx	r3
 80019da:	eef0 7a40 	vmov.f32	s15, s0
 80019de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	  		motorCurrents[8] = leftPot.read(&leftPot); // read a calibrated value from left potentiometer
 80019e2:	4b21      	ldr	r3, [pc, #132]	@ (8001a68 <FeedbackTaskFunction+0x180>)
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	4820      	ldr	r0, [pc, #128]	@ (8001a68 <FeedbackTaskFunction+0x180>)
 80019e8:	4798      	blx	r3
 80019ea:	eef0 7a40 	vmov.f32	s15, s0
 80019ee:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	  		pdp.receivedNew0 = false;
 80019f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	  		pdp.receivedNew40 = false;
 80019fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	  		pdp.receivedNew80 = false;
 8001a02:	4b18      	ldr	r3, [pc, #96]	@ (8001a64 <FeedbackTaskFunction+0x17c>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

	  		// convert floats to bytes, package bytes in packet
	  	    uint8_t packet[4 + 4 * 9];  // 4-byte header + 9 floats (each has size of 4 bytes)
	  	    packet[0] = 0x1; // use header 0x1 to indicate motor current feedback
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	  	    for (int i = 0; i < 9; i++) {
 8001a10:	2300      	movs	r3, #0
 8001a12:	653b      	str	r3, [r7, #80]	@ 0x50
 8001a14:	e014      	b.n	8001a40 <FeedbackTaskFunction+0x158>
	  	    	// add each float in motorCurrents as 4 bytes in packet
	  	        floatToByteArray(motorCurrents[i], (char *) &packet[4 + i * 4]);
 8001a16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	3358      	adds	r3, #88	@ 0x58
 8001a1c:	443b      	add	r3, r7
 8001a1e:	3b50      	subs	r3, #80	@ 0x50
 8001a20:	edd3 7a00 	vldr	s15, [r3]
 8001a24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001a26:	3301      	adds	r3, #1
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001a2e:	4413      	add	r3, r2
 8001a30:	4618      	mov	r0, r3
 8001a32:	eeb0 0a67 	vmov.f32	s0, s15
 8001a36:	f000 fc11 	bl	800225c <floatToByteArray>
	  	    for (int i = 0; i < 9; i++) {
 8001a3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8001a40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001a42:	2b08      	cmp	r3, #8
 8001a44:	dde7      	ble.n	8001a16 <FeedbackTaskFunction+0x12e>

	  	    }
	  		//send packet to Jetson
	  	    writeToJetson(packet, 4 + 4 * 9);
 8001a46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a4a:	2128      	movs	r1, #40	@ 0x28
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f000 f9ef 	bl	8001e30 <writeToJetson>
	  	}
    osDelay(1);
 8001a52:	2001      	movs	r0, #1
 8001a54:	f009 fa98 	bl	800af88 <osDelay>
	  if (count % 10 == 0) {
 8001a58:	e74a      	b.n	80018f0 <FeedbackTaskFunction+0x8>
 8001a5a:	bf00      	nop
 8001a5c:	240002f8 	.word	0x240002f8
 8001a60:	66666667 	.word	0x66666667
 8001a64:	24000278 	.word	0x24000278
 8001a68:	240002c0 	.word	0x240002c0

08001a6c <ADCTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ADCTaskFunction */
void ADCTaskFunction(void *argument)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADCTaskFunction */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001a74:	2001      	movs	r0, #1
 8001a76:	f009 fa87 	bl	800af88 <osDelay>
 8001a7a:	e7fb      	b.n	8001a74 <ADCTaskFunction+0x8>

08001a7c <findStartByte>:
// This function is called upon receiving a motor command packet over UART
#define START_BYTE 255

// Check if start byte exists in motor command packets
int findStartByte(uint8_t *rx_buff, int length)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < length; i++)
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	e00a      	b.n	8001aa2 <findStartByte+0x26>
	{
		if (rx_buff[i] == START_BYTE)
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	4413      	add	r3, r2
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2bff      	cmp	r3, #255	@ 0xff
 8001a96:	d101      	bne.n	8001a9c <findStartByte+0x20>
		{
			return i;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	e008      	b.n	8001aae <findStartByte+0x32>
	for (int i = 0; i < length; i++)
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	dbf0      	blt.n	8001a8c <findStartByte+0x10>
		}
	}

	return -1;
 8001aaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3714      	adds	r7, #20
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
	...

08001abc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001abe:	b087      	sub	sp, #28
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
	if (HAL_UART_Receive_IT(&huart, rx_buff, 16) != HAL_OK)
 8001ac4:	1d3b      	adds	r3, r7, #4
 8001ac6:	2210      	movs	r2, #16
 8001ac8:	492a      	ldr	r1, [pc, #168]	@ (8001b74 <HAL_UART_RxCpltCallback+0xb8>)
 8001aca:	4618      	mov	r0, r3
 8001acc:	f007 f86a 	bl	8008ba4 <HAL_UART_Receive_IT>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d002      	beq.n	8001adc <HAL_UART_RxCpltCallback+0x20>
	{
		writeDebugString("ERROR OCCURED DURING UART RX INTERRUPT\r\n");
 8001ad6:	4828      	ldr	r0, [pc, #160]	@ (8001b78 <HAL_UART_RxCpltCallback+0xbc>)
 8001ad8:	f7ff fd78 	bl	80015cc <writeDebugString>
	}

	int startByte = findStartByte(rx_buff, 8);
 8001adc:	2108      	movs	r1, #8
 8001ade:	4825      	ldr	r0, [pc, #148]	@ (8001b74 <HAL_UART_RxCpltCallback+0xb8>)
 8001ae0:	f7ff ffcc 	bl	8001a7c <findStartByte>
 8001ae4:	6178      	str	r0, [r7, #20]
	if (startByte == -1)
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aec:	d03e      	beq.n	8001b6c <HAL_UART_RxCpltCallback+0xb0>
		return;

	if (startByte == 0 && rx_buff[8] == START_BYTE)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d106      	bne.n	8001b02 <HAL_UART_RxCpltCallback+0x46>
 8001af4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b74 <HAL_UART_RxCpltCallback+0xb8>)
 8001af6:	7a1b      	ldrb	r3, [r3, #8]
 8001af8:	2bff      	cmp	r3, #255	@ 0xff
 8001afa:	d102      	bne.n	8001b02 <HAL_UART_RxCpltCallback+0x46>
		startByte += 8;
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	3308      	adds	r3, #8
 8001b00:	617b      	str	r3, [r7, #20]

	count = 0;
 8001b02:	4b1e      	ldr	r3, [pc, #120]	@ (8001b7c <HAL_UART_RxCpltCallback+0xc0>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
	motorValues = (SerialPacket) {
		.invalid = 0,
		.header = rx_buff[startByte + 1],
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	4a19      	ldr	r2, [pc, #100]	@ (8001b74 <HAL_UART_RxCpltCallback+0xb8>)
 8001b0e:	f812 c003 	ldrb.w	ip, [r2, r3]
		.top_left_wheel = rx_buff[startByte + 2],
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	3302      	adds	r3, #2
 8001b16:	4a17      	ldr	r2, [pc, #92]	@ (8001b74 <HAL_UART_RxCpltCallback+0xb8>)
 8001b18:	5cd6      	ldrb	r6, [r2, r3]
		.back_left_wheel = rx_buff[startByte + 3],
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	3303      	adds	r3, #3
 8001b1e:	4a15      	ldr	r2, [pc, #84]	@ (8001b74 <HAL_UART_RxCpltCallback+0xb8>)
 8001b20:	5cd5      	ldrb	r5, [r2, r3]
		.top_right_wheel  = rx_buff[startByte + 4],
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	3304      	adds	r3, #4
 8001b26:	4a13      	ldr	r2, [pc, #76]	@ (8001b74 <HAL_UART_RxCpltCallback+0xb8>)
 8001b28:	5cd4      	ldrb	r4, [r2, r3]
		.back_right_wheel = rx_buff[startByte + 5],
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	3305      	adds	r3, #5
 8001b2e:	4a11      	ldr	r2, [pc, #68]	@ (8001b74 <HAL_UART_RxCpltCallback+0xb8>)
 8001b30:	5cd0      	ldrb	r0, [r2, r3]
		.drum  = rx_buff[startByte + 6],
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	3306      	adds	r3, #6
 8001b36:	4a0f      	ldr	r2, [pc, #60]	@ (8001b74 <HAL_UART_RxCpltCallback+0xb8>)
 8001b38:	5cd1      	ldrb	r1, [r2, r3]
		.actuator  = rx_buff[startByte + 7],
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	3307      	adds	r3, #7
 8001b3e:	4a0d      	ldr	r2, [pc, #52]	@ (8001b74 <HAL_UART_RxCpltCallback+0xb8>)
 8001b40:	5cd2      	ldrb	r2, [r2, r3]
	motorValues = (SerialPacket) {
 8001b42:	4b0f      	ldr	r3, [pc, #60]	@ (8001b80 <HAL_UART_RxCpltCallback+0xc4>)
 8001b44:	f04f 0e00 	mov.w	lr, #0
 8001b48:	f883 e000 	strb.w	lr, [r3]
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <HAL_UART_RxCpltCallback+0xc4>)
 8001b4e:	f883 c001 	strb.w	ip, [r3, #1]
 8001b52:	4b0b      	ldr	r3, [pc, #44]	@ (8001b80 <HAL_UART_RxCpltCallback+0xc4>)
 8001b54:	709e      	strb	r6, [r3, #2]
 8001b56:	4b0a      	ldr	r3, [pc, #40]	@ (8001b80 <HAL_UART_RxCpltCallback+0xc4>)
 8001b58:	70dd      	strb	r5, [r3, #3]
 8001b5a:	4b09      	ldr	r3, [pc, #36]	@ (8001b80 <HAL_UART_RxCpltCallback+0xc4>)
 8001b5c:	711c      	strb	r4, [r3, #4]
 8001b5e:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <HAL_UART_RxCpltCallback+0xc4>)
 8001b60:	7158      	strb	r0, [r3, #5]
 8001b62:	4b07      	ldr	r3, [pc, #28]	@ (8001b80 <HAL_UART_RxCpltCallback+0xc4>)
 8001b64:	7199      	strb	r1, [r3, #6]
 8001b66:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <HAL_UART_RxCpltCallback+0xc4>)
 8001b68:	71da      	strb	r2, [r3, #7]
 8001b6a:	e000      	b.n	8001b6e <HAL_UART_RxCpltCallback+0xb2>
		return;
 8001b6c:	bf00      	nop
	};
}
 8001b6e:	371c      	adds	r7, #28
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b74:	240002e8 	.word	0x240002e8
 8001b78:	0800db6c 	.word	0x0800db6c
 8001b7c:	240002f8 	.word	0x240002f8
 8001b80:	24000008 	.word	0x24000008

08001b84 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8a:	4b19      	ldr	r3, [pc, #100]	@ (8001bf0 <MX_GPIO_Init+0x6c>)
 8001b8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b90:	4a17      	ldr	r2, [pc, #92]	@ (8001bf0 <MX_GPIO_Init+0x6c>)
 8001b92:	f043 0302 	orr.w	r3, r3, #2
 8001b96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b9a:	4b15      	ldr	r3, [pc, #84]	@ (8001bf0 <MX_GPIO_Init+0x6c>)
 8001b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ba0:	f003 0302 	and.w	r3, r3, #2
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba8:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <MX_GPIO_Init+0x6c>)
 8001baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bae:	4a10      	ldr	r2, [pc, #64]	@ (8001bf0 <MX_GPIO_Init+0x6c>)
 8001bb0:	f043 0304 	orr.w	r3, r3, #4
 8001bb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf0 <MX_GPIO_Init+0x6c>)
 8001bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bbe:	f003 0304 	and.w	r3, r3, #4
 8001bc2:	60bb      	str	r3, [r7, #8]
 8001bc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf0 <MX_GPIO_Init+0x6c>)
 8001bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bcc:	4a08      	ldr	r2, [pc, #32]	@ (8001bf0 <MX_GPIO_Init+0x6c>)
 8001bce:	f043 0301 	orr.w	r3, r3, #1
 8001bd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bd6:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <MX_GPIO_Init+0x6c>)
 8001bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	607b      	str	r3, [r7, #4]
 8001be2:	687b      	ldr	r3, [r7, #4]

}
 8001be4:	bf00      	nop
 8001be6:	3714      	adds	r7, #20
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	58024400 	.word	0x58024400

08001bf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b08a      	sub	sp, #40	@ 0x28
 8001bf8:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bfa:	f000 fb9d 	bl	8002338 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bfe:	f000 f82d 	bl	8001c5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c02:	f7ff ffbf 	bl	8001b84 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8001c06:	f7ff fd35 	bl	8001674 <MX_FDCAN1_Init>
  MX_USART3_UART_Init();
 8001c0a:	f000 f9d5 	bl	8001fb8 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001c0e:	f000 fa1f 	bl	8002050 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8001c12:	f7ff fab5 	bl	8001180 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  initializeTalons();
 8001c16:	f7ff fba1 	bl	800135c <initializeTalons>
  HAL_UART_Receive_IT(&huart6, rx_buff, 16); // receive motor commands from the Jetson
 8001c1a:	2210      	movs	r2, #16
 8001c1c:	490b      	ldr	r1, [pc, #44]	@ (8001c4c <main+0x58>)
 8001c1e:	480c      	ldr	r0, [pc, #48]	@ (8001c50 <main+0x5c>)
 8001c20:	f006 ffc0 	bl	8008ba4 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001c24:	f009 f8d4 	bl	800add0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001c28:	f7ff fdf2 	bl	8001810 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001c2c:	f009 f8f4 	bl	800ae18 <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (count>10)
 8001c30:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <main+0x60>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2b0a      	cmp	r3, #10
 8001c36:	dd02      	ble.n	8001c3e <main+0x4a>
	{
		writeDebugString("Disconnected from Jetson!\r\n");
 8001c38:	4807      	ldr	r0, [pc, #28]	@ (8001c58 <main+0x64>)
 8001c3a:	f7ff fcc7 	bl	80015cc <writeDebugString>
	}
	uint8_t packet[4 + 4 * 9];
	writeToJetson(packet, 4 + 4 * 9);
 8001c3e:	463b      	mov	r3, r7
 8001c40:	2128      	movs	r1, #40	@ 0x28
 8001c42:	4618      	mov	r0, r3
 8001c44:	f000 f8f4 	bl	8001e30 <writeToJetson>
  {
 8001c48:	e7f2      	b.n	8001c30 <main+0x3c>
 8001c4a:	bf00      	nop
 8001c4c:	240002e8 	.word	0x240002e8
 8001c50:	240003dc 	.word	0x240003dc
 8001c54:	240002f8 	.word	0x240002f8
 8001c58:	0800db98 	.word	0x0800db98

08001c5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b09c      	sub	sp, #112	@ 0x70
 8001c60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c66:	224c      	movs	r2, #76	@ 0x4c
 8001c68:	2100      	movs	r1, #0
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f00b fe68 	bl	800d940 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c70:	1d3b      	adds	r3, r7, #4
 8001c72:	2220      	movs	r2, #32
 8001c74:	2100      	movs	r1, #0
 8001c76:	4618      	mov	r0, r3
 8001c78:	f00b fe62 	bl	800d940 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001c7c:	2004      	movs	r0, #4
 8001c7e:	f002 fdd7 	bl	8004830 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001c82:	2300      	movs	r3, #0
 8001c84:	603b      	str	r3, [r7, #0]
 8001c86:	4b32      	ldr	r3, [pc, #200]	@ (8001d50 <SystemClock_Config+0xf4>)
 8001c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c8a:	4a31      	ldr	r2, [pc, #196]	@ (8001d50 <SystemClock_Config+0xf4>)
 8001c8c:	f023 0301 	bic.w	r3, r3, #1
 8001c90:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001c92:	4b2f      	ldr	r3, [pc, #188]	@ (8001d50 <SystemClock_Config+0xf4>)
 8001c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	603b      	str	r3, [r7, #0]
 8001c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d54 <SystemClock_Config+0xf8>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001ca4:	4a2b      	ldr	r2, [pc, #172]	@ (8001d54 <SystemClock_Config+0xf8>)
 8001ca6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001caa:	6193      	str	r3, [r2, #24]
 8001cac:	4b29      	ldr	r3, [pc, #164]	@ (8001d54 <SystemClock_Config+0xf8>)
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001cb4:	603b      	str	r3, [r7, #0]
 8001cb6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001cb8:	bf00      	nop
 8001cba:	4b26      	ldr	r3, [pc, #152]	@ (8001d54 <SystemClock_Config+0xf8>)
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001cc6:	d1f8      	bne.n	8001cba <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cd0:	2340      	movs	r3, #64	@ 0x40
 8001cd2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001cdc:	2304      	movs	r3, #4
 8001cde:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 15;
 8001ce0:	230f      	movs	r3, #15
 8001ce2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001ce8:	2306      	movs	r3, #6
 8001cea:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001cec:	2302      	movs	r3, #2
 8001cee:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001cf0:	230c      	movs	r3, #12
 8001cf2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d00:	4618      	mov	r0, r3
 8001d02:	f002 fdef 	bl	80048e4 <HAL_RCC_OscConfig>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001d0c:	f000 f836 	bl	8001d7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d10:	233f      	movs	r3, #63	@ 0x3f
 8001d12:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001d24:	2340      	movs	r3, #64	@ 0x40
 8001d26:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001d28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d2c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d32:	1d3b      	adds	r3, r7, #4
 8001d34:	2101      	movs	r1, #1
 8001d36:	4618      	mov	r0, r3
 8001d38:	f003 fa2e 	bl	8005198 <HAL_RCC_ClockConfig>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8001d42:	f000 f81b 	bl	8001d7c <Error_Handler>
  }
}
 8001d46:	bf00      	nop
 8001d48:	3770      	adds	r7, #112	@ 0x70
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	58000400 	.word	0x58000400
 8001d54:	58024800 	.word	0x58024800

08001d58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a04      	ldr	r2, [pc, #16]	@ (8001d78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d101      	bne.n	8001d6e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001d6a:	f000 fb21 	bl	80023b0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40001000 	.word	0x40001000

08001d7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d80:	b672      	cpsid	i
}
 8001d82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d84:	bf00      	nop
 8001d86:	e7fd      	b.n	8001d84 <Error_Handler+0x8>

08001d88 <readPot>:
#include "pot.h"

#define POT_CALIBRATION_COUNT 20

// read a decimal value between 0 and 1 indicating position of potentiometer
float readPot(Pot* pot) {
 8001d88:	b5b0      	push	{r4, r5, r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(pot->hadc);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f000 ff13 	bl	8002bc0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(pot->hadc, 20);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2114      	movs	r1, #20
 8001da0:	4618      	mov	r0, r3
 8001da2:	f000 ffd7 	bl	8002d54 <HAL_ADC_PollForConversion>
	return map(pot->minPos, pot->maxPos, HAL_ADC_GetValue(pot->hadc) + pot->actuatorOffset);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	691c      	ldr	r4, [r3, #16]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	695d      	ldr	r5, [r3, #20]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f001 f8c2 	bl	8002f3c <HAL_ADC_GetValue>
 8001db8:	4602      	mov	r2, r0
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	4629      	mov	r1, r5
 8001dc4:	4620      	mov	r0, r4
 8001dc6:	f000 fa6c 	bl	80022a2 <map>
 8001dca:	eef0 7a40 	vmov.f32	s15, s0
}
 8001dce:	eeb0 0a67 	vmov.f32	s0, s15
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bdb0      	pop	{r4, r5, r7, pc}

08001dd8 <PotInit>:


Pot PotInit(ADC_HandleTypeDef *hadc) {
 8001dd8:	b5b0      	push	{r4, r5, r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
	Pot pot = {
 8001de2:	f107 0308 	add.w	r3, r7, #8
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	609a      	str	r2, [r3, #8]
 8001dee:	60da      	str	r2, [r3, #12]
 8001df0:	611a      	str	r2, [r3, #16]
 8001df2:	615a      	str	r2, [r3, #20]
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e2c <PotInit+0x54>)
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	f240 43a6 	movw	r3, #1190	@ 0x4a6
 8001e00:	61bb      	str	r3, [r7, #24]
 8001e02:	f640 4351 	movw	r3, #3153	@ 0xc51
 8001e06:	61fb      	str	r3, [r7, #28]
		.read = readPot,
		.minPos = 1190,
		.maxPos = 3153,
	};

	HAL_ADC_Start(hadc);
 8001e08:	6838      	ldr	r0, [r7, #0]
 8001e0a:	f000 fed9 	bl	8002bc0 <HAL_ADC_Start>

	return pot;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	461d      	mov	r5, r3
 8001e12:	f107 0408 	add.w	r4, r7, #8
 8001e16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e1a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e1e:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	3720      	adds	r7, #32
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bdb0      	pop	{r4, r5, r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	08001d89 	.word	0x08001d89

08001e30 <writeToJetson>:
	};
}

// writes a single packet to Jetson on UART 6
void writeToJetson(uint8_t *packet, uint8_t payload_size)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit_IT(&huart6, packet, payload_size);
 8001e3c:	78fb      	ldrb	r3, [r7, #3]
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	461a      	mov	r2, r3
 8001e42:	6879      	ldr	r1, [r7, #4]
 8001e44:	4803      	ldr	r0, [pc, #12]	@ (8001e54 <writeToJetson+0x24>)
 8001e46:	f006 fe19 	bl	8008a7c <HAL_UART_Transmit_IT>
}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	240003dc 	.word	0x240003dc

08001e58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e90 <HAL_MspInit+0x38>)
 8001e60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e64:	4a0a      	ldr	r2, [pc, #40]	@ (8001e90 <HAL_MspInit+0x38>)
 8001e66:	f043 0302 	orr.w	r3, r3, #2
 8001e6a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e6e:	4b08      	ldr	r3, [pc, #32]	@ (8001e90 <HAL_MspInit+0x38>)
 8001e70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e74:	f003 0302 	and.w	r3, r3, #2
 8001e78:	607b      	str	r3, [r7, #4]
 8001e7a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	210f      	movs	r1, #15
 8001e80:	f06f 0001 	mvn.w	r0, #1
 8001e84:	f001 feaa 	bl	8003bdc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e88:	bf00      	nop
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	58024400 	.word	0x58024400

08001e94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b090      	sub	sp, #64	@ 0x40
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b0f      	cmp	r3, #15
 8001ea0:	d827      	bhi.n	8001ef2 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	6879      	ldr	r1, [r7, #4]
 8001ea6:	2036      	movs	r0, #54	@ 0x36
 8001ea8:	f001 fe98 	bl	8003bdc <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001eac:	2036      	movs	r0, #54	@ 0x36
 8001eae:	f001 feaf 	bl	8003c10 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001eb2:	4a29      	ldr	r2, [pc, #164]	@ (8001f58 <HAL_InitTick+0xc4>)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001eb8:	4b28      	ldr	r3, [pc, #160]	@ (8001f5c <HAL_InitTick+0xc8>)
 8001eba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ebe:	4a27      	ldr	r2, [pc, #156]	@ (8001f5c <HAL_InitTick+0xc8>)
 8001ec0:	f043 0310 	orr.w	r3, r3, #16
 8001ec4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ec8:	4b24      	ldr	r3, [pc, #144]	@ (8001f5c <HAL_InitTick+0xc8>)
 8001eca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ece:	f003 0310 	and.w	r3, r3, #16
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ed6:	f107 0210 	add.w	r2, r7, #16
 8001eda:	f107 0314 	add.w	r3, r7, #20
 8001ede:	4611      	mov	r1, r2
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f003 fce5 	bl	80058b0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ee8:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d106      	bne.n	8001efe <HAL_InitTick+0x6a>
 8001ef0:	e001      	b.n	8001ef6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e02b      	b.n	8001f4e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ef6:	f003 fcaf 	bl	8005858 <HAL_RCC_GetPCLK1Freq>
 8001efa:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001efc:	e004      	b.n	8001f08 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001efe:	f003 fcab 	bl	8005858 <HAL_RCC_GetPCLK1Freq>
 8001f02:	4603      	mov	r3, r0
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001f0a:	4a15      	ldr	r2, [pc, #84]	@ (8001f60 <HAL_InitTick+0xcc>)
 8001f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f10:	0c9b      	lsrs	r3, r3, #18
 8001f12:	3b01      	subs	r3, #1
 8001f14:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f16:	4b13      	ldr	r3, [pc, #76]	@ (8001f64 <HAL_InitTick+0xd0>)
 8001f18:	4a13      	ldr	r2, [pc, #76]	@ (8001f68 <HAL_InitTick+0xd4>)
 8001f1a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001f1c:	4b11      	ldr	r3, [pc, #68]	@ (8001f64 <HAL_InitTick+0xd0>)
 8001f1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f22:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001f24:	4a0f      	ldr	r2, [pc, #60]	@ (8001f64 <HAL_InitTick+0xd0>)
 8001f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f28:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f64 <HAL_InitTick+0xd0>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f30:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <HAL_InitTick+0xd0>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001f36:	480b      	ldr	r0, [pc, #44]	@ (8001f64 <HAL_InitTick+0xd0>)
 8001f38:	f006 f9fa 	bl	8008330 <HAL_TIM_Base_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d104      	bne.n	8001f4c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001f42:	4808      	ldr	r0, [pc, #32]	@ (8001f64 <HAL_InitTick+0xd0>)
 8001f44:	f006 fa56 	bl	80083f4 <HAL_TIM_Base_Start_IT>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	e000      	b.n	8001f4e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3740      	adds	r7, #64	@ 0x40
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	24000010 	.word	0x24000010
 8001f5c:	58024400 	.word	0x58024400
 8001f60:	431bde83 	.word	0x431bde83
 8001f64:	240002fc 	.word	0x240002fc
 8001f68:	40001000 	.word	0x40001000

08001f6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f70:	bf00      	nop
 8001f72:	e7fd      	b.n	8001f70 <NMI_Handler+0x4>

08001f74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f78:	bf00      	nop
 8001f7a:	e7fd      	b.n	8001f78 <HardFault_Handler+0x4>

08001f7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f80:	bf00      	nop
 8001f82:	e7fd      	b.n	8001f80 <MemManage_Handler+0x4>

08001f84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f88:	bf00      	nop
 8001f8a:	e7fd      	b.n	8001f88 <BusFault_Handler+0x4>

08001f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f90:	bf00      	nop
 8001f92:	e7fd      	b.n	8001f90 <UsageFault_Handler+0x4>

08001f94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f98:	bf00      	nop
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
	...

08001fa4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001fa8:	4802      	ldr	r0, [pc, #8]	@ (8001fb4 <TIM6_DAC_IRQHandler+0x10>)
 8001faa:	f006 fa9b 	bl	80084e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	240002fc 	.word	0x240002fc

08001fb8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fbc:	4b22      	ldr	r3, [pc, #136]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8001fbe:	4a23      	ldr	r2, [pc, #140]	@ (800204c <MX_USART3_UART_Init+0x94>)
 8001fc0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001fc2:	4b21      	ldr	r3, [pc, #132]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8001fc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fc8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fca:	4b1f      	ldr	r3, [pc, #124]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8001fde:	220c      	movs	r2, #12
 8001fe0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fe2:	4b19      	ldr	r3, [pc, #100]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe8:	4b17      	ldr	r3, [pc, #92]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fee:	4b16      	ldr	r3, [pc, #88]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ff4:	4b14      	ldr	r3, [pc, #80]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ffa:	4b13      	ldr	r3, [pc, #76]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002000:	4811      	ldr	r0, [pc, #68]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8002002:	f006 fc5d 	bl	80088c0 <HAL_UART_Init>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800200c:	f7ff feb6 	bl	8001d7c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002010:	2100      	movs	r1, #0
 8002012:	480d      	ldr	r0, [pc, #52]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8002014:	f008 fdcd 	bl	800abb2 <HAL_UARTEx_SetTxFifoThreshold>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800201e:	f7ff fead 	bl	8001d7c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002022:	2100      	movs	r1, #0
 8002024:	4808      	ldr	r0, [pc, #32]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8002026:	f008 fe02 	bl	800ac2e <HAL_UARTEx_SetRxFifoThreshold>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002030:	f7ff fea4 	bl	8001d7c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002034:	4804      	ldr	r0, [pc, #16]	@ (8002048 <MX_USART3_UART_Init+0x90>)
 8002036:	f008 fd83 	bl	800ab40 <HAL_UARTEx_DisableFifoMode>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002040:	f7ff fe9c 	bl	8001d7c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002044:	bf00      	nop
 8002046:	bd80      	pop	{r7, pc}
 8002048:	24000348 	.word	0x24000348
 800204c:	40004800 	.word	0x40004800

08002050 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002054:	4b22      	ldr	r3, [pc, #136]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 8002056:	4a23      	ldr	r2, [pc, #140]	@ (80020e4 <MX_USART6_UART_Init+0x94>)
 8002058:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800205a:	4b21      	ldr	r3, [pc, #132]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 800205c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002060:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002062:	4b1f      	ldr	r3, [pc, #124]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 8002064:	2200      	movs	r2, #0
 8002066:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002068:	4b1d      	ldr	r3, [pc, #116]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 800206a:	2200      	movs	r2, #0
 800206c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800206e:	4b1c      	ldr	r3, [pc, #112]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 8002070:	2200      	movs	r2, #0
 8002072:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002074:	4b1a      	ldr	r3, [pc, #104]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 8002076:	220c      	movs	r2, #12
 8002078:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800207a:	4b19      	ldr	r3, [pc, #100]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 800207c:	2200      	movs	r2, #0
 800207e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002080:	4b17      	ldr	r3, [pc, #92]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 8002082:	2200      	movs	r2, #0
 8002084:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002086:	4b16      	ldr	r3, [pc, #88]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 8002088:	2200      	movs	r2, #0
 800208a:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800208c:	4b14      	ldr	r3, [pc, #80]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 800208e:	2200      	movs	r2, #0
 8002090:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002092:	4b13      	ldr	r3, [pc, #76]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 8002094:	2200      	movs	r2, #0
 8002096:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002098:	4811      	ldr	r0, [pc, #68]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 800209a:	f006 fc11 	bl	80088c0 <HAL_UART_Init>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80020a4:	f7ff fe6a 	bl	8001d7c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020a8:	2100      	movs	r1, #0
 80020aa:	480d      	ldr	r0, [pc, #52]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 80020ac:	f008 fd81 	bl	800abb2 <HAL_UARTEx_SetTxFifoThreshold>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 80020b6:	f7ff fe61 	bl	8001d7c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020ba:	2100      	movs	r1, #0
 80020bc:	4808      	ldr	r0, [pc, #32]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 80020be:	f008 fdb6 	bl	800ac2e <HAL_UARTEx_SetRxFifoThreshold>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80020c8:	f7ff fe58 	bl	8001d7c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80020cc:	4804      	ldr	r0, [pc, #16]	@ (80020e0 <MX_USART6_UART_Init+0x90>)
 80020ce:	f008 fd37 	bl	800ab40 <HAL_UARTEx_DisableFifoMode>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80020d8:	f7ff fe50 	bl	8001d7c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80020dc:	bf00      	nop
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	240003dc 	.word	0x240003dc
 80020e4:	40011400 	.word	0x40011400

080020e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b0bc      	sub	sp, #240	@ 0xf0
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80020f4:	2200      	movs	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	605a      	str	r2, [r3, #4]
 80020fa:	609a      	str	r2, [r3, #8]
 80020fc:	60da      	str	r2, [r3, #12]
 80020fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002100:	f107 0318 	add.w	r3, r7, #24
 8002104:	22c0      	movs	r2, #192	@ 0xc0
 8002106:	2100      	movs	r1, #0
 8002108:	4618      	mov	r0, r3
 800210a:	f00b fc19 	bl	800d940 <memset>
  if(uartHandle->Instance==USART3)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a4d      	ldr	r2, [pc, #308]	@ (8002248 <HAL_UART_MspInit+0x160>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d147      	bne.n	80021a8 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002118:	f04f 0202 	mov.w	r2, #2
 800211c:	f04f 0300 	mov.w	r3, #0
 8002120:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002124:	2300      	movs	r3, #0
 8002126:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800212a:	f107 0318 	add.w	r3, r7, #24
 800212e:	4618      	mov	r0, r3
 8002130:	f003 fc00 	bl	8005934 <HAL_RCCEx_PeriphCLKConfig>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800213a:	f7ff fe1f 	bl	8001d7c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800213e:	4b43      	ldr	r3, [pc, #268]	@ (800224c <HAL_UART_MspInit+0x164>)
 8002140:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002144:	4a41      	ldr	r2, [pc, #260]	@ (800224c <HAL_UART_MspInit+0x164>)
 8002146:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800214a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800214e:	4b3f      	ldr	r3, [pc, #252]	@ (800224c <HAL_UART_MspInit+0x164>)
 8002150:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002154:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002158:	617b      	str	r3, [r7, #20]
 800215a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800215c:	4b3b      	ldr	r3, [pc, #236]	@ (800224c <HAL_UART_MspInit+0x164>)
 800215e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002162:	4a3a      	ldr	r2, [pc, #232]	@ (800224c <HAL_UART_MspInit+0x164>)
 8002164:	f043 0302 	orr.w	r3, r3, #2
 8002168:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800216c:	4b37      	ldr	r3, [pc, #220]	@ (800224c <HAL_UART_MspInit+0x164>)
 800216e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002172:	f003 0302 	and.w	r3, r3, #2
 8002176:	613b      	str	r3, [r7, #16]
 8002178:	693b      	ldr	r3, [r7, #16]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800217a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800217e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002182:	2302      	movs	r3, #2
 8002184:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218e:	2300      	movs	r3, #0
 8002190:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002194:	2307      	movs	r3, #7
 8002196:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800219e:	4619      	mov	r1, r3
 80021a0:	482b      	ldr	r0, [pc, #172]	@ (8002250 <HAL_UART_MspInit+0x168>)
 80021a2:	f002 f995 	bl	80044d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80021a6:	e04a      	b.n	800223e <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART6)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a29      	ldr	r2, [pc, #164]	@ (8002254 <HAL_UART_MspInit+0x16c>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d145      	bne.n	800223e <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80021b2:	f04f 0201 	mov.w	r2, #1
 80021b6:	f04f 0300 	mov.w	r3, #0
 80021ba:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80021be:	2300      	movs	r3, #0
 80021c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021c4:	f107 0318 	add.w	r3, r7, #24
 80021c8:	4618      	mov	r0, r3
 80021ca:	f003 fbb3 	bl	8005934 <HAL_RCCEx_PeriphCLKConfig>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 80021d4:	f7ff fdd2 	bl	8001d7c <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 80021d8:	4b1c      	ldr	r3, [pc, #112]	@ (800224c <HAL_UART_MspInit+0x164>)
 80021da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80021de:	4a1b      	ldr	r2, [pc, #108]	@ (800224c <HAL_UART_MspInit+0x164>)
 80021e0:	f043 0320 	orr.w	r3, r3, #32
 80021e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80021e8:	4b18      	ldr	r3, [pc, #96]	@ (800224c <HAL_UART_MspInit+0x164>)
 80021ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80021ee:	f003 0320 	and.w	r3, r3, #32
 80021f2:	60fb      	str	r3, [r7, #12]
 80021f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021f6:	4b15      	ldr	r3, [pc, #84]	@ (800224c <HAL_UART_MspInit+0x164>)
 80021f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021fc:	4a13      	ldr	r2, [pc, #76]	@ (800224c <HAL_UART_MspInit+0x164>)
 80021fe:	f043 0304 	orr.w	r3, r3, #4
 8002202:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002206:	4b11      	ldr	r3, [pc, #68]	@ (800224c <HAL_UART_MspInit+0x164>)
 8002208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	60bb      	str	r3, [r7, #8]
 8002212:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002214:	23c0      	movs	r3, #192	@ 0xc0
 8002216:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221a:	2302      	movs	r3, #2
 800221c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002226:	2300      	movs	r3, #0
 8002228:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 800222c:	2307      	movs	r3, #7
 800222e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002232:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002236:	4619      	mov	r1, r3
 8002238:	4807      	ldr	r0, [pc, #28]	@ (8002258 <HAL_UART_MspInit+0x170>)
 800223a:	f002 f949 	bl	80044d0 <HAL_GPIO_Init>
}
 800223e:	bf00      	nop
 8002240:	37f0      	adds	r7, #240	@ 0xf0
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40004800 	.word	0x40004800
 800224c:	58024400 	.word	0x58024400
 8002250:	58020400 	.word	0x58020400
 8002254:	40011400 	.word	0x40011400
 8002258:	58020800 	.word	0x58020800

0800225c <floatToByteArray>:
 */
#include "util.h"

// convert a float to an array of 4 bytes
void floatToByteArray(float f, char *arr)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	ed87 0a01 	vstr	s0, [r7, #4]
 8002266:	6038      	str	r0, [r7, #0]
    unsigned int asInt = *((int*) &f);
 8002268:	1d3b      	adds	r3, r7, #4
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 4; i++)
 800226e:	2300      	movs	r3, #0
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	e00c      	b.n	800228e <floatToByteArray+0x32>
        arr[i] = (asInt >> 8 * i) & 0xFF;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	68ba      	ldr	r2, [r7, #8]
 800227a:	fa22 f103 	lsr.w	r1, r2, r3
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	683a      	ldr	r2, [r7, #0]
 8002282:	4413      	add	r3, r2
 8002284:	b2ca      	uxtb	r2, r1
 8002286:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	3301      	adds	r3, #1
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2b03      	cmp	r3, #3
 8002292:	ddef      	ble.n	8002274 <floatToByteArray+0x18>
}
 8002294:	bf00      	nop
 8002296:	bf00      	nop
 8002298:	3714      	adds	r7, #20
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <map>:
	return a > b ? a : b;
}

// map a value "pos" from a range of "min" to "max" to a float between 0 and 1
float map(int min, int max, int pos)
{
 80022a2:	b480      	push	{r7}
 80022a4:	b085      	sub	sp, #20
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	60f8      	str	r0, [r7, #12]
 80022aa:	60b9      	str	r1, [r7, #8]
 80022ac:	607a      	str	r2, [r7, #4]
	return ((float) (pos - min)) / (max - min);
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	ee07 3a90 	vmov	s15, r3
 80022b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022bc:	68ba      	ldr	r2, [r7, #8]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	ee07 3a90 	vmov	s15, r3
 80022c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022ca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80022ce:	eef0 7a66 	vmov.f32	s15, s13
}
 80022d2:	eeb0 0a67 	vmov.f32	s0, s15
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80022e0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800231c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80022e4:	f7fe fa48 	bl	8000778 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80022e8:	f7fe f998 	bl	800061c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022ec:	480c      	ldr	r0, [pc, #48]	@ (8002320 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022ee:	490d      	ldr	r1, [pc, #52]	@ (8002324 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002328 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022f4:	e002      	b.n	80022fc <LoopCopyDataInit>

080022f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022fa:	3304      	adds	r3, #4

080022fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002300:	d3f9      	bcc.n	80022f6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002302:	4a0a      	ldr	r2, [pc, #40]	@ (800232c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002304:	4c0a      	ldr	r4, [pc, #40]	@ (8002330 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002306:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002308:	e001      	b.n	800230e <LoopFillZerobss>

0800230a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800230a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800230c:	3204      	adds	r2, #4

0800230e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800230e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002310:	d3fb      	bcc.n	800230a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002312:	f00b fb7b 	bl	800da0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002316:	f7ff fc6d 	bl	8001bf4 <main>
  bx  lr
 800231a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800231c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002320:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002324:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8002328:	0800dcdc 	.word	0x0800dcdc
  ldr r2, =_sbss
 800232c:	24000070 	.word	0x24000070
  ldr r4, =_ebss
 8002330:	24004f9c 	.word	0x24004f9c

08002334 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002334:	e7fe      	b.n	8002334 <ADC3_IRQHandler>
	...

08002338 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800233e:	2003      	movs	r0, #3
 8002340:	f001 fc41 	bl	8003bc6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002344:	f003 f8de 	bl	8005504 <HAL_RCC_GetSysClockFreq>
 8002348:	4602      	mov	r2, r0
 800234a:	4b15      	ldr	r3, [pc, #84]	@ (80023a0 <HAL_Init+0x68>)
 800234c:	699b      	ldr	r3, [r3, #24]
 800234e:	0a1b      	lsrs	r3, r3, #8
 8002350:	f003 030f 	and.w	r3, r3, #15
 8002354:	4913      	ldr	r1, [pc, #76]	@ (80023a4 <HAL_Init+0x6c>)
 8002356:	5ccb      	ldrb	r3, [r1, r3]
 8002358:	f003 031f 	and.w	r3, r3, #31
 800235c:	fa22 f303 	lsr.w	r3, r2, r3
 8002360:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002362:	4b0f      	ldr	r3, [pc, #60]	@ (80023a0 <HAL_Init+0x68>)
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	f003 030f 	and.w	r3, r3, #15
 800236a:	4a0e      	ldr	r2, [pc, #56]	@ (80023a4 <HAL_Init+0x6c>)
 800236c:	5cd3      	ldrb	r3, [r2, r3]
 800236e:	f003 031f 	and.w	r3, r3, #31
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	fa22 f303 	lsr.w	r3, r2, r3
 8002378:	4a0b      	ldr	r2, [pc, #44]	@ (80023a8 <HAL_Init+0x70>)
 800237a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800237c:	4a0b      	ldr	r2, [pc, #44]	@ (80023ac <HAL_Init+0x74>)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002382:	200f      	movs	r0, #15
 8002384:	f7ff fd86 	bl	8001e94 <HAL_InitTick>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e002      	b.n	8002398 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002392:	f7ff fd61 	bl	8001e58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	58024400 	.word	0x58024400
 80023a4:	0800dc18 	.word	0x0800dc18
 80023a8:	24000004 	.word	0x24000004
 80023ac:	24000000 	.word	0x24000000

080023b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80023b4:	4b06      	ldr	r3, [pc, #24]	@ (80023d0 <HAL_IncTick+0x20>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	461a      	mov	r2, r3
 80023ba:	4b06      	ldr	r3, [pc, #24]	@ (80023d4 <HAL_IncTick+0x24>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4413      	add	r3, r2
 80023c0:	4a04      	ldr	r2, [pc, #16]	@ (80023d4 <HAL_IncTick+0x24>)
 80023c2:	6013      	str	r3, [r2, #0]
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	24000014 	.word	0x24000014
 80023d4:	24000470 	.word	0x24000470

080023d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  return uwTick;
 80023dc:	4b03      	ldr	r3, [pc, #12]	@ (80023ec <HAL_GetTick+0x14>)
 80023de:	681b      	ldr	r3, [r3, #0]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	24000470 	.word	0x24000470

080023f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023f8:	f7ff ffee 	bl	80023d8 <HAL_GetTick>
 80023fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002408:	d005      	beq.n	8002416 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800240a:	4b0a      	ldr	r3, [pc, #40]	@ (8002434 <HAL_Delay+0x44>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	461a      	mov	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	4413      	add	r3, r2
 8002414:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002416:	bf00      	nop
 8002418:	f7ff ffde 	bl	80023d8 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	68fa      	ldr	r2, [r7, #12]
 8002424:	429a      	cmp	r2, r3
 8002426:	d8f7      	bhi.n	8002418 <HAL_Delay+0x28>
  {
  }
}
 8002428:	bf00      	nop
 800242a:	bf00      	nop
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	24000014 	.word	0x24000014

08002438 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800243c:	4b03      	ldr	r3, [pc, #12]	@ (800244c <HAL_GetREVID+0x14>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	0c1b      	lsrs	r3, r3, #16
}
 8002442:	4618      	mov	r0, r3
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	5c001000 	.word	0x5c001000

08002450 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	431a      	orrs	r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	609a      	str	r2, [r3, #8]
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
 800247e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	431a      	orrs	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	609a      	str	r2, [r3, #8]
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b087      	sub	sp, #28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d107      	bne.n	80024dc <LL_ADC_SetChannelPreselection+0x24>
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	0e9b      	lsrs	r3, r3, #26
 80024d0:	f003 031f 	and.w	r3, r3, #31
 80024d4:	2201      	movs	r2, #1
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	e015      	b.n	8002508 <LL_ADC_SetChannelPreselection+0x50>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	fa93 f3a3 	rbit	r3, r3
 80024e6:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80024f2:	2320      	movs	r3, #32
 80024f4:	e003      	b.n	80024fe <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	fab3 f383 	clz	r3, r3
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	f003 031f 	and.w	r3, r3, #31
 8002502:	2201      	movs	r2, #1
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	69d2      	ldr	r2, [r2, #28]
 800250c:	431a      	orrs	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8002512:	bf00      	nop
 8002514:	371c      	adds	r7, #28
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800251e:	b480      	push	{r7}
 8002520:	b087      	sub	sp, #28
 8002522:	af00      	add	r7, sp, #0
 8002524:	60f8      	str	r0, [r7, #12]
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	607a      	str	r2, [r7, #4]
 800252a:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	3360      	adds	r3, #96	@ 0x60
 8002530:	461a      	mov	r2, r3
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	4413      	add	r3, r2
 8002538:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	430b      	orrs	r3, r1
 800254c:	431a      	orrs	r2, r3
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002552:	bf00      	nop
 8002554:	371c      	adds	r7, #28
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800255e:	b480      	push	{r7}
 8002560:	b085      	sub	sp, #20
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	691b      	ldr	r3, [r3, #16]
 800256e:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	f003 031f 	and.w	r3, r3, #31
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	fa01 f303 	lsl.w	r3, r1, r3
 800257e:	431a      	orrs	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	611a      	str	r2, [r3, #16]
}
 8002584:	bf00      	nop
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002590:	b480      	push	{r7}
 8002592:	b087      	sub	sp, #28
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	3360      	adds	r3, #96	@ 0x60
 80025a0:	461a      	mov	r2, r3
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	4413      	add	r3, r2
 80025a8:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	431a      	orrs	r2, r3
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	601a      	str	r2, [r3, #0]
  }
}
 80025ba:	bf00      	nop
 80025bc:	371c      	adds	r7, #28
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80025c6:	b480      	push	{r7}
 80025c8:	b083      	sub	sp, #12
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80025da:	2301      	movs	r3, #1
 80025dc:	e000      	b.n	80025e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	3330      	adds	r3, #48	@ 0x30
 80025fc:	461a      	mov	r2, r3
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	0a1b      	lsrs	r3, r3, #8
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	f003 030c 	and.w	r3, r3, #12
 8002608:	4413      	add	r3, r2
 800260a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f003 031f 	and.w	r3, r3, #31
 8002616:	211f      	movs	r1, #31
 8002618:	fa01 f303 	lsl.w	r3, r1, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	401a      	ands	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	0e9b      	lsrs	r3, r3, #26
 8002624:	f003 011f 	and.w	r1, r3, #31
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	f003 031f 	and.w	r3, r3, #31
 800262e:	fa01 f303 	lsl.w	r3, r1, r3
 8002632:	431a      	orrs	r2, r3
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002638:	bf00      	nop
 800263a:	371c      	adds	r7, #28
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002644:	b480      	push	{r7}
 8002646:	b087      	sub	sp, #28
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	3314      	adds	r3, #20
 8002654:	461a      	mov	r2, r3
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	0e5b      	lsrs	r3, r3, #25
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	f003 0304 	and.w	r3, r3, #4
 8002660:	4413      	add	r3, r2
 8002662:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	0d1b      	lsrs	r3, r3, #20
 800266c:	f003 031f 	and.w	r3, r3, #31
 8002670:	2107      	movs	r1, #7
 8002672:	fa01 f303 	lsl.w	r3, r1, r3
 8002676:	43db      	mvns	r3, r3
 8002678:	401a      	ands	r2, r3
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	0d1b      	lsrs	r3, r3, #20
 800267e:	f003 031f 	and.w	r3, r3, #31
 8002682:	6879      	ldr	r1, [r7, #4]
 8002684:	fa01 f303 	lsl.w	r3, r1, r3
 8002688:	431a      	orrs	r2, r3
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800268e:	bf00      	nop
 8002690:	371c      	adds	r7, #28
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
	...

0800269c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026b4:	43db      	mvns	r3, r3
 80026b6:	401a      	ands	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f003 0318 	and.w	r3, r3, #24
 80026be:	4908      	ldr	r1, [pc, #32]	@ (80026e0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80026c0:	40d9      	lsrs	r1, r3
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	400b      	ands	r3, r1
 80026c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026ca:	431a      	orrs	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80026d2:	bf00      	nop
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	000fffff 	.word	0x000fffff

080026e4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f003 031f 	and.w	r3, r3, #31
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002710:	4618      	mov	r0, r3
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	4b04      	ldr	r3, [pc, #16]	@ (800273c <LL_ADC_DisableDeepPowerDown+0x20>)
 800272a:	4013      	ands	r3, r2
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6093      	str	r3, [r2, #8]
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr
 800273c:	5fffffc0 	.word	0x5fffffc0

08002740 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002750:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002754:	d101      	bne.n	800275a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002756:	2301      	movs	r3, #1
 8002758:	e000      	b.n	800275c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800275a:	2300      	movs	r3, #0
}
 800275c:	4618      	mov	r0, r3
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	4b05      	ldr	r3, [pc, #20]	@ (800278c <LL_ADC_EnableInternalRegulator+0x24>)
 8002776:	4013      	ands	r3, r2
 8002778:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	6fffffc0 	.word	0x6fffffc0

08002790 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80027a4:	d101      	bne.n	80027aa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80027a6:	2301      	movs	r3, #1
 80027a8:	e000      	b.n	80027ac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	4b05      	ldr	r3, [pc, #20]	@ (80027dc <LL_ADC_Enable+0x24>)
 80027c6:	4013      	ands	r3, r2
 80027c8:	f043 0201 	orr.w	r2, r3, #1
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	7fffffc0 	.word	0x7fffffc0

080027e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f003 0301 	and.w	r3, r3, #1
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d101      	bne.n	80027f8 <LL_ADC_IsEnabled+0x18>
 80027f4:	2301      	movs	r3, #1
 80027f6:	e000      	b.n	80027fa <LL_ADC_IsEnabled+0x1a>
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
	...

08002808 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689a      	ldr	r2, [r3, #8]
 8002814:	4b05      	ldr	r3, [pc, #20]	@ (800282c <LL_ADC_REG_StartConversion+0x24>)
 8002816:	4013      	ands	r3, r2
 8002818:	f043 0204 	orr.w	r2, r3, #4
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	7fffffc0 	.word	0x7fffffc0

08002830 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b04      	cmp	r3, #4
 8002842:	d101      	bne.n	8002848 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002844:	2301      	movs	r3, #1
 8002846:	e000      	b.n	800284a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002856:	b480      	push	{r7}
 8002858:	b083      	sub	sp, #12
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 0308 	and.w	r3, r3, #8
 8002866:	2b08      	cmp	r3, #8
 8002868:	d101      	bne.n	800286e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800287c:	b590      	push	{r4, r7, lr}
 800287e:	b089      	sub	sp, #36	@ 0x24
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002884:	2300      	movs	r3, #0
 8002886:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002888:	2300      	movs	r3, #0
 800288a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e18f      	b.n	8002bb6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d109      	bne.n	80028b8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	f7fe fce7 	bl	8001278 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff ff3f 	bl	8002740 <LL_ADC_IsDeepPowerDownEnabled>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d004      	beq.n	80028d2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff ff25 	bl	800271c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff ff5a 	bl	8002790 <LL_ADC_IsInternalRegulatorEnabled>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d114      	bne.n	800290c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff ff3e 	bl	8002768 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028ec:	4b87      	ldr	r3, [pc, #540]	@ (8002b0c <HAL_ADC_Init+0x290>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	099b      	lsrs	r3, r3, #6
 80028f2:	4a87      	ldr	r2, [pc, #540]	@ (8002b10 <HAL_ADC_Init+0x294>)
 80028f4:	fba2 2303 	umull	r2, r3, r2, r3
 80028f8:	099b      	lsrs	r3, r3, #6
 80028fa:	3301      	adds	r3, #1
 80028fc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80028fe:	e002      	b.n	8002906 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	3b01      	subs	r3, #1
 8002904:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1f9      	bne.n	8002900 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff ff3d 	bl	8002790 <LL_ADC_IsInternalRegulatorEnabled>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d10d      	bne.n	8002938 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002920:	f043 0210 	orr.w	r2, r3, #16
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800292c:	f043 0201 	orr.w	r2, r3, #1
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff ff77 	bl	8002830 <LL_ADC_REG_IsConversionOngoing>
 8002942:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002948:	f003 0310 	and.w	r3, r3, #16
 800294c:	2b00      	cmp	r3, #0
 800294e:	f040 8129 	bne.w	8002ba4 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	2b00      	cmp	r3, #0
 8002956:	f040 8125 	bne.w	8002ba4 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800295e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002962:	f043 0202 	orr.w	r2, r3, #2
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff ff36 	bl	80027e0 <LL_ADC_IsEnabled>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d136      	bne.n	80029e8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a65      	ldr	r2, [pc, #404]	@ (8002b14 <HAL_ADC_Init+0x298>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d004      	beq.n	800298e <HAL_ADC_Init+0x112>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a63      	ldr	r2, [pc, #396]	@ (8002b18 <HAL_ADC_Init+0x29c>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d10e      	bne.n	80029ac <HAL_ADC_Init+0x130>
 800298e:	4861      	ldr	r0, [pc, #388]	@ (8002b14 <HAL_ADC_Init+0x298>)
 8002990:	f7ff ff26 	bl	80027e0 <LL_ADC_IsEnabled>
 8002994:	4604      	mov	r4, r0
 8002996:	4860      	ldr	r0, [pc, #384]	@ (8002b18 <HAL_ADC_Init+0x29c>)
 8002998:	f7ff ff22 	bl	80027e0 <LL_ADC_IsEnabled>
 800299c:	4603      	mov	r3, r0
 800299e:	4323      	orrs	r3, r4
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	bf0c      	ite	eq
 80029a4:	2301      	moveq	r3, #1
 80029a6:	2300      	movne	r3, #0
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	e008      	b.n	80029be <HAL_ADC_Init+0x142>
 80029ac:	485b      	ldr	r0, [pc, #364]	@ (8002b1c <HAL_ADC_Init+0x2a0>)
 80029ae:	f7ff ff17 	bl	80027e0 <LL_ADC_IsEnabled>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	bf0c      	ite	eq
 80029b8:	2301      	moveq	r3, #1
 80029ba:	2300      	movne	r3, #0
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d012      	beq.n	80029e8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a53      	ldr	r2, [pc, #332]	@ (8002b14 <HAL_ADC_Init+0x298>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d004      	beq.n	80029d6 <HAL_ADC_Init+0x15a>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a51      	ldr	r2, [pc, #324]	@ (8002b18 <HAL_ADC_Init+0x29c>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d101      	bne.n	80029da <HAL_ADC_Init+0x15e>
 80029d6:	4a52      	ldr	r2, [pc, #328]	@ (8002b20 <HAL_ADC_Init+0x2a4>)
 80029d8:	e000      	b.n	80029dc <HAL_ADC_Init+0x160>
 80029da:	4a52      	ldr	r2, [pc, #328]	@ (8002b24 <HAL_ADC_Init+0x2a8>)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	4619      	mov	r1, r3
 80029e2:	4610      	mov	r0, r2
 80029e4:	f7ff fd34 	bl	8002450 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80029e8:	f7ff fd26 	bl	8002438 <HAL_GetREVID>
 80029ec:	4603      	mov	r3, r0
 80029ee:	f241 0203 	movw	r2, #4099	@ 0x1003
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d914      	bls.n	8002a20 <HAL_ADC_Init+0x1a4>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	2b10      	cmp	r3, #16
 80029fc:	d110      	bne.n	8002a20 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	7d5b      	ldrb	r3, [r3, #21]
 8002a02:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a08:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002a0e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	7f1b      	ldrb	r3, [r3, #28]
 8002a14:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002a16:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a18:	f043 030c 	orr.w	r3, r3, #12
 8002a1c:	61bb      	str	r3, [r7, #24]
 8002a1e:	e00d      	b.n	8002a3c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	7d5b      	ldrb	r3, [r3, #21]
 8002a24:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a2a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002a30:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	7f1b      	ldrb	r3, [r3, #28]
 8002a36:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	7f1b      	ldrb	r3, [r3, #28]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d106      	bne.n	8002a52 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a1b      	ldr	r3, [r3, #32]
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	045b      	lsls	r3, r3, #17
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d009      	beq.n	8002a6e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a66:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a68:	69ba      	ldr	r2, [r7, #24]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68da      	ldr	r2, [r3, #12]
 8002a74:	4b2c      	ldr	r3, [pc, #176]	@ (8002b28 <HAL_ADC_Init+0x2ac>)
 8002a76:	4013      	ands	r3, r2
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	6812      	ldr	r2, [r2, #0]
 8002a7c:	69b9      	ldr	r1, [r7, #24]
 8002a7e:	430b      	orrs	r3, r1
 8002a80:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff fed2 	bl	8002830 <LL_ADC_REG_IsConversionOngoing>
 8002a8c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff fedf 	bl	8002856 <LL_ADC_INJ_IsConversionOngoing>
 8002a98:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d15f      	bne.n	8002b60 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d15c      	bne.n	8002b60 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	7d1b      	ldrb	r3, [r3, #20]
 8002aaa:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	68da      	ldr	r2, [r3, #12]
 8002aba:	4b1c      	ldr	r3, [pc, #112]	@ (8002b2c <HAL_ADC_Init+0x2b0>)
 8002abc:	4013      	ands	r3, r2
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	6812      	ldr	r2, [r2, #0]
 8002ac2:	69b9      	ldr	r1, [r7, #24]
 8002ac4:	430b      	orrs	r3, r1
 8002ac6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d130      	bne.n	8002b34 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	691a      	ldr	r2, [r3, #16]
 8002ade:	4b14      	ldr	r3, [pc, #80]	@ (8002b30 <HAL_ADC_Init+0x2b4>)
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ae6:	3a01      	subs	r2, #1
 8002ae8:	0411      	lsls	r1, r2, #16
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002aee:	4311      	orrs	r1, r2
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002af4:	4311      	orrs	r1, r2
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002afa:	430a      	orrs	r2, r1
 8002afc:	431a      	orrs	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f042 0201 	orr.w	r2, r2, #1
 8002b06:	611a      	str	r2, [r3, #16]
 8002b08:	e01c      	b.n	8002b44 <HAL_ADC_Init+0x2c8>
 8002b0a:	bf00      	nop
 8002b0c:	24000000 	.word	0x24000000
 8002b10:	053e2d63 	.word	0x053e2d63
 8002b14:	40022000 	.word	0x40022000
 8002b18:	40022100 	.word	0x40022100
 8002b1c:	58026000 	.word	0x58026000
 8002b20:	40022300 	.word	0x40022300
 8002b24:	58026300 	.word	0x58026300
 8002b28:	fff0c003 	.word	0xfff0c003
 8002b2c:	ffffbffc 	.word	0xffffbffc
 8002b30:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	691a      	ldr	r2, [r3, #16]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 0201 	bic.w	r2, r2, #1
 8002b42:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f000 fd76 	bl	800364c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d10c      	bne.n	8002b82 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6e:	f023 010f 	bic.w	r1, r3, #15
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	1e5a      	subs	r2, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b80:	e007      	b.n	8002b92 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f022 020f 	bic.w	r2, r2, #15
 8002b90:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b96:	f023 0303 	bic.w	r3, r3, #3
 8002b9a:	f043 0201 	orr.w	r2, r3, #1
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	655a      	str	r2, [r3, #84]	@ 0x54
 8002ba2:	e007      	b.n	8002bb4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba8:	f043 0210 	orr.w	r2, r3, #16
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002bb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3724      	adds	r7, #36	@ 0x24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd90      	pop	{r4, r7, pc}
 8002bbe:	bf00      	nop

08002bc0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a5c      	ldr	r2, [pc, #368]	@ (8002d40 <HAL_ADC_Start+0x180>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d004      	beq.n	8002bdc <HAL_ADC_Start+0x1c>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a5b      	ldr	r2, [pc, #364]	@ (8002d44 <HAL_ADC_Start+0x184>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d101      	bne.n	8002be0 <HAL_ADC_Start+0x20>
 8002bdc:	4b5a      	ldr	r3, [pc, #360]	@ (8002d48 <HAL_ADC_Start+0x188>)
 8002bde:	e000      	b.n	8002be2 <HAL_ADC_Start+0x22>
 8002be0:	4b5a      	ldr	r3, [pc, #360]	@ (8002d4c <HAL_ADC_Start+0x18c>)
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7ff fd7e 	bl	80026e4 <LL_ADC_GetMultimode>
 8002be8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff fe1e 	bl	8002830 <LL_ADC_REG_IsConversionOngoing>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f040 809a 	bne.w	8002d30 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d101      	bne.n	8002c0a <HAL_ADC_Start+0x4a>
 8002c06:	2302      	movs	r3, #2
 8002c08:	e095      	b.n	8002d36 <HAL_ADC_Start+0x176>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f000 fc90 	bl	8003538 <ADC_Enable>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002c1c:	7dfb      	ldrb	r3, [r7, #23]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f040 8081 	bne.w	8002d26 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c28:	4b49      	ldr	r3, [pc, #292]	@ (8002d50 <HAL_ADC_Start+0x190>)
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a42      	ldr	r2, [pc, #264]	@ (8002d44 <HAL_ADC_Start+0x184>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d002      	beq.n	8002c44 <HAL_ADC_Start+0x84>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	e000      	b.n	8002c46 <HAL_ADC_Start+0x86>
 8002c44:	4b3e      	ldr	r3, [pc, #248]	@ (8002d40 <HAL_ADC_Start+0x180>)
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	6812      	ldr	r2, [r2, #0]
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d002      	beq.n	8002c54 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d105      	bne.n	8002c60 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c58:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c6c:	d106      	bne.n	8002c7c <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c72:	f023 0206 	bic.w	r2, r3, #6
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c7a:	e002      	b.n	8002c82 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	221c      	movs	r2, #28
 8002c88:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a2b      	ldr	r2, [pc, #172]	@ (8002d44 <HAL_ADC_Start+0x184>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d002      	beq.n	8002ca2 <HAL_ADC_Start+0xe2>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	e000      	b.n	8002ca4 <HAL_ADC_Start+0xe4>
 8002ca2:	4b27      	ldr	r3, [pc, #156]	@ (8002d40 <HAL_ADC_Start+0x180>)
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	6812      	ldr	r2, [r2, #0]
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d008      	beq.n	8002cbe <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d005      	beq.n	8002cbe <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	2b05      	cmp	r3, #5
 8002cb6:	d002      	beq.n	8002cbe <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	2b09      	cmp	r3, #9
 8002cbc:	d114      	bne.n	8002ce8 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d007      	beq.n	8002cdc <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cd0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002cd4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7ff fd91 	bl	8002808 <LL_ADC_REG_StartConversion>
 8002ce6:	e025      	b.n	8002d34 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cec:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a12      	ldr	r2, [pc, #72]	@ (8002d44 <HAL_ADC_Start+0x184>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d002      	beq.n	8002d04 <HAL_ADC_Start+0x144>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	e000      	b.n	8002d06 <HAL_ADC_Start+0x146>
 8002d04:	4b0e      	ldr	r3, [pc, #56]	@ (8002d40 <HAL_ADC_Start+0x180>)
 8002d06:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d00f      	beq.n	8002d34 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d18:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d1c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	655a      	str	r2, [r3, #84]	@ 0x54
 8002d24:	e006      	b.n	8002d34 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002d2e:	e001      	b.n	8002d34 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d30:	2302      	movs	r3, #2
 8002d32:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	40022000 	.word	0x40022000
 8002d44:	40022100 	.word	0x40022100
 8002d48:	40022300 	.word	0x40022300
 8002d4c:	58026300 	.word	0x58026300
 8002d50:	fffff0fe 	.word	0xfffff0fe

08002d54 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b088      	sub	sp, #32
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a72      	ldr	r2, [pc, #456]	@ (8002f2c <HAL_ADC_PollForConversion+0x1d8>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d004      	beq.n	8002d72 <HAL_ADC_PollForConversion+0x1e>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a70      	ldr	r2, [pc, #448]	@ (8002f30 <HAL_ADC_PollForConversion+0x1dc>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d101      	bne.n	8002d76 <HAL_ADC_PollForConversion+0x22>
 8002d72:	4b70      	ldr	r3, [pc, #448]	@ (8002f34 <HAL_ADC_PollForConversion+0x1e0>)
 8002d74:	e000      	b.n	8002d78 <HAL_ADC_PollForConversion+0x24>
 8002d76:	4b70      	ldr	r3, [pc, #448]	@ (8002f38 <HAL_ADC_PollForConversion+0x1e4>)
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff fcb3 	bl	80026e4 <LL_ADC_GetMultimode>
 8002d7e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	691b      	ldr	r3, [r3, #16]
 8002d84:	2b08      	cmp	r3, #8
 8002d86:	d102      	bne.n	8002d8e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002d88:	2308      	movs	r3, #8
 8002d8a:	61fb      	str	r3, [r7, #28]
 8002d8c:	e037      	b.n	8002dfe <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d005      	beq.n	8002da0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	2b05      	cmp	r3, #5
 8002d98:	d002      	beq.n	8002da0 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	2b09      	cmp	r3, #9
 8002d9e:	d111      	bne.n	8002dc4 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d007      	beq.n	8002dbe <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db2:	f043 0220 	orr.w	r2, r3, #32
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e0b1      	b.n	8002f22 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002dbe:	2304      	movs	r3, #4
 8002dc0:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8002dc2:	e01c      	b.n	8002dfe <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a58      	ldr	r2, [pc, #352]	@ (8002f2c <HAL_ADC_PollForConversion+0x1d8>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d004      	beq.n	8002dd8 <HAL_ADC_PollForConversion+0x84>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a57      	ldr	r2, [pc, #348]	@ (8002f30 <HAL_ADC_PollForConversion+0x1dc>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d101      	bne.n	8002ddc <HAL_ADC_PollForConversion+0x88>
 8002dd8:	4b56      	ldr	r3, [pc, #344]	@ (8002f34 <HAL_ADC_PollForConversion+0x1e0>)
 8002dda:	e000      	b.n	8002dde <HAL_ADC_PollForConversion+0x8a>
 8002ddc:	4b56      	ldr	r3, [pc, #344]	@ (8002f38 <HAL_ADC_PollForConversion+0x1e4>)
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff fc8e 	bl	8002700 <LL_ADC_GetMultiDMATransfer>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d007      	beq.n	8002dfa <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dee:	f043 0220 	orr.w	r2, r3, #32
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e093      	b.n	8002f22 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002dfa:	2304      	movs	r3, #4
 8002dfc:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002dfe:	f7ff faeb 	bl	80023d8 <HAL_GetTick>
 8002e02:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002e04:	e021      	b.n	8002e4a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e0c:	d01d      	beq.n	8002e4a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002e0e:	f7ff fae3 	bl	80023d8 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d302      	bcc.n	8002e24 <HAL_ADC_PollForConversion+0xd0>
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d112      	bne.n	8002e4a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	69fb      	ldr	r3, [r7, #28]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10b      	bne.n	8002e4a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e36:	f043 0204 	orr.w	r2, r3, #4
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2200      	movs	r2, #0
 8002e42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e06b      	b.n	8002f22 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	4013      	ands	r3, r2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d0d6      	beq.n	8002e06 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff fbac 	bl	80025c6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d01c      	beq.n	8002eae <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	7d5b      	ldrb	r3, [r3, #21]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d118      	bne.n	8002eae <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d111      	bne.n	8002eae <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e8e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d105      	bne.n	8002eae <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea6:	f043 0201 	orr.w	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a1f      	ldr	r2, [pc, #124]	@ (8002f30 <HAL_ADC_PollForConversion+0x1dc>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d002      	beq.n	8002ebe <HAL_ADC_PollForConversion+0x16a>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	e000      	b.n	8002ec0 <HAL_ADC_PollForConversion+0x16c>
 8002ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8002f2c <HAL_ADC_PollForConversion+0x1d8>)
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6812      	ldr	r2, [r2, #0]
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d008      	beq.n	8002eda <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d005      	beq.n	8002eda <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	2b05      	cmp	r3, #5
 8002ed2:	d002      	beq.n	8002eda <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	2b09      	cmp	r3, #9
 8002ed8:	d104      	bne.n	8002ee4 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	61bb      	str	r3, [r7, #24]
 8002ee2:	e00c      	b.n	8002efe <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a11      	ldr	r2, [pc, #68]	@ (8002f30 <HAL_ADC_PollForConversion+0x1dc>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d002      	beq.n	8002ef4 <HAL_ADC_PollForConversion+0x1a0>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	e000      	b.n	8002ef6 <HAL_ADC_PollForConversion+0x1a2>
 8002ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8002f2c <HAL_ADC_PollForConversion+0x1d8>)
 8002ef6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	2b08      	cmp	r3, #8
 8002f02:	d104      	bne.n	8002f0e <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2208      	movs	r2, #8
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	e008      	b.n	8002f20 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d103      	bne.n	8002f20 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	220c      	movs	r2, #12
 8002f1e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3720      	adds	r7, #32
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	40022000 	.word	0x40022000
 8002f30:	40022100 	.word	0x40022100
 8002f34:	40022300 	.word	0x40022300
 8002f38:	58026300 	.word	0x58026300

08002f3c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
	...

08002f58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002f58:	b590      	push	{r4, r7, lr}
 8002f5a:	b08d      	sub	sp, #52	@ 0x34
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f62:	2300      	movs	r3, #0
 8002f64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	4a65      	ldr	r2, [pc, #404]	@ (8003108 <HAL_ADC_ConfigChannel+0x1b0>)
 8002f72:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d101      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x2a>
 8002f7e:	2302      	movs	r3, #2
 8002f80:	e2c7      	b.n	8003512 <HAL_ADC_ConfigChannel+0x5ba>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff fc4e 	bl	8002830 <LL_ADC_REG_IsConversionOngoing>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	f040 82ac 	bne.w	80034f4 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	db2c      	blt.n	8002ffe <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d108      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x6a>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	0e9b      	lsrs	r3, r3, #26
 8002fb6:	f003 031f 	and.w	r3, r3, #31
 8002fba:	2201      	movs	r2, #1
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	e016      	b.n	8002ff0 <HAL_ADC_ConfigChannel+0x98>
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	fa93 f3a3 	rbit	r3, r3
 8002fce:	613b      	str	r3, [r7, #16]
  return result;
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8002fda:	2320      	movs	r3, #32
 8002fdc:	e003      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	fab3 f383 	clz	r3, r3
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	f003 031f 	and.w	r3, r3, #31
 8002fea:	2201      	movs	r2, #1
 8002fec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	6812      	ldr	r2, [r2, #0]
 8002ff4:	69d1      	ldr	r1, [r2, #28]
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	6812      	ldr	r2, [r2, #0]
 8002ffa:	430b      	orrs	r3, r1
 8002ffc:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6818      	ldr	r0, [r3, #0]
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	6859      	ldr	r1, [r3, #4]
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	461a      	mov	r2, r3
 800300c:	f7ff faee 	bl	80025ec <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff fc0b 	bl	8002830 <LL_ADC_REG_IsConversionOngoing>
 800301a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff fc18 	bl	8002856 <LL_ADC_INJ_IsConversionOngoing>
 8003026:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800302a:	2b00      	cmp	r3, #0
 800302c:	f040 80b8 	bne.w	80031a0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003032:	2b00      	cmp	r3, #0
 8003034:	f040 80b4 	bne.w	80031a0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6818      	ldr	r0, [r3, #0]
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	6819      	ldr	r1, [r3, #0]
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	461a      	mov	r2, r3
 8003046:	f7ff fafd 	bl	8002644 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800304a:	4b30      	ldr	r3, [pc, #192]	@ (800310c <HAL_ADC_ConfigChannel+0x1b4>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003052:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003056:	d10b      	bne.n	8003070 <HAL_ADC_ConfigChannel+0x118>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	695a      	ldr	r2, [r3, #20]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	089b      	lsrs	r3, r3, #2
 8003064:	f003 0307 	and.w	r3, r3, #7
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	e01d      	b.n	80030ac <HAL_ADC_ConfigChannel+0x154>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	f003 0310 	and.w	r3, r3, #16
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10b      	bne.n	8003096 <HAL_ADC_ConfigChannel+0x13e>
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	695a      	ldr	r2, [r3, #20]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	089b      	lsrs	r3, r3, #2
 800308a:	f003 0307 	and.w	r3, r3, #7
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	e00a      	b.n	80030ac <HAL_ADC_ConfigChannel+0x154>
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	695a      	ldr	r2, [r3, #20]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	089b      	lsrs	r3, r3, #2
 80030a2:	f003 0304 	and.w	r3, r3, #4
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ac:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	2b04      	cmp	r3, #4
 80030b4:	d02c      	beq.n	8003110 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6818      	ldr	r0, [r3, #0]
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	6919      	ldr	r1, [r3, #16]
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	6a3b      	ldr	r3, [r7, #32]
 80030c4:	f7ff fa2b 	bl	800251e <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6818      	ldr	r0, [r3, #0]
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	6919      	ldr	r1, [r3, #16]
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	7e5b      	ldrb	r3, [r3, #25]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d102      	bne.n	80030de <HAL_ADC_ConfigChannel+0x186>
 80030d8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80030dc:	e000      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x188>
 80030de:	2300      	movs	r3, #0
 80030e0:	461a      	mov	r2, r3
 80030e2:	f7ff fa55 	bl	8002590 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6818      	ldr	r0, [r3, #0]
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	6919      	ldr	r1, [r3, #16]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	7e1b      	ldrb	r3, [r3, #24]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d102      	bne.n	80030fc <HAL_ADC_ConfigChannel+0x1a4>
 80030f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80030fa:	e000      	b.n	80030fe <HAL_ADC_ConfigChannel+0x1a6>
 80030fc:	2300      	movs	r3, #0
 80030fe:	461a      	mov	r2, r3
 8003100:	f7ff fa2d 	bl	800255e <LL_ADC_SetDataRightShift>
 8003104:	e04c      	b.n	80031a0 <HAL_ADC_ConfigChannel+0x248>
 8003106:	bf00      	nop
 8003108:	47ff0000 	.word	0x47ff0000
 800310c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003116:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	069b      	lsls	r3, r3, #26
 8003120:	429a      	cmp	r2, r3
 8003122:	d107      	bne.n	8003134 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003132:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800313a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	069b      	lsls	r3, r3, #26
 8003144:	429a      	cmp	r2, r3
 8003146:	d107      	bne.n	8003158 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003156:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800315e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	069b      	lsls	r3, r3, #26
 8003168:	429a      	cmp	r2, r3
 800316a:	d107      	bne.n	800317c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800317a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003182:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	069b      	lsls	r3, r3, #26
 800318c:	429a      	cmp	r2, r3
 800318e:	d107      	bne.n	80031a0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800319e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7ff fb1b 	bl	80027e0 <LL_ADC_IsEnabled>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f040 81aa 	bne.w	8003506 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6818      	ldr	r0, [r3, #0]
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	6819      	ldr	r1, [r3, #0]
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	461a      	mov	r2, r3
 80031c0:	f7ff fa6c 	bl	800269c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	4a87      	ldr	r2, [pc, #540]	@ (80033e8 <HAL_ADC_ConfigChannel+0x490>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	f040 809a 	bne.w	8003304 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4984      	ldr	r1, [pc, #528]	@ (80033ec <HAL_ADC_ConfigChannel+0x494>)
 80031da:	428b      	cmp	r3, r1
 80031dc:	d147      	bne.n	800326e <HAL_ADC_ConfigChannel+0x316>
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4983      	ldr	r1, [pc, #524]	@ (80033f0 <HAL_ADC_ConfigChannel+0x498>)
 80031e4:	428b      	cmp	r3, r1
 80031e6:	d040      	beq.n	800326a <HAL_ADC_ConfigChannel+0x312>
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4981      	ldr	r1, [pc, #516]	@ (80033f4 <HAL_ADC_ConfigChannel+0x49c>)
 80031ee:	428b      	cmp	r3, r1
 80031f0:	d039      	beq.n	8003266 <HAL_ADC_ConfigChannel+0x30e>
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4980      	ldr	r1, [pc, #512]	@ (80033f8 <HAL_ADC_ConfigChannel+0x4a0>)
 80031f8:	428b      	cmp	r3, r1
 80031fa:	d032      	beq.n	8003262 <HAL_ADC_ConfigChannel+0x30a>
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	497e      	ldr	r1, [pc, #504]	@ (80033fc <HAL_ADC_ConfigChannel+0x4a4>)
 8003202:	428b      	cmp	r3, r1
 8003204:	d02b      	beq.n	800325e <HAL_ADC_ConfigChannel+0x306>
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	497d      	ldr	r1, [pc, #500]	@ (8003400 <HAL_ADC_ConfigChannel+0x4a8>)
 800320c:	428b      	cmp	r3, r1
 800320e:	d024      	beq.n	800325a <HAL_ADC_ConfigChannel+0x302>
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	497b      	ldr	r1, [pc, #492]	@ (8003404 <HAL_ADC_ConfigChannel+0x4ac>)
 8003216:	428b      	cmp	r3, r1
 8003218:	d01d      	beq.n	8003256 <HAL_ADC_ConfigChannel+0x2fe>
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	497a      	ldr	r1, [pc, #488]	@ (8003408 <HAL_ADC_ConfigChannel+0x4b0>)
 8003220:	428b      	cmp	r3, r1
 8003222:	d016      	beq.n	8003252 <HAL_ADC_ConfigChannel+0x2fa>
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4978      	ldr	r1, [pc, #480]	@ (800340c <HAL_ADC_ConfigChannel+0x4b4>)
 800322a:	428b      	cmp	r3, r1
 800322c:	d00f      	beq.n	800324e <HAL_ADC_ConfigChannel+0x2f6>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4977      	ldr	r1, [pc, #476]	@ (8003410 <HAL_ADC_ConfigChannel+0x4b8>)
 8003234:	428b      	cmp	r3, r1
 8003236:	d008      	beq.n	800324a <HAL_ADC_ConfigChannel+0x2f2>
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4975      	ldr	r1, [pc, #468]	@ (8003414 <HAL_ADC_ConfigChannel+0x4bc>)
 800323e:	428b      	cmp	r3, r1
 8003240:	d101      	bne.n	8003246 <HAL_ADC_ConfigChannel+0x2ee>
 8003242:	4b75      	ldr	r3, [pc, #468]	@ (8003418 <HAL_ADC_ConfigChannel+0x4c0>)
 8003244:	e05a      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 8003246:	2300      	movs	r3, #0
 8003248:	e058      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 800324a:	4b74      	ldr	r3, [pc, #464]	@ (800341c <HAL_ADC_ConfigChannel+0x4c4>)
 800324c:	e056      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 800324e:	4b74      	ldr	r3, [pc, #464]	@ (8003420 <HAL_ADC_ConfigChannel+0x4c8>)
 8003250:	e054      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 8003252:	4b6e      	ldr	r3, [pc, #440]	@ (800340c <HAL_ADC_ConfigChannel+0x4b4>)
 8003254:	e052      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 8003256:	4b6c      	ldr	r3, [pc, #432]	@ (8003408 <HAL_ADC_ConfigChannel+0x4b0>)
 8003258:	e050      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 800325a:	4b72      	ldr	r3, [pc, #456]	@ (8003424 <HAL_ADC_ConfigChannel+0x4cc>)
 800325c:	e04e      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 800325e:	4b72      	ldr	r3, [pc, #456]	@ (8003428 <HAL_ADC_ConfigChannel+0x4d0>)
 8003260:	e04c      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 8003262:	4b72      	ldr	r3, [pc, #456]	@ (800342c <HAL_ADC_ConfigChannel+0x4d4>)
 8003264:	e04a      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 8003266:	4b72      	ldr	r3, [pc, #456]	@ (8003430 <HAL_ADC_ConfigChannel+0x4d8>)
 8003268:	e048      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 800326a:	2301      	movs	r3, #1
 800326c:	e046      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4970      	ldr	r1, [pc, #448]	@ (8003434 <HAL_ADC_ConfigChannel+0x4dc>)
 8003274:	428b      	cmp	r3, r1
 8003276:	d140      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x3a2>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	495c      	ldr	r1, [pc, #368]	@ (80033f0 <HAL_ADC_ConfigChannel+0x498>)
 800327e:	428b      	cmp	r3, r1
 8003280:	d039      	beq.n	80032f6 <HAL_ADC_ConfigChannel+0x39e>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	495b      	ldr	r1, [pc, #364]	@ (80033f4 <HAL_ADC_ConfigChannel+0x49c>)
 8003288:	428b      	cmp	r3, r1
 800328a:	d032      	beq.n	80032f2 <HAL_ADC_ConfigChannel+0x39a>
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4959      	ldr	r1, [pc, #356]	@ (80033f8 <HAL_ADC_ConfigChannel+0x4a0>)
 8003292:	428b      	cmp	r3, r1
 8003294:	d02b      	beq.n	80032ee <HAL_ADC_ConfigChannel+0x396>
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4958      	ldr	r1, [pc, #352]	@ (80033fc <HAL_ADC_ConfigChannel+0x4a4>)
 800329c:	428b      	cmp	r3, r1
 800329e:	d024      	beq.n	80032ea <HAL_ADC_ConfigChannel+0x392>
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4956      	ldr	r1, [pc, #344]	@ (8003400 <HAL_ADC_ConfigChannel+0x4a8>)
 80032a6:	428b      	cmp	r3, r1
 80032a8:	d01d      	beq.n	80032e6 <HAL_ADC_ConfigChannel+0x38e>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4955      	ldr	r1, [pc, #340]	@ (8003404 <HAL_ADC_ConfigChannel+0x4ac>)
 80032b0:	428b      	cmp	r3, r1
 80032b2:	d016      	beq.n	80032e2 <HAL_ADC_ConfigChannel+0x38a>
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4953      	ldr	r1, [pc, #332]	@ (8003408 <HAL_ADC_ConfigChannel+0x4b0>)
 80032ba:	428b      	cmp	r3, r1
 80032bc:	d00f      	beq.n	80032de <HAL_ADC_ConfigChannel+0x386>
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4952      	ldr	r1, [pc, #328]	@ (800340c <HAL_ADC_ConfigChannel+0x4b4>)
 80032c4:	428b      	cmp	r3, r1
 80032c6:	d008      	beq.n	80032da <HAL_ADC_ConfigChannel+0x382>
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4951      	ldr	r1, [pc, #324]	@ (8003414 <HAL_ADC_ConfigChannel+0x4bc>)
 80032ce:	428b      	cmp	r3, r1
 80032d0:	d101      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x37e>
 80032d2:	4b51      	ldr	r3, [pc, #324]	@ (8003418 <HAL_ADC_ConfigChannel+0x4c0>)
 80032d4:	e012      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 80032d6:	2300      	movs	r3, #0
 80032d8:	e010      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 80032da:	4b51      	ldr	r3, [pc, #324]	@ (8003420 <HAL_ADC_ConfigChannel+0x4c8>)
 80032dc:	e00e      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 80032de:	4b4b      	ldr	r3, [pc, #300]	@ (800340c <HAL_ADC_ConfigChannel+0x4b4>)
 80032e0:	e00c      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 80032e2:	4b49      	ldr	r3, [pc, #292]	@ (8003408 <HAL_ADC_ConfigChannel+0x4b0>)
 80032e4:	e00a      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 80032e6:	4b4f      	ldr	r3, [pc, #316]	@ (8003424 <HAL_ADC_ConfigChannel+0x4cc>)
 80032e8:	e008      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 80032ea:	4b4f      	ldr	r3, [pc, #316]	@ (8003428 <HAL_ADC_ConfigChannel+0x4d0>)
 80032ec:	e006      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 80032ee:	4b4f      	ldr	r3, [pc, #316]	@ (800342c <HAL_ADC_ConfigChannel+0x4d4>)
 80032f0:	e004      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 80032f2:	4b4f      	ldr	r3, [pc, #316]	@ (8003430 <HAL_ADC_ConfigChannel+0x4d8>)
 80032f4:	e002      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 80032f6:	2301      	movs	r3, #1
 80032f8:	e000      	b.n	80032fc <HAL_ADC_ConfigChannel+0x3a4>
 80032fa:	2300      	movs	r3, #0
 80032fc:	4619      	mov	r1, r3
 80032fe:	4610      	mov	r0, r2
 8003300:	f7ff f8da 	bl	80024b8 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2b00      	cmp	r3, #0
 800330a:	f280 80fc 	bge.w	8003506 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a36      	ldr	r2, [pc, #216]	@ (80033ec <HAL_ADC_ConfigChannel+0x494>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d004      	beq.n	8003322 <HAL_ADC_ConfigChannel+0x3ca>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a45      	ldr	r2, [pc, #276]	@ (8003434 <HAL_ADC_ConfigChannel+0x4dc>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d101      	bne.n	8003326 <HAL_ADC_ConfigChannel+0x3ce>
 8003322:	4b45      	ldr	r3, [pc, #276]	@ (8003438 <HAL_ADC_ConfigChannel+0x4e0>)
 8003324:	e000      	b.n	8003328 <HAL_ADC_ConfigChannel+0x3d0>
 8003326:	4b45      	ldr	r3, [pc, #276]	@ (800343c <HAL_ADC_ConfigChannel+0x4e4>)
 8003328:	4618      	mov	r0, r3
 800332a:	f7ff f8b7 	bl	800249c <LL_ADC_GetCommonPathInternalCh>
 800332e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a2d      	ldr	r2, [pc, #180]	@ (80033ec <HAL_ADC_ConfigChannel+0x494>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d004      	beq.n	8003344 <HAL_ADC_ConfigChannel+0x3ec>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a3d      	ldr	r2, [pc, #244]	@ (8003434 <HAL_ADC_ConfigChannel+0x4dc>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d10e      	bne.n	8003362 <HAL_ADC_ConfigChannel+0x40a>
 8003344:	4829      	ldr	r0, [pc, #164]	@ (80033ec <HAL_ADC_ConfigChannel+0x494>)
 8003346:	f7ff fa4b 	bl	80027e0 <LL_ADC_IsEnabled>
 800334a:	4604      	mov	r4, r0
 800334c:	4839      	ldr	r0, [pc, #228]	@ (8003434 <HAL_ADC_ConfigChannel+0x4dc>)
 800334e:	f7ff fa47 	bl	80027e0 <LL_ADC_IsEnabled>
 8003352:	4603      	mov	r3, r0
 8003354:	4323      	orrs	r3, r4
 8003356:	2b00      	cmp	r3, #0
 8003358:	bf0c      	ite	eq
 800335a:	2301      	moveq	r3, #1
 800335c:	2300      	movne	r3, #0
 800335e:	b2db      	uxtb	r3, r3
 8003360:	e008      	b.n	8003374 <HAL_ADC_ConfigChannel+0x41c>
 8003362:	4837      	ldr	r0, [pc, #220]	@ (8003440 <HAL_ADC_ConfigChannel+0x4e8>)
 8003364:	f7ff fa3c 	bl	80027e0 <LL_ADC_IsEnabled>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	bf0c      	ite	eq
 800336e:	2301      	moveq	r3, #1
 8003370:	2300      	movne	r3, #0
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 80b3 	beq.w	80034e0 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a31      	ldr	r2, [pc, #196]	@ (8003444 <HAL_ADC_ConfigChannel+0x4ec>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d165      	bne.n	8003450 <HAL_ADC_ConfigChannel+0x4f8>
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d160      	bne.n	8003450 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a2b      	ldr	r2, [pc, #172]	@ (8003440 <HAL_ADC_ConfigChannel+0x4e8>)
 8003394:	4293      	cmp	r3, r2
 8003396:	f040 80b6 	bne.w	8003506 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a13      	ldr	r2, [pc, #76]	@ (80033ec <HAL_ADC_ConfigChannel+0x494>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d004      	beq.n	80033ae <HAL_ADC_ConfigChannel+0x456>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a22      	ldr	r2, [pc, #136]	@ (8003434 <HAL_ADC_ConfigChannel+0x4dc>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d101      	bne.n	80033b2 <HAL_ADC_ConfigChannel+0x45a>
 80033ae:	4a22      	ldr	r2, [pc, #136]	@ (8003438 <HAL_ADC_ConfigChannel+0x4e0>)
 80033b0:	e000      	b.n	80033b4 <HAL_ADC_ConfigChannel+0x45c>
 80033b2:	4a22      	ldr	r2, [pc, #136]	@ (800343c <HAL_ADC_ConfigChannel+0x4e4>)
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80033ba:	4619      	mov	r1, r3
 80033bc:	4610      	mov	r0, r2
 80033be:	f7ff f85a 	bl	8002476 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033c2:	4b21      	ldr	r3, [pc, #132]	@ (8003448 <HAL_ADC_ConfigChannel+0x4f0>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	099b      	lsrs	r3, r3, #6
 80033c8:	4a20      	ldr	r2, [pc, #128]	@ (800344c <HAL_ADC_ConfigChannel+0x4f4>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	099b      	lsrs	r3, r3, #6
 80033d0:	3301      	adds	r3, #1
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80033d6:	e002      	b.n	80033de <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	3b01      	subs	r3, #1
 80033dc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1f9      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033e4:	e08f      	b.n	8003506 <HAL_ADC_ConfigChannel+0x5ae>
 80033e6:	bf00      	nop
 80033e8:	47ff0000 	.word	0x47ff0000
 80033ec:	40022000 	.word	0x40022000
 80033f0:	04300002 	.word	0x04300002
 80033f4:	08600004 	.word	0x08600004
 80033f8:	0c900008 	.word	0x0c900008
 80033fc:	10c00010 	.word	0x10c00010
 8003400:	14f00020 	.word	0x14f00020
 8003404:	2a000400 	.word	0x2a000400
 8003408:	2e300800 	.word	0x2e300800
 800340c:	32601000 	.word	0x32601000
 8003410:	43210000 	.word	0x43210000
 8003414:	4b840000 	.word	0x4b840000
 8003418:	4fb80000 	.word	0x4fb80000
 800341c:	47520000 	.word	0x47520000
 8003420:	36902000 	.word	0x36902000
 8003424:	25b00200 	.word	0x25b00200
 8003428:	21800100 	.word	0x21800100
 800342c:	1d500080 	.word	0x1d500080
 8003430:	19200040 	.word	0x19200040
 8003434:	40022100 	.word	0x40022100
 8003438:	40022300 	.word	0x40022300
 800343c:	58026300 	.word	0x58026300
 8003440:	58026000 	.word	0x58026000
 8003444:	cb840000 	.word	0xcb840000
 8003448:	24000000 	.word	0x24000000
 800344c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a31      	ldr	r2, [pc, #196]	@ (800351c <HAL_ADC_ConfigChannel+0x5c4>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d11e      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x540>
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d119      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a2d      	ldr	r2, [pc, #180]	@ (8003520 <HAL_ADC_ConfigChannel+0x5c8>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d14b      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a2c      	ldr	r2, [pc, #176]	@ (8003524 <HAL_ADC_ConfigChannel+0x5cc>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d004      	beq.n	8003482 <HAL_ADC_ConfigChannel+0x52a>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a2a      	ldr	r2, [pc, #168]	@ (8003528 <HAL_ADC_ConfigChannel+0x5d0>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d101      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x52e>
 8003482:	4a2a      	ldr	r2, [pc, #168]	@ (800352c <HAL_ADC_ConfigChannel+0x5d4>)
 8003484:	e000      	b.n	8003488 <HAL_ADC_ConfigChannel+0x530>
 8003486:	4a2a      	ldr	r2, [pc, #168]	@ (8003530 <HAL_ADC_ConfigChannel+0x5d8>)
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800348e:	4619      	mov	r1, r3
 8003490:	4610      	mov	r0, r2
 8003492:	f7fe fff0 	bl	8002476 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003496:	e036      	b.n	8003506 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a25      	ldr	r2, [pc, #148]	@ (8003534 <HAL_ADC_ConfigChannel+0x5dc>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d131      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x5ae>
 80034a2:	69fb      	ldr	r3, [r7, #28]
 80034a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d12c      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a1b      	ldr	r2, [pc, #108]	@ (8003520 <HAL_ADC_ConfigChannel+0x5c8>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d127      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a1a      	ldr	r2, [pc, #104]	@ (8003524 <HAL_ADC_ConfigChannel+0x5cc>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d004      	beq.n	80034ca <HAL_ADC_ConfigChannel+0x572>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a18      	ldr	r2, [pc, #96]	@ (8003528 <HAL_ADC_ConfigChannel+0x5d0>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d101      	bne.n	80034ce <HAL_ADC_ConfigChannel+0x576>
 80034ca:	4a18      	ldr	r2, [pc, #96]	@ (800352c <HAL_ADC_ConfigChannel+0x5d4>)
 80034cc:	e000      	b.n	80034d0 <HAL_ADC_ConfigChannel+0x578>
 80034ce:	4a18      	ldr	r2, [pc, #96]	@ (8003530 <HAL_ADC_ConfigChannel+0x5d8>)
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80034d6:	4619      	mov	r1, r3
 80034d8:	4610      	mov	r0, r2
 80034da:	f7fe ffcc 	bl	8002476 <LL_ADC_SetCommonPathInternalCh>
 80034de:	e012      	b.n	8003506 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e4:	f043 0220 	orr.w	r2, r3, #32
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80034f2:	e008      	b.n	8003506 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f8:	f043 0220 	orr.w	r2, r3, #32
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800350e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003512:	4618      	mov	r0, r3
 8003514:	3734      	adds	r7, #52	@ 0x34
 8003516:	46bd      	mov	sp, r7
 8003518:	bd90      	pop	{r4, r7, pc}
 800351a:	bf00      	nop
 800351c:	c7520000 	.word	0xc7520000
 8003520:	58026000 	.word	0x58026000
 8003524:	40022000 	.word	0x40022000
 8003528:	40022100 	.word	0x40022100
 800352c:	40022300 	.word	0x40022300
 8003530:	58026300 	.word	0x58026300
 8003534:	cfb80000 	.word	0xcfb80000

08003538 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff f94b 	bl	80027e0 <LL_ADC_IsEnabled>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d16e      	bne.n	800362e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	4b38      	ldr	r3, [pc, #224]	@ (8003638 <ADC_Enable+0x100>)
 8003558:	4013      	ands	r3, r2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00d      	beq.n	800357a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003562:	f043 0210 	orr.w	r2, r3, #16
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356e:	f043 0201 	orr.w	r2, r3, #1
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e05a      	b.n	8003630 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4618      	mov	r0, r3
 8003580:	f7ff f91a 	bl	80027b8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003584:	f7fe ff28 	bl	80023d8 <HAL_GetTick>
 8003588:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a2b      	ldr	r2, [pc, #172]	@ (800363c <ADC_Enable+0x104>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d004      	beq.n	800359e <ADC_Enable+0x66>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a29      	ldr	r2, [pc, #164]	@ (8003640 <ADC_Enable+0x108>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d101      	bne.n	80035a2 <ADC_Enable+0x6a>
 800359e:	4b29      	ldr	r3, [pc, #164]	@ (8003644 <ADC_Enable+0x10c>)
 80035a0:	e000      	b.n	80035a4 <ADC_Enable+0x6c>
 80035a2:	4b29      	ldr	r3, [pc, #164]	@ (8003648 <ADC_Enable+0x110>)
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff f89d 	bl	80026e4 <LL_ADC_GetMultimode>
 80035aa:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a23      	ldr	r2, [pc, #140]	@ (8003640 <ADC_Enable+0x108>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d002      	beq.n	80035bc <ADC_Enable+0x84>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	e000      	b.n	80035be <ADC_Enable+0x86>
 80035bc:	4b1f      	ldr	r3, [pc, #124]	@ (800363c <ADC_Enable+0x104>)
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	6812      	ldr	r2, [r2, #0]
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d02c      	beq.n	8003620 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d130      	bne.n	800362e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035cc:	e028      	b.n	8003620 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7ff f904 	bl	80027e0 <LL_ADC_IsEnabled>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d104      	bne.n	80035e8 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff f8e8 	bl	80027b8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035e8:	f7fe fef6 	bl	80023d8 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d914      	bls.n	8003620 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	2b01      	cmp	r3, #1
 8003602:	d00d      	beq.n	8003620 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003608:	f043 0210 	orr.w	r2, r3, #16
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003614:	f043 0201 	orr.w	r2, r3, #1
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e007      	b.n	8003630 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b01      	cmp	r3, #1
 800362c:	d1cf      	bne.n	80035ce <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	8000003f 	.word	0x8000003f
 800363c:	40022000 	.word	0x40022000
 8003640:	40022100 	.word	0x40022100
 8003644:	40022300 	.word	0x40022300
 8003648:	58026300 	.word	0x58026300

0800364c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a7a      	ldr	r2, [pc, #488]	@ (8003844 <ADC_ConfigureBoostMode+0x1f8>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d004      	beq.n	8003668 <ADC_ConfigureBoostMode+0x1c>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a79      	ldr	r2, [pc, #484]	@ (8003848 <ADC_ConfigureBoostMode+0x1fc>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d109      	bne.n	800367c <ADC_ConfigureBoostMode+0x30>
 8003668:	4b78      	ldr	r3, [pc, #480]	@ (800384c <ADC_ConfigureBoostMode+0x200>)
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003670:	2b00      	cmp	r3, #0
 8003672:	bf14      	ite	ne
 8003674:	2301      	movne	r3, #1
 8003676:	2300      	moveq	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	e008      	b.n	800368e <ADC_ConfigureBoostMode+0x42>
 800367c:	4b74      	ldr	r3, [pc, #464]	@ (8003850 <ADC_ConfigureBoostMode+0x204>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003684:	2b00      	cmp	r3, #0
 8003686:	bf14      	ite	ne
 8003688:	2301      	movne	r3, #1
 800368a:	2300      	moveq	r3, #0
 800368c:	b2db      	uxtb	r3, r3
 800368e:	2b00      	cmp	r3, #0
 8003690:	d01c      	beq.n	80036cc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003692:	f002 f8b1 	bl	80057f8 <HAL_RCC_GetHCLKFreq>
 8003696:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80036a0:	d010      	beq.n	80036c4 <ADC_ConfigureBoostMode+0x78>
 80036a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80036a6:	d873      	bhi.n	8003790 <ADC_ConfigureBoostMode+0x144>
 80036a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036ac:	d002      	beq.n	80036b4 <ADC_ConfigureBoostMode+0x68>
 80036ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036b2:	d16d      	bne.n	8003790 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	0c1b      	lsrs	r3, r3, #16
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c0:	60fb      	str	r3, [r7, #12]
        break;
 80036c2:	e068      	b.n	8003796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	089b      	lsrs	r3, r3, #2
 80036c8:	60fb      	str	r3, [r7, #12]
        break;
 80036ca:	e064      	b.n	8003796 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80036cc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80036d0:	f04f 0100 	mov.w	r1, #0
 80036d4:	f003 fb38 	bl	8006d48 <HAL_RCCEx_GetPeriphCLKFreq>
 80036d8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80036e2:	d051      	beq.n	8003788 <ADC_ConfigureBoostMode+0x13c>
 80036e4:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80036e8:	d854      	bhi.n	8003794 <ADC_ConfigureBoostMode+0x148>
 80036ea:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80036ee:	d047      	beq.n	8003780 <ADC_ConfigureBoostMode+0x134>
 80036f0:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80036f4:	d84e      	bhi.n	8003794 <ADC_ConfigureBoostMode+0x148>
 80036f6:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80036fa:	d03d      	beq.n	8003778 <ADC_ConfigureBoostMode+0x12c>
 80036fc:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003700:	d848      	bhi.n	8003794 <ADC_ConfigureBoostMode+0x148>
 8003702:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003706:	d033      	beq.n	8003770 <ADC_ConfigureBoostMode+0x124>
 8003708:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800370c:	d842      	bhi.n	8003794 <ADC_ConfigureBoostMode+0x148>
 800370e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003712:	d029      	beq.n	8003768 <ADC_ConfigureBoostMode+0x11c>
 8003714:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003718:	d83c      	bhi.n	8003794 <ADC_ConfigureBoostMode+0x148>
 800371a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800371e:	d01a      	beq.n	8003756 <ADC_ConfigureBoostMode+0x10a>
 8003720:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003724:	d836      	bhi.n	8003794 <ADC_ConfigureBoostMode+0x148>
 8003726:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800372a:	d014      	beq.n	8003756 <ADC_ConfigureBoostMode+0x10a>
 800372c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003730:	d830      	bhi.n	8003794 <ADC_ConfigureBoostMode+0x148>
 8003732:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003736:	d00e      	beq.n	8003756 <ADC_ConfigureBoostMode+0x10a>
 8003738:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800373c:	d82a      	bhi.n	8003794 <ADC_ConfigureBoostMode+0x148>
 800373e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003742:	d008      	beq.n	8003756 <ADC_ConfigureBoostMode+0x10a>
 8003744:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003748:	d824      	bhi.n	8003794 <ADC_ConfigureBoostMode+0x148>
 800374a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800374e:	d002      	beq.n	8003756 <ADC_ConfigureBoostMode+0x10a>
 8003750:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003754:	d11e      	bne.n	8003794 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	0c9b      	lsrs	r3, r3, #18
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	68fa      	ldr	r2, [r7, #12]
 8003760:	fbb2 f3f3 	udiv	r3, r2, r3
 8003764:	60fb      	str	r3, [r7, #12]
        break;
 8003766:	e016      	b.n	8003796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	091b      	lsrs	r3, r3, #4
 800376c:	60fb      	str	r3, [r7, #12]
        break;
 800376e:	e012      	b.n	8003796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	095b      	lsrs	r3, r3, #5
 8003774:	60fb      	str	r3, [r7, #12]
        break;
 8003776:	e00e      	b.n	8003796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	099b      	lsrs	r3, r3, #6
 800377c:	60fb      	str	r3, [r7, #12]
        break;
 800377e:	e00a      	b.n	8003796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	09db      	lsrs	r3, r3, #7
 8003784:	60fb      	str	r3, [r7, #12]
        break;
 8003786:	e006      	b.n	8003796 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	0a1b      	lsrs	r3, r3, #8
 800378c:	60fb      	str	r3, [r7, #12]
        break;
 800378e:	e002      	b.n	8003796 <ADC_ConfigureBoostMode+0x14a>
        break;
 8003790:	bf00      	nop
 8003792:	e000      	b.n	8003796 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003794:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003796:	f7fe fe4f 	bl	8002438 <HAL_GetREVID>
 800379a:	4603      	mov	r3, r0
 800379c:	f241 0203 	movw	r2, #4099	@ 0x1003
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d815      	bhi.n	80037d0 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	4a2b      	ldr	r2, [pc, #172]	@ (8003854 <ADC_ConfigureBoostMode+0x208>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d908      	bls.n	80037be <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037ba:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80037bc:	e03e      	b.n	800383c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80037cc:	609a      	str	r2, [r3, #8]
}
 80037ce:	e035      	b.n	800383c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	085b      	lsrs	r3, r3, #1
 80037d4:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	4a1f      	ldr	r2, [pc, #124]	@ (8003858 <ADC_ConfigureBoostMode+0x20c>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d808      	bhi.n	80037f0 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	689a      	ldr	r2, [r3, #8]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80037ec:	609a      	str	r2, [r3, #8]
}
 80037ee:	e025      	b.n	800383c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	4a1a      	ldr	r2, [pc, #104]	@ (800385c <ADC_ConfigureBoostMode+0x210>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d80a      	bhi.n	800380e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800380a:	609a      	str	r2, [r3, #8]
}
 800380c:	e016      	b.n	800383c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	4a13      	ldr	r2, [pc, #76]	@ (8003860 <ADC_ConfigureBoostMode+0x214>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d80a      	bhi.n	800382c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003828:	609a      	str	r2, [r3, #8]
}
 800382a:	e007      	b.n	800383c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689a      	ldr	r2, [r3, #8]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800383a:	609a      	str	r2, [r3, #8]
}
 800383c:	bf00      	nop
 800383e:	3710      	adds	r7, #16
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	40022000 	.word	0x40022000
 8003848:	40022100 	.word	0x40022100
 800384c:	40022300 	.word	0x40022300
 8003850:	58026300 	.word	0x58026300
 8003854:	01312d00 	.word	0x01312d00
 8003858:	005f5e10 	.word	0x005f5e10
 800385c:	00bebc20 	.word	0x00bebc20
 8003860:	017d7840 	.word	0x017d7840

08003864 <LL_ADC_IsEnabled>:
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f003 0301 	and.w	r3, r3, #1
 8003874:	2b01      	cmp	r3, #1
 8003876:	d101      	bne.n	800387c <LL_ADC_IsEnabled+0x18>
 8003878:	2301      	movs	r3, #1
 800387a:	e000      	b.n	800387e <LL_ADC_IsEnabled+0x1a>
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr

0800388a <LL_ADC_REG_IsConversionOngoing>:
{
 800388a:	b480      	push	{r7}
 800388c:	b083      	sub	sp, #12
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f003 0304 	and.w	r3, r3, #4
 800389a:	2b04      	cmp	r3, #4
 800389c:	d101      	bne.n	80038a2 <LL_ADC_REG_IsConversionOngoing+0x18>
 800389e:	2301      	movs	r3, #1
 80038a0:	e000      	b.n	80038a4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80038b0:	b590      	push	{r4, r7, lr}
 80038b2:	b09f      	sub	sp, #124	@ 0x7c
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038ba:	2300      	movs	r3, #0
 80038bc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d101      	bne.n	80038ce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80038ca:	2302      	movs	r3, #2
 80038cc:	e0be      	b.n	8003a4c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80038d6:	2300      	movs	r3, #0
 80038d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80038da:	2300      	movs	r3, #0
 80038dc:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a5c      	ldr	r2, [pc, #368]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d102      	bne.n	80038ee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80038e8:	4b5b      	ldr	r3, [pc, #364]	@ (8003a58 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80038ea:	60bb      	str	r3, [r7, #8]
 80038ec:	e001      	b.n	80038f2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80038ee:	2300      	movs	r3, #0
 80038f0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10b      	bne.n	8003910 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038fc:	f043 0220 	orr.w	r2, r3, #32
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e09d      	b.n	8003a4c <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff ffb9 	bl	800388a <LL_ADC_REG_IsConversionOngoing>
 8003918:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4618      	mov	r0, r3
 8003920:	f7ff ffb3 	bl	800388a <LL_ADC_REG_IsConversionOngoing>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d17f      	bne.n	8003a2a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800392a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800392c:	2b00      	cmp	r3, #0
 800392e:	d17c      	bne.n	8003a2a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a47      	ldr	r2, [pc, #284]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d004      	beq.n	8003944 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a46      	ldr	r2, [pc, #280]	@ (8003a58 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d101      	bne.n	8003948 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003944:	4b45      	ldr	r3, [pc, #276]	@ (8003a5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003946:	e000      	b.n	800394a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003948:	4b45      	ldr	r3, [pc, #276]	@ (8003a60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800394a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d039      	beq.n	80039c8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003954:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	431a      	orrs	r2, r3
 8003962:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003964:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a3a      	ldr	r2, [pc, #232]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d004      	beq.n	800397a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a38      	ldr	r2, [pc, #224]	@ (8003a58 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d10e      	bne.n	8003998 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800397a:	4836      	ldr	r0, [pc, #216]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800397c:	f7ff ff72 	bl	8003864 <LL_ADC_IsEnabled>
 8003980:	4604      	mov	r4, r0
 8003982:	4835      	ldr	r0, [pc, #212]	@ (8003a58 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003984:	f7ff ff6e 	bl	8003864 <LL_ADC_IsEnabled>
 8003988:	4603      	mov	r3, r0
 800398a:	4323      	orrs	r3, r4
 800398c:	2b00      	cmp	r3, #0
 800398e:	bf0c      	ite	eq
 8003990:	2301      	moveq	r3, #1
 8003992:	2300      	movne	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	e008      	b.n	80039aa <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003998:	4832      	ldr	r0, [pc, #200]	@ (8003a64 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800399a:	f7ff ff63 	bl	8003864 <LL_ADC_IsEnabled>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	bf0c      	ite	eq
 80039a4:	2301      	moveq	r3, #1
 80039a6:	2300      	movne	r3, #0
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d047      	beq.n	8003a3e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80039ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039b0:	689a      	ldr	r2, [r3, #8]
 80039b2:	4b2d      	ldr	r3, [pc, #180]	@ (8003a68 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80039b4:	4013      	ands	r3, r2
 80039b6:	683a      	ldr	r2, [r7, #0]
 80039b8:	6811      	ldr	r1, [r2, #0]
 80039ba:	683a      	ldr	r2, [r7, #0]
 80039bc:	6892      	ldr	r2, [r2, #8]
 80039be:	430a      	orrs	r2, r1
 80039c0:	431a      	orrs	r2, r3
 80039c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039c4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80039c6:	e03a      	b.n	8003a3e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80039c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80039d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039d2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a1e      	ldr	r2, [pc, #120]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d004      	beq.n	80039e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a1d      	ldr	r2, [pc, #116]	@ (8003a58 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d10e      	bne.n	8003a06 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80039e8:	481a      	ldr	r0, [pc, #104]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80039ea:	f7ff ff3b 	bl	8003864 <LL_ADC_IsEnabled>
 80039ee:	4604      	mov	r4, r0
 80039f0:	4819      	ldr	r0, [pc, #100]	@ (8003a58 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80039f2:	f7ff ff37 	bl	8003864 <LL_ADC_IsEnabled>
 80039f6:	4603      	mov	r3, r0
 80039f8:	4323      	orrs	r3, r4
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	bf0c      	ite	eq
 80039fe:	2301      	moveq	r3, #1
 8003a00:	2300      	movne	r3, #0
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	e008      	b.n	8003a18 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003a06:	4817      	ldr	r0, [pc, #92]	@ (8003a64 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003a08:	f7ff ff2c 	bl	8003864 <LL_ADC_IsEnabled>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	bf0c      	ite	eq
 8003a12:	2301      	moveq	r3, #1
 8003a14:	2300      	movne	r3, #0
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d010      	beq.n	8003a3e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003a1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a1e:	689a      	ldr	r2, [r3, #8]
 8003a20:	4b11      	ldr	r3, [pc, #68]	@ (8003a68 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003a22:	4013      	ands	r3, r2
 8003a24:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a26:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a28:	e009      	b.n	8003a3e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a2e:	f043 0220 	orr.w	r2, r3, #32
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003a3c:	e000      	b.n	8003a40 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a3e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a48:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	377c      	adds	r7, #124	@ 0x7c
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd90      	pop	{r4, r7, pc}
 8003a54:	40022000 	.word	0x40022000
 8003a58:	40022100 	.word	0x40022100
 8003a5c:	40022300 	.word	0x40022300
 8003a60:	58026300 	.word	0x58026300
 8003a64:	58026000 	.word	0x58026000
 8003a68:	fffff0e0 	.word	0xfffff0e0

08003a6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b085      	sub	sp, #20
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003aac <__NVIC_SetPriorityGrouping+0x40>)
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a88:	4013      	ands	r3, r2
 8003a8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003a94:	4b06      	ldr	r3, [pc, #24]	@ (8003ab0 <__NVIC_SetPriorityGrouping+0x44>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a9a:	4a04      	ldr	r2, [pc, #16]	@ (8003aac <__NVIC_SetPriorityGrouping+0x40>)
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	60d3      	str	r3, [r2, #12]
}
 8003aa0:	bf00      	nop
 8003aa2:	3714      	adds	r7, #20
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr
 8003aac:	e000ed00 	.word	0xe000ed00
 8003ab0:	05fa0000 	.word	0x05fa0000

08003ab4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ab8:	4b04      	ldr	r3, [pc, #16]	@ (8003acc <__NVIC_GetPriorityGrouping+0x18>)
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	0a1b      	lsrs	r3, r3, #8
 8003abe:	f003 0307 	and.w	r3, r3, #7
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr
 8003acc:	e000ed00 	.word	0xe000ed00

08003ad0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003ada:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	db0b      	blt.n	8003afa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ae2:	88fb      	ldrh	r3, [r7, #6]
 8003ae4:	f003 021f 	and.w	r2, r3, #31
 8003ae8:	4907      	ldr	r1, [pc, #28]	@ (8003b08 <__NVIC_EnableIRQ+0x38>)
 8003aea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003aee:	095b      	lsrs	r3, r3, #5
 8003af0:	2001      	movs	r0, #1
 8003af2:	fa00 f202 	lsl.w	r2, r0, r2
 8003af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003afa:	bf00      	nop
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	e000e100 	.word	0xe000e100

08003b0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	6039      	str	r1, [r7, #0]
 8003b16:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003b18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	db0a      	blt.n	8003b36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	b2da      	uxtb	r2, r3
 8003b24:	490c      	ldr	r1, [pc, #48]	@ (8003b58 <__NVIC_SetPriority+0x4c>)
 8003b26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b2a:	0112      	lsls	r2, r2, #4
 8003b2c:	b2d2      	uxtb	r2, r2
 8003b2e:	440b      	add	r3, r1
 8003b30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b34:	e00a      	b.n	8003b4c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	b2da      	uxtb	r2, r3
 8003b3a:	4908      	ldr	r1, [pc, #32]	@ (8003b5c <__NVIC_SetPriority+0x50>)
 8003b3c:	88fb      	ldrh	r3, [r7, #6]
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	3b04      	subs	r3, #4
 8003b44:	0112      	lsls	r2, r2, #4
 8003b46:	b2d2      	uxtb	r2, r2
 8003b48:	440b      	add	r3, r1
 8003b4a:	761a      	strb	r2, [r3, #24]
}
 8003b4c:	bf00      	nop
 8003b4e:	370c      	adds	r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr
 8003b58:	e000e100 	.word	0xe000e100
 8003b5c:	e000ed00 	.word	0xe000ed00

08003b60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b089      	sub	sp, #36	@ 0x24
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	f1c3 0307 	rsb	r3, r3, #7
 8003b7a:	2b04      	cmp	r3, #4
 8003b7c:	bf28      	it	cs
 8003b7e:	2304      	movcs	r3, #4
 8003b80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	3304      	adds	r3, #4
 8003b86:	2b06      	cmp	r3, #6
 8003b88:	d902      	bls.n	8003b90 <NVIC_EncodePriority+0x30>
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	3b03      	subs	r3, #3
 8003b8e:	e000      	b.n	8003b92 <NVIC_EncodePriority+0x32>
 8003b90:	2300      	movs	r3, #0
 8003b92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b94:	f04f 32ff 	mov.w	r2, #4294967295
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9e:	43da      	mvns	r2, r3
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	401a      	ands	r2, r3
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb2:	43d9      	mvns	r1, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bb8:	4313      	orrs	r3, r2
         );
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3724      	adds	r7, #36	@ 0x24
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr

08003bc6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b082      	sub	sp, #8
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f7ff ff4c 	bl	8003a6c <__NVIC_SetPriorityGrouping>
}
 8003bd4:	bf00      	nop
 8003bd6:	3708      	adds	r7, #8
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	4603      	mov	r3, r0
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
 8003be8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003bea:	f7ff ff63 	bl	8003ab4 <__NVIC_GetPriorityGrouping>
 8003bee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	68b9      	ldr	r1, [r7, #8]
 8003bf4:	6978      	ldr	r0, [r7, #20]
 8003bf6:	f7ff ffb3 	bl	8003b60 <NVIC_EncodePriority>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003c00:	4611      	mov	r1, r2
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7ff ff82 	bl	8003b0c <__NVIC_SetPriority>
}
 8003c08:	bf00      	nop
 8003c0a:	3718      	adds	r7, #24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	4603      	mov	r3, r0
 8003c18:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7ff ff56 	bl	8003ad0 <__NVIC_EnableIRQ>
}
 8003c24:	bf00      	nop
 8003c26:	3708      	adds	r7, #8
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b098      	sub	sp, #96	@ 0x60
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8003c34:	4a84      	ldr	r2, [pc, #528]	@ (8003e48 <HAL_FDCAN_Init+0x21c>)
 8003c36:	f107 030c 	add.w	r3, r7, #12
 8003c3a:	4611      	mov	r1, r2
 8003c3c:	224c      	movs	r2, #76	@ 0x4c
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f009 ff0a 	bl	800da58 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d101      	bne.n	8003c4e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e1c6      	b.n	8003fdc <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a7e      	ldr	r2, [pc, #504]	@ (8003e4c <HAL_FDCAN_Init+0x220>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d106      	bne.n	8003c66 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003c60:	461a      	mov	r2, r3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d106      	bne.n	8003c80 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7fd fd5e 	bl	800173c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	699a      	ldr	r2, [r3, #24]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 0210 	bic.w	r2, r2, #16
 8003c8e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c90:	f7fe fba2 	bl	80023d8 <HAL_GetTick>
 8003c94:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003c96:	e014      	b.n	8003cc2 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003c98:	f7fe fb9e 	bl	80023d8 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b0a      	cmp	r3, #10
 8003ca4:	d90d      	bls.n	8003cc2 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cac:	f043 0201 	orr.w	r2, r3, #1
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2203      	movs	r2, #3
 8003cba:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e18c      	b.n	8003fdc <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	699b      	ldr	r3, [r3, #24]
 8003cc8:	f003 0308 	and.w	r3, r3, #8
 8003ccc:	2b08      	cmp	r3, #8
 8003cce:	d0e3      	beq.n	8003c98 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	699a      	ldr	r2, [r3, #24]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0201 	orr.w	r2, r2, #1
 8003cde:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ce0:	f7fe fb7a 	bl	80023d8 <HAL_GetTick>
 8003ce4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003ce6:	e014      	b.n	8003d12 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003ce8:	f7fe fb76 	bl	80023d8 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	2b0a      	cmp	r3, #10
 8003cf4:	d90d      	bls.n	8003d12 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cfc:	f043 0201 	orr.w	r2, r3, #1
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2203      	movs	r2, #3
 8003d0a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e164      	b.n	8003fdc <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d0e3      	beq.n	8003ce8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699a      	ldr	r2, [r3, #24]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0202 	orr.w	r2, r2, #2
 8003d2e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	7c1b      	ldrb	r3, [r3, #16]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d108      	bne.n	8003d4a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	699a      	ldr	r2, [r3, #24]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d46:	619a      	str	r2, [r3, #24]
 8003d48:	e007      	b.n	8003d5a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	699a      	ldr	r2, [r3, #24]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d58:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	7c5b      	ldrb	r3, [r3, #17]
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d108      	bne.n	8003d74 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	699a      	ldr	r2, [r3, #24]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d70:	619a      	str	r2, [r3, #24]
 8003d72:	e007      	b.n	8003d84 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	699a      	ldr	r2, [r3, #24]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003d82:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	7c9b      	ldrb	r3, [r3, #18]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d108      	bne.n	8003d9e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699a      	ldr	r2, [r3, #24]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d9a:	619a      	str	r2, [r3, #24]
 8003d9c:	e007      	b.n	8003dae <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	699a      	ldr	r2, [r3, #24]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003dac:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689a      	ldr	r2, [r3, #8]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699a      	ldr	r2, [r3, #24]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003dd2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	691a      	ldr	r2, [r3, #16]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f022 0210 	bic.w	r2, r2, #16
 8003de2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d108      	bne.n	8003dfe <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699a      	ldr	r2, [r3, #24]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0204 	orr.w	r2, r2, #4
 8003dfa:	619a      	str	r2, [r3, #24]
 8003dfc:	e030      	b.n	8003e60 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d02c      	beq.n	8003e60 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d020      	beq.n	8003e50 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	699a      	ldr	r2, [r3, #24]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003e1c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	691a      	ldr	r2, [r3, #16]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f042 0210 	orr.w	r2, r2, #16
 8003e2c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	d114      	bne.n	8003e60 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	699a      	ldr	r2, [r3, #24]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f042 0220 	orr.w	r2, r2, #32
 8003e44:	619a      	str	r2, [r3, #24]
 8003e46:	e00b      	b.n	8003e60 <HAL_FDCAN_Init+0x234>
 8003e48:	0800dbb4 	.word	0x0800dbb4
 8003e4c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	699a      	ldr	r2, [r3, #24]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f042 0220 	orr.w	r2, r2, #32
 8003e5e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	699b      	ldr	r3, [r3, #24]
 8003e64:	3b01      	subs	r3, #1
 8003e66:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	69db      	ldr	r3, [r3, #28]
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e70:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a1b      	ldr	r3, [r3, #32]
 8003e76:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003e78:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	695b      	ldr	r3, [r3, #20]
 8003e80:	3b01      	subs	r3, #1
 8003e82:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003e88:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e8a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e94:	d115      	bne.n	8003ec2 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e9a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003ea4:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003eae:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003ebe:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003ec0:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	430a      	orrs	r2, r1
 8003edc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee8:	4413      	add	r3, r2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d011      	beq.n	8003f12 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003ef6:	f023 0107 	bic.w	r1, r3, #7
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	3360      	adds	r3, #96	@ 0x60
 8003f02:	443b      	add	r3, r7
 8003f04:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d011      	beq.n	8003f3e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003f22:	f023 0107 	bic.w	r1, r3, #7
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	3360      	adds	r3, #96	@ 0x60
 8003f2e:	443b      	add	r3, r7
 8003f30:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d012      	beq.n	8003f6c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003f4e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	3360      	adds	r3, #96	@ 0x60
 8003f5a:	443b      	add	r3, r7
 8003f5c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003f60:	011a      	lsls	r2, r3, #4
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d012      	beq.n	8003f9a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003f7c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	3360      	adds	r3, #96	@ 0x60
 8003f88:	443b      	add	r3, r7
 8003f8a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003f8e:	021a      	lsls	r2, r3, #8
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	430a      	orrs	r2, r1
 8003f96:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a11      	ldr	r2, [pc, #68]	@ (8003fe4 <HAL_FDCAN_Init+0x3b8>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d107      	bne.n	8003fb4 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	689a      	ldr	r2, [r3, #8]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f022 0203 	bic.w	r2, r2, #3
 8003fb2:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 f87b 	bl	80040c8 <FDCAN_CalcultateRamBlockAddresses>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003fd8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3760      	adds	r7, #96	@ 0x60
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	4000a000 	.word	0x4000a000

08003fe8 <HAL_FDCAN_AddMessageToTxBuffer>:
  *         This parameter can be a value of @arg FDCAN_Tx_location.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxBuffer(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                 const uint8_t *pTxData, uint32_t BufferIndex)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b08c      	sub	sp, #48	@ 0x30
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
 8003ff4:	603b      	str	r3, [r7, #0]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003ffc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));
  assert_param(IS_FDCAN_TX_LOCATION(BufferIndex));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004000:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004004:	2b01      	cmp	r3, #1
 8004006:	d003      	beq.n	8004010 <HAL_FDCAN_AddMessageToTxBuffer+0x28>
 8004008:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800400c:	2b02      	cmp	r3, #2
 800400e:	d14e      	bne.n	80040ae <HAL_FDCAN_AddMessageToTxBuffer+0xc6>
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004016:	fa93 f3a3 	rbit	r3, r3
 800401a:	623b      	str	r3, [r7, #32]
  return result;
 800401c:	6a3b      	ldr	r3, [r7, #32]
 800401e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (value == 0U)
 8004020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_FDCAN_AddMessageToTxBuffer+0x42>
    return 32U;
 8004026:	2320      	movs	r3, #32
 8004028:	e003      	b.n	8004032 <HAL_FDCAN_AddMessageToTxBuffer+0x4a>
  return __builtin_clz(value);
 800402a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800402c:	fab3 f383 	clz	r3, r3
 8004030:	b2db      	uxtb	r3, r3
  {
    /* Check that the selected buffer has an allocated area into the RAM */
    if (POSITION_VAL(BufferIndex) >= ((hfdcan->Instance->TXBC & FDCAN_TXBC_NDTB) >> FDCAN_TXBC_NDTB_Pos))
 8004032:	461a      	mov	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800403c:	0c1b      	lsrs	r3, r3, #16
 800403e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004042:	429a      	cmp	r2, r3
 8004044:	d309      	bcc.n	800405a <HAL_FDCAN_AddMessageToTxBuffer+0x72>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800404c:	f043 0220 	orr.w	r2, r3, #32
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e032      	b.n	80040c0 <HAL_FDCAN_AddMessageToTxBuffer+0xd8>
    }

    /* Check that there is no transmission request pending for the selected buffer */
    if ((hfdcan->Instance->TXBRP & BufferIndex) != 0U)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	4013      	ands	r3, r2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d009      	beq.n	800407e <HAL_FDCAN_AddMessageToTxBuffer+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PENDING;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004070:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e020      	b.n	80040c0 <HAL_FDCAN_AddMessageToTxBuffer+0xd8>
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	fa93 f3a3 	rbit	r3, r3
 8004088:	617b      	str	r3, [r7, #20]
  return result;
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d101      	bne.n	8004098 <HAL_FDCAN_AddMessageToTxBuffer+0xb0>
    return 32U;
 8004094:	2320      	movs	r3, #32
 8004096:	e003      	b.n	80040a0 <HAL_FDCAN_AddMessageToTxBuffer+0xb8>
  return __builtin_clz(value);
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	fab3 f383 	clz	r3, r3
 800409e:	b2db      	uxtb	r3, r3
    }
    else
    {
      /* Add the message to the Tx buffer */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, POSITION_VAL(BufferIndex));
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	68b9      	ldr	r1, [r7, #8]
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 f995 	bl	80043d4 <FDCAN_CopyMessageToRAM>
    }

    /* Return function status */
    return HAL_OK;
 80040aa:	2300      	movs	r3, #0
 80040ac:	e008      	b.n	80040c0 <HAL_FDCAN_AddMessageToTxBuffer+0xd8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040b4:	f043 0202 	orr.w	r2, r3, #2
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
  }
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3730      	adds	r7, #48	@ 0x30
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040d4:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80040de:	4ba7      	ldr	r3, [pc, #668]	@ (800437c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80040e0:	4013      	ands	r3, r2
 80040e2:	68ba      	ldr	r2, [r7, #8]
 80040e4:	0091      	lsls	r1, r2, #2
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	6812      	ldr	r2, [r2, #0]
 80040ea:	430b      	orrs	r3, r1
 80040ec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040f8:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004100:	041a      	lsls	r2, r3, #16
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004110:	68ba      	ldr	r2, [r7, #8]
 8004112:	4413      	add	r3, r2
 8004114:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800411e:	4b97      	ldr	r3, [pc, #604]	@ (800437c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004120:	4013      	ands	r3, r2
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	0091      	lsls	r1, r2, #2
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	6812      	ldr	r2, [r2, #0]
 800412a:	430b      	orrs	r3, r1
 800412c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004138:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004140:	041a      	lsls	r2, r3, #16
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	68ba      	ldr	r2, [r7, #8]
 8004154:	4413      	add	r3, r2
 8004156:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8004160:	4b86      	ldr	r3, [pc, #536]	@ (800437c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004162:	4013      	ands	r3, r2
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	0091      	lsls	r1, r2, #2
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	6812      	ldr	r2, [r2, #0]
 800416c:	430b      	orrs	r3, r1
 800416e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800417a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004182:	041a      	lsls	r2, r3, #16
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	430a      	orrs	r2, r1
 800418a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004196:	fb02 f303 	mul.w	r3, r2, r3
 800419a:	68ba      	ldr	r2, [r7, #8]
 800419c:	4413      	add	r3, r2
 800419e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80041a8:	4b74      	ldr	r3, [pc, #464]	@ (800437c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80041aa:	4013      	ands	r3, r2
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	0091      	lsls	r1, r2, #2
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6812      	ldr	r2, [r2, #0]
 80041b4:	430b      	orrs	r3, r1
 80041b6:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80041c2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ca:	041a      	lsls	r2, r3, #16
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	430a      	orrs	r2, r1
 80041d2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80041de:	fb02 f303 	mul.w	r3, r2, r3
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	4413      	add	r3, r2
 80041e6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80041f0:	4b62      	ldr	r3, [pc, #392]	@ (800437c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80041f2:	4013      	ands	r3, r2
 80041f4:	68ba      	ldr	r2, [r7, #8]
 80041f6:	0091      	lsls	r1, r2, #2
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	6812      	ldr	r2, [r2, #0]
 80041fc:	430b      	orrs	r3, r1
 80041fe:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800420a:	fb02 f303 	mul.w	r3, r2, r3
 800420e:	68ba      	ldr	r2, [r7, #8]
 8004210:	4413      	add	r3, r2
 8004212:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800421c:	4b57      	ldr	r3, [pc, #348]	@ (800437c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800421e:	4013      	ands	r3, r2
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	0091      	lsls	r1, r2, #2
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	6812      	ldr	r2, [r2, #0]
 8004228:	430b      	orrs	r3, r1
 800422a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004236:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423e:	041a      	lsls	r2, r3, #16
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	430a      	orrs	r2, r1
 8004246:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	68ba      	ldr	r2, [r7, #8]
 8004252:	4413      	add	r3, r2
 8004254:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800425e:	4b47      	ldr	r3, [pc, #284]	@ (800437c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004260:	4013      	ands	r3, r2
 8004262:	68ba      	ldr	r2, [r7, #8]
 8004264:	0091      	lsls	r1, r2, #2
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	6812      	ldr	r2, [r2, #0]
 800426a:	430b      	orrs	r3, r1
 800426c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004278:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004280:	041a      	lsls	r2, r3, #16
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	430a      	orrs	r2, r1
 8004288:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004294:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800429c:	061a      	lsls	r2, r3, #24
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	430a      	orrs	r2, r1
 80042a4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042ac:	4b34      	ldr	r3, [pc, #208]	@ (8004380 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80042ae:	4413      	add	r3, r2
 80042b0:	009a      	lsls	r2, r3, #2
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	441a      	add	r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ce:	00db      	lsls	r3, r3, #3
 80042d0:	441a      	add	r2, r3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80042e2:	fb01 f303 	mul.w	r3, r1, r3
 80042e6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80042e8:	441a      	add	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042f6:	6879      	ldr	r1, [r7, #4]
 80042f8:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80042fa:	fb01 f303 	mul.w	r3, r1, r3
 80042fe:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004300:	441a      	add	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800430e:	6879      	ldr	r1, [r7, #4]
 8004310:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8004312:	fb01 f303 	mul.w	r3, r1, r3
 8004316:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004318:	441a      	add	r2, r3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	441a      	add	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800433e:	6879      	ldr	r1, [r7, #4]
 8004340:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004342:	fb01 f303 	mul.w	r3, r1, r3
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	441a      	add	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800435a:	6879      	ldr	r1, [r7, #4]
 800435c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800435e:	fb01 f303 	mul.w	r3, r1, r3
 8004362:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004364:	441a      	add	r2, r3
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004372:	4a04      	ldr	r2, [pc, #16]	@ (8004384 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d915      	bls.n	80043a4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8004378:	e006      	b.n	8004388 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800437a:	bf00      	nop
 800437c:	ffff0003 	.word	0xffff0003
 8004380:	10002b00 	.word	0x10002b00
 8004384:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800438e:	f043 0220 	orr.w	r2, r3, #32
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2203      	movs	r2, #3
 800439c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e010      	b.n	80043c6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043a8:	60fb      	str	r3, [r7, #12]
 80043aa:	e005      	b.n	80043b8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	3304      	adds	r3, #4
 80043b6:	60fb      	str	r3, [r7, #12]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d3f3      	bcc.n	80043ac <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3714      	adds	r7, #20
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop

080043d4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b089      	sub	sp, #36	@ 0x24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	607a      	str	r2, [r7, #4]
 80043e0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10a      	bne.n	8004400 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80043f2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80043fa:	4313      	orrs	r3, r2
 80043fc:	61fb      	str	r3, [r7, #28]
 80043fe:	e00a      	b.n	8004416 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8004408:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800440e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004410:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004414:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	6a1b      	ldr	r3, [r3, #32]
 800441a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004420:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8004426:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800442c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004434:	4313      	orrs	r3, r2
 8004436:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004442:	6839      	ldr	r1, [r7, #0]
 8004444:	fb01 f303 	mul.w	r3, r1, r3
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	4413      	add	r3, r2
 800444c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	69fa      	ldr	r2, [r7, #28]
 8004452:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	3304      	adds	r3, #4
 8004458:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	3304      	adds	r3, #4
 8004464:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004466:	2300      	movs	r3, #0
 8004468:	617b      	str	r3, [r7, #20]
 800446a:	e020      	b.n	80044ae <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	3303      	adds	r3, #3
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	4413      	add	r3, r2
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	3302      	adds	r3, #2
 800447c:	6879      	ldr	r1, [r7, #4]
 800447e:	440b      	add	r3, r1
 8004480:	781b      	ldrb	r3, [r3, #0]
 8004482:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004484:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	3301      	adds	r3, #1
 800448a:	6879      	ldr	r1, [r7, #4]
 800448c:	440b      	add	r3, r1
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004492:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004494:	6879      	ldr	r1, [r7, #4]
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	440a      	add	r2, r1
 800449a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800449c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	3304      	adds	r3, #4
 80044a6:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	3304      	adds	r3, #4
 80044ac:	617b      	str	r3, [r7, #20]
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	4a06      	ldr	r2, [pc, #24]	@ (80044cc <FDCAN_CopyMessageToRAM+0xf8>)
 80044b4:	5cd3      	ldrb	r3, [r2, r3]
 80044b6:	461a      	mov	r2, r3
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d3d6      	bcc.n	800446c <FDCAN_CopyMessageToRAM+0x98>
  }
}
 80044be:	bf00      	nop
 80044c0:	bf00      	nop
 80044c2:	3724      	adds	r7, #36	@ 0x24
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	0800dc94 	.word	0x0800dc94

080044d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b089      	sub	sp, #36	@ 0x24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80044da:	2300      	movs	r3, #0
 80044dc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80044de:	4b89      	ldr	r3, [pc, #548]	@ (8004704 <HAL_GPIO_Init+0x234>)
 80044e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80044e2:	e194      	b.n	800480e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	2101      	movs	r1, #1
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	fa01 f303 	lsl.w	r3, r1, r3
 80044f0:	4013      	ands	r3, r2
 80044f2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f000 8186 	beq.w	8004808 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f003 0303 	and.w	r3, r3, #3
 8004504:	2b01      	cmp	r3, #1
 8004506:	d005      	beq.n	8004514 <HAL_GPIO_Init+0x44>
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f003 0303 	and.w	r3, r3, #3
 8004510:	2b02      	cmp	r3, #2
 8004512:	d130      	bne.n	8004576 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	005b      	lsls	r3, r3, #1
 800451e:	2203      	movs	r2, #3
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	43db      	mvns	r3, r3
 8004526:	69ba      	ldr	r2, [r7, #24]
 8004528:	4013      	ands	r3, r2
 800452a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	68da      	ldr	r2, [r3, #12]
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	fa02 f303 	lsl.w	r3, r2, r3
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	4313      	orrs	r3, r2
 800453c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800454a:	2201      	movs	r2, #1
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	43db      	mvns	r3, r3
 8004554:	69ba      	ldr	r2, [r7, #24]
 8004556:	4013      	ands	r3, r2
 8004558:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	091b      	lsrs	r3, r3, #4
 8004560:	f003 0201 	and.w	r2, r3, #1
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	4313      	orrs	r3, r2
 800456e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f003 0303 	and.w	r3, r3, #3
 800457e:	2b03      	cmp	r3, #3
 8004580:	d017      	beq.n	80045b2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	005b      	lsls	r3, r3, #1
 800458c:	2203      	movs	r2, #3
 800458e:	fa02 f303 	lsl.w	r3, r2, r3
 8004592:	43db      	mvns	r3, r3
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	4013      	ands	r3, r2
 8004598:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	689a      	ldr	r2, [r3, #8]
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	fa02 f303 	lsl.w	r3, r2, r3
 80045a6:	69ba      	ldr	r2, [r7, #24]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	69ba      	ldr	r2, [r7, #24]
 80045b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d123      	bne.n	8004606 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	08da      	lsrs	r2, r3, #3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	3208      	adds	r2, #8
 80045c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	f003 0307 	and.w	r3, r3, #7
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	220f      	movs	r2, #15
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	43db      	mvns	r3, r3
 80045dc:	69ba      	ldr	r2, [r7, #24]
 80045de:	4013      	ands	r3, r2
 80045e0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	691a      	ldr	r2, [r3, #16]
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	fa02 f303 	lsl.w	r3, r2, r3
 80045f2:	69ba      	ldr	r2, [r7, #24]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	08da      	lsrs	r2, r3, #3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	3208      	adds	r2, #8
 8004600:	69b9      	ldr	r1, [r7, #24]
 8004602:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	005b      	lsls	r3, r3, #1
 8004610:	2203      	movs	r2, #3
 8004612:	fa02 f303 	lsl.w	r3, r2, r3
 8004616:	43db      	mvns	r3, r3
 8004618:	69ba      	ldr	r2, [r7, #24]
 800461a:	4013      	ands	r3, r2
 800461c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f003 0203 	and.w	r2, r3, #3
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	005b      	lsls	r3, r3, #1
 800462a:	fa02 f303 	lsl.w	r3, r2, r3
 800462e:	69ba      	ldr	r2, [r7, #24]
 8004630:	4313      	orrs	r3, r2
 8004632:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	69ba      	ldr	r2, [r7, #24]
 8004638:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 80e0 	beq.w	8004808 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004648:	4b2f      	ldr	r3, [pc, #188]	@ (8004708 <HAL_GPIO_Init+0x238>)
 800464a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800464e:	4a2e      	ldr	r2, [pc, #184]	@ (8004708 <HAL_GPIO_Init+0x238>)
 8004650:	f043 0302 	orr.w	r3, r3, #2
 8004654:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004658:	4b2b      	ldr	r3, [pc, #172]	@ (8004708 <HAL_GPIO_Init+0x238>)
 800465a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	60fb      	str	r3, [r7, #12]
 8004664:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004666:	4a29      	ldr	r2, [pc, #164]	@ (800470c <HAL_GPIO_Init+0x23c>)
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	089b      	lsrs	r3, r3, #2
 800466c:	3302      	adds	r3, #2
 800466e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004672:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	f003 0303 	and.w	r3, r3, #3
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	220f      	movs	r2, #15
 800467e:	fa02 f303 	lsl.w	r3, r2, r3
 8004682:	43db      	mvns	r3, r3
 8004684:	69ba      	ldr	r2, [r7, #24]
 8004686:	4013      	ands	r3, r2
 8004688:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a20      	ldr	r2, [pc, #128]	@ (8004710 <HAL_GPIO_Init+0x240>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d052      	beq.n	8004738 <HAL_GPIO_Init+0x268>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a1f      	ldr	r2, [pc, #124]	@ (8004714 <HAL_GPIO_Init+0x244>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d031      	beq.n	80046fe <HAL_GPIO_Init+0x22e>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a1e      	ldr	r2, [pc, #120]	@ (8004718 <HAL_GPIO_Init+0x248>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d02b      	beq.n	80046fa <HAL_GPIO_Init+0x22a>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a1d      	ldr	r2, [pc, #116]	@ (800471c <HAL_GPIO_Init+0x24c>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d025      	beq.n	80046f6 <HAL_GPIO_Init+0x226>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004720 <HAL_GPIO_Init+0x250>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d01f      	beq.n	80046f2 <HAL_GPIO_Init+0x222>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a1b      	ldr	r2, [pc, #108]	@ (8004724 <HAL_GPIO_Init+0x254>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d019      	beq.n	80046ee <HAL_GPIO_Init+0x21e>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a1a      	ldr	r2, [pc, #104]	@ (8004728 <HAL_GPIO_Init+0x258>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d013      	beq.n	80046ea <HAL_GPIO_Init+0x21a>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a19      	ldr	r2, [pc, #100]	@ (800472c <HAL_GPIO_Init+0x25c>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d00d      	beq.n	80046e6 <HAL_GPIO_Init+0x216>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a18      	ldr	r2, [pc, #96]	@ (8004730 <HAL_GPIO_Init+0x260>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d007      	beq.n	80046e2 <HAL_GPIO_Init+0x212>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a17      	ldr	r2, [pc, #92]	@ (8004734 <HAL_GPIO_Init+0x264>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d101      	bne.n	80046de <HAL_GPIO_Init+0x20e>
 80046da:	2309      	movs	r3, #9
 80046dc:	e02d      	b.n	800473a <HAL_GPIO_Init+0x26a>
 80046de:	230a      	movs	r3, #10
 80046e0:	e02b      	b.n	800473a <HAL_GPIO_Init+0x26a>
 80046e2:	2308      	movs	r3, #8
 80046e4:	e029      	b.n	800473a <HAL_GPIO_Init+0x26a>
 80046e6:	2307      	movs	r3, #7
 80046e8:	e027      	b.n	800473a <HAL_GPIO_Init+0x26a>
 80046ea:	2306      	movs	r3, #6
 80046ec:	e025      	b.n	800473a <HAL_GPIO_Init+0x26a>
 80046ee:	2305      	movs	r3, #5
 80046f0:	e023      	b.n	800473a <HAL_GPIO_Init+0x26a>
 80046f2:	2304      	movs	r3, #4
 80046f4:	e021      	b.n	800473a <HAL_GPIO_Init+0x26a>
 80046f6:	2303      	movs	r3, #3
 80046f8:	e01f      	b.n	800473a <HAL_GPIO_Init+0x26a>
 80046fa:	2302      	movs	r3, #2
 80046fc:	e01d      	b.n	800473a <HAL_GPIO_Init+0x26a>
 80046fe:	2301      	movs	r3, #1
 8004700:	e01b      	b.n	800473a <HAL_GPIO_Init+0x26a>
 8004702:	bf00      	nop
 8004704:	58000080 	.word	0x58000080
 8004708:	58024400 	.word	0x58024400
 800470c:	58000400 	.word	0x58000400
 8004710:	58020000 	.word	0x58020000
 8004714:	58020400 	.word	0x58020400
 8004718:	58020800 	.word	0x58020800
 800471c:	58020c00 	.word	0x58020c00
 8004720:	58021000 	.word	0x58021000
 8004724:	58021400 	.word	0x58021400
 8004728:	58021800 	.word	0x58021800
 800472c:	58021c00 	.word	0x58021c00
 8004730:	58022000 	.word	0x58022000
 8004734:	58022400 	.word	0x58022400
 8004738:	2300      	movs	r3, #0
 800473a:	69fa      	ldr	r2, [r7, #28]
 800473c:	f002 0203 	and.w	r2, r2, #3
 8004740:	0092      	lsls	r2, r2, #2
 8004742:	4093      	lsls	r3, r2
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	4313      	orrs	r3, r2
 8004748:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800474a:	4938      	ldr	r1, [pc, #224]	@ (800482c <HAL_GPIO_Init+0x35c>)
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	089b      	lsrs	r3, r3, #2
 8004750:	3302      	adds	r3, #2
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004758:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	43db      	mvns	r3, r3
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	4013      	ands	r3, r2
 8004768:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d003      	beq.n	800477e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	4313      	orrs	r3, r2
 800477c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800477e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004786:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	43db      	mvns	r3, r3
 8004792:	69ba      	ldr	r2, [r7, #24]
 8004794:	4013      	ands	r3, r2
 8004796:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d003      	beq.n	80047ac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80047ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	43db      	mvns	r3, r3
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	4013      	ands	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d003      	beq.n	80047d8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80047d0:	69ba      	ldr	r2, [r7, #24]
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	4313      	orrs	r3, r2
 80047d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	69ba      	ldr	r2, [r7, #24]
 80047dc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	43db      	mvns	r3, r3
 80047e8:	69ba      	ldr	r2, [r7, #24]
 80047ea:	4013      	ands	r3, r2
 80047ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d003      	beq.n	8004802 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80047fa:	69ba      	ldr	r2, [r7, #24]
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	4313      	orrs	r3, r2
 8004800:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	69ba      	ldr	r2, [r7, #24]
 8004806:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	3301      	adds	r3, #1
 800480c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	fa22 f303 	lsr.w	r3, r2, r3
 8004818:	2b00      	cmp	r3, #0
 800481a:	f47f ae63 	bne.w	80044e4 <HAL_GPIO_Init+0x14>
  }
}
 800481e:	bf00      	nop
 8004820:	bf00      	nop
 8004822:	3724      	adds	r7, #36	@ 0x24
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr
 800482c:	58000400 	.word	0x58000400

08004830 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004838:	4b29      	ldr	r3, [pc, #164]	@ (80048e0 <HAL_PWREx_ConfigSupply+0xb0>)
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	f003 0307 	and.w	r3, r3, #7
 8004840:	2b06      	cmp	r3, #6
 8004842:	d00a      	beq.n	800485a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004844:	4b26      	ldr	r3, [pc, #152]	@ (80048e0 <HAL_PWREx_ConfigSupply+0xb0>)
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	429a      	cmp	r2, r3
 8004850:	d001      	beq.n	8004856 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e040      	b.n	80048d8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004856:	2300      	movs	r3, #0
 8004858:	e03e      	b.n	80048d8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800485a:	4b21      	ldr	r3, [pc, #132]	@ (80048e0 <HAL_PWREx_ConfigSupply+0xb0>)
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8004862:	491f      	ldr	r1, [pc, #124]	@ (80048e0 <HAL_PWREx_ConfigSupply+0xb0>)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4313      	orrs	r3, r2
 8004868:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800486a:	f7fd fdb5 	bl	80023d8 <HAL_GetTick>
 800486e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004870:	e009      	b.n	8004886 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004872:	f7fd fdb1 	bl	80023d8 <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004880:	d901      	bls.n	8004886 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e028      	b.n	80048d8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004886:	4b16      	ldr	r3, [pc, #88]	@ (80048e0 <HAL_PWREx_ConfigSupply+0xb0>)
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800488e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004892:	d1ee      	bne.n	8004872 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b1e      	cmp	r3, #30
 8004898:	d008      	beq.n	80048ac <HAL_PWREx_ConfigSupply+0x7c>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2b2e      	cmp	r3, #46	@ 0x2e
 800489e:	d005      	beq.n	80048ac <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2b1d      	cmp	r3, #29
 80048a4:	d002      	beq.n	80048ac <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2b2d      	cmp	r3, #45	@ 0x2d
 80048aa:	d114      	bne.n	80048d6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80048ac:	f7fd fd94 	bl	80023d8 <HAL_GetTick>
 80048b0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80048b2:	e009      	b.n	80048c8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80048b4:	f7fd fd90 	bl	80023d8 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80048c2:	d901      	bls.n	80048c8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e007      	b.n	80048d8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80048c8:	4b05      	ldr	r3, [pc, #20]	@ (80048e0 <HAL_PWREx_ConfigSupply+0xb0>)
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048d4:	d1ee      	bne.n	80048b4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3710      	adds	r7, #16
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	58024800 	.word	0x58024800

080048e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b08c      	sub	sp, #48	@ 0x30
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d102      	bne.n	80048f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	f000 bc48 	b.w	8005188 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 0301 	and.w	r3, r3, #1
 8004900:	2b00      	cmp	r3, #0
 8004902:	f000 8088 	beq.w	8004a16 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004906:	4b99      	ldr	r3, [pc, #612]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800490e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004910:	4b96      	ldr	r3, [pc, #600]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004914:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004918:	2b10      	cmp	r3, #16
 800491a:	d007      	beq.n	800492c <HAL_RCC_OscConfig+0x48>
 800491c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800491e:	2b18      	cmp	r3, #24
 8004920:	d111      	bne.n	8004946 <HAL_RCC_OscConfig+0x62>
 8004922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004924:	f003 0303 	and.w	r3, r3, #3
 8004928:	2b02      	cmp	r3, #2
 800492a:	d10c      	bne.n	8004946 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800492c:	4b8f      	ldr	r3, [pc, #572]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d06d      	beq.n	8004a14 <HAL_RCC_OscConfig+0x130>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d169      	bne.n	8004a14 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	f000 bc21 	b.w	8005188 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800494e:	d106      	bne.n	800495e <HAL_RCC_OscConfig+0x7a>
 8004950:	4b86      	ldr	r3, [pc, #536]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a85      	ldr	r2, [pc, #532]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004956:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800495a:	6013      	str	r3, [r2, #0]
 800495c:	e02e      	b.n	80049bc <HAL_RCC_OscConfig+0xd8>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10c      	bne.n	8004980 <HAL_RCC_OscConfig+0x9c>
 8004966:	4b81      	ldr	r3, [pc, #516]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a80      	ldr	r2, [pc, #512]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 800496c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004970:	6013      	str	r3, [r2, #0]
 8004972:	4b7e      	ldr	r3, [pc, #504]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a7d      	ldr	r2, [pc, #500]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004978:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800497c:	6013      	str	r3, [r2, #0]
 800497e:	e01d      	b.n	80049bc <HAL_RCC_OscConfig+0xd8>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004988:	d10c      	bne.n	80049a4 <HAL_RCC_OscConfig+0xc0>
 800498a:	4b78      	ldr	r3, [pc, #480]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a77      	ldr	r2, [pc, #476]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004990:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004994:	6013      	str	r3, [r2, #0]
 8004996:	4b75      	ldr	r3, [pc, #468]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a74      	ldr	r2, [pc, #464]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 800499c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049a0:	6013      	str	r3, [r2, #0]
 80049a2:	e00b      	b.n	80049bc <HAL_RCC_OscConfig+0xd8>
 80049a4:	4b71      	ldr	r3, [pc, #452]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a70      	ldr	r2, [pc, #448]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 80049aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049ae:	6013      	str	r3, [r2, #0]
 80049b0:	4b6e      	ldr	r3, [pc, #440]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a6d      	ldr	r2, [pc, #436]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 80049b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d013      	beq.n	80049ec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c4:	f7fd fd08 	bl	80023d8 <HAL_GetTick>
 80049c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80049ca:	e008      	b.n	80049de <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049cc:	f7fd fd04 	bl	80023d8 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	2b64      	cmp	r3, #100	@ 0x64
 80049d8:	d901      	bls.n	80049de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e3d4      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80049de:	4b63      	ldr	r3, [pc, #396]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d0f0      	beq.n	80049cc <HAL_RCC_OscConfig+0xe8>
 80049ea:	e014      	b.n	8004a16 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ec:	f7fd fcf4 	bl	80023d8 <HAL_GetTick>
 80049f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80049f2:	e008      	b.n	8004a06 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049f4:	f7fd fcf0 	bl	80023d8 <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	2b64      	cmp	r3, #100	@ 0x64
 8004a00:	d901      	bls.n	8004a06 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004a02:	2303      	movs	r3, #3
 8004a04:	e3c0      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004a06:	4b59      	ldr	r3, [pc, #356]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d1f0      	bne.n	80049f4 <HAL_RCC_OscConfig+0x110>
 8004a12:	e000      	b.n	8004a16 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0302 	and.w	r3, r3, #2
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	f000 80ca 	beq.w	8004bb8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a24:	4b51      	ldr	r3, [pc, #324]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a2c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004a2e:	4b4f      	ldr	r3, [pc, #316]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a32:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004a34:	6a3b      	ldr	r3, [r7, #32]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d007      	beq.n	8004a4a <HAL_RCC_OscConfig+0x166>
 8004a3a:	6a3b      	ldr	r3, [r7, #32]
 8004a3c:	2b18      	cmp	r3, #24
 8004a3e:	d156      	bne.n	8004aee <HAL_RCC_OscConfig+0x20a>
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	f003 0303 	and.w	r3, r3, #3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d151      	bne.n	8004aee <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a4a:	4b48      	ldr	r3, [pc, #288]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0304 	and.w	r3, r3, #4
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d005      	beq.n	8004a62 <HAL_RCC_OscConfig+0x17e>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e392      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004a62:	4b42      	ldr	r3, [pc, #264]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f023 0219 	bic.w	r2, r3, #25
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	493f      	ldr	r1, [pc, #252]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a74:	f7fd fcb0 	bl	80023d8 <HAL_GetTick>
 8004a78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a7c:	f7fd fcac 	bl	80023d8 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e37c      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a8e:	4b37      	ldr	r3, [pc, #220]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0304 	and.w	r3, r3, #4
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d0f0      	beq.n	8004a7c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a9a:	f7fd fccd 	bl	8002438 <HAL_GetREVID>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d817      	bhi.n	8004ad8 <HAL_RCC_OscConfig+0x1f4>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	2b40      	cmp	r3, #64	@ 0x40
 8004aae:	d108      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x1de>
 8004ab0:	4b2e      	ldr	r3, [pc, #184]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004ab8:	4a2c      	ldr	r2, [pc, #176]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004aba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004abe:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ac0:	e07a      	b.n	8004bb8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ac2:	4b2a      	ldr	r3, [pc, #168]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	691b      	ldr	r3, [r3, #16]
 8004ace:	031b      	lsls	r3, r3, #12
 8004ad0:	4926      	ldr	r1, [pc, #152]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ad6:	e06f      	b.n	8004bb8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ad8:	4b24      	ldr	r3, [pc, #144]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	061b      	lsls	r3, r3, #24
 8004ae6:	4921      	ldr	r1, [pc, #132]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004aec:	e064      	b.n	8004bb8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d047      	beq.n	8004b86 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004af6:	4b1d      	ldr	r3, [pc, #116]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f023 0219 	bic.w	r2, r3, #25
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	491a      	ldr	r1, [pc, #104]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b08:	f7fd fc66 	bl	80023d8 <HAL_GetTick>
 8004b0c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b0e:	e008      	b.n	8004b22 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b10:	f7fd fc62 	bl	80023d8 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e332      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b22:	4b12      	ldr	r3, [pc, #72]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0304 	and.w	r3, r3, #4
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d0f0      	beq.n	8004b10 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b2e:	f7fd fc83 	bl	8002438 <HAL_GetREVID>
 8004b32:	4603      	mov	r3, r0
 8004b34:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d819      	bhi.n	8004b70 <HAL_RCC_OscConfig+0x28c>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	2b40      	cmp	r3, #64	@ 0x40
 8004b42:	d108      	bne.n	8004b56 <HAL_RCC_OscConfig+0x272>
 8004b44:	4b09      	ldr	r3, [pc, #36]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004b4c:	4a07      	ldr	r2, [pc, #28]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004b4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b52:	6053      	str	r3, [r2, #4]
 8004b54:	e030      	b.n	8004bb8 <HAL_RCC_OscConfig+0x2d4>
 8004b56:	4b05      	ldr	r3, [pc, #20]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	031b      	lsls	r3, r3, #12
 8004b64:	4901      	ldr	r1, [pc, #4]	@ (8004b6c <HAL_RCC_OscConfig+0x288>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	604b      	str	r3, [r1, #4]
 8004b6a:	e025      	b.n	8004bb8 <HAL_RCC_OscConfig+0x2d4>
 8004b6c:	58024400 	.word	0x58024400
 8004b70:	4b9a      	ldr	r3, [pc, #616]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	691b      	ldr	r3, [r3, #16]
 8004b7c:	061b      	lsls	r3, r3, #24
 8004b7e:	4997      	ldr	r1, [pc, #604]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	604b      	str	r3, [r1, #4]
 8004b84:	e018      	b.n	8004bb8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b86:	4b95      	ldr	r3, [pc, #596]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a94      	ldr	r2, [pc, #592]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004b8c:	f023 0301 	bic.w	r3, r3, #1
 8004b90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b92:	f7fd fc21 	bl	80023d8 <HAL_GetTick>
 8004b96:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b98:	e008      	b.n	8004bac <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b9a:	f7fd fc1d 	bl	80023d8 <HAL_GetTick>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d901      	bls.n	8004bac <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e2ed      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004bac:	4b8b      	ldr	r3, [pc, #556]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1f0      	bne.n	8004b9a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 0310 	and.w	r3, r3, #16
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f000 80a9 	beq.w	8004d18 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bc6:	4b85      	ldr	r3, [pc, #532]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bce:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004bd0:	4b82      	ldr	r3, [pc, #520]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	2b08      	cmp	r3, #8
 8004bda:	d007      	beq.n	8004bec <HAL_RCC_OscConfig+0x308>
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	2b18      	cmp	r3, #24
 8004be0:	d13a      	bne.n	8004c58 <HAL_RCC_OscConfig+0x374>
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f003 0303 	and.w	r3, r3, #3
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d135      	bne.n	8004c58 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004bec:	4b7b      	ldr	r3, [pc, #492]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d005      	beq.n	8004c04 <HAL_RCC_OscConfig+0x320>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	69db      	ldr	r3, [r3, #28]
 8004bfc:	2b80      	cmp	r3, #128	@ 0x80
 8004bfe:	d001      	beq.n	8004c04 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e2c1      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004c04:	f7fd fc18 	bl	8002438 <HAL_GetREVID>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d817      	bhi.n	8004c42 <HAL_RCC_OscConfig+0x35e>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	2b20      	cmp	r3, #32
 8004c18:	d108      	bne.n	8004c2c <HAL_RCC_OscConfig+0x348>
 8004c1a:	4b70      	ldr	r3, [pc, #448]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004c22:	4a6e      	ldr	r2, [pc, #440]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004c24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004c28:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004c2a:	e075      	b.n	8004d18 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004c2c:	4b6b      	ldr	r3, [pc, #428]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a1b      	ldr	r3, [r3, #32]
 8004c38:	069b      	lsls	r3, r3, #26
 8004c3a:	4968      	ldr	r1, [pc, #416]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004c40:	e06a      	b.n	8004d18 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004c42:	4b66      	ldr	r3, [pc, #408]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	061b      	lsls	r3, r3, #24
 8004c50:	4962      	ldr	r1, [pc, #392]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004c56:	e05f      	b.n	8004d18 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	69db      	ldr	r3, [r3, #28]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d042      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004c60:	4b5e      	ldr	r3, [pc, #376]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a5d      	ldr	r2, [pc, #372]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004c66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c6c:	f7fd fbb4 	bl	80023d8 <HAL_GetTick>
 8004c70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004c72:	e008      	b.n	8004c86 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004c74:	f7fd fbb0 	bl	80023d8 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e280      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004c86:	4b55      	ldr	r3, [pc, #340]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0f0      	beq.n	8004c74 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004c92:	f7fd fbd1 	bl	8002438 <HAL_GetREVID>
 8004c96:	4603      	mov	r3, r0
 8004c98:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d817      	bhi.n	8004cd0 <HAL_RCC_OscConfig+0x3ec>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a1b      	ldr	r3, [r3, #32]
 8004ca4:	2b20      	cmp	r3, #32
 8004ca6:	d108      	bne.n	8004cba <HAL_RCC_OscConfig+0x3d6>
 8004ca8:	4b4c      	ldr	r3, [pc, #304]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004cb0:	4a4a      	ldr	r2, [pc, #296]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004cb2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004cb6:	6053      	str	r3, [r2, #4]
 8004cb8:	e02e      	b.n	8004d18 <HAL_RCC_OscConfig+0x434>
 8004cba:	4b48      	ldr	r3, [pc, #288]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	069b      	lsls	r3, r3, #26
 8004cc8:	4944      	ldr	r1, [pc, #272]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	604b      	str	r3, [r1, #4]
 8004cce:	e023      	b.n	8004d18 <HAL_RCC_OscConfig+0x434>
 8004cd0:	4b42      	ldr	r3, [pc, #264]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	061b      	lsls	r3, r3, #24
 8004cde:	493f      	ldr	r1, [pc, #252]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	60cb      	str	r3, [r1, #12]
 8004ce4:	e018      	b.n	8004d18 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004ce6:	4b3d      	ldr	r3, [pc, #244]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a3c      	ldr	r2, [pc, #240]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004cec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf2:	f7fd fb71 	bl	80023d8 <HAL_GetTick>
 8004cf6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004cf8:	e008      	b.n	8004d0c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004cfa:	f7fd fb6d 	bl	80023d8 <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d901      	bls.n	8004d0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e23d      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004d0c:	4b33      	ldr	r3, [pc, #204]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d1f0      	bne.n	8004cfa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0308 	and.w	r3, r3, #8
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d036      	beq.n	8004d92 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d019      	beq.n	8004d60 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d2c:	4b2b      	ldr	r3, [pc, #172]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004d2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d30:	4a2a      	ldr	r2, [pc, #168]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004d32:	f043 0301 	orr.w	r3, r3, #1
 8004d36:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d38:	f7fd fb4e 	bl	80023d8 <HAL_GetTick>
 8004d3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004d3e:	e008      	b.n	8004d52 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d40:	f7fd fb4a 	bl	80023d8 <HAL_GetTick>
 8004d44:	4602      	mov	r2, r0
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d901      	bls.n	8004d52 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e21a      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004d52:	4b22      	ldr	r3, [pc, #136]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004d54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d56:	f003 0302 	and.w	r3, r3, #2
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d0f0      	beq.n	8004d40 <HAL_RCC_OscConfig+0x45c>
 8004d5e:	e018      	b.n	8004d92 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d60:	4b1e      	ldr	r3, [pc, #120]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004d62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d64:	4a1d      	ldr	r2, [pc, #116]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004d66:	f023 0301 	bic.w	r3, r3, #1
 8004d6a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d6c:	f7fd fb34 	bl	80023d8 <HAL_GetTick>
 8004d70:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d72:	e008      	b.n	8004d86 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d74:	f7fd fb30 	bl	80023d8 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d901      	bls.n	8004d86 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e200      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d86:	4b15      	ldr	r3, [pc, #84]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d8a:	f003 0302 	and.w	r3, r3, #2
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1f0      	bne.n	8004d74 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0320 	and.w	r3, r3, #32
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d039      	beq.n	8004e12 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	699b      	ldr	r3, [r3, #24]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d01c      	beq.n	8004de0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004da6:	4b0d      	ldr	r3, [pc, #52]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a0c      	ldr	r2, [pc, #48]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004dac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004db0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004db2:	f7fd fb11 	bl	80023d8 <HAL_GetTick>
 8004db6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004db8:	e008      	b.n	8004dcc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004dba:	f7fd fb0d 	bl	80023d8 <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d901      	bls.n	8004dcc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e1dd      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004dcc:	4b03      	ldr	r3, [pc, #12]	@ (8004ddc <HAL_RCC_OscConfig+0x4f8>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d0f0      	beq.n	8004dba <HAL_RCC_OscConfig+0x4d6>
 8004dd8:	e01b      	b.n	8004e12 <HAL_RCC_OscConfig+0x52e>
 8004dda:	bf00      	nop
 8004ddc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004de0:	4b9b      	ldr	r3, [pc, #620]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a9a      	ldr	r2, [pc, #616]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004de6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004dea:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004dec:	f7fd faf4 	bl	80023d8 <HAL_GetTick>
 8004df0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004df2:	e008      	b.n	8004e06 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004df4:	f7fd faf0 	bl	80023d8 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e1c0      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004e06:	4b92      	ldr	r3, [pc, #584]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1f0      	bne.n	8004df4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0304 	and.w	r3, r3, #4
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f000 8081 	beq.w	8004f22 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004e20:	4b8c      	ldr	r3, [pc, #560]	@ (8005054 <HAL_RCC_OscConfig+0x770>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a8b      	ldr	r2, [pc, #556]	@ (8005054 <HAL_RCC_OscConfig+0x770>)
 8004e26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e2a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e2c:	f7fd fad4 	bl	80023d8 <HAL_GetTick>
 8004e30:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e32:	e008      	b.n	8004e46 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e34:	f7fd fad0 	bl	80023d8 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b64      	cmp	r3, #100	@ 0x64
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e1a0      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e46:	4b83      	ldr	r3, [pc, #524]	@ (8005054 <HAL_RCC_OscConfig+0x770>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d0f0      	beq.n	8004e34 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d106      	bne.n	8004e68 <HAL_RCC_OscConfig+0x584>
 8004e5a:	4b7d      	ldr	r3, [pc, #500]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e5e:	4a7c      	ldr	r2, [pc, #496]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004e60:	f043 0301 	orr.w	r3, r3, #1
 8004e64:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e66:	e02d      	b.n	8004ec4 <HAL_RCC_OscConfig+0x5e0>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10c      	bne.n	8004e8a <HAL_RCC_OscConfig+0x5a6>
 8004e70:	4b77      	ldr	r3, [pc, #476]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004e72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e74:	4a76      	ldr	r2, [pc, #472]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004e76:	f023 0301 	bic.w	r3, r3, #1
 8004e7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e7c:	4b74      	ldr	r3, [pc, #464]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004e7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e80:	4a73      	ldr	r2, [pc, #460]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004e82:	f023 0304 	bic.w	r3, r3, #4
 8004e86:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e88:	e01c      	b.n	8004ec4 <HAL_RCC_OscConfig+0x5e0>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	2b05      	cmp	r3, #5
 8004e90:	d10c      	bne.n	8004eac <HAL_RCC_OscConfig+0x5c8>
 8004e92:	4b6f      	ldr	r3, [pc, #444]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004e94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e96:	4a6e      	ldr	r2, [pc, #440]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004e98:	f043 0304 	orr.w	r3, r3, #4
 8004e9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e9e:	4b6c      	ldr	r3, [pc, #432]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ea2:	4a6b      	ldr	r2, [pc, #428]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004ea4:	f043 0301 	orr.w	r3, r3, #1
 8004ea8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eaa:	e00b      	b.n	8004ec4 <HAL_RCC_OscConfig+0x5e0>
 8004eac:	4b68      	ldr	r3, [pc, #416]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eb0:	4a67      	ldr	r2, [pc, #412]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004eb2:	f023 0301 	bic.w	r3, r3, #1
 8004eb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eb8:	4b65      	ldr	r3, [pc, #404]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ebc:	4a64      	ldr	r2, [pc, #400]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004ebe:	f023 0304 	bic.w	r3, r3, #4
 8004ec2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d015      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ecc:	f7fd fa84 	bl	80023d8 <HAL_GetTick>
 8004ed0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ed2:	e00a      	b.n	8004eea <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ed4:	f7fd fa80 	bl	80023d8 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e14e      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004eea:	4b59      	ldr	r3, [pc, #356]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d0ee      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x5f0>
 8004ef6:	e014      	b.n	8004f22 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ef8:	f7fd fa6e 	bl	80023d8 <HAL_GetTick>
 8004efc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004efe:	e00a      	b.n	8004f16 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f00:	f7fd fa6a 	bl	80023d8 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d901      	bls.n	8004f16 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e138      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f16:	4b4e      	ldr	r3, [pc, #312]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1ee      	bne.n	8004f00 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	f000 812d 	beq.w	8005186 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004f2c:	4b48      	ldr	r3, [pc, #288]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f34:	2b18      	cmp	r3, #24
 8004f36:	f000 80bd 	beq.w	80050b4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	f040 809e 	bne.w	8005080 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f44:	4b42      	ldr	r3, [pc, #264]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a41      	ldr	r2, [pc, #260]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004f4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f50:	f7fd fa42 	bl	80023d8 <HAL_GetTick>
 8004f54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f56:	e008      	b.n	8004f6a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f58:	f7fd fa3e 	bl	80023d8 <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d901      	bls.n	8004f6a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e10e      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f6a:	4b39      	ldr	r3, [pc, #228]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d1f0      	bne.n	8004f58 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f76:	4b36      	ldr	r3, [pc, #216]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004f78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f7a:	4b37      	ldr	r3, [pc, #220]	@ (8005058 <HAL_RCC_OscConfig+0x774>)
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004f86:	0112      	lsls	r2, r2, #4
 8004f88:	430a      	orrs	r2, r1
 8004f8a:	4931      	ldr	r1, [pc, #196]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f94:	3b01      	subs	r3, #1
 8004f96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f9e:	3b01      	subs	r3, #1
 8004fa0:	025b      	lsls	r3, r3, #9
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	431a      	orrs	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004faa:	3b01      	subs	r3, #1
 8004fac:	041b      	lsls	r3, r3, #16
 8004fae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	061b      	lsls	r3, r3, #24
 8004fbc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004fc0:	4923      	ldr	r1, [pc, #140]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004fc6:	4b22      	ldr	r3, [pc, #136]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fca:	4a21      	ldr	r2, [pc, #132]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004fcc:	f023 0301 	bic.w	r3, r3, #1
 8004fd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004fd2:	4b1f      	ldr	r3, [pc, #124]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004fd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fd6:	4b21      	ldr	r3, [pc, #132]	@ (800505c <HAL_RCC_OscConfig+0x778>)
 8004fd8:	4013      	ands	r3, r2
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004fde:	00d2      	lsls	r2, r2, #3
 8004fe0:	491b      	ldr	r1, [pc, #108]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fea:	f023 020c 	bic.w	r2, r3, #12
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff2:	4917      	ldr	r1, [pc, #92]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004ff8:	4b15      	ldr	r3, [pc, #84]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8004ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffc:	f023 0202 	bic.w	r2, r3, #2
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005004:	4912      	ldr	r1, [pc, #72]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8005006:	4313      	orrs	r3, r2
 8005008:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800500a:	4b11      	ldr	r3, [pc, #68]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 800500c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500e:	4a10      	ldr	r2, [pc, #64]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8005010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005014:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005016:	4b0e      	ldr	r3, [pc, #56]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8005018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501a:	4a0d      	ldr	r2, [pc, #52]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 800501c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005020:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005022:	4b0b      	ldr	r3, [pc, #44]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8005024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005026:	4a0a      	ldr	r2, [pc, #40]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8005028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800502c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800502e:	4b08      	ldr	r3, [pc, #32]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8005030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005032:	4a07      	ldr	r2, [pc, #28]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8005034:	f043 0301 	orr.w	r3, r3, #1
 8005038:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800503a:	4b05      	ldr	r3, [pc, #20]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a04      	ldr	r2, [pc, #16]	@ (8005050 <HAL_RCC_OscConfig+0x76c>)
 8005040:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005044:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005046:	f7fd f9c7 	bl	80023d8 <HAL_GetTick>
 800504a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800504c:	e011      	b.n	8005072 <HAL_RCC_OscConfig+0x78e>
 800504e:	bf00      	nop
 8005050:	58024400 	.word	0x58024400
 8005054:	58024800 	.word	0x58024800
 8005058:	fffffc0c 	.word	0xfffffc0c
 800505c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005060:	f7fd f9ba 	bl	80023d8 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e08a      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005072:	4b47      	ldr	r3, [pc, #284]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d0f0      	beq.n	8005060 <HAL_RCC_OscConfig+0x77c>
 800507e:	e082      	b.n	8005186 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005080:	4b43      	ldr	r3, [pc, #268]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a42      	ldr	r2, [pc, #264]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 8005086:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800508a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800508c:	f7fd f9a4 	bl	80023d8 <HAL_GetTick>
 8005090:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005092:	e008      	b.n	80050a6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005094:	f7fd f9a0 	bl	80023d8 <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d901      	bls.n	80050a6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e070      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050a6:	4b3a      	ldr	r3, [pc, #232]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d1f0      	bne.n	8005094 <HAL_RCC_OscConfig+0x7b0>
 80050b2:	e068      	b.n	8005186 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80050b4:	4b36      	ldr	r3, [pc, #216]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 80050b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80050ba:	4b35      	ldr	r3, [pc, #212]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 80050bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050be:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d031      	beq.n	800512c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	f003 0203 	and.w	r2, r3, #3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050d2:	429a      	cmp	r2, r3
 80050d4:	d12a      	bne.n	800512c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	091b      	lsrs	r3, r3, #4
 80050da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d122      	bne.n	800512c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d11a      	bne.n	800512c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	0a5b      	lsrs	r3, r3, #9
 80050fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005102:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005104:	429a      	cmp	r2, r3
 8005106:	d111      	bne.n	800512c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	0c1b      	lsrs	r3, r3, #16
 800510c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005114:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005116:	429a      	cmp	r2, r3
 8005118:	d108      	bne.n	800512c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	0e1b      	lsrs	r3, r3, #24
 800511e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005126:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005128:	429a      	cmp	r2, r3
 800512a:	d001      	beq.n	8005130 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e02b      	b.n	8005188 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005130:	4b17      	ldr	r3, [pc, #92]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 8005132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005134:	08db      	lsrs	r3, r3, #3
 8005136:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800513a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	429a      	cmp	r2, r3
 8005144:	d01f      	beq.n	8005186 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005146:	4b12      	ldr	r3, [pc, #72]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 8005148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514a:	4a11      	ldr	r2, [pc, #68]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 800514c:	f023 0301 	bic.w	r3, r3, #1
 8005150:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005152:	f7fd f941 	bl	80023d8 <HAL_GetTick>
 8005156:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005158:	bf00      	nop
 800515a:	f7fd f93d 	bl	80023d8 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005162:	4293      	cmp	r3, r2
 8005164:	d0f9      	beq.n	800515a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005166:	4b0a      	ldr	r3, [pc, #40]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 8005168:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800516a:	4b0a      	ldr	r3, [pc, #40]	@ (8005194 <HAL_RCC_OscConfig+0x8b0>)
 800516c:	4013      	ands	r3, r2
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005172:	00d2      	lsls	r2, r2, #3
 8005174:	4906      	ldr	r1, [pc, #24]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 8005176:	4313      	orrs	r3, r2
 8005178:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800517a:	4b05      	ldr	r3, [pc, #20]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 800517c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517e:	4a04      	ldr	r2, [pc, #16]	@ (8005190 <HAL_RCC_OscConfig+0x8ac>)
 8005180:	f043 0301 	orr.w	r3, r3, #1
 8005184:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	3730      	adds	r7, #48	@ 0x30
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	58024400 	.word	0x58024400
 8005194:	ffff0007 	.word	0xffff0007

08005198 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e19c      	b.n	80054e6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051ac:	4b8a      	ldr	r3, [pc, #552]	@ (80053d8 <HAL_RCC_ClockConfig+0x240>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 030f 	and.w	r3, r3, #15
 80051b4:	683a      	ldr	r2, [r7, #0]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d910      	bls.n	80051dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051ba:	4b87      	ldr	r3, [pc, #540]	@ (80053d8 <HAL_RCC_ClockConfig+0x240>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f023 020f 	bic.w	r2, r3, #15
 80051c2:	4985      	ldr	r1, [pc, #532]	@ (80053d8 <HAL_RCC_ClockConfig+0x240>)
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ca:	4b83      	ldr	r3, [pc, #524]	@ (80053d8 <HAL_RCC_ClockConfig+0x240>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 030f 	and.w	r3, r3, #15
 80051d2:	683a      	ldr	r2, [r7, #0]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d001      	beq.n	80051dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e184      	b.n	80054e6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0304 	and.w	r3, r3, #4
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d010      	beq.n	800520a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	691a      	ldr	r2, [r3, #16]
 80051ec:	4b7b      	ldr	r3, [pc, #492]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d908      	bls.n	800520a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80051f8:	4b78      	ldr	r3, [pc, #480]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	691b      	ldr	r3, [r3, #16]
 8005204:	4975      	ldr	r1, [pc, #468]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 8005206:	4313      	orrs	r3, r2
 8005208:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0308 	and.w	r3, r3, #8
 8005212:	2b00      	cmp	r3, #0
 8005214:	d010      	beq.n	8005238 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	695a      	ldr	r2, [r3, #20]
 800521a:	4b70      	ldr	r3, [pc, #448]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 800521c:	69db      	ldr	r3, [r3, #28]
 800521e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005222:	429a      	cmp	r2, r3
 8005224:	d908      	bls.n	8005238 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005226:	4b6d      	ldr	r3, [pc, #436]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 8005228:	69db      	ldr	r3, [r3, #28]
 800522a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	496a      	ldr	r1, [pc, #424]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 8005234:	4313      	orrs	r3, r2
 8005236:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 0310 	and.w	r3, r3, #16
 8005240:	2b00      	cmp	r3, #0
 8005242:	d010      	beq.n	8005266 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	699a      	ldr	r2, [r3, #24]
 8005248:	4b64      	ldr	r3, [pc, #400]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 800524a:	69db      	ldr	r3, [r3, #28]
 800524c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005250:	429a      	cmp	r2, r3
 8005252:	d908      	bls.n	8005266 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005254:	4b61      	ldr	r3, [pc, #388]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 8005256:	69db      	ldr	r3, [r3, #28]
 8005258:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	699b      	ldr	r3, [r3, #24]
 8005260:	495e      	ldr	r1, [pc, #376]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 8005262:	4313      	orrs	r3, r2
 8005264:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 0320 	and.w	r3, r3, #32
 800526e:	2b00      	cmp	r3, #0
 8005270:	d010      	beq.n	8005294 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	69da      	ldr	r2, [r3, #28]
 8005276:	4b59      	ldr	r3, [pc, #356]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800527e:	429a      	cmp	r2, r3
 8005280:	d908      	bls.n	8005294 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005282:	4b56      	ldr	r3, [pc, #344]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 8005284:	6a1b      	ldr	r3, [r3, #32]
 8005286:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	4953      	ldr	r1, [pc, #332]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 8005290:	4313      	orrs	r3, r2
 8005292:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d010      	beq.n	80052c2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	68da      	ldr	r2, [r3, #12]
 80052a4:	4b4d      	ldr	r3, [pc, #308]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	f003 030f 	and.w	r3, r3, #15
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d908      	bls.n	80052c2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052b0:	4b4a      	ldr	r3, [pc, #296]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 80052b2:	699b      	ldr	r3, [r3, #24]
 80052b4:	f023 020f 	bic.w	r2, r3, #15
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	4947      	ldr	r1, [pc, #284]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d055      	beq.n	800537a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80052ce:	4b43      	ldr	r3, [pc, #268]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	4940      	ldr	r1, [pc, #256]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d107      	bne.n	80052f8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80052e8:	4b3c      	ldr	r3, [pc, #240]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d121      	bne.n	8005338 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e0f6      	b.n	80054e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	2b03      	cmp	r3, #3
 80052fe:	d107      	bne.n	8005310 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005300:	4b36      	ldr	r3, [pc, #216]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005308:	2b00      	cmp	r3, #0
 800530a:	d115      	bne.n	8005338 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e0ea      	b.n	80054e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d107      	bne.n	8005328 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005318:	4b30      	ldr	r3, [pc, #192]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005320:	2b00      	cmp	r3, #0
 8005322:	d109      	bne.n	8005338 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e0de      	b.n	80054e6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005328:	4b2c      	ldr	r3, [pc, #176]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0304 	and.w	r3, r3, #4
 8005330:	2b00      	cmp	r3, #0
 8005332:	d101      	bne.n	8005338 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e0d6      	b.n	80054e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005338:	4b28      	ldr	r3, [pc, #160]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	f023 0207 	bic.w	r2, r3, #7
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	4925      	ldr	r1, [pc, #148]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 8005346:	4313      	orrs	r3, r2
 8005348:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800534a:	f7fd f845 	bl	80023d8 <HAL_GetTick>
 800534e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005350:	e00a      	b.n	8005368 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005352:	f7fd f841 	bl	80023d8 <HAL_GetTick>
 8005356:	4602      	mov	r2, r0
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005360:	4293      	cmp	r3, r2
 8005362:	d901      	bls.n	8005368 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005364:	2303      	movs	r3, #3
 8005366:	e0be      	b.n	80054e6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005368:	4b1c      	ldr	r3, [pc, #112]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 800536a:	691b      	ldr	r3, [r3, #16]
 800536c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	00db      	lsls	r3, r3, #3
 8005376:	429a      	cmp	r2, r3
 8005378:	d1eb      	bne.n	8005352 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	2b00      	cmp	r3, #0
 8005384:	d010      	beq.n	80053a8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	68da      	ldr	r2, [r3, #12]
 800538a:	4b14      	ldr	r3, [pc, #80]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	f003 030f 	and.w	r3, r3, #15
 8005392:	429a      	cmp	r2, r3
 8005394:	d208      	bcs.n	80053a8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005396:	4b11      	ldr	r3, [pc, #68]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	f023 020f 	bic.w	r2, r3, #15
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	490e      	ldr	r1, [pc, #56]	@ (80053dc <HAL_RCC_ClockConfig+0x244>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053a8:	4b0b      	ldr	r3, [pc, #44]	@ (80053d8 <HAL_RCC_ClockConfig+0x240>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 030f 	and.w	r3, r3, #15
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d214      	bcs.n	80053e0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053b6:	4b08      	ldr	r3, [pc, #32]	@ (80053d8 <HAL_RCC_ClockConfig+0x240>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f023 020f 	bic.w	r2, r3, #15
 80053be:	4906      	ldr	r1, [pc, #24]	@ (80053d8 <HAL_RCC_ClockConfig+0x240>)
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053c6:	4b04      	ldr	r3, [pc, #16]	@ (80053d8 <HAL_RCC_ClockConfig+0x240>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 030f 	and.w	r3, r3, #15
 80053ce:	683a      	ldr	r2, [r7, #0]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d005      	beq.n	80053e0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e086      	b.n	80054e6 <HAL_RCC_ClockConfig+0x34e>
 80053d8:	52002000 	.word	0x52002000
 80053dc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0304 	and.w	r3, r3, #4
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d010      	beq.n	800540e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	691a      	ldr	r2, [r3, #16]
 80053f0:	4b3f      	ldr	r3, [pc, #252]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d208      	bcs.n	800540e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80053fc:	4b3c      	ldr	r3, [pc, #240]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 80053fe:	699b      	ldr	r3, [r3, #24]
 8005400:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	4939      	ldr	r1, [pc, #228]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 800540a:	4313      	orrs	r3, r2
 800540c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0308 	and.w	r3, r3, #8
 8005416:	2b00      	cmp	r3, #0
 8005418:	d010      	beq.n	800543c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	695a      	ldr	r2, [r3, #20]
 800541e:	4b34      	ldr	r3, [pc, #208]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 8005420:	69db      	ldr	r3, [r3, #28]
 8005422:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005426:	429a      	cmp	r2, r3
 8005428:	d208      	bcs.n	800543c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800542a:	4b31      	ldr	r3, [pc, #196]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 800542c:	69db      	ldr	r3, [r3, #28]
 800542e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	492e      	ldr	r1, [pc, #184]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 8005438:	4313      	orrs	r3, r2
 800543a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0310 	and.w	r3, r3, #16
 8005444:	2b00      	cmp	r3, #0
 8005446:	d010      	beq.n	800546a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	699a      	ldr	r2, [r3, #24]
 800544c:	4b28      	ldr	r3, [pc, #160]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 800544e:	69db      	ldr	r3, [r3, #28]
 8005450:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005454:	429a      	cmp	r2, r3
 8005456:	d208      	bcs.n	800546a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005458:	4b25      	ldr	r3, [pc, #148]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 800545a:	69db      	ldr	r3, [r3, #28]
 800545c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	699b      	ldr	r3, [r3, #24]
 8005464:	4922      	ldr	r1, [pc, #136]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 8005466:	4313      	orrs	r3, r2
 8005468:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0320 	and.w	r3, r3, #32
 8005472:	2b00      	cmp	r3, #0
 8005474:	d010      	beq.n	8005498 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	69da      	ldr	r2, [r3, #28]
 800547a:	4b1d      	ldr	r3, [pc, #116]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 800547c:	6a1b      	ldr	r3, [r3, #32]
 800547e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005482:	429a      	cmp	r2, r3
 8005484:	d208      	bcs.n	8005498 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005486:	4b1a      	ldr	r3, [pc, #104]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 8005488:	6a1b      	ldr	r3, [r3, #32]
 800548a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	69db      	ldr	r3, [r3, #28]
 8005492:	4917      	ldr	r1, [pc, #92]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 8005494:	4313      	orrs	r3, r2
 8005496:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005498:	f000 f834 	bl	8005504 <HAL_RCC_GetSysClockFreq>
 800549c:	4602      	mov	r2, r0
 800549e:	4b14      	ldr	r3, [pc, #80]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	0a1b      	lsrs	r3, r3, #8
 80054a4:	f003 030f 	and.w	r3, r3, #15
 80054a8:	4912      	ldr	r1, [pc, #72]	@ (80054f4 <HAL_RCC_ClockConfig+0x35c>)
 80054aa:	5ccb      	ldrb	r3, [r1, r3]
 80054ac:	f003 031f 	and.w	r3, r3, #31
 80054b0:	fa22 f303 	lsr.w	r3, r2, r3
 80054b4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80054b6:	4b0e      	ldr	r3, [pc, #56]	@ (80054f0 <HAL_RCC_ClockConfig+0x358>)
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	f003 030f 	and.w	r3, r3, #15
 80054be:	4a0d      	ldr	r2, [pc, #52]	@ (80054f4 <HAL_RCC_ClockConfig+0x35c>)
 80054c0:	5cd3      	ldrb	r3, [r2, r3]
 80054c2:	f003 031f 	and.w	r3, r3, #31
 80054c6:	693a      	ldr	r2, [r7, #16]
 80054c8:	fa22 f303 	lsr.w	r3, r2, r3
 80054cc:	4a0a      	ldr	r2, [pc, #40]	@ (80054f8 <HAL_RCC_ClockConfig+0x360>)
 80054ce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80054d0:	4a0a      	ldr	r2, [pc, #40]	@ (80054fc <HAL_RCC_ClockConfig+0x364>)
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80054d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005500 <HAL_RCC_ClockConfig+0x368>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4618      	mov	r0, r3
 80054dc:	f7fc fcda 	bl	8001e94 <HAL_InitTick>
 80054e0:	4603      	mov	r3, r0
 80054e2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80054e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3718      	adds	r7, #24
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	58024400 	.word	0x58024400
 80054f4:	0800dc18 	.word	0x0800dc18
 80054f8:	24000004 	.word	0x24000004
 80054fc:	24000000 	.word	0x24000000
 8005500:	24000010 	.word	0x24000010

08005504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005504:	b480      	push	{r7}
 8005506:	b089      	sub	sp, #36	@ 0x24
 8005508:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800550a:	4bb3      	ldr	r3, [pc, #716]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005512:	2b18      	cmp	r3, #24
 8005514:	f200 8155 	bhi.w	80057c2 <HAL_RCC_GetSysClockFreq+0x2be>
 8005518:	a201      	add	r2, pc, #4	@ (adr r2, 8005520 <HAL_RCC_GetSysClockFreq+0x1c>)
 800551a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551e:	bf00      	nop
 8005520:	08005585 	.word	0x08005585
 8005524:	080057c3 	.word	0x080057c3
 8005528:	080057c3 	.word	0x080057c3
 800552c:	080057c3 	.word	0x080057c3
 8005530:	080057c3 	.word	0x080057c3
 8005534:	080057c3 	.word	0x080057c3
 8005538:	080057c3 	.word	0x080057c3
 800553c:	080057c3 	.word	0x080057c3
 8005540:	080055ab 	.word	0x080055ab
 8005544:	080057c3 	.word	0x080057c3
 8005548:	080057c3 	.word	0x080057c3
 800554c:	080057c3 	.word	0x080057c3
 8005550:	080057c3 	.word	0x080057c3
 8005554:	080057c3 	.word	0x080057c3
 8005558:	080057c3 	.word	0x080057c3
 800555c:	080057c3 	.word	0x080057c3
 8005560:	080055b1 	.word	0x080055b1
 8005564:	080057c3 	.word	0x080057c3
 8005568:	080057c3 	.word	0x080057c3
 800556c:	080057c3 	.word	0x080057c3
 8005570:	080057c3 	.word	0x080057c3
 8005574:	080057c3 	.word	0x080057c3
 8005578:	080057c3 	.word	0x080057c3
 800557c:	080057c3 	.word	0x080057c3
 8005580:	080055b7 	.word	0x080055b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005584:	4b94      	ldr	r3, [pc, #592]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0320 	and.w	r3, r3, #32
 800558c:	2b00      	cmp	r3, #0
 800558e:	d009      	beq.n	80055a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005590:	4b91      	ldr	r3, [pc, #580]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	08db      	lsrs	r3, r3, #3
 8005596:	f003 0303 	and.w	r3, r3, #3
 800559a:	4a90      	ldr	r2, [pc, #576]	@ (80057dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800559c:	fa22 f303 	lsr.w	r3, r2, r3
 80055a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80055a2:	e111      	b.n	80057c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80055a4:	4b8d      	ldr	r3, [pc, #564]	@ (80057dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80055a6:	61bb      	str	r3, [r7, #24]
      break;
 80055a8:	e10e      	b.n	80057c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80055aa:	4b8d      	ldr	r3, [pc, #564]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80055ac:	61bb      	str	r3, [r7, #24]
      break;
 80055ae:	e10b      	b.n	80057c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80055b0:	4b8c      	ldr	r3, [pc, #560]	@ (80057e4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80055b2:	61bb      	str	r3, [r7, #24]
      break;
 80055b4:	e108      	b.n	80057c8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80055b6:	4b88      	ldr	r3, [pc, #544]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ba:	f003 0303 	and.w	r3, r3, #3
 80055be:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80055c0:	4b85      	ldr	r3, [pc, #532]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c4:	091b      	lsrs	r3, r3, #4
 80055c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80055ca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80055cc:	4b82      	ldr	r3, [pc, #520]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d0:	f003 0301 	and.w	r3, r3, #1
 80055d4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80055d6:	4b80      	ldr	r3, [pc, #512]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055da:	08db      	lsrs	r3, r3, #3
 80055dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	fb02 f303 	mul.w	r3, r2, r3
 80055e6:	ee07 3a90 	vmov	s15, r3
 80055ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	f000 80e1 	beq.w	80057bc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	f000 8083 	beq.w	8005708 <HAL_RCC_GetSysClockFreq+0x204>
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	2b02      	cmp	r3, #2
 8005606:	f200 80a1 	bhi.w	800574c <HAL_RCC_GetSysClockFreq+0x248>
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d003      	beq.n	8005618 <HAL_RCC_GetSysClockFreq+0x114>
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d056      	beq.n	80056c4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005616:	e099      	b.n	800574c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005618:	4b6f      	ldr	r3, [pc, #444]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0320 	and.w	r3, r3, #32
 8005620:	2b00      	cmp	r3, #0
 8005622:	d02d      	beq.n	8005680 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005624:	4b6c      	ldr	r3, [pc, #432]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	08db      	lsrs	r3, r3, #3
 800562a:	f003 0303 	and.w	r3, r3, #3
 800562e:	4a6b      	ldr	r2, [pc, #428]	@ (80057dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005630:	fa22 f303 	lsr.w	r3, r2, r3
 8005634:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	ee07 3a90 	vmov	s15, r3
 800563c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	ee07 3a90 	vmov	s15, r3
 8005646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800564a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800564e:	4b62      	ldr	r3, [pc, #392]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005652:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005656:	ee07 3a90 	vmov	s15, r3
 800565a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800565e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005662:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80057e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005666:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800566a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800566e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005672:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005676:	ee67 7a27 	vmul.f32	s15, s14, s15
 800567a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800567e:	e087      	b.n	8005790 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	ee07 3a90 	vmov	s15, r3
 8005686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800568a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80057ec <HAL_RCC_GetSysClockFreq+0x2e8>
 800568e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005692:	4b51      	ldr	r3, [pc, #324]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800569a:	ee07 3a90 	vmov	s15, r3
 800569e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80056a6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80057e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80056aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80056c2:	e065      	b.n	8005790 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	ee07 3a90 	vmov	s15, r3
 80056ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ce:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80057f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80056d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056d6:	4b40      	ldr	r3, [pc, #256]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056de:	ee07 3a90 	vmov	s15, r3
 80056e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80056ea:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80057e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80056ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005702:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005706:	e043      	b.n	8005790 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	ee07 3a90 	vmov	s15, r3
 800570e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005712:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80057f4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005716:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800571a:	4b2f      	ldr	r3, [pc, #188]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800571c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005722:	ee07 3a90 	vmov	s15, r3
 8005726:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800572a:	ed97 6a02 	vldr	s12, [r7, #8]
 800572e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80057e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005732:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005736:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800573a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800573e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005742:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005746:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800574a:	e021      	b.n	8005790 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	ee07 3a90 	vmov	s15, r3
 8005752:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005756:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80057f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800575a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800575e:	4b1e      	ldr	r3, [pc, #120]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005766:	ee07 3a90 	vmov	s15, r3
 800576a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800576e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005772:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80057e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005776:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800577a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800577e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005782:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800578a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800578e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005790:	4b11      	ldr	r3, [pc, #68]	@ (80057d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005794:	0a5b      	lsrs	r3, r3, #9
 8005796:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800579a:	3301      	adds	r3, #1
 800579c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	ee07 3a90 	vmov	s15, r3
 80057a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80057a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80057ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057b4:	ee17 3a90 	vmov	r3, s15
 80057b8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80057ba:	e005      	b.n	80057c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80057bc:	2300      	movs	r3, #0
 80057be:	61bb      	str	r3, [r7, #24]
      break;
 80057c0:	e002      	b.n	80057c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80057c2:	4b07      	ldr	r3, [pc, #28]	@ (80057e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80057c4:	61bb      	str	r3, [r7, #24]
      break;
 80057c6:	bf00      	nop
  }

  return sysclockfreq;
 80057c8:	69bb      	ldr	r3, [r7, #24]
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3724      	adds	r7, #36	@ 0x24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	58024400 	.word	0x58024400
 80057dc:	03d09000 	.word	0x03d09000
 80057e0:	003d0900 	.word	0x003d0900
 80057e4:	017d7840 	.word	0x017d7840
 80057e8:	46000000 	.word	0x46000000
 80057ec:	4c742400 	.word	0x4c742400
 80057f0:	4a742400 	.word	0x4a742400
 80057f4:	4bbebc20 	.word	0x4bbebc20

080057f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b082      	sub	sp, #8
 80057fc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80057fe:	f7ff fe81 	bl	8005504 <HAL_RCC_GetSysClockFreq>
 8005802:	4602      	mov	r2, r0
 8005804:	4b10      	ldr	r3, [pc, #64]	@ (8005848 <HAL_RCC_GetHCLKFreq+0x50>)
 8005806:	699b      	ldr	r3, [r3, #24]
 8005808:	0a1b      	lsrs	r3, r3, #8
 800580a:	f003 030f 	and.w	r3, r3, #15
 800580e:	490f      	ldr	r1, [pc, #60]	@ (800584c <HAL_RCC_GetHCLKFreq+0x54>)
 8005810:	5ccb      	ldrb	r3, [r1, r3]
 8005812:	f003 031f 	and.w	r3, r3, #31
 8005816:	fa22 f303 	lsr.w	r3, r2, r3
 800581a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800581c:	4b0a      	ldr	r3, [pc, #40]	@ (8005848 <HAL_RCC_GetHCLKFreq+0x50>)
 800581e:	699b      	ldr	r3, [r3, #24]
 8005820:	f003 030f 	and.w	r3, r3, #15
 8005824:	4a09      	ldr	r2, [pc, #36]	@ (800584c <HAL_RCC_GetHCLKFreq+0x54>)
 8005826:	5cd3      	ldrb	r3, [r2, r3]
 8005828:	f003 031f 	and.w	r3, r3, #31
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	fa22 f303 	lsr.w	r3, r2, r3
 8005832:	4a07      	ldr	r2, [pc, #28]	@ (8005850 <HAL_RCC_GetHCLKFreq+0x58>)
 8005834:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005836:	4a07      	ldr	r2, [pc, #28]	@ (8005854 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800583c:	4b04      	ldr	r3, [pc, #16]	@ (8005850 <HAL_RCC_GetHCLKFreq+0x58>)
 800583e:	681b      	ldr	r3, [r3, #0]
}
 8005840:	4618      	mov	r0, r3
 8005842:	3708      	adds	r7, #8
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	58024400 	.word	0x58024400
 800584c:	0800dc18 	.word	0x0800dc18
 8005850:	24000004 	.word	0x24000004
 8005854:	24000000 	.word	0x24000000

08005858 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800585c:	f7ff ffcc 	bl	80057f8 <HAL_RCC_GetHCLKFreq>
 8005860:	4602      	mov	r2, r0
 8005862:	4b06      	ldr	r3, [pc, #24]	@ (800587c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005864:	69db      	ldr	r3, [r3, #28]
 8005866:	091b      	lsrs	r3, r3, #4
 8005868:	f003 0307 	and.w	r3, r3, #7
 800586c:	4904      	ldr	r1, [pc, #16]	@ (8005880 <HAL_RCC_GetPCLK1Freq+0x28>)
 800586e:	5ccb      	ldrb	r3, [r1, r3]
 8005870:	f003 031f 	and.w	r3, r3, #31
 8005874:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005878:	4618      	mov	r0, r3
 800587a:	bd80      	pop	{r7, pc}
 800587c:	58024400 	.word	0x58024400
 8005880:	0800dc18 	.word	0x0800dc18

08005884 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005888:	f7ff ffb6 	bl	80057f8 <HAL_RCC_GetHCLKFreq>
 800588c:	4602      	mov	r2, r0
 800588e:	4b06      	ldr	r3, [pc, #24]	@ (80058a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005890:	69db      	ldr	r3, [r3, #28]
 8005892:	0a1b      	lsrs	r3, r3, #8
 8005894:	f003 0307 	and.w	r3, r3, #7
 8005898:	4904      	ldr	r1, [pc, #16]	@ (80058ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800589a:	5ccb      	ldrb	r3, [r1, r3]
 800589c:	f003 031f 	and.w	r3, r3, #31
 80058a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	58024400 	.word	0x58024400
 80058ac:	0800dc18 	.word	0x0800dc18

080058b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	223f      	movs	r2, #63	@ 0x3f
 80058be:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80058c0:	4b1a      	ldr	r3, [pc, #104]	@ (800592c <HAL_RCC_GetClockConfig+0x7c>)
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	f003 0207 	and.w	r2, r3, #7
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80058cc:	4b17      	ldr	r3, [pc, #92]	@ (800592c <HAL_RCC_GetClockConfig+0x7c>)
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80058d8:	4b14      	ldr	r3, [pc, #80]	@ (800592c <HAL_RCC_GetClockConfig+0x7c>)
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	f003 020f 	and.w	r2, r3, #15
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80058e4:	4b11      	ldr	r3, [pc, #68]	@ (800592c <HAL_RCC_GetClockConfig+0x7c>)
 80058e6:	699b      	ldr	r3, [r3, #24]
 80058e8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80058f0:	4b0e      	ldr	r3, [pc, #56]	@ (800592c <HAL_RCC_GetClockConfig+0x7c>)
 80058f2:	69db      	ldr	r3, [r3, #28]
 80058f4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80058fc:	4b0b      	ldr	r3, [pc, #44]	@ (800592c <HAL_RCC_GetClockConfig+0x7c>)
 80058fe:	69db      	ldr	r3, [r3, #28]
 8005900:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8005908:	4b08      	ldr	r3, [pc, #32]	@ (800592c <HAL_RCC_GetClockConfig+0x7c>)
 800590a:	6a1b      	ldr	r3, [r3, #32]
 800590c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005914:	4b06      	ldr	r3, [pc, #24]	@ (8005930 <HAL_RCC_GetClockConfig+0x80>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 020f 	and.w	r2, r3, #15
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	601a      	str	r2, [r3, #0]
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr
 800592c:	58024400 	.word	0x58024400
 8005930:	52002000 	.word	0x52002000

08005934 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005934:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005938:	b0ca      	sub	sp, #296	@ 0x128
 800593a:	af00      	add	r7, sp, #0
 800593c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005940:	2300      	movs	r3, #0
 8005942:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005946:	2300      	movs	r3, #0
 8005948:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800594c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005954:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005958:	2500      	movs	r5, #0
 800595a:	ea54 0305 	orrs.w	r3, r4, r5
 800595e:	d049      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005964:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005966:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800596a:	d02f      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800596c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005970:	d828      	bhi.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005972:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005976:	d01a      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005978:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800597c:	d822      	bhi.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800597e:	2b00      	cmp	r3, #0
 8005980:	d003      	beq.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005982:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005986:	d007      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005988:	e01c      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800598a:	4bb8      	ldr	r3, [pc, #736]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800598c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800598e:	4ab7      	ldr	r2, [pc, #732]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005990:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005994:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005996:	e01a      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800599c:	3308      	adds	r3, #8
 800599e:	2102      	movs	r1, #2
 80059a0:	4618      	mov	r0, r3
 80059a2:	f002 fb61 	bl	8008068 <RCCEx_PLL2_Config>
 80059a6:	4603      	mov	r3, r0
 80059a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80059ac:	e00f      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80059ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b2:	3328      	adds	r3, #40	@ 0x28
 80059b4:	2102      	movs	r1, #2
 80059b6:	4618      	mov	r0, r3
 80059b8:	f002 fc08 	bl	80081cc <RCCEx_PLL3_Config>
 80059bc:	4603      	mov	r3, r0
 80059be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80059c2:	e004      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059ca:	e000      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80059cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10a      	bne.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80059d6:	4ba5      	ldr	r3, [pc, #660]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80059d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80059de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059e4:	4aa1      	ldr	r2, [pc, #644]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80059e6:	430b      	orrs	r3, r1
 80059e8:	6513      	str	r3, [r2, #80]	@ 0x50
 80059ea:	e003      	b.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80059f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059fc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005a00:	f04f 0900 	mov.w	r9, #0
 8005a04:	ea58 0309 	orrs.w	r3, r8, r9
 8005a08:	d047      	beq.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a10:	2b04      	cmp	r3, #4
 8005a12:	d82a      	bhi.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005a14:	a201      	add	r2, pc, #4	@ (adr r2, 8005a1c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a1a:	bf00      	nop
 8005a1c:	08005a31 	.word	0x08005a31
 8005a20:	08005a3f 	.word	0x08005a3f
 8005a24:	08005a55 	.word	0x08005a55
 8005a28:	08005a73 	.word	0x08005a73
 8005a2c:	08005a73 	.word	0x08005a73
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a30:	4b8e      	ldr	r3, [pc, #568]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a34:	4a8d      	ldr	r2, [pc, #564]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005a3c:	e01a      	b.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a42:	3308      	adds	r3, #8
 8005a44:	2100      	movs	r1, #0
 8005a46:	4618      	mov	r0, r3
 8005a48:	f002 fb0e 	bl	8008068 <RCCEx_PLL2_Config>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005a52:	e00f      	b.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a58:	3328      	adds	r3, #40	@ 0x28
 8005a5a:	2100      	movs	r1, #0
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f002 fbb5 	bl	80081cc <RCCEx_PLL3_Config>
 8005a62:	4603      	mov	r3, r0
 8005a64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005a68:	e004      	b.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a70:	e000      	b.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005a72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d10a      	bne.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005a7c:	4b7b      	ldr	r3, [pc, #492]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a80:	f023 0107 	bic.w	r1, r3, #7
 8005a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a8a:	4a78      	ldr	r2, [pc, #480]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a8c:	430b      	orrs	r3, r1
 8005a8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005a90:	e003      	b.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005aa6:	f04f 0b00 	mov.w	fp, #0
 8005aaa:	ea5a 030b 	orrs.w	r3, sl, fp
 8005aae:	d04c      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ab6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aba:	d030      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005abc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ac0:	d829      	bhi.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005ac2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ac4:	d02d      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005ac6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ac8:	d825      	bhi.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005aca:	2b80      	cmp	r3, #128	@ 0x80
 8005acc:	d018      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005ace:	2b80      	cmp	r3, #128	@ 0x80
 8005ad0:	d821      	bhi.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d002      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005ad6:	2b40      	cmp	r3, #64	@ 0x40
 8005ad8:	d007      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005ada:	e01c      	b.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005adc:	4b63      	ldr	r3, [pc, #396]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae0:	4a62      	ldr	r2, [pc, #392]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ae2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ae6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005ae8:	e01c      	b.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aee:	3308      	adds	r3, #8
 8005af0:	2100      	movs	r1, #0
 8005af2:	4618      	mov	r0, r3
 8005af4:	f002 fab8 	bl	8008068 <RCCEx_PLL2_Config>
 8005af8:	4603      	mov	r3, r0
 8005afa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005afe:	e011      	b.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b04:	3328      	adds	r3, #40	@ 0x28
 8005b06:	2100      	movs	r1, #0
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f002 fb5f 	bl	80081cc <RCCEx_PLL3_Config>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005b14:	e006      	b.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b1c:	e002      	b.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005b1e:	bf00      	nop
 8005b20:	e000      	b.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005b22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d10a      	bne.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005b2c:	4b4f      	ldr	r3, [pc, #316]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b30:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b3a:	4a4c      	ldr	r2, [pc, #304]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b3c:	430b      	orrs	r3, r1
 8005b3e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005b40:	e003      	b.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b52:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005b56:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005b60:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005b64:	460b      	mov	r3, r1
 8005b66:	4313      	orrs	r3, r2
 8005b68:	d053      	beq.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005b72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005b76:	d035      	beq.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005b78:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005b7c:	d82e      	bhi.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005b7e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005b82:	d031      	beq.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005b84:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005b88:	d828      	bhi.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005b8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b8e:	d01a      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005b90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b94:	d822      	bhi.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d003      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005b9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b9e:	d007      	beq.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005ba0:	e01c      	b.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ba2:	4b32      	ldr	r3, [pc, #200]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba6:	4a31      	ldr	r2, [pc, #196]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005ba8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005bae:	e01c      	b.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb4:	3308      	adds	r3, #8
 8005bb6:	2100      	movs	r1, #0
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f002 fa55 	bl	8008068 <RCCEx_PLL2_Config>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005bc4:	e011      	b.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bca:	3328      	adds	r3, #40	@ 0x28
 8005bcc:	2100      	movs	r1, #0
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f002 fafc 	bl	80081cc <RCCEx_PLL3_Config>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005bda:	e006      	b.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005be2:	e002      	b.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005be4:	bf00      	nop
 8005be6:	e000      	b.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005be8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d10b      	bne.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005bf2:	4b1e      	ldr	r3, [pc, #120]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bf6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bfe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005c02:	4a1a      	ldr	r2, [pc, #104]	@ (8005c6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005c04:	430b      	orrs	r3, r1
 8005c06:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c08:	e003      	b.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c1a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005c1e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005c22:	2300      	movs	r3, #0
 8005c24:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005c28:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	d056      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c36:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005c3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c3e:	d038      	beq.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005c40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c44:	d831      	bhi.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005c46:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005c4a:	d034      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005c4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005c50:	d82b      	bhi.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005c52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c56:	d01d      	beq.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005c58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c5c:	d825      	bhi.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d006      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005c62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c66:	d00a      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005c68:	e01f      	b.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005c6a:	bf00      	nop
 8005c6c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c70:	4ba2      	ldr	r3, [pc, #648]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c74:	4aa1      	ldr	r2, [pc, #644]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005c7c:	e01c      	b.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c82:	3308      	adds	r3, #8
 8005c84:	2100      	movs	r1, #0
 8005c86:	4618      	mov	r0, r3
 8005c88:	f002 f9ee 	bl	8008068 <RCCEx_PLL2_Config>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005c92:	e011      	b.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c98:	3328      	adds	r3, #40	@ 0x28
 8005c9a:	2100      	movs	r1, #0
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	f002 fa95 	bl	80081cc <RCCEx_PLL3_Config>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005ca8:	e006      	b.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cb0:	e002      	b.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005cb2:	bf00      	nop
 8005cb4:	e000      	b.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005cb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d10b      	bne.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005cc0:	4b8e      	ldr	r3, [pc, #568]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cc4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ccc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005cd0:	4a8a      	ldr	r2, [pc, #552]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005cd2:	430b      	orrs	r3, r1
 8005cd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005cd6:	e003      	b.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cdc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005cec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005cf6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	d03a      	beq.n	8005d76 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d06:	2b30      	cmp	r3, #48	@ 0x30
 8005d08:	d01f      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005d0a:	2b30      	cmp	r3, #48	@ 0x30
 8005d0c:	d819      	bhi.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005d0e:	2b20      	cmp	r3, #32
 8005d10:	d00c      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005d12:	2b20      	cmp	r3, #32
 8005d14:	d815      	bhi.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d019      	beq.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005d1a:	2b10      	cmp	r3, #16
 8005d1c:	d111      	bne.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d1e:	4b77      	ldr	r3, [pc, #476]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d22:	4a76      	ldr	r2, [pc, #472]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005d2a:	e011      	b.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005d2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d30:	3308      	adds	r3, #8
 8005d32:	2102      	movs	r1, #2
 8005d34:	4618      	mov	r0, r3
 8005d36:	f002 f997 	bl	8008068 <RCCEx_PLL2_Config>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005d40:	e006      	b.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d48:	e002      	b.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005d4a:	bf00      	nop
 8005d4c:	e000      	b.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005d4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10a      	bne.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005d58:	4b68      	ldr	r3, [pc, #416]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d5c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d66:	4a65      	ldr	r2, [pc, #404]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d68:	430b      	orrs	r3, r1
 8005d6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005d6c:	e003      	b.n	8005d76 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d7e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005d82:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005d86:	2300      	movs	r3, #0
 8005d88:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005d8c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005d90:	460b      	mov	r3, r1
 8005d92:	4313      	orrs	r3, r2
 8005d94:	d051      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005da0:	d035      	beq.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005da2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005da6:	d82e      	bhi.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005da8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005dac:	d031      	beq.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005dae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005db2:	d828      	bhi.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005db4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005db8:	d01a      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005dba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dbe:	d822      	bhi.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d003      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005dc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dc8:	d007      	beq.n	8005dda <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005dca:	e01c      	b.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd0:	4a4a      	ldr	r2, [pc, #296]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005dd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005dd8:	e01c      	b.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dde:	3308      	adds	r3, #8
 8005de0:	2100      	movs	r1, #0
 8005de2:	4618      	mov	r0, r3
 8005de4:	f002 f940 	bl	8008068 <RCCEx_PLL2_Config>
 8005de8:	4603      	mov	r3, r0
 8005dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005dee:	e011      	b.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df4:	3328      	adds	r3, #40	@ 0x28
 8005df6:	2100      	movs	r1, #0
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f002 f9e7 	bl	80081cc <RCCEx_PLL3_Config>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005e04:	e006      	b.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e0c:	e002      	b.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005e0e:	bf00      	nop
 8005e10:	e000      	b.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005e12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d10a      	bne.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005e1c:	4b37      	ldr	r3, [pc, #220]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e20:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e2a:	4a34      	ldr	r2, [pc, #208]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e2c:	430b      	orrs	r3, r1
 8005e2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005e30:	e003      	b.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e42:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005e46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005e50:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005e54:	460b      	mov	r3, r1
 8005e56:	4313      	orrs	r3, r2
 8005e58:	d056      	beq.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e64:	d033      	beq.n	8005ece <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005e66:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e6a:	d82c      	bhi.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005e6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005e70:	d02f      	beq.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005e72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005e76:	d826      	bhi.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005e78:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005e7c:	d02b      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005e7e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005e82:	d820      	bhi.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005e84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e88:	d012      	beq.n	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005e8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e8e:	d81a      	bhi.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d022      	beq.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005e94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e98:	d115      	bne.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e9e:	3308      	adds	r3, #8
 8005ea0:	2101      	movs	r1, #1
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f002 f8e0 	bl	8008068 <RCCEx_PLL2_Config>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005eae:	e015      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb4:	3328      	adds	r3, #40	@ 0x28
 8005eb6:	2101      	movs	r1, #1
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f002 f987 	bl	80081cc <RCCEx_PLL3_Config>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005ec4:	e00a      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ecc:	e006      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005ece:	bf00      	nop
 8005ed0:	e004      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005ed2:	bf00      	nop
 8005ed4:	e002      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005ed6:	bf00      	nop
 8005ed8:	e000      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005eda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005edc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d10d      	bne.n	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005ee4:	4b05      	ldr	r3, [pc, #20]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ee8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ef2:	4a02      	ldr	r2, [pc, #8]	@ (8005efc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005ef4:	430b      	orrs	r3, r1
 8005ef6:	6513      	str	r3, [r2, #80]	@ 0x50
 8005ef8:	e006      	b.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005efa:	bf00      	nop
 8005efc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f10:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005f14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005f18:	2300      	movs	r3, #0
 8005f1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005f1e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005f22:	460b      	mov	r3, r1
 8005f24:	4313      	orrs	r3, r2
 8005f26:	d055      	beq.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005f30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f34:	d033      	beq.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005f36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f3a:	d82c      	bhi.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f40:	d02f      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005f42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f46:	d826      	bhi.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005f48:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005f4c:	d02b      	beq.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005f4e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005f52:	d820      	bhi.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005f54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f58:	d012      	beq.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005f5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f5e:	d81a      	bhi.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d022      	beq.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005f64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f68:	d115      	bne.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f6e:	3308      	adds	r3, #8
 8005f70:	2101      	movs	r1, #1
 8005f72:	4618      	mov	r0, r3
 8005f74:	f002 f878 	bl	8008068 <RCCEx_PLL2_Config>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005f7e:	e015      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f84:	3328      	adds	r3, #40	@ 0x28
 8005f86:	2101      	movs	r1, #1
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f002 f91f 	bl	80081cc <RCCEx_PLL3_Config>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005f94:	e00a      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f9c:	e006      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005f9e:	bf00      	nop
 8005fa0:	e004      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005fa2:	bf00      	nop
 8005fa4:	e002      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005fa6:	bf00      	nop
 8005fa8:	e000      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005faa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d10b      	bne.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005fb4:	4ba3      	ldr	r3, [pc, #652]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fb8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005fc4:	4a9f      	ldr	r2, [pc, #636]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fc6:	430b      	orrs	r3, r1
 8005fc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8005fca:	e003      	b.n	8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fdc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005fe0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005fea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005fee:	460b      	mov	r3, r1
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	d037      	beq.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ffa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ffe:	d00e      	beq.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006000:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006004:	d816      	bhi.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006006:	2b00      	cmp	r3, #0
 8006008:	d018      	beq.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800600a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800600e:	d111      	bne.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006010:	4b8c      	ldr	r3, [pc, #560]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006014:	4a8b      	ldr	r2, [pc, #556]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006016:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800601a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800601c:	e00f      	b.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800601e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006022:	3308      	adds	r3, #8
 8006024:	2101      	movs	r1, #1
 8006026:	4618      	mov	r0, r3
 8006028:	f002 f81e 	bl	8008068 <RCCEx_PLL2_Config>
 800602c:	4603      	mov	r3, r0
 800602e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006032:	e004      	b.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800603a:	e000      	b.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800603c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800603e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006042:	2b00      	cmp	r3, #0
 8006044:	d10a      	bne.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006046:	4b7f      	ldr	r3, [pc, #508]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006048:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800604a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800604e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006054:	4a7b      	ldr	r2, [pc, #492]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006056:	430b      	orrs	r3, r1
 8006058:	6513      	str	r3, [r2, #80]	@ 0x50
 800605a:	e003      	b.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800605c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006060:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006070:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006074:	2300      	movs	r3, #0
 8006076:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800607a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800607e:	460b      	mov	r3, r1
 8006080:	4313      	orrs	r3, r2
 8006082:	d039      	beq.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006088:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800608a:	2b03      	cmp	r3, #3
 800608c:	d81c      	bhi.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800608e:	a201      	add	r2, pc, #4	@ (adr r2, 8006094 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006094:	080060d1 	.word	0x080060d1
 8006098:	080060a5 	.word	0x080060a5
 800609c:	080060b3 	.word	0x080060b3
 80060a0:	080060d1 	.word	0x080060d1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060a4:	4b67      	ldr	r3, [pc, #412]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a8:	4a66      	ldr	r2, [pc, #408]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80060b0:	e00f      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80060b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b6:	3308      	adds	r3, #8
 80060b8:	2102      	movs	r1, #2
 80060ba:	4618      	mov	r0, r3
 80060bc:	f001 ffd4 	bl	8008068 <RCCEx_PLL2_Config>
 80060c0:	4603      	mov	r3, r0
 80060c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80060c6:	e004      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060ce:	e000      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80060d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d10a      	bne.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80060da:	4b5a      	ldr	r3, [pc, #360]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060de:	f023 0103 	bic.w	r1, r3, #3
 80060e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060e8:	4a56      	ldr	r2, [pc, #344]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060ea:	430b      	orrs	r3, r1
 80060ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80060ee:	e003      	b.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80060f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006100:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006104:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006108:	2300      	movs	r3, #0
 800610a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800610e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006112:	460b      	mov	r3, r1
 8006114:	4313      	orrs	r3, r2
 8006116:	f000 809f 	beq.w	8006258 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800611a:	4b4b      	ldr	r3, [pc, #300]	@ (8006248 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a4a      	ldr	r2, [pc, #296]	@ (8006248 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006120:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006124:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006126:	f7fc f957 	bl	80023d8 <HAL_GetTick>
 800612a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800612e:	e00b      	b.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006130:	f7fc f952 	bl	80023d8 <HAL_GetTick>
 8006134:	4602      	mov	r2, r0
 8006136:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	2b64      	cmp	r3, #100	@ 0x64
 800613e:	d903      	bls.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006146:	e005      	b.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006148:	4b3f      	ldr	r3, [pc, #252]	@ (8006248 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006150:	2b00      	cmp	r3, #0
 8006152:	d0ed      	beq.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006158:	2b00      	cmp	r3, #0
 800615a:	d179      	bne.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800615c:	4b39      	ldr	r3, [pc, #228]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800615e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006164:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006168:	4053      	eors	r3, r2
 800616a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800616e:	2b00      	cmp	r3, #0
 8006170:	d015      	beq.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006172:	4b34      	ldr	r3, [pc, #208]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006176:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800617a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800617e:	4b31      	ldr	r3, [pc, #196]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006182:	4a30      	ldr	r2, [pc, #192]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006184:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006188:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800618a:	4b2e      	ldr	r3, [pc, #184]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800618c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800618e:	4a2d      	ldr	r2, [pc, #180]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006190:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006194:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006196:	4a2b      	ldr	r2, [pc, #172]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006198:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800619c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800619e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80061a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061aa:	d118      	bne.n	80061de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ac:	f7fc f914 	bl	80023d8 <HAL_GetTick>
 80061b0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80061b4:	e00d      	b.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061b6:	f7fc f90f 	bl	80023d8 <HAL_GetTick>
 80061ba:	4602      	mov	r2, r0
 80061bc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80061c0:	1ad2      	subs	r2, r2, r3
 80061c2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80061c6:	429a      	cmp	r2, r3
 80061c8:	d903      	bls.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80061ca:	2303      	movs	r3, #3
 80061cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80061d0:	e005      	b.n	80061de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80061d2:	4b1c      	ldr	r3, [pc, #112]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80061d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061d6:	f003 0302 	and.w	r3, r3, #2
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d0eb      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80061de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d129      	bne.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80061e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80061ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061f6:	d10e      	bne.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80061f8:	4b12      	ldr	r3, [pc, #72]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80061fa:	691b      	ldr	r3, [r3, #16]
 80061fc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006204:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006208:	091a      	lsrs	r2, r3, #4
 800620a:	4b10      	ldr	r3, [pc, #64]	@ (800624c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800620c:	4013      	ands	r3, r2
 800620e:	4a0d      	ldr	r2, [pc, #52]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006210:	430b      	orrs	r3, r1
 8006212:	6113      	str	r3, [r2, #16]
 8006214:	e005      	b.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006216:	4b0b      	ldr	r3, [pc, #44]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	4a0a      	ldr	r2, [pc, #40]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800621c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006220:	6113      	str	r3, [r2, #16]
 8006222:	4b08      	ldr	r3, [pc, #32]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006224:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800622a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800622e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006232:	4a04      	ldr	r2, [pc, #16]	@ (8006244 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006234:	430b      	orrs	r3, r1
 8006236:	6713      	str	r3, [r2, #112]	@ 0x70
 8006238:	e00e      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800623a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800623e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006242:	e009      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006244:	58024400 	.word	0x58024400
 8006248:	58024800 	.word	0x58024800
 800624c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006250:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006254:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800625c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006260:	f002 0301 	and.w	r3, r2, #1
 8006264:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006268:	2300      	movs	r3, #0
 800626a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800626e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006272:	460b      	mov	r3, r1
 8006274:	4313      	orrs	r3, r2
 8006276:	f000 8089 	beq.w	800638c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800627a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800627e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006280:	2b28      	cmp	r3, #40	@ 0x28
 8006282:	d86b      	bhi.n	800635c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006284:	a201      	add	r2, pc, #4	@ (adr r2, 800628c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800628a:	bf00      	nop
 800628c:	08006365 	.word	0x08006365
 8006290:	0800635d 	.word	0x0800635d
 8006294:	0800635d 	.word	0x0800635d
 8006298:	0800635d 	.word	0x0800635d
 800629c:	0800635d 	.word	0x0800635d
 80062a0:	0800635d 	.word	0x0800635d
 80062a4:	0800635d 	.word	0x0800635d
 80062a8:	0800635d 	.word	0x0800635d
 80062ac:	08006331 	.word	0x08006331
 80062b0:	0800635d 	.word	0x0800635d
 80062b4:	0800635d 	.word	0x0800635d
 80062b8:	0800635d 	.word	0x0800635d
 80062bc:	0800635d 	.word	0x0800635d
 80062c0:	0800635d 	.word	0x0800635d
 80062c4:	0800635d 	.word	0x0800635d
 80062c8:	0800635d 	.word	0x0800635d
 80062cc:	08006347 	.word	0x08006347
 80062d0:	0800635d 	.word	0x0800635d
 80062d4:	0800635d 	.word	0x0800635d
 80062d8:	0800635d 	.word	0x0800635d
 80062dc:	0800635d 	.word	0x0800635d
 80062e0:	0800635d 	.word	0x0800635d
 80062e4:	0800635d 	.word	0x0800635d
 80062e8:	0800635d 	.word	0x0800635d
 80062ec:	08006365 	.word	0x08006365
 80062f0:	0800635d 	.word	0x0800635d
 80062f4:	0800635d 	.word	0x0800635d
 80062f8:	0800635d 	.word	0x0800635d
 80062fc:	0800635d 	.word	0x0800635d
 8006300:	0800635d 	.word	0x0800635d
 8006304:	0800635d 	.word	0x0800635d
 8006308:	0800635d 	.word	0x0800635d
 800630c:	08006365 	.word	0x08006365
 8006310:	0800635d 	.word	0x0800635d
 8006314:	0800635d 	.word	0x0800635d
 8006318:	0800635d 	.word	0x0800635d
 800631c:	0800635d 	.word	0x0800635d
 8006320:	0800635d 	.word	0x0800635d
 8006324:	0800635d 	.word	0x0800635d
 8006328:	0800635d 	.word	0x0800635d
 800632c:	08006365 	.word	0x08006365
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006334:	3308      	adds	r3, #8
 8006336:	2101      	movs	r1, #1
 8006338:	4618      	mov	r0, r3
 800633a:	f001 fe95 	bl	8008068 <RCCEx_PLL2_Config>
 800633e:	4603      	mov	r3, r0
 8006340:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006344:	e00f      	b.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800634a:	3328      	adds	r3, #40	@ 0x28
 800634c:	2101      	movs	r1, #1
 800634e:	4618      	mov	r0, r3
 8006350:	f001 ff3c 	bl	80081cc <RCCEx_PLL3_Config>
 8006354:	4603      	mov	r3, r0
 8006356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800635a:	e004      	b.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006362:	e000      	b.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006364:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006366:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800636a:	2b00      	cmp	r3, #0
 800636c:	d10a      	bne.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800636e:	4bbf      	ldr	r3, [pc, #764]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006372:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800637a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800637c:	4abb      	ldr	r2, [pc, #748]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800637e:	430b      	orrs	r3, r1
 8006380:	6553      	str	r3, [r2, #84]	@ 0x54
 8006382:	e003      	b.n	800638c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006384:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006388:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800638c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006394:	f002 0302 	and.w	r3, r2, #2
 8006398:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800639c:	2300      	movs	r3, #0
 800639e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80063a2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80063a6:	460b      	mov	r3, r1
 80063a8:	4313      	orrs	r3, r2
 80063aa:	d041      	beq.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80063ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063b2:	2b05      	cmp	r3, #5
 80063b4:	d824      	bhi.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80063b6:	a201      	add	r2, pc, #4	@ (adr r2, 80063bc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80063b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063bc:	08006409 	.word	0x08006409
 80063c0:	080063d5 	.word	0x080063d5
 80063c4:	080063eb 	.word	0x080063eb
 80063c8:	08006409 	.word	0x08006409
 80063cc:	08006409 	.word	0x08006409
 80063d0:	08006409 	.word	0x08006409
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80063d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063d8:	3308      	adds	r3, #8
 80063da:	2101      	movs	r1, #1
 80063dc:	4618      	mov	r0, r3
 80063de:	f001 fe43 	bl	8008068 <RCCEx_PLL2_Config>
 80063e2:	4603      	mov	r3, r0
 80063e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80063e8:	e00f      	b.n	800640a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80063ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ee:	3328      	adds	r3, #40	@ 0x28
 80063f0:	2101      	movs	r1, #1
 80063f2:	4618      	mov	r0, r3
 80063f4:	f001 feea 	bl	80081cc <RCCEx_PLL3_Config>
 80063f8:	4603      	mov	r3, r0
 80063fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80063fe:	e004      	b.n	800640a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006406:	e000      	b.n	800640a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006408:	bf00      	nop
    }

    if (ret == HAL_OK)
 800640a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800640e:	2b00      	cmp	r3, #0
 8006410:	d10a      	bne.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006412:	4b96      	ldr	r3, [pc, #600]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006416:	f023 0107 	bic.w	r1, r3, #7
 800641a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800641e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006420:	4a92      	ldr	r2, [pc, #584]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006422:	430b      	orrs	r3, r1
 8006424:	6553      	str	r3, [r2, #84]	@ 0x54
 8006426:	e003      	b.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006428:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800642c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006438:	f002 0304 	and.w	r3, r2, #4
 800643c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006440:	2300      	movs	r3, #0
 8006442:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006446:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800644a:	460b      	mov	r3, r1
 800644c:	4313      	orrs	r3, r2
 800644e:	d044      	beq.n	80064da <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006454:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006458:	2b05      	cmp	r3, #5
 800645a:	d825      	bhi.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800645c:	a201      	add	r2, pc, #4	@ (adr r2, 8006464 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800645e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006462:	bf00      	nop
 8006464:	080064b1 	.word	0x080064b1
 8006468:	0800647d 	.word	0x0800647d
 800646c:	08006493 	.word	0x08006493
 8006470:	080064b1 	.word	0x080064b1
 8006474:	080064b1 	.word	0x080064b1
 8006478:	080064b1 	.word	0x080064b1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800647c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006480:	3308      	adds	r3, #8
 8006482:	2101      	movs	r1, #1
 8006484:	4618      	mov	r0, r3
 8006486:	f001 fdef 	bl	8008068 <RCCEx_PLL2_Config>
 800648a:	4603      	mov	r3, r0
 800648c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006490:	e00f      	b.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006496:	3328      	adds	r3, #40	@ 0x28
 8006498:	2101      	movs	r1, #1
 800649a:	4618      	mov	r0, r3
 800649c:	f001 fe96 	bl	80081cc <RCCEx_PLL3_Config>
 80064a0:	4603      	mov	r3, r0
 80064a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80064a6:	e004      	b.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064ae:	e000      	b.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80064b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10b      	bne.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064ba:	4b6c      	ldr	r3, [pc, #432]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80064bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064be:	f023 0107 	bic.w	r1, r3, #7
 80064c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064ca:	4a68      	ldr	r2, [pc, #416]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80064cc:	430b      	orrs	r3, r1
 80064ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80064d0:	e003      	b.n	80064da <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80064da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e2:	f002 0320 	and.w	r3, r2, #32
 80064e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80064ea:	2300      	movs	r3, #0
 80064ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80064f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80064f4:	460b      	mov	r3, r1
 80064f6:	4313      	orrs	r3, r2
 80064f8:	d055      	beq.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80064fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006502:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006506:	d033      	beq.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006508:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800650c:	d82c      	bhi.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800650e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006512:	d02f      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006518:	d826      	bhi.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800651a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800651e:	d02b      	beq.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006520:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006524:	d820      	bhi.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006526:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800652a:	d012      	beq.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800652c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006530:	d81a      	bhi.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006532:	2b00      	cmp	r3, #0
 8006534:	d022      	beq.n	800657c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006536:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800653a:	d115      	bne.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800653c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006540:	3308      	adds	r3, #8
 8006542:	2100      	movs	r1, #0
 8006544:	4618      	mov	r0, r3
 8006546:	f001 fd8f 	bl	8008068 <RCCEx_PLL2_Config>
 800654a:	4603      	mov	r3, r0
 800654c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006550:	e015      	b.n	800657e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006556:	3328      	adds	r3, #40	@ 0x28
 8006558:	2102      	movs	r1, #2
 800655a:	4618      	mov	r0, r3
 800655c:	f001 fe36 	bl	80081cc <RCCEx_PLL3_Config>
 8006560:	4603      	mov	r3, r0
 8006562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006566:	e00a      	b.n	800657e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800656e:	e006      	b.n	800657e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006570:	bf00      	nop
 8006572:	e004      	b.n	800657e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006574:	bf00      	nop
 8006576:	e002      	b.n	800657e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006578:	bf00      	nop
 800657a:	e000      	b.n	800657e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800657c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800657e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10b      	bne.n	800659e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006586:	4b39      	ldr	r3, [pc, #228]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800658a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800658e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006596:	4a35      	ldr	r2, [pc, #212]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006598:	430b      	orrs	r3, r1
 800659a:	6553      	str	r3, [r2, #84]	@ 0x54
 800659c:	e003      	b.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800659e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80065a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80065b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80065b6:	2300      	movs	r3, #0
 80065b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80065bc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80065c0:	460b      	mov	r3, r1
 80065c2:	4313      	orrs	r3, r2
 80065c4:	d058      	beq.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80065c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065ce:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80065d2:	d033      	beq.n	800663c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80065d4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80065d8:	d82c      	bhi.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80065da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065de:	d02f      	beq.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80065e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065e4:	d826      	bhi.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80065e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80065ea:	d02b      	beq.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80065ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80065f0:	d820      	bhi.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80065f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065f6:	d012      	beq.n	800661e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80065f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065fc:	d81a      	bhi.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d022      	beq.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006602:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006606:	d115      	bne.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006608:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800660c:	3308      	adds	r3, #8
 800660e:	2100      	movs	r1, #0
 8006610:	4618      	mov	r0, r3
 8006612:	f001 fd29 	bl	8008068 <RCCEx_PLL2_Config>
 8006616:	4603      	mov	r3, r0
 8006618:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800661c:	e015      	b.n	800664a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800661e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006622:	3328      	adds	r3, #40	@ 0x28
 8006624:	2102      	movs	r1, #2
 8006626:	4618      	mov	r0, r3
 8006628:	f001 fdd0 	bl	80081cc <RCCEx_PLL3_Config>
 800662c:	4603      	mov	r3, r0
 800662e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006632:	e00a      	b.n	800664a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800663a:	e006      	b.n	800664a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800663c:	bf00      	nop
 800663e:	e004      	b.n	800664a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006640:	bf00      	nop
 8006642:	e002      	b.n	800664a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006644:	bf00      	nop
 8006646:	e000      	b.n	800664a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006648:	bf00      	nop
    }

    if (ret == HAL_OK)
 800664a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800664e:	2b00      	cmp	r3, #0
 8006650:	d10e      	bne.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006652:	4b06      	ldr	r3, [pc, #24]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006656:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800665a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800665e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006662:	4a02      	ldr	r2, [pc, #8]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006664:	430b      	orrs	r3, r1
 8006666:	6593      	str	r3, [r2, #88]	@ 0x58
 8006668:	e006      	b.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800666a:	bf00      	nop
 800666c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006670:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006674:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800667c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006680:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006684:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006688:	2300      	movs	r3, #0
 800668a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800668e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006692:	460b      	mov	r3, r1
 8006694:	4313      	orrs	r3, r2
 8006696:	d055      	beq.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800669c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80066a0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80066a4:	d033      	beq.n	800670e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80066a6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80066aa:	d82c      	bhi.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80066ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066b0:	d02f      	beq.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80066b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066b6:	d826      	bhi.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80066b8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80066bc:	d02b      	beq.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80066be:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80066c2:	d820      	bhi.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80066c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066c8:	d012      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80066ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066ce:	d81a      	bhi.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d022      	beq.n	800671a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80066d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066d8:	d115      	bne.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80066da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066de:	3308      	adds	r3, #8
 80066e0:	2100      	movs	r1, #0
 80066e2:	4618      	mov	r0, r3
 80066e4:	f001 fcc0 	bl	8008068 <RCCEx_PLL2_Config>
 80066e8:	4603      	mov	r3, r0
 80066ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80066ee:	e015      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80066f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066f4:	3328      	adds	r3, #40	@ 0x28
 80066f6:	2102      	movs	r1, #2
 80066f8:	4618      	mov	r0, r3
 80066fa:	f001 fd67 	bl	80081cc <RCCEx_PLL3_Config>
 80066fe:	4603      	mov	r3, r0
 8006700:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006704:	e00a      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800670c:	e006      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800670e:	bf00      	nop
 8006710:	e004      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006712:	bf00      	nop
 8006714:	e002      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006716:	bf00      	nop
 8006718:	e000      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800671a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800671c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006720:	2b00      	cmp	r3, #0
 8006722:	d10b      	bne.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006724:	4ba1      	ldr	r3, [pc, #644]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006728:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800672c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006730:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006734:	4a9d      	ldr	r2, [pc, #628]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006736:	430b      	orrs	r3, r1
 8006738:	6593      	str	r3, [r2, #88]	@ 0x58
 800673a:	e003      	b.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800673c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006740:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674c:	f002 0308 	and.w	r3, r2, #8
 8006750:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006754:	2300      	movs	r3, #0
 8006756:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800675a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800675e:	460b      	mov	r3, r1
 8006760:	4313      	orrs	r3, r2
 8006762:	d01e      	beq.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006768:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800676c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006770:	d10c      	bne.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006776:	3328      	adds	r3, #40	@ 0x28
 8006778:	2102      	movs	r1, #2
 800677a:	4618      	mov	r0, r3
 800677c:	f001 fd26 	bl	80081cc <RCCEx_PLL3_Config>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d002      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800678c:	4b87      	ldr	r3, [pc, #540]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800678e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006790:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006794:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006798:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800679c:	4a83      	ldr	r2, [pc, #524]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800679e:	430b      	orrs	r3, r1
 80067a0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80067a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067aa:	f002 0310 	and.w	r3, r2, #16
 80067ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80067b2:	2300      	movs	r3, #0
 80067b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80067b8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80067bc:	460b      	mov	r3, r1
 80067be:	4313      	orrs	r3, r2
 80067c0:	d01e      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80067c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80067ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067ce:	d10c      	bne.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80067d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d4:	3328      	adds	r3, #40	@ 0x28
 80067d6:	2102      	movs	r1, #2
 80067d8:	4618      	mov	r0, r3
 80067da:	f001 fcf7 	bl	80081cc <RCCEx_PLL3_Config>
 80067de:	4603      	mov	r3, r0
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d002      	beq.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80067ea:	4b70      	ldr	r3, [pc, #448]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80067f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80067fa:	4a6c      	ldr	r2, [pc, #432]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067fc:	430b      	orrs	r3, r1
 80067fe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006808:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800680c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006810:	2300      	movs	r3, #0
 8006812:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006816:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800681a:	460b      	mov	r3, r1
 800681c:	4313      	orrs	r3, r2
 800681e:	d03e      	beq.n	800689e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006824:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006828:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800682c:	d022      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800682e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006832:	d81b      	bhi.n	800686c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006834:	2b00      	cmp	r3, #0
 8006836:	d003      	beq.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006838:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800683c:	d00b      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800683e:	e015      	b.n	800686c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006844:	3308      	adds	r3, #8
 8006846:	2100      	movs	r1, #0
 8006848:	4618      	mov	r0, r3
 800684a:	f001 fc0d 	bl	8008068 <RCCEx_PLL2_Config>
 800684e:	4603      	mov	r3, r0
 8006850:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006854:	e00f      	b.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800685a:	3328      	adds	r3, #40	@ 0x28
 800685c:	2102      	movs	r1, #2
 800685e:	4618      	mov	r0, r3
 8006860:	f001 fcb4 	bl	80081cc <RCCEx_PLL3_Config>
 8006864:	4603      	mov	r3, r0
 8006866:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800686a:	e004      	b.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006872:	e000      	b.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006874:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006876:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800687a:	2b00      	cmp	r3, #0
 800687c:	d10b      	bne.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800687e:	4b4b      	ldr	r3, [pc, #300]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006882:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800688a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800688e:	4a47      	ldr	r2, [pc, #284]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006890:	430b      	orrs	r3, r1
 8006892:	6593      	str	r3, [r2, #88]	@ 0x58
 8006894:	e003      	b.n	800689e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800689a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800689e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80068aa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80068ac:	2300      	movs	r3, #0
 80068ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80068b0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80068b4:	460b      	mov	r3, r1
 80068b6:	4313      	orrs	r3, r2
 80068b8:	d03b      	beq.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80068ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80068c6:	d01f      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80068c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80068cc:	d818      	bhi.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80068ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80068d2:	d003      	beq.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80068d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80068d8:	d007      	beq.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80068da:	e011      	b.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068dc:	4b33      	ldr	r3, [pc, #204]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e0:	4a32      	ldr	r2, [pc, #200]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80068e8:	e00f      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80068ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ee:	3328      	adds	r3, #40	@ 0x28
 80068f0:	2101      	movs	r1, #1
 80068f2:	4618      	mov	r0, r3
 80068f4:	f001 fc6a 	bl	80081cc <RCCEx_PLL3_Config>
 80068f8:	4603      	mov	r3, r0
 80068fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80068fe:	e004      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006906:	e000      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006908:	bf00      	nop
    }

    if (ret == HAL_OK)
 800690a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800690e:	2b00      	cmp	r3, #0
 8006910:	d10b      	bne.n	800692a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006912:	4b26      	ldr	r3, [pc, #152]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006916:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800691a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800691e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006922:	4a22      	ldr	r2, [pc, #136]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006924:	430b      	orrs	r3, r1
 8006926:	6553      	str	r3, [r2, #84]	@ 0x54
 8006928:	e003      	b.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800692a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800692e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800693e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006940:	2300      	movs	r3, #0
 8006942:	677b      	str	r3, [r7, #116]	@ 0x74
 8006944:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006948:	460b      	mov	r3, r1
 800694a:	4313      	orrs	r3, r2
 800694c:	d034      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800694e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006954:	2b00      	cmp	r3, #0
 8006956:	d003      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006958:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800695c:	d007      	beq.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800695e:	e011      	b.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006960:	4b12      	ldr	r3, [pc, #72]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006964:	4a11      	ldr	r2, [pc, #68]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006966:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800696a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800696c:	e00e      	b.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800696e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006972:	3308      	adds	r3, #8
 8006974:	2102      	movs	r1, #2
 8006976:	4618      	mov	r0, r3
 8006978:	f001 fb76 	bl	8008068 <RCCEx_PLL2_Config>
 800697c:	4603      	mov	r3, r0
 800697e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006982:	e003      	b.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800698a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800698c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006990:	2b00      	cmp	r3, #0
 8006992:	d10d      	bne.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006994:	4b05      	ldr	r3, [pc, #20]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006996:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006998:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800699c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069a2:	4a02      	ldr	r2, [pc, #8]	@ (80069ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80069a4:	430b      	orrs	r3, r1
 80069a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80069a8:	e006      	b.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80069aa:	bf00      	nop
 80069ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80069b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80069c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80069c6:	2300      	movs	r3, #0
 80069c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80069ca:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80069ce:	460b      	mov	r3, r1
 80069d0:	4313      	orrs	r3, r2
 80069d2:	d00c      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80069d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069d8:	3328      	adds	r3, #40	@ 0x28
 80069da:	2102      	movs	r1, #2
 80069dc:	4618      	mov	r0, r3
 80069de:	f001 fbf5 	bl	80081cc <RCCEx_PLL3_Config>
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d002      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80069ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80069fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80069fc:	2300      	movs	r3, #0
 80069fe:	667b      	str	r3, [r7, #100]	@ 0x64
 8006a00:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006a04:	460b      	mov	r3, r1
 8006a06:	4313      	orrs	r3, r2
 8006a08:	d038      	beq.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a16:	d018      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006a18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a1c:	d811      	bhi.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006a1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a22:	d014      	beq.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006a24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a28:	d80b      	bhi.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d011      	beq.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006a2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a32:	d106      	bne.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a34:	4bc3      	ldr	r3, [pc, #780]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a38:	4ac2      	ldr	r2, [pc, #776]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006a40:	e008      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a42:	2301      	movs	r3, #1
 8006a44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a48:	e004      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006a4a:	bf00      	nop
 8006a4c:	e002      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006a4e:	bf00      	nop
 8006a50:	e000      	b.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006a52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d10b      	bne.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a5c:	4bb9      	ldr	r3, [pc, #740]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a60:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a6c:	4ab5      	ldr	r2, [pc, #724]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a6e:	430b      	orrs	r3, r1
 8006a70:	6553      	str	r3, [r2, #84]	@ 0x54
 8006a72:	e003      	b.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a84:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006a88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a8e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006a92:	460b      	mov	r3, r1
 8006a94:	4313      	orrs	r3, r2
 8006a96:	d009      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006a98:	4baa      	ldr	r3, [pc, #680]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a9c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006aa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006aa6:	4aa7      	ldr	r2, [pc, #668]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006aa8:	430b      	orrs	r3, r1
 8006aaa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006ab8:	653b      	str	r3, [r7, #80]	@ 0x50
 8006aba:	2300      	movs	r3, #0
 8006abc:	657b      	str	r3, [r7, #84]	@ 0x54
 8006abe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	d00a      	beq.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006ac8:	4b9e      	ldr	r3, [pc, #632]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ad4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006ad8:	4a9a      	ldr	r2, [pc, #616]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ada:	430b      	orrs	r3, r1
 8006adc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006aea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006aec:	2300      	movs	r3, #0
 8006aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006af0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006af4:	460b      	mov	r3, r1
 8006af6:	4313      	orrs	r3, r2
 8006af8:	d009      	beq.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006afa:	4b92      	ldr	r3, [pc, #584]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006afc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006afe:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b08:	4a8e      	ldr	r2, [pc, #568]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b0a:	430b      	orrs	r3, r1
 8006b0c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b16:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006b1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b20:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006b24:	460b      	mov	r3, r1
 8006b26:	4313      	orrs	r3, r2
 8006b28:	d00e      	beq.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006b2a:	4b86      	ldr	r3, [pc, #536]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b2c:	691b      	ldr	r3, [r3, #16]
 8006b2e:	4a85      	ldr	r2, [pc, #532]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b30:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006b34:	6113      	str	r3, [r2, #16]
 8006b36:	4b83      	ldr	r3, [pc, #524]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b38:	6919      	ldr	r1, [r3, #16]
 8006b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b3e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006b42:	4a80      	ldr	r2, [pc, #512]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b44:	430b      	orrs	r3, r1
 8006b46:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b50:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006b54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006b56:	2300      	movs	r3, #0
 8006b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b5a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006b5e:	460b      	mov	r3, r1
 8006b60:	4313      	orrs	r3, r2
 8006b62:	d009      	beq.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006b64:	4b77      	ldr	r3, [pc, #476]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b68:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b72:	4a74      	ldr	r2, [pc, #464]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b74:	430b      	orrs	r3, r1
 8006b76:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b80:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006b84:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b86:	2300      	movs	r3, #0
 8006b88:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b8a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006b8e:	460b      	mov	r3, r1
 8006b90:	4313      	orrs	r3, r2
 8006b92:	d00a      	beq.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006b94:	4b6b      	ldr	r3, [pc, #428]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b98:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ba4:	4a67      	ldr	r2, [pc, #412]	@ (8006d44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ba6:	430b      	orrs	r3, r1
 8006ba8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb2:	2100      	movs	r1, #0
 8006bb4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006bb6:	f003 0301 	and.w	r3, r3, #1
 8006bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bbc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006bc0:	460b      	mov	r3, r1
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	d011      	beq.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bca:	3308      	adds	r3, #8
 8006bcc:	2100      	movs	r1, #0
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f001 fa4a 	bl	8008068 <RCCEx_PLL2_Config>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006bda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d003      	beq.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006be2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006be6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf2:	2100      	movs	r1, #0
 8006bf4:	6239      	str	r1, [r7, #32]
 8006bf6:	f003 0302 	and.w	r3, r3, #2
 8006bfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bfc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006c00:	460b      	mov	r3, r1
 8006c02:	4313      	orrs	r3, r2
 8006c04:	d011      	beq.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c0a:	3308      	adds	r3, #8
 8006c0c:	2101      	movs	r1, #1
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f001 fa2a 	bl	8008068 <RCCEx_PLL2_Config>
 8006c14:	4603      	mov	r3, r0
 8006c16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006c1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d003      	beq.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c32:	2100      	movs	r1, #0
 8006c34:	61b9      	str	r1, [r7, #24]
 8006c36:	f003 0304 	and.w	r3, r3, #4
 8006c3a:	61fb      	str	r3, [r7, #28]
 8006c3c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006c40:	460b      	mov	r3, r1
 8006c42:	4313      	orrs	r3, r2
 8006c44:	d011      	beq.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c4a:	3308      	adds	r3, #8
 8006c4c:	2102      	movs	r1, #2
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f001 fa0a 	bl	8008068 <RCCEx_PLL2_Config>
 8006c54:	4603      	mov	r3, r0
 8006c56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d003      	beq.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c72:	2100      	movs	r1, #0
 8006c74:	6139      	str	r1, [r7, #16]
 8006c76:	f003 0308 	and.w	r3, r3, #8
 8006c7a:	617b      	str	r3, [r7, #20]
 8006c7c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006c80:	460b      	mov	r3, r1
 8006c82:	4313      	orrs	r3, r2
 8006c84:	d011      	beq.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c8a:	3328      	adds	r3, #40	@ 0x28
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f001 fa9c 	bl	80081cc <RCCEx_PLL3_Config>
 8006c94:	4603      	mov	r3, r0
 8006c96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006c9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ca2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ca6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb2:	2100      	movs	r1, #0
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	f003 0310 	and.w	r3, r3, #16
 8006cba:	60fb      	str	r3, [r7, #12]
 8006cbc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006cc0:	460b      	mov	r3, r1
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	d011      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cca:	3328      	adds	r3, #40	@ 0x28
 8006ccc:	2101      	movs	r1, #1
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f001 fa7c 	bl	80081cc <RCCEx_PLL3_Config>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006cda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d003      	beq.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ce6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf2:	2100      	movs	r1, #0
 8006cf4:	6039      	str	r1, [r7, #0]
 8006cf6:	f003 0320 	and.w	r3, r3, #32
 8006cfa:	607b      	str	r3, [r7, #4]
 8006cfc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006d00:	460b      	mov	r3, r1
 8006d02:	4313      	orrs	r3, r2
 8006d04:	d011      	beq.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d0a:	3328      	adds	r3, #40	@ 0x28
 8006d0c:	2102      	movs	r1, #2
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f001 fa5c 	bl	80081cc <RCCEx_PLL3_Config>
 8006d14:	4603      	mov	r3, r0
 8006d16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d003      	beq.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006d2a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d101      	bne.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006d32:	2300      	movs	r3, #0
 8006d34:	e000      	b.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d44:	58024400 	.word	0x58024400

08006d48 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b090      	sub	sp, #64	@ 0x40
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006d52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d56:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006d5a:	430b      	orrs	r3, r1
 8006d5c:	f040 8094 	bne.w	8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006d60:	4b9e      	ldr	r3, [pc, #632]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d64:	f003 0307 	and.w	r3, r3, #7
 8006d68:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d6c:	2b04      	cmp	r3, #4
 8006d6e:	f200 8087 	bhi.w	8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006d72:	a201      	add	r2, pc, #4	@ (adr r2, 8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8006d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d78:	08006d8d 	.word	0x08006d8d
 8006d7c:	08006db5 	.word	0x08006db5
 8006d80:	08006ddd 	.word	0x08006ddd
 8006d84:	08006e79 	.word	0x08006e79
 8006d88:	08006e05 	.word	0x08006e05
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006d8c:	4b93      	ldr	r3, [pc, #588]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d98:	d108      	bne.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f001 f810 	bl	8007dc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006da8:	f000 bd45 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dac:	2300      	movs	r3, #0
 8006dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006db0:	f000 bd41 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006db4:	4b89      	ldr	r3, [pc, #548]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dc0:	d108      	bne.n	8006dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006dc2:	f107 0318 	add.w	r3, r7, #24
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f000 fd54 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006dcc:	69bb      	ldr	r3, [r7, #24]
 8006dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006dd0:	f000 bd31 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dd8:	f000 bd2d 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006ddc:	4b7f      	ldr	r3, [pc, #508]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006de4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006de8:	d108      	bne.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006dea:	f107 030c 	add.w	r3, r7, #12
 8006dee:	4618      	mov	r0, r3
 8006df0:	f000 fe94 	bl	8007b1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006df8:	f000 bd1d 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e00:	f000 bd19 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e04:	4b75      	ldr	r3, [pc, #468]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006e0c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e0e:	4b73      	ldr	r3, [pc, #460]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0304 	and.w	r3, r3, #4
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	d10c      	bne.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d109      	bne.n	8006e34 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e20:	4b6e      	ldr	r3, [pc, #440]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	08db      	lsrs	r3, r3, #3
 8006e26:	f003 0303 	and.w	r3, r3, #3
 8006e2a:	4a6d      	ldr	r2, [pc, #436]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006e2c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e32:	e01f      	b.n	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006e34:	4b69      	ldr	r3, [pc, #420]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e40:	d106      	bne.n	8006e50 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006e42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e48:	d102      	bne.n	8006e50 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006e4a:	4b66      	ldr	r3, [pc, #408]	@ (8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e4e:	e011      	b.n	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006e50:	4b62      	ldr	r3, [pc, #392]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e5c:	d106      	bne.n	8006e6c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e64:	d102      	bne.n	8006e6c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006e66:	4b60      	ldr	r3, [pc, #384]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e6a:	e003      	b.n	8006e74 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006e70:	f000 bce1 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006e74:	f000 bcdf 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006e78:	4b5c      	ldr	r3, [pc, #368]	@ (8006fec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e7c:	f000 bcdb 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006e80:	2300      	movs	r3, #0
 8006e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e84:	f000 bcd7 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006e88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e8c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006e90:	430b      	orrs	r3, r1
 8006e92:	f040 80ad 	bne.w	8006ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006e96:	4b51      	ldr	r3, [pc, #324]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e9a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006e9e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ea6:	d056      	beq.n	8006f56 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006eae:	f200 8090 	bhi.w	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb4:	2bc0      	cmp	r3, #192	@ 0xc0
 8006eb6:	f000 8088 	beq.w	8006fca <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebc:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ebe:	f200 8088 	bhi.w	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec4:	2b80      	cmp	r3, #128	@ 0x80
 8006ec6:	d032      	beq.n	8006f2e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eca:	2b80      	cmp	r3, #128	@ 0x80
 8006ecc:	f200 8081 	bhi.w	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d003      	beq.n	8006ede <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed8:	2b40      	cmp	r3, #64	@ 0x40
 8006eda:	d014      	beq.n	8006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006edc:	e079      	b.n	8006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006ede:	4b3f      	ldr	r3, [pc, #252]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ee6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006eea:	d108      	bne.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006eec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f000 ff67 	bl	8007dc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006efa:	f000 bc9c 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006efe:	2300      	movs	r3, #0
 8006f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f02:	f000 bc98 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f06:	4b35      	ldr	r3, [pc, #212]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f12:	d108      	bne.n	8006f26 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f14:	f107 0318 	add.w	r3, r7, #24
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f000 fcab 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f22:	f000 bc88 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f26:	2300      	movs	r3, #0
 8006f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f2a:	f000 bc84 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006f2e:	4b2b      	ldr	r3, [pc, #172]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f3a:	d108      	bne.n	8006f4e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f3c:	f107 030c 	add.w	r3, r7, #12
 8006f40:	4618      	mov	r0, r3
 8006f42:	f000 fdeb 	bl	8007b1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f4a:	f000 bc74 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f52:	f000 bc70 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006f56:	4b21      	ldr	r3, [pc, #132]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f5a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006f5e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006f60:	4b1e      	ldr	r3, [pc, #120]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 0304 	and.w	r3, r3, #4
 8006f68:	2b04      	cmp	r3, #4
 8006f6a:	d10c      	bne.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d109      	bne.n	8006f86 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f72:	4b1a      	ldr	r3, [pc, #104]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	08db      	lsrs	r3, r3, #3
 8006f78:	f003 0303 	and.w	r3, r3, #3
 8006f7c:	4a18      	ldr	r2, [pc, #96]	@ (8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006f7e:	fa22 f303 	lsr.w	r3, r2, r3
 8006f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f84:	e01f      	b.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006f86:	4b15      	ldr	r3, [pc, #84]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f92:	d106      	bne.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f9a:	d102      	bne.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006f9c:	4b11      	ldr	r3, [pc, #68]	@ (8006fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fa0:	e011      	b.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006fa2:	4b0e      	ldr	r3, [pc, #56]	@ (8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006faa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006fae:	d106      	bne.n	8006fbe <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fb6:	d102      	bne.n	8006fbe <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fbc:	e003      	b.n	8006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006fc2:	f000 bc38 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006fc6:	f000 bc36 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006fca:	4b08      	ldr	r3, [pc, #32]	@ (8006fec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fce:	f000 bc32 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fd6:	f000 bc2e 	b.w	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006fda:	bf00      	nop
 8006fdc:	58024400 	.word	0x58024400
 8006fe0:	03d09000 	.word	0x03d09000
 8006fe4:	003d0900 	.word	0x003d0900
 8006fe8:	017d7840 	.word	0x017d7840
 8006fec:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006ff0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ff4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006ff8:	430b      	orrs	r3, r1
 8006ffa:	f040 809c 	bne.w	8007136 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006ffe:	4b9e      	ldr	r3, [pc, #632]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007002:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007006:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800700e:	d054      	beq.n	80070ba <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8007010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007012:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007016:	f200 808b 	bhi.w	8007130 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800701a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800701c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007020:	f000 8083 	beq.w	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8007024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007026:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800702a:	f200 8081 	bhi.w	8007130 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800702e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007030:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007034:	d02f      	beq.n	8007096 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8007036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007038:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800703c:	d878      	bhi.n	8007130 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800703e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007040:	2b00      	cmp	r3, #0
 8007042:	d004      	beq.n	800704e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8007044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007046:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800704a:	d012      	beq.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800704c:	e070      	b.n	8007130 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800704e:	4b8a      	ldr	r3, [pc, #552]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007056:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800705a:	d107      	bne.n	800706c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800705c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007060:	4618      	mov	r0, r3
 8007062:	f000 feaf 	bl	8007dc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007068:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800706a:	e3e4      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800706c:	2300      	movs	r3, #0
 800706e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007070:	e3e1      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007072:	4b81      	ldr	r3, [pc, #516]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800707a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800707e:	d107      	bne.n	8007090 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007080:	f107 0318 	add.w	r3, r7, #24
 8007084:	4618      	mov	r0, r3
 8007086:	f000 fbf5 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800708e:	e3d2      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007090:	2300      	movs	r3, #0
 8007092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007094:	e3cf      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007096:	4b78      	ldr	r3, [pc, #480]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800709e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070a2:	d107      	bne.n	80070b4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070a4:	f107 030c 	add.w	r3, r7, #12
 80070a8:	4618      	mov	r0, r3
 80070aa:	f000 fd37 	bl	8007b1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80070b2:	e3c0      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80070b4:	2300      	movs	r3, #0
 80070b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070b8:	e3bd      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80070ba:	4b6f      	ldr	r3, [pc, #444]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80070c2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80070c4:	4b6c      	ldr	r3, [pc, #432]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 0304 	and.w	r3, r3, #4
 80070cc:	2b04      	cmp	r3, #4
 80070ce:	d10c      	bne.n	80070ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80070d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d109      	bne.n	80070ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80070d6:	4b68      	ldr	r3, [pc, #416]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	08db      	lsrs	r3, r3, #3
 80070dc:	f003 0303 	and.w	r3, r3, #3
 80070e0:	4a66      	ldr	r2, [pc, #408]	@ (800727c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80070e2:	fa22 f303 	lsr.w	r3, r2, r3
 80070e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80070e8:	e01e      	b.n	8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80070ea:	4b63      	ldr	r3, [pc, #396]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070f6:	d106      	bne.n	8007106 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80070f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070fe:	d102      	bne.n	8007106 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007100:	4b5f      	ldr	r3, [pc, #380]	@ (8007280 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8007102:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007104:	e010      	b.n	8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007106:	4b5c      	ldr	r3, [pc, #368]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800710e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007112:	d106      	bne.n	8007122 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007116:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800711a:	d102      	bne.n	8007122 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800711c:	4b59      	ldr	r3, [pc, #356]	@ (8007284 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800711e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007120:	e002      	b.n	8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007122:	2300      	movs	r3, #0
 8007124:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007126:	e386      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007128:	e385      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800712a:	4b57      	ldr	r3, [pc, #348]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800712c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800712e:	e382      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007130:	2300      	movs	r3, #0
 8007132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007134:	e37f      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007136:	e9d7 2300 	ldrd	r2, r3, [r7]
 800713a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800713e:	430b      	orrs	r3, r1
 8007140:	f040 80a7 	bne.w	8007292 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007144:	4b4c      	ldr	r3, [pc, #304]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007148:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800714c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800714e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007150:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007154:	d055      	beq.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8007156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007158:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800715c:	f200 8096 	bhi.w	800728c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007162:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007166:	f000 8084 	beq.w	8007272 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800716a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800716c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007170:	f200 808c 	bhi.w	800728c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007176:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800717a:	d030      	beq.n	80071de <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800717c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800717e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007182:	f200 8083 	bhi.w	800728c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007188:	2b00      	cmp	r3, #0
 800718a:	d004      	beq.n	8007196 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800718c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007192:	d012      	beq.n	80071ba <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007194:	e07a      	b.n	800728c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007196:	4b38      	ldr	r3, [pc, #224]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800719e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80071a2:	d107      	bne.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80071a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80071a8:	4618      	mov	r0, r3
 80071aa:	f000 fe0b 	bl	8007dc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80071ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071b2:	e340      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80071b4:	2300      	movs	r3, #0
 80071b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071b8:	e33d      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80071ba:	4b2f      	ldr	r3, [pc, #188]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071c6:	d107      	bne.n	80071d8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071c8:	f107 0318 	add.w	r3, r7, #24
 80071cc:	4618      	mov	r0, r3
 80071ce:	f000 fb51 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80071d2:	69bb      	ldr	r3, [r7, #24]
 80071d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071d6:	e32e      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80071d8:	2300      	movs	r3, #0
 80071da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071dc:	e32b      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80071de:	4b26      	ldr	r3, [pc, #152]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071ea:	d107      	bne.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071ec:	f107 030c 	add.w	r3, r7, #12
 80071f0:	4618      	mov	r0, r3
 80071f2:	f000 fc93 	bl	8007b1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80071fa:	e31c      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80071fc:	2300      	movs	r3, #0
 80071fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007200:	e319      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007202:	4b1d      	ldr	r3, [pc, #116]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007206:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800720a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800720c:	4b1a      	ldr	r3, [pc, #104]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f003 0304 	and.w	r3, r3, #4
 8007214:	2b04      	cmp	r3, #4
 8007216:	d10c      	bne.n	8007232 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8007218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800721a:	2b00      	cmp	r3, #0
 800721c:	d109      	bne.n	8007232 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800721e:	4b16      	ldr	r3, [pc, #88]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	08db      	lsrs	r3, r3, #3
 8007224:	f003 0303 	and.w	r3, r3, #3
 8007228:	4a14      	ldr	r2, [pc, #80]	@ (800727c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800722a:	fa22 f303 	lsr.w	r3, r2, r3
 800722e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007230:	e01e      	b.n	8007270 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007232:	4b11      	ldr	r3, [pc, #68]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800723a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800723e:	d106      	bne.n	800724e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8007240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007242:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007246:	d102      	bne.n	800724e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007248:	4b0d      	ldr	r3, [pc, #52]	@ (8007280 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800724a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800724c:	e010      	b.n	8007270 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800724e:	4b0a      	ldr	r3, [pc, #40]	@ (8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007256:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800725a:	d106      	bne.n	800726a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800725c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800725e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007262:	d102      	bne.n	800726a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007264:	4b07      	ldr	r3, [pc, #28]	@ (8007284 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8007266:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007268:	e002      	b.n	8007270 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800726a:	2300      	movs	r3, #0
 800726c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800726e:	e2e2      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007270:	e2e1      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007272:	4b05      	ldr	r3, [pc, #20]	@ (8007288 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007274:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007276:	e2de      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007278:	58024400 	.word	0x58024400
 800727c:	03d09000 	.word	0x03d09000
 8007280:	003d0900 	.word	0x003d0900
 8007284:	017d7840 	.word	0x017d7840
 8007288:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800728c:	2300      	movs	r3, #0
 800728e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007290:	e2d1      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8007292:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007296:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800729a:	430b      	orrs	r3, r1
 800729c:	f040 809c 	bne.w	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80072a0:	4b93      	ldr	r3, [pc, #588]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072a4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80072a8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80072aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072b0:	d054      	beq.n	800735c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80072b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072b8:	f200 808b 	bhi.w	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80072bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80072c2:	f000 8083 	beq.w	80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80072c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80072cc:	f200 8081 	bhi.w	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80072d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072d6:	d02f      	beq.n	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80072d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072de:	d878      	bhi.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80072e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d004      	beq.n	80072f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80072e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072ec:	d012      	beq.n	8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80072ee:	e070      	b.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80072f0:	4b7f      	ldr	r3, [pc, #508]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072fc:	d107      	bne.n	800730e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80072fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007302:	4618      	mov	r0, r3
 8007304:	f000 fd5e 	bl	8007dc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800730a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800730c:	e293      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800730e:	2300      	movs	r3, #0
 8007310:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007312:	e290      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007314:	4b76      	ldr	r3, [pc, #472]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800731c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007320:	d107      	bne.n	8007332 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007322:	f107 0318 	add.w	r3, r7, #24
 8007326:	4618      	mov	r0, r3
 8007328:	f000 faa4 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800732c:	69bb      	ldr	r3, [r7, #24]
 800732e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007330:	e281      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007332:	2300      	movs	r3, #0
 8007334:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007336:	e27e      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007338:	4b6d      	ldr	r3, [pc, #436]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007340:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007344:	d107      	bne.n	8007356 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007346:	f107 030c 	add.w	r3, r7, #12
 800734a:	4618      	mov	r0, r3
 800734c:	f000 fbe6 	bl	8007b1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007354:	e26f      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007356:	2300      	movs	r3, #0
 8007358:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800735a:	e26c      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800735c:	4b64      	ldr	r3, [pc, #400]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800735e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007360:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007364:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007366:	4b62      	ldr	r3, [pc, #392]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f003 0304 	and.w	r3, r3, #4
 800736e:	2b04      	cmp	r3, #4
 8007370:	d10c      	bne.n	800738c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8007372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007374:	2b00      	cmp	r3, #0
 8007376:	d109      	bne.n	800738c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007378:	4b5d      	ldr	r3, [pc, #372]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	08db      	lsrs	r3, r3, #3
 800737e:	f003 0303 	and.w	r3, r3, #3
 8007382:	4a5c      	ldr	r2, [pc, #368]	@ (80074f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007384:	fa22 f303 	lsr.w	r3, r2, r3
 8007388:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800738a:	e01e      	b.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800738c:	4b58      	ldr	r3, [pc, #352]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007394:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007398:	d106      	bne.n	80073a8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800739a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800739c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073a0:	d102      	bne.n	80073a8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80073a2:	4b55      	ldr	r3, [pc, #340]	@ (80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80073a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073a6:	e010      	b.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80073a8:	4b51      	ldr	r3, [pc, #324]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073b4:	d106      	bne.n	80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80073b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073bc:	d102      	bne.n	80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80073be:	4b4f      	ldr	r3, [pc, #316]	@ (80074fc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80073c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073c2:	e002      	b.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80073c4:	2300      	movs	r3, #0
 80073c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80073c8:	e235      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80073ca:	e234      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80073cc:	4b4c      	ldr	r3, [pc, #304]	@ (8007500 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80073ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073d0:	e231      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80073d2:	2300      	movs	r3, #0
 80073d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073d6:	e22e      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80073d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073dc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80073e0:	430b      	orrs	r3, r1
 80073e2:	f040 808f 	bne.w	8007504 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80073e6:	4b42      	ldr	r3, [pc, #264]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073ea:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80073ee:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80073f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80073f6:	d06b      	beq.n	80074d0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80073f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80073fe:	d874      	bhi.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007402:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007406:	d056      	beq.n	80074b6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8007408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800740a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800740e:	d86c      	bhi.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007412:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007416:	d03b      	beq.n	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8007418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800741a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800741e:	d864      	bhi.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007422:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007426:	d021      	beq.n	800746c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800742a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800742e:	d85c      	bhi.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8007430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007432:	2b00      	cmp	r3, #0
 8007434:	d004      	beq.n	8007440 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8007436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800743c:	d004      	beq.n	8007448 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800743e:	e054      	b.n	80074ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8007440:	f7fe fa0a 	bl	8005858 <HAL_RCC_GetPCLK1Freq>
 8007444:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007446:	e1f6      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007448:	4b29      	ldr	r3, [pc, #164]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007450:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007454:	d107      	bne.n	8007466 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007456:	f107 0318 	add.w	r3, r7, #24
 800745a:	4618      	mov	r0, r3
 800745c:	f000 fa0a 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007464:	e1e7      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007466:	2300      	movs	r3, #0
 8007468:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800746a:	e1e4      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800746c:	4b20      	ldr	r3, [pc, #128]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007474:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007478:	d107      	bne.n	800748a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800747a:	f107 030c 	add.w	r3, r7, #12
 800747e:	4618      	mov	r0, r3
 8007480:	f000 fb4c 	bl	8007b1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007488:	e1d5      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800748a:	2300      	movs	r3, #0
 800748c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800748e:	e1d2      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007490:	4b17      	ldr	r3, [pc, #92]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f003 0304 	and.w	r3, r3, #4
 8007498:	2b04      	cmp	r3, #4
 800749a:	d109      	bne.n	80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800749c:	4b14      	ldr	r3, [pc, #80]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	08db      	lsrs	r3, r3, #3
 80074a2:	f003 0303 	and.w	r3, r3, #3
 80074a6:	4a13      	ldr	r2, [pc, #76]	@ (80074f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80074a8:	fa22 f303 	lsr.w	r3, r2, r3
 80074ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074ae:	e1c2      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074b0:	2300      	movs	r3, #0
 80074b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074b4:	e1bf      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80074b6:	4b0e      	ldr	r3, [pc, #56]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074c2:	d102      	bne.n	80074ca <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 80074c4:	4b0c      	ldr	r3, [pc, #48]	@ (80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80074c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074c8:	e1b5      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074ca:	2300      	movs	r3, #0
 80074cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074ce:	e1b2      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80074d0:	4b07      	ldr	r3, [pc, #28]	@ (80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074dc:	d102      	bne.n	80074e4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 80074de:	4b07      	ldr	r3, [pc, #28]	@ (80074fc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80074e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074e2:	e1a8      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074e4:	2300      	movs	r3, #0
 80074e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074e8:	e1a5      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80074ea:	2300      	movs	r3, #0
 80074ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074ee:	e1a2      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80074f0:	58024400 	.word	0x58024400
 80074f4:	03d09000 	.word	0x03d09000
 80074f8:	003d0900 	.word	0x003d0900
 80074fc:	017d7840 	.word	0x017d7840
 8007500:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007504:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007508:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800750c:	430b      	orrs	r3, r1
 800750e:	d173      	bne.n	80075f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007510:	4b9c      	ldr	r3, [pc, #624]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007514:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007518:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800751a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007520:	d02f      	beq.n	8007582 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8007522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007524:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007528:	d863      	bhi.n	80075f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800752a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800752c:	2b00      	cmp	r3, #0
 800752e:	d004      	beq.n	800753a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8007530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007532:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007536:	d012      	beq.n	800755e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8007538:	e05b      	b.n	80075f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800753a:	4b92      	ldr	r3, [pc, #584]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007542:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007546:	d107      	bne.n	8007558 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007548:	f107 0318 	add.w	r3, r7, #24
 800754c:	4618      	mov	r0, r3
 800754e:	f000 f991 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007556:	e16e      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007558:	2300      	movs	r3, #0
 800755a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800755c:	e16b      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800755e:	4b89      	ldr	r3, [pc, #548]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007566:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800756a:	d107      	bne.n	800757c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800756c:	f107 030c 	add.w	r3, r7, #12
 8007570:	4618      	mov	r0, r3
 8007572:	f000 fad3 	bl	8007b1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800757a:	e15c      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800757c:	2300      	movs	r3, #0
 800757e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007580:	e159      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007582:	4b80      	ldr	r3, [pc, #512]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007586:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800758a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800758c:	4b7d      	ldr	r3, [pc, #500]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 0304 	and.w	r3, r3, #4
 8007594:	2b04      	cmp	r3, #4
 8007596:	d10c      	bne.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8007598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800759a:	2b00      	cmp	r3, #0
 800759c:	d109      	bne.n	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800759e:	4b79      	ldr	r3, [pc, #484]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	08db      	lsrs	r3, r3, #3
 80075a4:	f003 0303 	and.w	r3, r3, #3
 80075a8:	4a77      	ldr	r2, [pc, #476]	@ (8007788 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80075aa:	fa22 f303 	lsr.w	r3, r2, r3
 80075ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075b0:	e01e      	b.n	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80075b2:	4b74      	ldr	r3, [pc, #464]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075be:	d106      	bne.n	80075ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 80075c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075c6:	d102      	bne.n	80075ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80075c8:	4b70      	ldr	r3, [pc, #448]	@ (800778c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80075ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075cc:	e010      	b.n	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80075ce:	4b6d      	ldr	r3, [pc, #436]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075da:	d106      	bne.n	80075ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 80075dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075e2:	d102      	bne.n	80075ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80075e4:	4b6a      	ldr	r3, [pc, #424]	@ (8007790 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80075e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80075e8:	e002      	b.n	80075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80075ea:	2300      	movs	r3, #0
 80075ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80075ee:	e122      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80075f0:	e121      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80075f2:	2300      	movs	r3, #0
 80075f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075f6:	e11e      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80075f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075fc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007600:	430b      	orrs	r3, r1
 8007602:	d133      	bne.n	800766c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007604:	4b5f      	ldr	r3, [pc, #380]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007606:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007608:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800760c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800760e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007610:	2b00      	cmp	r3, #0
 8007612:	d004      	beq.n	800761e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007616:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800761a:	d012      	beq.n	8007642 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800761c:	e023      	b.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800761e:	4b59      	ldr	r3, [pc, #356]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007626:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800762a:	d107      	bne.n	800763c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800762c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007630:	4618      	mov	r0, r3
 8007632:	f000 fbc7 	bl	8007dc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007638:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800763a:	e0fc      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800763c:	2300      	movs	r3, #0
 800763e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007640:	e0f9      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007642:	4b50      	ldr	r3, [pc, #320]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800764a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800764e:	d107      	bne.n	8007660 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007650:	f107 0318 	add.w	r3, r7, #24
 8007654:	4618      	mov	r0, r3
 8007656:	f000 f90d 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800765a:	6a3b      	ldr	r3, [r7, #32]
 800765c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800765e:	e0ea      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007660:	2300      	movs	r3, #0
 8007662:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007664:	e0e7      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007666:	2300      	movs	r3, #0
 8007668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800766a:	e0e4      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800766c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007670:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007674:	430b      	orrs	r3, r1
 8007676:	f040 808d 	bne.w	8007794 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800767a:	4b42      	ldr	r3, [pc, #264]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800767c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800767e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8007682:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007686:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800768a:	d06b      	beq.n	8007764 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800768c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800768e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007692:	d874      	bhi.n	800777e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800769a:	d056      	beq.n	800774a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800769c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800769e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076a2:	d86c      	bhi.n	800777e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80076a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80076aa:	d03b      	beq.n	8007724 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 80076ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80076b2:	d864      	bhi.n	800777e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80076b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076ba:	d021      	beq.n	8007700 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80076bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076c2:	d85c      	bhi.n	800777e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 80076c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d004      	beq.n	80076d4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 80076ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076d0:	d004      	beq.n	80076dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 80076d2:	e054      	b.n	800777e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80076d4:	f000 f8b8 	bl	8007848 <HAL_RCCEx_GetD3PCLK1Freq>
 80076d8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80076da:	e0ac      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80076dc:	4b29      	ldr	r3, [pc, #164]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076e8:	d107      	bne.n	80076fa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076ea:	f107 0318 	add.w	r3, r7, #24
 80076ee:	4618      	mov	r0, r3
 80076f0:	f000 f8c0 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80076f4:	69fb      	ldr	r3, [r7, #28]
 80076f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80076f8:	e09d      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80076fa:	2300      	movs	r3, #0
 80076fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076fe:	e09a      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007700:	4b20      	ldr	r3, [pc, #128]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007708:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800770c:	d107      	bne.n	800771e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800770e:	f107 030c 	add.w	r3, r7, #12
 8007712:	4618      	mov	r0, r3
 8007714:	f000 fa02 	bl	8007b1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800771c:	e08b      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800771e:	2300      	movs	r3, #0
 8007720:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007722:	e088      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007724:	4b17      	ldr	r3, [pc, #92]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0304 	and.w	r3, r3, #4
 800772c:	2b04      	cmp	r3, #4
 800772e:	d109      	bne.n	8007744 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007730:	4b14      	ldr	r3, [pc, #80]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	08db      	lsrs	r3, r3, #3
 8007736:	f003 0303 	and.w	r3, r3, #3
 800773a:	4a13      	ldr	r2, [pc, #76]	@ (8007788 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800773c:	fa22 f303 	lsr.w	r3, r2, r3
 8007740:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007742:	e078      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007744:	2300      	movs	r3, #0
 8007746:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007748:	e075      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800774a:	4b0e      	ldr	r3, [pc, #56]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007752:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007756:	d102      	bne.n	800775e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8007758:	4b0c      	ldr	r3, [pc, #48]	@ (800778c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800775a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800775c:	e06b      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800775e:	2300      	movs	r3, #0
 8007760:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007762:	e068      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007764:	4b07      	ldr	r3, [pc, #28]	@ (8007784 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800776c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007770:	d102      	bne.n	8007778 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8007772:	4b07      	ldr	r3, [pc, #28]	@ (8007790 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007774:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007776:	e05e      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007778:	2300      	movs	r3, #0
 800777a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800777c:	e05b      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800777e:	2300      	movs	r3, #0
 8007780:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007782:	e058      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007784:	58024400 	.word	0x58024400
 8007788:	03d09000 	.word	0x03d09000
 800778c:	003d0900 	.word	0x003d0900
 8007790:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007794:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007798:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800779c:	430b      	orrs	r3, r1
 800779e:	d148      	bne.n	8007832 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80077a0:	4b27      	ldr	r3, [pc, #156]	@ (8007840 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80077a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077a4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80077a8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80077aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077b0:	d02a      	beq.n	8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80077b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077b8:	d838      	bhi.n	800782c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80077ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d004      	beq.n	80077ca <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80077c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077c6:	d00d      	beq.n	80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80077c8:	e030      	b.n	800782c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80077ca:	4b1d      	ldr	r3, [pc, #116]	@ (8007840 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077d6:	d102      	bne.n	80077de <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80077d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007844 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80077da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80077dc:	e02b      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80077de:	2300      	movs	r3, #0
 80077e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077e2:	e028      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80077e4:	4b16      	ldr	r3, [pc, #88]	@ (8007840 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80077f0:	d107      	bne.n	8007802 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80077f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077f6:	4618      	mov	r0, r3
 80077f8:	f000 fae4 	bl	8007dc4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80077fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007800:	e019      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007802:	2300      	movs	r3, #0
 8007804:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007806:	e016      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007808:	4b0d      	ldr	r3, [pc, #52]	@ (8007840 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007810:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007814:	d107      	bne.n	8007826 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007816:	f107 0318 	add.w	r3, r7, #24
 800781a:	4618      	mov	r0, r3
 800781c:	f000 f82a 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007824:	e007      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007826:	2300      	movs	r3, #0
 8007828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800782a:	e004      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800782c:	2300      	movs	r3, #0
 800782e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007830:	e001      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8007832:	2300      	movs	r3, #0
 8007834:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8007836:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007838:	4618      	mov	r0, r3
 800783a:	3740      	adds	r7, #64	@ 0x40
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	58024400 	.word	0x58024400
 8007844:	017d7840 	.word	0x017d7840

08007848 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800784c:	f7fd ffd4 	bl	80057f8 <HAL_RCC_GetHCLKFreq>
 8007850:	4602      	mov	r2, r0
 8007852:	4b06      	ldr	r3, [pc, #24]	@ (800786c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007854:	6a1b      	ldr	r3, [r3, #32]
 8007856:	091b      	lsrs	r3, r3, #4
 8007858:	f003 0307 	and.w	r3, r3, #7
 800785c:	4904      	ldr	r1, [pc, #16]	@ (8007870 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800785e:	5ccb      	ldrb	r3, [r1, r3]
 8007860:	f003 031f 	and.w	r3, r3, #31
 8007864:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007868:	4618      	mov	r0, r3
 800786a:	bd80      	pop	{r7, pc}
 800786c:	58024400 	.word	0x58024400
 8007870:	0800dc18 	.word	0x0800dc18

08007874 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007874:	b480      	push	{r7}
 8007876:	b089      	sub	sp, #36	@ 0x24
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800787c:	4ba1      	ldr	r3, [pc, #644]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800787e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007880:	f003 0303 	and.w	r3, r3, #3
 8007884:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007886:	4b9f      	ldr	r3, [pc, #636]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800788a:	0b1b      	lsrs	r3, r3, #12
 800788c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007890:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007892:	4b9c      	ldr	r3, [pc, #624]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007896:	091b      	lsrs	r3, r3, #4
 8007898:	f003 0301 	and.w	r3, r3, #1
 800789c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800789e:	4b99      	ldr	r3, [pc, #612]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078a2:	08db      	lsrs	r3, r3, #3
 80078a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	fb02 f303 	mul.w	r3, r2, r3
 80078ae:	ee07 3a90 	vmov	s15, r3
 80078b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078b6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	f000 8111 	beq.w	8007ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	2b02      	cmp	r3, #2
 80078c6:	f000 8083 	beq.w	80079d0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80078ca:	69bb      	ldr	r3, [r7, #24]
 80078cc:	2b02      	cmp	r3, #2
 80078ce:	f200 80a1 	bhi.w	8007a14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d003      	beq.n	80078e0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d056      	beq.n	800798c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80078de:	e099      	b.n	8007a14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078e0:	4b88      	ldr	r3, [pc, #544]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f003 0320 	and.w	r3, r3, #32
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d02d      	beq.n	8007948 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80078ec:	4b85      	ldr	r3, [pc, #532]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	08db      	lsrs	r3, r3, #3
 80078f2:	f003 0303 	and.w	r3, r3, #3
 80078f6:	4a84      	ldr	r2, [pc, #528]	@ (8007b08 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80078f8:	fa22 f303 	lsr.w	r3, r2, r3
 80078fc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	ee07 3a90 	vmov	s15, r3
 8007904:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	ee07 3a90 	vmov	s15, r3
 800790e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007912:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007916:	4b7b      	ldr	r3, [pc, #492]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800791a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800791e:	ee07 3a90 	vmov	s15, r3
 8007922:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007926:	ed97 6a03 	vldr	s12, [r7, #12]
 800792a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007b0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800792e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007932:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007936:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800793a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800793e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007942:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007946:	e087      	b.n	8007a58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	ee07 3a90 	vmov	s15, r3
 800794e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007952:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007b10 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800795a:	4b6a      	ldr	r3, [pc, #424]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800795c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800795e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007962:	ee07 3a90 	vmov	s15, r3
 8007966:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800796a:	ed97 6a03 	vldr	s12, [r7, #12]
 800796e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007b0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007972:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007976:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800797a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800797e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007986:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800798a:	e065      	b.n	8007a58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	ee07 3a90 	vmov	s15, r3
 8007992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007996:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007b14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800799a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800799e:	4b59      	ldr	r3, [pc, #356]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079a6:	ee07 3a90 	vmov	s15, r3
 80079aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80079b2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007b0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80079b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079ce:	e043      	b.n	8007a58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	ee07 3a90 	vmov	s15, r3
 80079d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079da:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007b18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80079de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079e2:	4b48      	ldr	r3, [pc, #288]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079ea:	ee07 3a90 	vmov	s15, r3
 80079ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80079f6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007b0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80079fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a12:	e021      	b.n	8007a58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	ee07 3a90 	vmov	s15, r3
 8007a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a1e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007b14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007a22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a26:	4b37      	ldr	r3, [pc, #220]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a2e:	ee07 3a90 	vmov	s15, r3
 8007a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a36:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007b0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a56:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007a58:	4b2a      	ldr	r3, [pc, #168]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a5c:	0a5b      	lsrs	r3, r3, #9
 8007a5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a62:	ee07 3a90 	vmov	s15, r3
 8007a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a72:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a7e:	ee17 2a90 	vmov	r2, s15
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007a86:	4b1f      	ldr	r3, [pc, #124]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a8a:	0c1b      	lsrs	r3, r3, #16
 8007a8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a90:	ee07 3a90 	vmov	s15, r3
 8007a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007aa0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007aa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007aa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007aac:	ee17 2a90 	vmov	r2, s15
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007ab4:	4b13      	ldr	r3, [pc, #76]	@ (8007b04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ab8:	0e1b      	lsrs	r3, r3, #24
 8007aba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007abe:	ee07 3a90 	vmov	s15, r3
 8007ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ac6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007aca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ace:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ad6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ada:	ee17 2a90 	vmov	r2, s15
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007ae2:	e008      	b.n	8007af6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2200      	movs	r2, #0
 8007af4:	609a      	str	r2, [r3, #8]
}
 8007af6:	bf00      	nop
 8007af8:	3724      	adds	r7, #36	@ 0x24
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	58024400 	.word	0x58024400
 8007b08:	03d09000 	.word	0x03d09000
 8007b0c:	46000000 	.word	0x46000000
 8007b10:	4c742400 	.word	0x4c742400
 8007b14:	4a742400 	.word	0x4a742400
 8007b18:	4bbebc20 	.word	0x4bbebc20

08007b1c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b089      	sub	sp, #36	@ 0x24
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b24:	4ba1      	ldr	r3, [pc, #644]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b28:	f003 0303 	and.w	r3, r3, #3
 8007b2c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007b2e:	4b9f      	ldr	r3, [pc, #636]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b32:	0d1b      	lsrs	r3, r3, #20
 8007b34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b38:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007b3a:	4b9c      	ldr	r3, [pc, #624]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b3e:	0a1b      	lsrs	r3, r3, #8
 8007b40:	f003 0301 	and.w	r3, r3, #1
 8007b44:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007b46:	4b99      	ldr	r3, [pc, #612]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b4a:	08db      	lsrs	r3, r3, #3
 8007b4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b50:	693a      	ldr	r2, [r7, #16]
 8007b52:	fb02 f303 	mul.w	r3, r2, r3
 8007b56:	ee07 3a90 	vmov	s15, r3
 8007b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b5e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	f000 8111 	beq.w	8007d8c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	2b02      	cmp	r3, #2
 8007b6e:	f000 8083 	beq.w	8007c78 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	2b02      	cmp	r3, #2
 8007b76:	f200 80a1 	bhi.w	8007cbc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d003      	beq.n	8007b88 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007b80:	69bb      	ldr	r3, [r7, #24]
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d056      	beq.n	8007c34 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007b86:	e099      	b.n	8007cbc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b88:	4b88      	ldr	r3, [pc, #544]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f003 0320 	and.w	r3, r3, #32
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d02d      	beq.n	8007bf0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b94:	4b85      	ldr	r3, [pc, #532]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	08db      	lsrs	r3, r3, #3
 8007b9a:	f003 0303 	and.w	r3, r3, #3
 8007b9e:	4a84      	ldr	r2, [pc, #528]	@ (8007db0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ba4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	ee07 3a90 	vmov	s15, r3
 8007bac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	ee07 3a90 	vmov	s15, r3
 8007bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bbe:	4b7b      	ldr	r3, [pc, #492]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bc6:	ee07 3a90 	vmov	s15, r3
 8007bca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bce:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bd2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007db4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007bd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007be2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007bee:	e087      	b.n	8007d00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	ee07 3a90 	vmov	s15, r3
 8007bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bfa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007db8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007bfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c02:	4b6a      	ldr	r3, [pc, #424]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c0a:	ee07 3a90 	vmov	s15, r3
 8007c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c12:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c16:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007db4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c32:	e065      	b.n	8007d00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	ee07 3a90 	vmov	s15, r3
 8007c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c3e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007dbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c46:	4b59      	ldr	r3, [pc, #356]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c4e:	ee07 3a90 	vmov	s15, r3
 8007c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c56:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c5a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007db4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c76:	e043      	b.n	8007d00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	ee07 3a90 	vmov	s15, r3
 8007c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c82:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c8a:	4b48      	ldr	r3, [pc, #288]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c92:	ee07 3a90 	vmov	s15, r3
 8007c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c9e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007db4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007caa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cba:	e021      	b.n	8007d00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	ee07 3a90 	vmov	s15, r3
 8007cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cc6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007dbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007cca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cce:	4b37      	ldr	r3, [pc, #220]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cd6:	ee07 3a90 	vmov	s15, r3
 8007cda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cde:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ce2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007db4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ce6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cfa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cfe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007d00:	4b2a      	ldr	r3, [pc, #168]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d04:	0a5b      	lsrs	r3, r3, #9
 8007d06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d0a:	ee07 3a90 	vmov	s15, r3
 8007d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d26:	ee17 2a90 	vmov	r2, s15
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d32:	0c1b      	lsrs	r3, r3, #16
 8007d34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d38:	ee07 3a90 	vmov	s15, r3
 8007d3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d48:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d54:	ee17 2a90 	vmov	r2, s15
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007d5c:	4b13      	ldr	r3, [pc, #76]	@ (8007dac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d60:	0e1b      	lsrs	r3, r3, #24
 8007d62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d66:	ee07 3a90 	vmov	s15, r3
 8007d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d76:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d82:	ee17 2a90 	vmov	r2, s15
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007d8a:	e008      	b.n	8007d9e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	609a      	str	r2, [r3, #8]
}
 8007d9e:	bf00      	nop
 8007da0:	3724      	adds	r7, #36	@ 0x24
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	58024400 	.word	0x58024400
 8007db0:	03d09000 	.word	0x03d09000
 8007db4:	46000000 	.word	0x46000000
 8007db8:	4c742400 	.word	0x4c742400
 8007dbc:	4a742400 	.word	0x4a742400
 8007dc0:	4bbebc20 	.word	0x4bbebc20

08007dc4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b089      	sub	sp, #36	@ 0x24
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007dcc:	4ba0      	ldr	r3, [pc, #640]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dd0:	f003 0303 	and.w	r3, r3, #3
 8007dd4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007dd6:	4b9e      	ldr	r3, [pc, #632]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dda:	091b      	lsrs	r3, r3, #4
 8007ddc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007de0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007de2:	4b9b      	ldr	r3, [pc, #620]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007de6:	f003 0301 	and.w	r3, r3, #1
 8007dea:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007dec:	4b98      	ldr	r3, [pc, #608]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007df0:	08db      	lsrs	r3, r3, #3
 8007df2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007df6:	693a      	ldr	r2, [r7, #16]
 8007df8:	fb02 f303 	mul.w	r3, r2, r3
 8007dfc:	ee07 3a90 	vmov	s15, r3
 8007e00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e04:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	f000 8111 	beq.w	8008032 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007e10:	69bb      	ldr	r3, [r7, #24]
 8007e12:	2b02      	cmp	r3, #2
 8007e14:	f000 8083 	beq.w	8007f1e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007e18:	69bb      	ldr	r3, [r7, #24]
 8007e1a:	2b02      	cmp	r3, #2
 8007e1c:	f200 80a1 	bhi.w	8007f62 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007e20:	69bb      	ldr	r3, [r7, #24]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d003      	beq.n	8007e2e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d056      	beq.n	8007eda <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007e2c:	e099      	b.n	8007f62 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e2e:	4b88      	ldr	r3, [pc, #544]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f003 0320 	and.w	r3, r3, #32
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d02d      	beq.n	8007e96 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e3a:	4b85      	ldr	r3, [pc, #532]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	08db      	lsrs	r3, r3, #3
 8007e40:	f003 0303 	and.w	r3, r3, #3
 8007e44:	4a83      	ldr	r2, [pc, #524]	@ (8008054 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007e46:	fa22 f303 	lsr.w	r3, r2, r3
 8007e4a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	ee07 3a90 	vmov	s15, r3
 8007e52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	ee07 3a90 	vmov	s15, r3
 8007e5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e64:	4b7a      	ldr	r3, [pc, #488]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e6c:	ee07 3a90 	vmov	s15, r3
 8007e70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e74:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e78:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8008058 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007e7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e90:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007e94:	e087      	b.n	8007fa6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	ee07 3a90 	vmov	s15, r3
 8007e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ea0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800805c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007ea4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ea8:	4b69      	ldr	r3, [pc, #420]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eb0:	ee07 3a90 	vmov	s15, r3
 8007eb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eb8:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ebc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8008058 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007ec0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ec4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ec8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ecc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ed4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ed8:	e065      	b.n	8007fa6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	ee07 3a90 	vmov	s15, r3
 8007ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ee4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008060 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007ee8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eec:	4b58      	ldr	r3, [pc, #352]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ef0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ef4:	ee07 3a90 	vmov	s15, r3
 8007ef8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007efc:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f00:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8008058 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007f04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f0c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f18:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f1c:	e043      	b.n	8007fa6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	ee07 3a90 	vmov	s15, r3
 8007f24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f28:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8008064 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007f2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f30:	4b47      	ldr	r3, [pc, #284]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f38:	ee07 3a90 	vmov	s15, r3
 8007f3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f40:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f44:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8008058 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007f48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f5c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f60:	e021      	b.n	8007fa6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	ee07 3a90 	vmov	s15, r3
 8007f68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f6c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800805c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007f70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f74:	4b36      	ldr	r3, [pc, #216]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f7c:	ee07 3a90 	vmov	s15, r3
 8007f80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f84:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f88:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008058 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007f8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f94:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fa0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007fa4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8007fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007faa:	0a5b      	lsrs	r3, r3, #9
 8007fac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007fb0:	ee07 3a90 	vmov	s15, r3
 8007fb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fb8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007fbc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007fc0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007fc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fcc:	ee17 2a90 	vmov	r2, s15
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8007fd4:	4b1e      	ldr	r3, [pc, #120]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fd8:	0c1b      	lsrs	r3, r3, #16
 8007fda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007fde:	ee07 3a90 	vmov	s15, r3
 8007fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fe6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007fea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007fee:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ff2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ff6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ffa:	ee17 2a90 	vmov	r2, s15
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008002:	4b13      	ldr	r3, [pc, #76]	@ (8008050 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008006:	0e1b      	lsrs	r3, r3, #24
 8008008:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800800c:	ee07 3a90 	vmov	s15, r3
 8008010:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008014:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008018:	ee37 7a87 	vadd.f32	s14, s15, s14
 800801c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008020:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008024:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008028:	ee17 2a90 	vmov	r2, s15
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008030:	e008      	b.n	8008044 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2200      	movs	r2, #0
 8008036:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	609a      	str	r2, [r3, #8]
}
 8008044:	bf00      	nop
 8008046:	3724      	adds	r7, #36	@ 0x24
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr
 8008050:	58024400 	.word	0x58024400
 8008054:	03d09000 	.word	0x03d09000
 8008058:	46000000 	.word	0x46000000
 800805c:	4c742400 	.word	0x4c742400
 8008060:	4a742400 	.word	0x4a742400
 8008064:	4bbebc20 	.word	0x4bbebc20

08008068 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b084      	sub	sp, #16
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008072:	2300      	movs	r3, #0
 8008074:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008076:	4b53      	ldr	r3, [pc, #332]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800807a:	f003 0303 	and.w	r3, r3, #3
 800807e:	2b03      	cmp	r3, #3
 8008080:	d101      	bne.n	8008086 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	e099      	b.n	80081ba <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008086:	4b4f      	ldr	r3, [pc, #316]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a4e      	ldr	r2, [pc, #312]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 800808c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008090:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008092:	f7fa f9a1 	bl	80023d8 <HAL_GetTick>
 8008096:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008098:	e008      	b.n	80080ac <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800809a:	f7fa f99d 	bl	80023d8 <HAL_GetTick>
 800809e:	4602      	mov	r2, r0
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	1ad3      	subs	r3, r2, r3
 80080a4:	2b02      	cmp	r3, #2
 80080a6:	d901      	bls.n	80080ac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80080a8:	2303      	movs	r3, #3
 80080aa:	e086      	b.n	80081ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80080ac:	4b45      	ldr	r3, [pc, #276]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d1f0      	bne.n	800809a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80080b8:	4b42      	ldr	r3, [pc, #264]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 80080ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080bc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	031b      	lsls	r3, r3, #12
 80080c6:	493f      	ldr	r1, [pc, #252]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 80080c8:	4313      	orrs	r3, r2
 80080ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	3b01      	subs	r3, #1
 80080d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	3b01      	subs	r3, #1
 80080dc:	025b      	lsls	r3, r3, #9
 80080de:	b29b      	uxth	r3, r3
 80080e0:	431a      	orrs	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	3b01      	subs	r3, #1
 80080e8:	041b      	lsls	r3, r3, #16
 80080ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80080ee:	431a      	orrs	r2, r3
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	691b      	ldr	r3, [r3, #16]
 80080f4:	3b01      	subs	r3, #1
 80080f6:	061b      	lsls	r3, r3, #24
 80080f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80080fc:	4931      	ldr	r1, [pc, #196]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 80080fe:	4313      	orrs	r3, r2
 8008100:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008102:	4b30      	ldr	r3, [pc, #192]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008106:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	695b      	ldr	r3, [r3, #20]
 800810e:	492d      	ldr	r1, [pc, #180]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008110:	4313      	orrs	r3, r2
 8008112:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008114:	4b2b      	ldr	r3, [pc, #172]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008118:	f023 0220 	bic.w	r2, r3, #32
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	699b      	ldr	r3, [r3, #24]
 8008120:	4928      	ldr	r1, [pc, #160]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008122:	4313      	orrs	r3, r2
 8008124:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008126:	4b27      	ldr	r3, [pc, #156]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812a:	4a26      	ldr	r2, [pc, #152]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 800812c:	f023 0310 	bic.w	r3, r3, #16
 8008130:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008132:	4b24      	ldr	r3, [pc, #144]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008134:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008136:	4b24      	ldr	r3, [pc, #144]	@ (80081c8 <RCCEx_PLL2_Config+0x160>)
 8008138:	4013      	ands	r3, r2
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	69d2      	ldr	r2, [r2, #28]
 800813e:	00d2      	lsls	r2, r2, #3
 8008140:	4920      	ldr	r1, [pc, #128]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008142:	4313      	orrs	r3, r2
 8008144:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008146:	4b1f      	ldr	r3, [pc, #124]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814a:	4a1e      	ldr	r2, [pc, #120]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 800814c:	f043 0310 	orr.w	r3, r3, #16
 8008150:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d106      	bne.n	8008166 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008158:	4b1a      	ldr	r3, [pc, #104]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 800815a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800815c:	4a19      	ldr	r2, [pc, #100]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 800815e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008162:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008164:	e00f      	b.n	8008186 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	2b01      	cmp	r3, #1
 800816a:	d106      	bne.n	800817a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800816c:	4b15      	ldr	r3, [pc, #84]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 800816e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008170:	4a14      	ldr	r2, [pc, #80]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008172:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008176:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008178:	e005      	b.n	8008186 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800817a:	4b12      	ldr	r3, [pc, #72]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 800817c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800817e:	4a11      	ldr	r2, [pc, #68]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008180:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008184:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008186:	4b0f      	ldr	r3, [pc, #60]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a0e      	ldr	r2, [pc, #56]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 800818c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008190:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008192:	f7fa f921 	bl	80023d8 <HAL_GetTick>
 8008196:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008198:	e008      	b.n	80081ac <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800819a:	f7fa f91d 	bl	80023d8 <HAL_GetTick>
 800819e:	4602      	mov	r2, r0
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	1ad3      	subs	r3, r2, r3
 80081a4:	2b02      	cmp	r3, #2
 80081a6:	d901      	bls.n	80081ac <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80081a8:	2303      	movs	r3, #3
 80081aa:	e006      	b.n	80081ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80081ac:	4b05      	ldr	r3, [pc, #20]	@ (80081c4 <RCCEx_PLL2_Config+0x15c>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d0f0      	beq.n	800819a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80081b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3710      	adds	r7, #16
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop
 80081c4:	58024400 	.word	0x58024400
 80081c8:	ffff0007 	.word	0xffff0007

080081cc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b084      	sub	sp, #16
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80081d6:	2300      	movs	r3, #0
 80081d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80081da:	4b53      	ldr	r3, [pc, #332]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80081dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081de:	f003 0303 	and.w	r3, r3, #3
 80081e2:	2b03      	cmp	r3, #3
 80081e4:	d101      	bne.n	80081ea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	e099      	b.n	800831e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80081ea:	4b4f      	ldr	r3, [pc, #316]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a4e      	ldr	r2, [pc, #312]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80081f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081f6:	f7fa f8ef 	bl	80023d8 <HAL_GetTick>
 80081fa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80081fc:	e008      	b.n	8008210 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80081fe:	f7fa f8eb 	bl	80023d8 <HAL_GetTick>
 8008202:	4602      	mov	r2, r0
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	1ad3      	subs	r3, r2, r3
 8008208:	2b02      	cmp	r3, #2
 800820a:	d901      	bls.n	8008210 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800820c:	2303      	movs	r3, #3
 800820e:	e086      	b.n	800831e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008210:	4b45      	ldr	r3, [pc, #276]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008218:	2b00      	cmp	r3, #0
 800821a:	d1f0      	bne.n	80081fe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800821c:	4b42      	ldr	r3, [pc, #264]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 800821e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008220:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	051b      	lsls	r3, r3, #20
 800822a:	493f      	ldr	r1, [pc, #252]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 800822c:	4313      	orrs	r3, r2
 800822e:	628b      	str	r3, [r1, #40]	@ 0x28
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	3b01      	subs	r3, #1
 8008236:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	689b      	ldr	r3, [r3, #8]
 800823e:	3b01      	subs	r3, #1
 8008240:	025b      	lsls	r3, r3, #9
 8008242:	b29b      	uxth	r3, r3
 8008244:	431a      	orrs	r2, r3
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	68db      	ldr	r3, [r3, #12]
 800824a:	3b01      	subs	r3, #1
 800824c:	041b      	lsls	r3, r3, #16
 800824e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008252:	431a      	orrs	r2, r3
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	691b      	ldr	r3, [r3, #16]
 8008258:	3b01      	subs	r3, #1
 800825a:	061b      	lsls	r3, r3, #24
 800825c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008260:	4931      	ldr	r1, [pc, #196]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 8008262:	4313      	orrs	r3, r2
 8008264:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008266:	4b30      	ldr	r3, [pc, #192]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 8008268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800826a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	492d      	ldr	r1, [pc, #180]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 8008274:	4313      	orrs	r3, r2
 8008276:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008278:	4b2b      	ldr	r3, [pc, #172]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 800827a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800827c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	699b      	ldr	r3, [r3, #24]
 8008284:	4928      	ldr	r1, [pc, #160]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 8008286:	4313      	orrs	r3, r2
 8008288:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800828a:	4b27      	ldr	r3, [pc, #156]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 800828c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800828e:	4a26      	ldr	r2, [pc, #152]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 8008290:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008294:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008296:	4b24      	ldr	r3, [pc, #144]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 8008298:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800829a:	4b24      	ldr	r3, [pc, #144]	@ (800832c <RCCEx_PLL3_Config+0x160>)
 800829c:	4013      	ands	r3, r2
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	69d2      	ldr	r2, [r2, #28]
 80082a2:	00d2      	lsls	r2, r2, #3
 80082a4:	4920      	ldr	r1, [pc, #128]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80082a6:	4313      	orrs	r3, r2
 80082a8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80082aa:	4b1f      	ldr	r3, [pc, #124]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80082ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ae:	4a1e      	ldr	r2, [pc, #120]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80082b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d106      	bne.n	80082ca <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80082bc:	4b1a      	ldr	r3, [pc, #104]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80082be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c0:	4a19      	ldr	r2, [pc, #100]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80082c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80082c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80082c8:	e00f      	b.n	80082ea <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d106      	bne.n	80082de <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80082d0:	4b15      	ldr	r3, [pc, #84]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80082d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d4:	4a14      	ldr	r2, [pc, #80]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80082d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80082da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80082dc:	e005      	b.n	80082ea <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80082de:	4b12      	ldr	r3, [pc, #72]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80082e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e2:	4a11      	ldr	r2, [pc, #68]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80082e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80082e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80082ea:	4b0f      	ldr	r3, [pc, #60]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4a0e      	ldr	r2, [pc, #56]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 80082f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082f6:	f7fa f86f 	bl	80023d8 <HAL_GetTick>
 80082fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80082fc:	e008      	b.n	8008310 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80082fe:	f7fa f86b 	bl	80023d8 <HAL_GetTick>
 8008302:	4602      	mov	r2, r0
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	1ad3      	subs	r3, r2, r3
 8008308:	2b02      	cmp	r3, #2
 800830a:	d901      	bls.n	8008310 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800830c:	2303      	movs	r3, #3
 800830e:	e006      	b.n	800831e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008310:	4b05      	ldr	r3, [pc, #20]	@ (8008328 <RCCEx_PLL3_Config+0x15c>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008318:	2b00      	cmp	r3, #0
 800831a:	d0f0      	beq.n	80082fe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800831c:	7bfb      	ldrb	r3, [r7, #15]
}
 800831e:	4618      	mov	r0, r3
 8008320:	3710      	adds	r7, #16
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
 8008326:	bf00      	nop
 8008328:	58024400 	.word	0x58024400
 800832c:	ffff0007 	.word	0xffff0007

08008330 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b082      	sub	sp, #8
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d101      	bne.n	8008342 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	e049      	b.n	80083d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008348:	b2db      	uxtb	r3, r3
 800834a:	2b00      	cmp	r3, #0
 800834c:	d106      	bne.n	800835c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2200      	movs	r2, #0
 8008352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f000 f841 	bl	80083de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2202      	movs	r2, #2
 8008360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	3304      	adds	r3, #4
 800836c:	4619      	mov	r1, r3
 800836e:	4610      	mov	r0, r2
 8008370:	f000 f9e8 	bl	8008744 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2201      	movs	r2, #1
 80083c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083d4:	2300      	movs	r3, #0
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3708      	adds	r7, #8
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}

080083de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80083de:	b480      	push	{r7}
 80083e0:	b083      	sub	sp, #12
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80083e6:	bf00      	nop
 80083e8:	370c      	adds	r7, #12
 80083ea:	46bd      	mov	sp, r7
 80083ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f0:	4770      	bx	lr
	...

080083f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b085      	sub	sp, #20
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008402:	b2db      	uxtb	r3, r3
 8008404:	2b01      	cmp	r3, #1
 8008406:	d001      	beq.n	800840c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008408:	2301      	movs	r3, #1
 800840a:	e054      	b.n	80084b6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2202      	movs	r2, #2
 8008410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	68da      	ldr	r2, [r3, #12]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f042 0201 	orr.w	r2, r2, #1
 8008422:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a26      	ldr	r2, [pc, #152]	@ (80084c4 <HAL_TIM_Base_Start_IT+0xd0>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d022      	beq.n	8008474 <HAL_TIM_Base_Start_IT+0x80>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008436:	d01d      	beq.n	8008474 <HAL_TIM_Base_Start_IT+0x80>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a22      	ldr	r2, [pc, #136]	@ (80084c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d018      	beq.n	8008474 <HAL_TIM_Base_Start_IT+0x80>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a21      	ldr	r2, [pc, #132]	@ (80084cc <HAL_TIM_Base_Start_IT+0xd8>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d013      	beq.n	8008474 <HAL_TIM_Base_Start_IT+0x80>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a1f      	ldr	r2, [pc, #124]	@ (80084d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d00e      	beq.n	8008474 <HAL_TIM_Base_Start_IT+0x80>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a1e      	ldr	r2, [pc, #120]	@ (80084d4 <HAL_TIM_Base_Start_IT+0xe0>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d009      	beq.n	8008474 <HAL_TIM_Base_Start_IT+0x80>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a1c      	ldr	r2, [pc, #112]	@ (80084d8 <HAL_TIM_Base_Start_IT+0xe4>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d004      	beq.n	8008474 <HAL_TIM_Base_Start_IT+0x80>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a1b      	ldr	r2, [pc, #108]	@ (80084dc <HAL_TIM_Base_Start_IT+0xe8>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d115      	bne.n	80084a0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	689a      	ldr	r2, [r3, #8]
 800847a:	4b19      	ldr	r3, [pc, #100]	@ (80084e0 <HAL_TIM_Base_Start_IT+0xec>)
 800847c:	4013      	ands	r3, r2
 800847e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2b06      	cmp	r3, #6
 8008484:	d015      	beq.n	80084b2 <HAL_TIM_Base_Start_IT+0xbe>
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800848c:	d011      	beq.n	80084b2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f042 0201 	orr.w	r2, r2, #1
 800849c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800849e:	e008      	b.n	80084b2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f042 0201 	orr.w	r2, r2, #1
 80084ae:	601a      	str	r2, [r3, #0]
 80084b0:	e000      	b.n	80084b4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3714      	adds	r7, #20
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	40010000 	.word	0x40010000
 80084c8:	40000400 	.word	0x40000400
 80084cc:	40000800 	.word	0x40000800
 80084d0:	40000c00 	.word	0x40000c00
 80084d4:	40010400 	.word	0x40010400
 80084d8:	40001800 	.word	0x40001800
 80084dc:	40014000 	.word	0x40014000
 80084e0:	00010007 	.word	0x00010007

080084e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	68db      	ldr	r3, [r3, #12]
 80084f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	691b      	ldr	r3, [r3, #16]
 80084fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	f003 0302 	and.w	r3, r3, #2
 8008502:	2b00      	cmp	r3, #0
 8008504:	d020      	beq.n	8008548 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f003 0302 	and.w	r3, r3, #2
 800850c:	2b00      	cmp	r3, #0
 800850e:	d01b      	beq.n	8008548 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f06f 0202 	mvn.w	r2, #2
 8008518:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2201      	movs	r2, #1
 800851e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	699b      	ldr	r3, [r3, #24]
 8008526:	f003 0303 	and.w	r3, r3, #3
 800852a:	2b00      	cmp	r3, #0
 800852c:	d003      	beq.n	8008536 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f8e9 	bl	8008706 <HAL_TIM_IC_CaptureCallback>
 8008534:	e005      	b.n	8008542 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 f8db 	bl	80086f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f000 f8ec 	bl	800871a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	f003 0304 	and.w	r3, r3, #4
 800854e:	2b00      	cmp	r3, #0
 8008550:	d020      	beq.n	8008594 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f003 0304 	and.w	r3, r3, #4
 8008558:	2b00      	cmp	r3, #0
 800855a:	d01b      	beq.n	8008594 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f06f 0204 	mvn.w	r2, #4
 8008564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2202      	movs	r2, #2
 800856a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	699b      	ldr	r3, [r3, #24]
 8008572:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008576:	2b00      	cmp	r3, #0
 8008578:	d003      	beq.n	8008582 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 f8c3 	bl	8008706 <HAL_TIM_IC_CaptureCallback>
 8008580:	e005      	b.n	800858e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 f8b5 	bl	80086f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 f8c6 	bl	800871a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2200      	movs	r2, #0
 8008592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	f003 0308 	and.w	r3, r3, #8
 800859a:	2b00      	cmp	r3, #0
 800859c:	d020      	beq.n	80085e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f003 0308 	and.w	r3, r3, #8
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d01b      	beq.n	80085e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f06f 0208 	mvn.w	r2, #8
 80085b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2204      	movs	r2, #4
 80085b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	69db      	ldr	r3, [r3, #28]
 80085be:	f003 0303 	and.w	r3, r3, #3
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d003      	beq.n	80085ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 f89d 	bl	8008706 <HAL_TIM_IC_CaptureCallback>
 80085cc:	e005      	b.n	80085da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f000 f88f 	bl	80086f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f000 f8a0 	bl	800871a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	f003 0310 	and.w	r3, r3, #16
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d020      	beq.n	800862c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	f003 0310 	and.w	r3, r3, #16
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d01b      	beq.n	800862c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f06f 0210 	mvn.w	r2, #16
 80085fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2208      	movs	r2, #8
 8008602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	69db      	ldr	r3, [r3, #28]
 800860a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800860e:	2b00      	cmp	r3, #0
 8008610:	d003      	beq.n	800861a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 f877 	bl	8008706 <HAL_TIM_IC_CaptureCallback>
 8008618:	e005      	b.n	8008626 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 f869 	bl	80086f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 f87a 	bl	800871a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2200      	movs	r2, #0
 800862a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	f003 0301 	and.w	r3, r3, #1
 8008632:	2b00      	cmp	r3, #0
 8008634:	d00c      	beq.n	8008650 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f003 0301 	and.w	r3, r3, #1
 800863c:	2b00      	cmp	r3, #0
 800863e:	d007      	beq.n	8008650 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f06f 0201 	mvn.w	r2, #1
 8008648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f7f9 fb84 	bl	8001d58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008656:	2b00      	cmp	r3, #0
 8008658:	d104      	bne.n	8008664 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008660:	2b00      	cmp	r3, #0
 8008662:	d00c      	beq.n	800867e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800866a:	2b00      	cmp	r3, #0
 800866c:	d007      	beq.n	800867e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008676:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f000 f90d 	bl	8008898 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008684:	2b00      	cmp	r3, #0
 8008686:	d00c      	beq.n	80086a2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800868e:	2b00      	cmp	r3, #0
 8008690:	d007      	beq.n	80086a2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800869a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f000 f905 	bl	80088ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d00c      	beq.n	80086c6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d007      	beq.n	80086c6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80086be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 f834 	bl	800872e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	f003 0320 	and.w	r3, r3, #32
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d00c      	beq.n	80086ea <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f003 0320 	and.w	r3, r3, #32
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d007      	beq.n	80086ea <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f06f 0220 	mvn.w	r2, #32
 80086e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 f8cd 	bl	8008884 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80086ea:	bf00      	nop
 80086ec:	3710      	adds	r7, #16
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80086f2:	b480      	push	{r7}
 80086f4:	b083      	sub	sp, #12
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80086fa:	bf00      	nop
 80086fc:	370c      	adds	r7, #12
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr

08008706 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008706:	b480      	push	{r7}
 8008708:	b083      	sub	sp, #12
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800870e:	bf00      	nop
 8008710:	370c      	adds	r7, #12
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr

0800871a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800871a:	b480      	push	{r7}
 800871c:	b083      	sub	sp, #12
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008722:	bf00      	nop
 8008724:	370c      	adds	r7, #12
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr

0800872e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800872e:	b480      	push	{r7}
 8008730:	b083      	sub	sp, #12
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008736:	bf00      	nop
 8008738:	370c      	adds	r7, #12
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr
	...

08008744 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008744:	b480      	push	{r7}
 8008746:	b085      	sub	sp, #20
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
 800874c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	4a43      	ldr	r2, [pc, #268]	@ (8008864 <TIM_Base_SetConfig+0x120>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d013      	beq.n	8008784 <TIM_Base_SetConfig+0x40>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008762:	d00f      	beq.n	8008784 <TIM_Base_SetConfig+0x40>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	4a40      	ldr	r2, [pc, #256]	@ (8008868 <TIM_Base_SetConfig+0x124>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d00b      	beq.n	8008784 <TIM_Base_SetConfig+0x40>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	4a3f      	ldr	r2, [pc, #252]	@ (800886c <TIM_Base_SetConfig+0x128>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d007      	beq.n	8008784 <TIM_Base_SetConfig+0x40>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	4a3e      	ldr	r2, [pc, #248]	@ (8008870 <TIM_Base_SetConfig+0x12c>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d003      	beq.n	8008784 <TIM_Base_SetConfig+0x40>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	4a3d      	ldr	r2, [pc, #244]	@ (8008874 <TIM_Base_SetConfig+0x130>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d108      	bne.n	8008796 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800878a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	68fa      	ldr	r2, [r7, #12]
 8008792:	4313      	orrs	r3, r2
 8008794:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	4a32      	ldr	r2, [pc, #200]	@ (8008864 <TIM_Base_SetConfig+0x120>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d01f      	beq.n	80087de <TIM_Base_SetConfig+0x9a>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087a4:	d01b      	beq.n	80087de <TIM_Base_SetConfig+0x9a>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	4a2f      	ldr	r2, [pc, #188]	@ (8008868 <TIM_Base_SetConfig+0x124>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d017      	beq.n	80087de <TIM_Base_SetConfig+0x9a>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	4a2e      	ldr	r2, [pc, #184]	@ (800886c <TIM_Base_SetConfig+0x128>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d013      	beq.n	80087de <TIM_Base_SetConfig+0x9a>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	4a2d      	ldr	r2, [pc, #180]	@ (8008870 <TIM_Base_SetConfig+0x12c>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d00f      	beq.n	80087de <TIM_Base_SetConfig+0x9a>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	4a2c      	ldr	r2, [pc, #176]	@ (8008874 <TIM_Base_SetConfig+0x130>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d00b      	beq.n	80087de <TIM_Base_SetConfig+0x9a>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	4a2b      	ldr	r2, [pc, #172]	@ (8008878 <TIM_Base_SetConfig+0x134>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d007      	beq.n	80087de <TIM_Base_SetConfig+0x9a>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	4a2a      	ldr	r2, [pc, #168]	@ (800887c <TIM_Base_SetConfig+0x138>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d003      	beq.n	80087de <TIM_Base_SetConfig+0x9a>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	4a29      	ldr	r2, [pc, #164]	@ (8008880 <TIM_Base_SetConfig+0x13c>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d108      	bne.n	80087f0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	68db      	ldr	r3, [r3, #12]
 80087ea:	68fa      	ldr	r2, [r7, #12]
 80087ec:	4313      	orrs	r3, r2
 80087ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	695b      	ldr	r3, [r3, #20]
 80087fa:	4313      	orrs	r3, r2
 80087fc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	689a      	ldr	r2, [r3, #8]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	4a14      	ldr	r2, [pc, #80]	@ (8008864 <TIM_Base_SetConfig+0x120>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d00f      	beq.n	8008836 <TIM_Base_SetConfig+0xf2>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	4a16      	ldr	r2, [pc, #88]	@ (8008874 <TIM_Base_SetConfig+0x130>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d00b      	beq.n	8008836 <TIM_Base_SetConfig+0xf2>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	4a15      	ldr	r2, [pc, #84]	@ (8008878 <TIM_Base_SetConfig+0x134>)
 8008822:	4293      	cmp	r3, r2
 8008824:	d007      	beq.n	8008836 <TIM_Base_SetConfig+0xf2>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	4a14      	ldr	r2, [pc, #80]	@ (800887c <TIM_Base_SetConfig+0x138>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d003      	beq.n	8008836 <TIM_Base_SetConfig+0xf2>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	4a13      	ldr	r2, [pc, #76]	@ (8008880 <TIM_Base_SetConfig+0x13c>)
 8008832:	4293      	cmp	r3, r2
 8008834:	d103      	bne.n	800883e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	691a      	ldr	r2, [r3, #16]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f043 0204 	orr.w	r2, r3, #4
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2201      	movs	r2, #1
 800884e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	68fa      	ldr	r2, [r7, #12]
 8008854:	601a      	str	r2, [r3, #0]
}
 8008856:	bf00      	nop
 8008858:	3714      	adds	r7, #20
 800885a:	46bd      	mov	sp, r7
 800885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	40010000 	.word	0x40010000
 8008868:	40000400 	.word	0x40000400
 800886c:	40000800 	.word	0x40000800
 8008870:	40000c00 	.word	0x40000c00
 8008874:	40010400 	.word	0x40010400
 8008878:	40014000 	.word	0x40014000
 800887c:	40014400 	.word	0x40014400
 8008880:	40014800 	.word	0x40014800

08008884 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008884:	b480      	push	{r7}
 8008886:	b083      	sub	sp, #12
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800888c:	bf00      	nop
 800888e:	370c      	adds	r7, #12
 8008890:	46bd      	mov	sp, r7
 8008892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008896:	4770      	bx	lr

08008898 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008898:	b480      	push	{r7}
 800889a:	b083      	sub	sp, #12
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80088a0:	bf00      	nop
 80088a2:	370c      	adds	r7, #12
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b083      	sub	sp, #12
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80088b4:	bf00      	nop
 80088b6:	370c      	adds	r7, #12
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr

080088c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b082      	sub	sp, #8
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d101      	bne.n	80088d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	e042      	b.n	8008958 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d106      	bne.n	80088ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f7f9 fbff 	bl	80020e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2224      	movs	r2, #36	@ 0x24
 80088ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	681a      	ldr	r2, [r3, #0]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f022 0201 	bic.w	r2, r2, #1
 8008900:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008906:	2b00      	cmp	r3, #0
 8008908:	d002      	beq.n	8008910 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f000 ff14 	bl	8009738 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 f9a9 	bl	8008c68 <UART_SetConfig>
 8008916:	4603      	mov	r3, r0
 8008918:	2b01      	cmp	r3, #1
 800891a:	d101      	bne.n	8008920 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	e01b      	b.n	8008958 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	685a      	ldr	r2, [r3, #4]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800892e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	689a      	ldr	r2, [r3, #8]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800893e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f042 0201 	orr.w	r2, r2, #1
 800894e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	f000 ff93 	bl	800987c <UART_CheckIdleState>
 8008956:	4603      	mov	r3, r0
}
 8008958:	4618      	mov	r0, r3
 800895a:	3708      	adds	r7, #8
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b08a      	sub	sp, #40	@ 0x28
 8008964:	af02      	add	r7, sp, #8
 8008966:	60f8      	str	r0, [r7, #12]
 8008968:	60b9      	str	r1, [r7, #8]
 800896a:	603b      	str	r3, [r7, #0]
 800896c:	4613      	mov	r3, r2
 800896e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008976:	2b20      	cmp	r3, #32
 8008978:	d17b      	bne.n	8008a72 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d002      	beq.n	8008986 <HAL_UART_Transmit+0x26>
 8008980:	88fb      	ldrh	r3, [r7, #6]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d101      	bne.n	800898a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008986:	2301      	movs	r3, #1
 8008988:	e074      	b.n	8008a74 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2200      	movs	r2, #0
 800898e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	2221      	movs	r2, #33	@ 0x21
 8008996:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800899a:	f7f9 fd1d 	bl	80023d8 <HAL_GetTick>
 800899e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	88fa      	ldrh	r2, [r7, #6]
 80089a4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	88fa      	ldrh	r2, [r7, #6]
 80089ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089b8:	d108      	bne.n	80089cc <HAL_UART_Transmit+0x6c>
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	691b      	ldr	r3, [r3, #16]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d104      	bne.n	80089cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80089c2:	2300      	movs	r3, #0
 80089c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	61bb      	str	r3, [r7, #24]
 80089ca:	e003      	b.n	80089d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80089d0:	2300      	movs	r3, #0
 80089d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80089d4:	e030      	b.n	8008a38 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	9300      	str	r3, [sp, #0]
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	2200      	movs	r2, #0
 80089de:	2180      	movs	r1, #128	@ 0x80
 80089e0:	68f8      	ldr	r0, [r7, #12]
 80089e2:	f000 fff5 	bl	80099d0 <UART_WaitOnFlagUntilTimeout>
 80089e6:	4603      	mov	r3, r0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d005      	beq.n	80089f8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	2220      	movs	r2, #32
 80089f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80089f4:	2303      	movs	r3, #3
 80089f6:	e03d      	b.n	8008a74 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80089f8:	69fb      	ldr	r3, [r7, #28]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d10b      	bne.n	8008a16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80089fe:	69bb      	ldr	r3, [r7, #24]
 8008a00:	881b      	ldrh	r3, [r3, #0]
 8008a02:	461a      	mov	r2, r3
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a0c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008a0e:	69bb      	ldr	r3, [r7, #24]
 8008a10:	3302      	adds	r3, #2
 8008a12:	61bb      	str	r3, [r7, #24]
 8008a14:	e007      	b.n	8008a26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008a16:	69fb      	ldr	r3, [r7, #28]
 8008a18:	781a      	ldrb	r2, [r3, #0]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008a20:	69fb      	ldr	r3, [r7, #28]
 8008a22:	3301      	adds	r3, #1
 8008a24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008a2c:	b29b      	uxth	r3, r3
 8008a2e:	3b01      	subs	r3, #1
 8008a30:	b29a      	uxth	r2, r3
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d1c8      	bne.n	80089d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	9300      	str	r3, [sp, #0]
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	2140      	movs	r1, #64	@ 0x40
 8008a4e:	68f8      	ldr	r0, [r7, #12]
 8008a50:	f000 ffbe 	bl	80099d0 <UART_WaitOnFlagUntilTimeout>
 8008a54:	4603      	mov	r3, r0
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d005      	beq.n	8008a66 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2220      	movs	r2, #32
 8008a5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008a62:	2303      	movs	r3, #3
 8008a64:	e006      	b.n	8008a74 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2220      	movs	r2, #32
 8008a6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	e000      	b.n	8008a74 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008a72:	2302      	movs	r3, #2
  }
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	3720      	adds	r7, #32
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b091      	sub	sp, #68	@ 0x44
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	60f8      	str	r0, [r7, #12]
 8008a84:	60b9      	str	r1, [r7, #8]
 8008a86:	4613      	mov	r3, r2
 8008a88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a90:	2b20      	cmp	r3, #32
 8008a92:	d178      	bne.n	8008b86 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d002      	beq.n	8008aa0 <HAL_UART_Transmit_IT+0x24>
 8008a9a:	88fb      	ldrh	r3, [r7, #6]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d101      	bne.n	8008aa4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	e071      	b.n	8008b88 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	68ba      	ldr	r2, [r7, #8]
 8008aa8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	88fa      	ldrh	r2, [r7, #6]
 8008aae:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	88fa      	ldrh	r2, [r7, #6]
 8008ab6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2200      	movs	r2, #0
 8008abe:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2221      	movs	r2, #33	@ 0x21
 8008acc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ad4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ad8:	d12a      	bne.n	8008b30 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ae2:	d107      	bne.n	8008af4 <HAL_UART_Transmit_IT+0x78>
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	691b      	ldr	r3, [r3, #16]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d103      	bne.n	8008af4 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	4a29      	ldr	r2, [pc, #164]	@ (8008b94 <HAL_UART_Transmit_IT+0x118>)
 8008af0:	679a      	str	r2, [r3, #120]	@ 0x78
 8008af2:	e002      	b.n	8008afa <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	4a28      	ldr	r2, [pc, #160]	@ (8008b98 <HAL_UART_Transmit_IT+0x11c>)
 8008af8:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	3308      	adds	r3, #8
 8008b00:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b04:	e853 3f00 	ldrex	r3, [r3]
 8008b08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b0c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008b10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	3308      	adds	r3, #8
 8008b18:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b1a:	637a      	str	r2, [r7, #52]	@ 0x34
 8008b1c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008b20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b22:	e841 2300 	strex	r3, r2, [r1]
 8008b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d1e5      	bne.n	8008afa <HAL_UART_Transmit_IT+0x7e>
 8008b2e:	e028      	b.n	8008b82 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	689b      	ldr	r3, [r3, #8]
 8008b34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b38:	d107      	bne.n	8008b4a <HAL_UART_Transmit_IT+0xce>
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d103      	bne.n	8008b4a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	4a15      	ldr	r2, [pc, #84]	@ (8008b9c <HAL_UART_Transmit_IT+0x120>)
 8008b46:	679a      	str	r2, [r3, #120]	@ 0x78
 8008b48:	e002      	b.n	8008b50 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	4a14      	ldr	r2, [pc, #80]	@ (8008ba0 <HAL_UART_Transmit_IT+0x124>)
 8008b4e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	e853 3f00 	ldrex	r3, [r3]
 8008b5c:	613b      	str	r3, [r7, #16]
   return(result);
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b6e:	623b      	str	r3, [r7, #32]
 8008b70:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b72:	69f9      	ldr	r1, [r7, #28]
 8008b74:	6a3a      	ldr	r2, [r7, #32]
 8008b76:	e841 2300 	strex	r3, r2, [r1]
 8008b7a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d1e6      	bne.n	8008b50 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8008b82:	2300      	movs	r3, #0
 8008b84:	e000      	b.n	8008b88 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8008b86:	2302      	movs	r3, #2
  }
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3744      	adds	r7, #68	@ 0x44
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr
 8008b94:	0800a017 	.word	0x0800a017
 8008b98:	08009f37 	.word	0x08009f37
 8008b9c:	08009e75 	.word	0x08009e75
 8008ba0:	08009dbd 	.word	0x08009dbd

08008ba4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b08a      	sub	sp, #40	@ 0x28
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	4613      	mov	r3, r2
 8008bb0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008bb8:	2b20      	cmp	r3, #32
 8008bba:	d137      	bne.n	8008c2c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d002      	beq.n	8008bc8 <HAL_UART_Receive_IT+0x24>
 8008bc2:	88fb      	ldrh	r3, [r7, #6]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d101      	bne.n	8008bcc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e030      	b.n	8008c2e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a18      	ldr	r2, [pc, #96]	@ (8008c38 <HAL_UART_Receive_IT+0x94>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d01f      	beq.n	8008c1c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d018      	beq.n	8008c1c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	e853 3f00 	ldrex	r3, [r3]
 8008bf6:	613b      	str	r3, [r7, #16]
   return(result);
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008bfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	461a      	mov	r2, r3
 8008c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c08:	623b      	str	r3, [r7, #32]
 8008c0a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0c:	69f9      	ldr	r1, [r7, #28]
 8008c0e:	6a3a      	ldr	r2, [r7, #32]
 8008c10:	e841 2300 	strex	r3, r2, [r1]
 8008c14:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c16:	69bb      	ldr	r3, [r7, #24]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d1e6      	bne.n	8008bea <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008c1c:	88fb      	ldrh	r3, [r7, #6]
 8008c1e:	461a      	mov	r2, r3
 8008c20:	68b9      	ldr	r1, [r7, #8]
 8008c22:	68f8      	ldr	r0, [r7, #12]
 8008c24:	f000 ff42 	bl	8009aac <UART_Start_Receive_IT>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	e000      	b.n	8008c2e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008c2c:	2302      	movs	r3, #2
  }
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	3728      	adds	r7, #40	@ 0x28
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	bf00      	nop
 8008c38:	58000c00 	.word	0x58000c00

08008c3c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008c44:	bf00      	nop
 8008c46:	370c      	adds	r7, #12
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr

08008c50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b083      	sub	sp, #12
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	460b      	mov	r3, r1
 8008c5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c5c:	bf00      	nop
 8008c5e:	370c      	adds	r7, #12
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr

08008c68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c6c:	b092      	sub	sp, #72	@ 0x48
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008c72:	2300      	movs	r3, #0
 8008c74:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	689a      	ldr	r2, [r3, #8]
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	691b      	ldr	r3, [r3, #16]
 8008c80:	431a      	orrs	r2, r3
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	695b      	ldr	r3, [r3, #20]
 8008c86:	431a      	orrs	r2, r3
 8008c88:	697b      	ldr	r3, [r7, #20]
 8008c8a:	69db      	ldr	r3, [r3, #28]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	4bbe      	ldr	r3, [pc, #760]	@ (8008f90 <UART_SetConfig+0x328>)
 8008c98:	4013      	ands	r3, r2
 8008c9a:	697a      	ldr	r2, [r7, #20]
 8008c9c:	6812      	ldr	r2, [r2, #0]
 8008c9e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008ca0:	430b      	orrs	r3, r1
 8008ca2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	68da      	ldr	r2, [r3, #12]
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	430a      	orrs	r2, r1
 8008cb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	699b      	ldr	r3, [r3, #24]
 8008cbe:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008cc0:	697b      	ldr	r3, [r7, #20]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	4ab3      	ldr	r2, [pc, #716]	@ (8008f94 <UART_SetConfig+0x32c>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d004      	beq.n	8008cd4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	6a1b      	ldr	r3, [r3, #32]
 8008cce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	689a      	ldr	r2, [r3, #8]
 8008cda:	4baf      	ldr	r3, [pc, #700]	@ (8008f98 <UART_SetConfig+0x330>)
 8008cdc:	4013      	ands	r3, r2
 8008cde:	697a      	ldr	r2, [r7, #20]
 8008ce0:	6812      	ldr	r2, [r2, #0]
 8008ce2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008ce4:	430b      	orrs	r3, r1
 8008ce6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cee:	f023 010f 	bic.w	r1, r3, #15
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	430a      	orrs	r2, r1
 8008cfc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4aa6      	ldr	r2, [pc, #664]	@ (8008f9c <UART_SetConfig+0x334>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d177      	bne.n	8008df8 <UART_SetConfig+0x190>
 8008d08:	4ba5      	ldr	r3, [pc, #660]	@ (8008fa0 <UART_SetConfig+0x338>)
 8008d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008d10:	2b28      	cmp	r3, #40	@ 0x28
 8008d12:	d86d      	bhi.n	8008df0 <UART_SetConfig+0x188>
 8008d14:	a201      	add	r2, pc, #4	@ (adr r2, 8008d1c <UART_SetConfig+0xb4>)
 8008d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d1a:	bf00      	nop
 8008d1c:	08008dc1 	.word	0x08008dc1
 8008d20:	08008df1 	.word	0x08008df1
 8008d24:	08008df1 	.word	0x08008df1
 8008d28:	08008df1 	.word	0x08008df1
 8008d2c:	08008df1 	.word	0x08008df1
 8008d30:	08008df1 	.word	0x08008df1
 8008d34:	08008df1 	.word	0x08008df1
 8008d38:	08008df1 	.word	0x08008df1
 8008d3c:	08008dc9 	.word	0x08008dc9
 8008d40:	08008df1 	.word	0x08008df1
 8008d44:	08008df1 	.word	0x08008df1
 8008d48:	08008df1 	.word	0x08008df1
 8008d4c:	08008df1 	.word	0x08008df1
 8008d50:	08008df1 	.word	0x08008df1
 8008d54:	08008df1 	.word	0x08008df1
 8008d58:	08008df1 	.word	0x08008df1
 8008d5c:	08008dd1 	.word	0x08008dd1
 8008d60:	08008df1 	.word	0x08008df1
 8008d64:	08008df1 	.word	0x08008df1
 8008d68:	08008df1 	.word	0x08008df1
 8008d6c:	08008df1 	.word	0x08008df1
 8008d70:	08008df1 	.word	0x08008df1
 8008d74:	08008df1 	.word	0x08008df1
 8008d78:	08008df1 	.word	0x08008df1
 8008d7c:	08008dd9 	.word	0x08008dd9
 8008d80:	08008df1 	.word	0x08008df1
 8008d84:	08008df1 	.word	0x08008df1
 8008d88:	08008df1 	.word	0x08008df1
 8008d8c:	08008df1 	.word	0x08008df1
 8008d90:	08008df1 	.word	0x08008df1
 8008d94:	08008df1 	.word	0x08008df1
 8008d98:	08008df1 	.word	0x08008df1
 8008d9c:	08008de1 	.word	0x08008de1
 8008da0:	08008df1 	.word	0x08008df1
 8008da4:	08008df1 	.word	0x08008df1
 8008da8:	08008df1 	.word	0x08008df1
 8008dac:	08008df1 	.word	0x08008df1
 8008db0:	08008df1 	.word	0x08008df1
 8008db4:	08008df1 	.word	0x08008df1
 8008db8:	08008df1 	.word	0x08008df1
 8008dbc:	08008de9 	.word	0x08008de9
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dc6:	e222      	b.n	800920e <UART_SetConfig+0x5a6>
 8008dc8:	2304      	movs	r3, #4
 8008dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dce:	e21e      	b.n	800920e <UART_SetConfig+0x5a6>
 8008dd0:	2308      	movs	r3, #8
 8008dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dd6:	e21a      	b.n	800920e <UART_SetConfig+0x5a6>
 8008dd8:	2310      	movs	r3, #16
 8008dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dde:	e216      	b.n	800920e <UART_SetConfig+0x5a6>
 8008de0:	2320      	movs	r3, #32
 8008de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008de6:	e212      	b.n	800920e <UART_SetConfig+0x5a6>
 8008de8:	2340      	movs	r3, #64	@ 0x40
 8008dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dee:	e20e      	b.n	800920e <UART_SetConfig+0x5a6>
 8008df0:	2380      	movs	r3, #128	@ 0x80
 8008df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008df6:	e20a      	b.n	800920e <UART_SetConfig+0x5a6>
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a69      	ldr	r2, [pc, #420]	@ (8008fa4 <UART_SetConfig+0x33c>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d130      	bne.n	8008e64 <UART_SetConfig+0x1fc>
 8008e02:	4b67      	ldr	r3, [pc, #412]	@ (8008fa0 <UART_SetConfig+0x338>)
 8008e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e06:	f003 0307 	and.w	r3, r3, #7
 8008e0a:	2b05      	cmp	r3, #5
 8008e0c:	d826      	bhi.n	8008e5c <UART_SetConfig+0x1f4>
 8008e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e14 <UART_SetConfig+0x1ac>)
 8008e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e14:	08008e2d 	.word	0x08008e2d
 8008e18:	08008e35 	.word	0x08008e35
 8008e1c:	08008e3d 	.word	0x08008e3d
 8008e20:	08008e45 	.word	0x08008e45
 8008e24:	08008e4d 	.word	0x08008e4d
 8008e28:	08008e55 	.word	0x08008e55
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e32:	e1ec      	b.n	800920e <UART_SetConfig+0x5a6>
 8008e34:	2304      	movs	r3, #4
 8008e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e3a:	e1e8      	b.n	800920e <UART_SetConfig+0x5a6>
 8008e3c:	2308      	movs	r3, #8
 8008e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e42:	e1e4      	b.n	800920e <UART_SetConfig+0x5a6>
 8008e44:	2310      	movs	r3, #16
 8008e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e4a:	e1e0      	b.n	800920e <UART_SetConfig+0x5a6>
 8008e4c:	2320      	movs	r3, #32
 8008e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e52:	e1dc      	b.n	800920e <UART_SetConfig+0x5a6>
 8008e54:	2340      	movs	r3, #64	@ 0x40
 8008e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e5a:	e1d8      	b.n	800920e <UART_SetConfig+0x5a6>
 8008e5c:	2380      	movs	r3, #128	@ 0x80
 8008e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e62:	e1d4      	b.n	800920e <UART_SetConfig+0x5a6>
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	4a4f      	ldr	r2, [pc, #316]	@ (8008fa8 <UART_SetConfig+0x340>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d130      	bne.n	8008ed0 <UART_SetConfig+0x268>
 8008e6e:	4b4c      	ldr	r3, [pc, #304]	@ (8008fa0 <UART_SetConfig+0x338>)
 8008e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e72:	f003 0307 	and.w	r3, r3, #7
 8008e76:	2b05      	cmp	r3, #5
 8008e78:	d826      	bhi.n	8008ec8 <UART_SetConfig+0x260>
 8008e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8008e80 <UART_SetConfig+0x218>)
 8008e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e80:	08008e99 	.word	0x08008e99
 8008e84:	08008ea1 	.word	0x08008ea1
 8008e88:	08008ea9 	.word	0x08008ea9
 8008e8c:	08008eb1 	.word	0x08008eb1
 8008e90:	08008eb9 	.word	0x08008eb9
 8008e94:	08008ec1 	.word	0x08008ec1
 8008e98:	2300      	movs	r3, #0
 8008e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e9e:	e1b6      	b.n	800920e <UART_SetConfig+0x5a6>
 8008ea0:	2304      	movs	r3, #4
 8008ea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ea6:	e1b2      	b.n	800920e <UART_SetConfig+0x5a6>
 8008ea8:	2308      	movs	r3, #8
 8008eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eae:	e1ae      	b.n	800920e <UART_SetConfig+0x5a6>
 8008eb0:	2310      	movs	r3, #16
 8008eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eb6:	e1aa      	b.n	800920e <UART_SetConfig+0x5a6>
 8008eb8:	2320      	movs	r3, #32
 8008eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ebe:	e1a6      	b.n	800920e <UART_SetConfig+0x5a6>
 8008ec0:	2340      	movs	r3, #64	@ 0x40
 8008ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ec6:	e1a2      	b.n	800920e <UART_SetConfig+0x5a6>
 8008ec8:	2380      	movs	r3, #128	@ 0x80
 8008eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ece:	e19e      	b.n	800920e <UART_SetConfig+0x5a6>
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4a35      	ldr	r2, [pc, #212]	@ (8008fac <UART_SetConfig+0x344>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d130      	bne.n	8008f3c <UART_SetConfig+0x2d4>
 8008eda:	4b31      	ldr	r3, [pc, #196]	@ (8008fa0 <UART_SetConfig+0x338>)
 8008edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ede:	f003 0307 	and.w	r3, r3, #7
 8008ee2:	2b05      	cmp	r3, #5
 8008ee4:	d826      	bhi.n	8008f34 <UART_SetConfig+0x2cc>
 8008ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8008eec <UART_SetConfig+0x284>)
 8008ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eec:	08008f05 	.word	0x08008f05
 8008ef0:	08008f0d 	.word	0x08008f0d
 8008ef4:	08008f15 	.word	0x08008f15
 8008ef8:	08008f1d 	.word	0x08008f1d
 8008efc:	08008f25 	.word	0x08008f25
 8008f00:	08008f2d 	.word	0x08008f2d
 8008f04:	2300      	movs	r3, #0
 8008f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f0a:	e180      	b.n	800920e <UART_SetConfig+0x5a6>
 8008f0c:	2304      	movs	r3, #4
 8008f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f12:	e17c      	b.n	800920e <UART_SetConfig+0x5a6>
 8008f14:	2308      	movs	r3, #8
 8008f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f1a:	e178      	b.n	800920e <UART_SetConfig+0x5a6>
 8008f1c:	2310      	movs	r3, #16
 8008f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f22:	e174      	b.n	800920e <UART_SetConfig+0x5a6>
 8008f24:	2320      	movs	r3, #32
 8008f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f2a:	e170      	b.n	800920e <UART_SetConfig+0x5a6>
 8008f2c:	2340      	movs	r3, #64	@ 0x40
 8008f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f32:	e16c      	b.n	800920e <UART_SetConfig+0x5a6>
 8008f34:	2380      	movs	r3, #128	@ 0x80
 8008f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f3a:	e168      	b.n	800920e <UART_SetConfig+0x5a6>
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4a1b      	ldr	r2, [pc, #108]	@ (8008fb0 <UART_SetConfig+0x348>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d142      	bne.n	8008fcc <UART_SetConfig+0x364>
 8008f46:	4b16      	ldr	r3, [pc, #88]	@ (8008fa0 <UART_SetConfig+0x338>)
 8008f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f4a:	f003 0307 	and.w	r3, r3, #7
 8008f4e:	2b05      	cmp	r3, #5
 8008f50:	d838      	bhi.n	8008fc4 <UART_SetConfig+0x35c>
 8008f52:	a201      	add	r2, pc, #4	@ (adr r2, 8008f58 <UART_SetConfig+0x2f0>)
 8008f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f58:	08008f71 	.word	0x08008f71
 8008f5c:	08008f79 	.word	0x08008f79
 8008f60:	08008f81 	.word	0x08008f81
 8008f64:	08008f89 	.word	0x08008f89
 8008f68:	08008fb5 	.word	0x08008fb5
 8008f6c:	08008fbd 	.word	0x08008fbd
 8008f70:	2300      	movs	r3, #0
 8008f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f76:	e14a      	b.n	800920e <UART_SetConfig+0x5a6>
 8008f78:	2304      	movs	r3, #4
 8008f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f7e:	e146      	b.n	800920e <UART_SetConfig+0x5a6>
 8008f80:	2308      	movs	r3, #8
 8008f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f86:	e142      	b.n	800920e <UART_SetConfig+0x5a6>
 8008f88:	2310      	movs	r3, #16
 8008f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f8e:	e13e      	b.n	800920e <UART_SetConfig+0x5a6>
 8008f90:	cfff69f3 	.word	0xcfff69f3
 8008f94:	58000c00 	.word	0x58000c00
 8008f98:	11fff4ff 	.word	0x11fff4ff
 8008f9c:	40011000 	.word	0x40011000
 8008fa0:	58024400 	.word	0x58024400
 8008fa4:	40004400 	.word	0x40004400
 8008fa8:	40004800 	.word	0x40004800
 8008fac:	40004c00 	.word	0x40004c00
 8008fb0:	40005000 	.word	0x40005000
 8008fb4:	2320      	movs	r3, #32
 8008fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fba:	e128      	b.n	800920e <UART_SetConfig+0x5a6>
 8008fbc:	2340      	movs	r3, #64	@ 0x40
 8008fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fc2:	e124      	b.n	800920e <UART_SetConfig+0x5a6>
 8008fc4:	2380      	movs	r3, #128	@ 0x80
 8008fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fca:	e120      	b.n	800920e <UART_SetConfig+0x5a6>
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4acb      	ldr	r2, [pc, #812]	@ (8009300 <UART_SetConfig+0x698>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d176      	bne.n	80090c4 <UART_SetConfig+0x45c>
 8008fd6:	4bcb      	ldr	r3, [pc, #812]	@ (8009304 <UART_SetConfig+0x69c>)
 8008fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008fde:	2b28      	cmp	r3, #40	@ 0x28
 8008fe0:	d86c      	bhi.n	80090bc <UART_SetConfig+0x454>
 8008fe2:	a201      	add	r2, pc, #4	@ (adr r2, 8008fe8 <UART_SetConfig+0x380>)
 8008fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fe8:	0800908d 	.word	0x0800908d
 8008fec:	080090bd 	.word	0x080090bd
 8008ff0:	080090bd 	.word	0x080090bd
 8008ff4:	080090bd 	.word	0x080090bd
 8008ff8:	080090bd 	.word	0x080090bd
 8008ffc:	080090bd 	.word	0x080090bd
 8009000:	080090bd 	.word	0x080090bd
 8009004:	080090bd 	.word	0x080090bd
 8009008:	08009095 	.word	0x08009095
 800900c:	080090bd 	.word	0x080090bd
 8009010:	080090bd 	.word	0x080090bd
 8009014:	080090bd 	.word	0x080090bd
 8009018:	080090bd 	.word	0x080090bd
 800901c:	080090bd 	.word	0x080090bd
 8009020:	080090bd 	.word	0x080090bd
 8009024:	080090bd 	.word	0x080090bd
 8009028:	0800909d 	.word	0x0800909d
 800902c:	080090bd 	.word	0x080090bd
 8009030:	080090bd 	.word	0x080090bd
 8009034:	080090bd 	.word	0x080090bd
 8009038:	080090bd 	.word	0x080090bd
 800903c:	080090bd 	.word	0x080090bd
 8009040:	080090bd 	.word	0x080090bd
 8009044:	080090bd 	.word	0x080090bd
 8009048:	080090a5 	.word	0x080090a5
 800904c:	080090bd 	.word	0x080090bd
 8009050:	080090bd 	.word	0x080090bd
 8009054:	080090bd 	.word	0x080090bd
 8009058:	080090bd 	.word	0x080090bd
 800905c:	080090bd 	.word	0x080090bd
 8009060:	080090bd 	.word	0x080090bd
 8009064:	080090bd 	.word	0x080090bd
 8009068:	080090ad 	.word	0x080090ad
 800906c:	080090bd 	.word	0x080090bd
 8009070:	080090bd 	.word	0x080090bd
 8009074:	080090bd 	.word	0x080090bd
 8009078:	080090bd 	.word	0x080090bd
 800907c:	080090bd 	.word	0x080090bd
 8009080:	080090bd 	.word	0x080090bd
 8009084:	080090bd 	.word	0x080090bd
 8009088:	080090b5 	.word	0x080090b5
 800908c:	2301      	movs	r3, #1
 800908e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009092:	e0bc      	b.n	800920e <UART_SetConfig+0x5a6>
 8009094:	2304      	movs	r3, #4
 8009096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800909a:	e0b8      	b.n	800920e <UART_SetConfig+0x5a6>
 800909c:	2308      	movs	r3, #8
 800909e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090a2:	e0b4      	b.n	800920e <UART_SetConfig+0x5a6>
 80090a4:	2310      	movs	r3, #16
 80090a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090aa:	e0b0      	b.n	800920e <UART_SetConfig+0x5a6>
 80090ac:	2320      	movs	r3, #32
 80090ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090b2:	e0ac      	b.n	800920e <UART_SetConfig+0x5a6>
 80090b4:	2340      	movs	r3, #64	@ 0x40
 80090b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ba:	e0a8      	b.n	800920e <UART_SetConfig+0x5a6>
 80090bc:	2380      	movs	r3, #128	@ 0x80
 80090be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090c2:	e0a4      	b.n	800920e <UART_SetConfig+0x5a6>
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a8f      	ldr	r2, [pc, #572]	@ (8009308 <UART_SetConfig+0x6a0>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d130      	bne.n	8009130 <UART_SetConfig+0x4c8>
 80090ce:	4b8d      	ldr	r3, [pc, #564]	@ (8009304 <UART_SetConfig+0x69c>)
 80090d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090d2:	f003 0307 	and.w	r3, r3, #7
 80090d6:	2b05      	cmp	r3, #5
 80090d8:	d826      	bhi.n	8009128 <UART_SetConfig+0x4c0>
 80090da:	a201      	add	r2, pc, #4	@ (adr r2, 80090e0 <UART_SetConfig+0x478>)
 80090dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090e0:	080090f9 	.word	0x080090f9
 80090e4:	08009101 	.word	0x08009101
 80090e8:	08009109 	.word	0x08009109
 80090ec:	08009111 	.word	0x08009111
 80090f0:	08009119 	.word	0x08009119
 80090f4:	08009121 	.word	0x08009121
 80090f8:	2300      	movs	r3, #0
 80090fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090fe:	e086      	b.n	800920e <UART_SetConfig+0x5a6>
 8009100:	2304      	movs	r3, #4
 8009102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009106:	e082      	b.n	800920e <UART_SetConfig+0x5a6>
 8009108:	2308      	movs	r3, #8
 800910a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800910e:	e07e      	b.n	800920e <UART_SetConfig+0x5a6>
 8009110:	2310      	movs	r3, #16
 8009112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009116:	e07a      	b.n	800920e <UART_SetConfig+0x5a6>
 8009118:	2320      	movs	r3, #32
 800911a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800911e:	e076      	b.n	800920e <UART_SetConfig+0x5a6>
 8009120:	2340      	movs	r3, #64	@ 0x40
 8009122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009126:	e072      	b.n	800920e <UART_SetConfig+0x5a6>
 8009128:	2380      	movs	r3, #128	@ 0x80
 800912a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800912e:	e06e      	b.n	800920e <UART_SetConfig+0x5a6>
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4a75      	ldr	r2, [pc, #468]	@ (800930c <UART_SetConfig+0x6a4>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d130      	bne.n	800919c <UART_SetConfig+0x534>
 800913a:	4b72      	ldr	r3, [pc, #456]	@ (8009304 <UART_SetConfig+0x69c>)
 800913c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800913e:	f003 0307 	and.w	r3, r3, #7
 8009142:	2b05      	cmp	r3, #5
 8009144:	d826      	bhi.n	8009194 <UART_SetConfig+0x52c>
 8009146:	a201      	add	r2, pc, #4	@ (adr r2, 800914c <UART_SetConfig+0x4e4>)
 8009148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800914c:	08009165 	.word	0x08009165
 8009150:	0800916d 	.word	0x0800916d
 8009154:	08009175 	.word	0x08009175
 8009158:	0800917d 	.word	0x0800917d
 800915c:	08009185 	.word	0x08009185
 8009160:	0800918d 	.word	0x0800918d
 8009164:	2300      	movs	r3, #0
 8009166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800916a:	e050      	b.n	800920e <UART_SetConfig+0x5a6>
 800916c:	2304      	movs	r3, #4
 800916e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009172:	e04c      	b.n	800920e <UART_SetConfig+0x5a6>
 8009174:	2308      	movs	r3, #8
 8009176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800917a:	e048      	b.n	800920e <UART_SetConfig+0x5a6>
 800917c:	2310      	movs	r3, #16
 800917e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009182:	e044      	b.n	800920e <UART_SetConfig+0x5a6>
 8009184:	2320      	movs	r3, #32
 8009186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800918a:	e040      	b.n	800920e <UART_SetConfig+0x5a6>
 800918c:	2340      	movs	r3, #64	@ 0x40
 800918e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009192:	e03c      	b.n	800920e <UART_SetConfig+0x5a6>
 8009194:	2380      	movs	r3, #128	@ 0x80
 8009196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800919a:	e038      	b.n	800920e <UART_SetConfig+0x5a6>
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	4a5b      	ldr	r2, [pc, #364]	@ (8009310 <UART_SetConfig+0x6a8>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d130      	bne.n	8009208 <UART_SetConfig+0x5a0>
 80091a6:	4b57      	ldr	r3, [pc, #348]	@ (8009304 <UART_SetConfig+0x69c>)
 80091a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091aa:	f003 0307 	and.w	r3, r3, #7
 80091ae:	2b05      	cmp	r3, #5
 80091b0:	d826      	bhi.n	8009200 <UART_SetConfig+0x598>
 80091b2:	a201      	add	r2, pc, #4	@ (adr r2, 80091b8 <UART_SetConfig+0x550>)
 80091b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091b8:	080091d1 	.word	0x080091d1
 80091bc:	080091d9 	.word	0x080091d9
 80091c0:	080091e1 	.word	0x080091e1
 80091c4:	080091e9 	.word	0x080091e9
 80091c8:	080091f1 	.word	0x080091f1
 80091cc:	080091f9 	.word	0x080091f9
 80091d0:	2302      	movs	r3, #2
 80091d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091d6:	e01a      	b.n	800920e <UART_SetConfig+0x5a6>
 80091d8:	2304      	movs	r3, #4
 80091da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091de:	e016      	b.n	800920e <UART_SetConfig+0x5a6>
 80091e0:	2308      	movs	r3, #8
 80091e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091e6:	e012      	b.n	800920e <UART_SetConfig+0x5a6>
 80091e8:	2310      	movs	r3, #16
 80091ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ee:	e00e      	b.n	800920e <UART_SetConfig+0x5a6>
 80091f0:	2320      	movs	r3, #32
 80091f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091f6:	e00a      	b.n	800920e <UART_SetConfig+0x5a6>
 80091f8:	2340      	movs	r3, #64	@ 0x40
 80091fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091fe:	e006      	b.n	800920e <UART_SetConfig+0x5a6>
 8009200:	2380      	movs	r3, #128	@ 0x80
 8009202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009206:	e002      	b.n	800920e <UART_SetConfig+0x5a6>
 8009208:	2380      	movs	r3, #128	@ 0x80
 800920a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4a3f      	ldr	r2, [pc, #252]	@ (8009310 <UART_SetConfig+0x6a8>)
 8009214:	4293      	cmp	r3, r2
 8009216:	f040 80f8 	bne.w	800940a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800921a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800921e:	2b20      	cmp	r3, #32
 8009220:	dc46      	bgt.n	80092b0 <UART_SetConfig+0x648>
 8009222:	2b02      	cmp	r3, #2
 8009224:	f2c0 8082 	blt.w	800932c <UART_SetConfig+0x6c4>
 8009228:	3b02      	subs	r3, #2
 800922a:	2b1e      	cmp	r3, #30
 800922c:	d87e      	bhi.n	800932c <UART_SetConfig+0x6c4>
 800922e:	a201      	add	r2, pc, #4	@ (adr r2, 8009234 <UART_SetConfig+0x5cc>)
 8009230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009234:	080092b7 	.word	0x080092b7
 8009238:	0800932d 	.word	0x0800932d
 800923c:	080092bf 	.word	0x080092bf
 8009240:	0800932d 	.word	0x0800932d
 8009244:	0800932d 	.word	0x0800932d
 8009248:	0800932d 	.word	0x0800932d
 800924c:	080092cf 	.word	0x080092cf
 8009250:	0800932d 	.word	0x0800932d
 8009254:	0800932d 	.word	0x0800932d
 8009258:	0800932d 	.word	0x0800932d
 800925c:	0800932d 	.word	0x0800932d
 8009260:	0800932d 	.word	0x0800932d
 8009264:	0800932d 	.word	0x0800932d
 8009268:	0800932d 	.word	0x0800932d
 800926c:	080092df 	.word	0x080092df
 8009270:	0800932d 	.word	0x0800932d
 8009274:	0800932d 	.word	0x0800932d
 8009278:	0800932d 	.word	0x0800932d
 800927c:	0800932d 	.word	0x0800932d
 8009280:	0800932d 	.word	0x0800932d
 8009284:	0800932d 	.word	0x0800932d
 8009288:	0800932d 	.word	0x0800932d
 800928c:	0800932d 	.word	0x0800932d
 8009290:	0800932d 	.word	0x0800932d
 8009294:	0800932d 	.word	0x0800932d
 8009298:	0800932d 	.word	0x0800932d
 800929c:	0800932d 	.word	0x0800932d
 80092a0:	0800932d 	.word	0x0800932d
 80092a4:	0800932d 	.word	0x0800932d
 80092a8:	0800932d 	.word	0x0800932d
 80092ac:	0800931f 	.word	0x0800931f
 80092b0:	2b40      	cmp	r3, #64	@ 0x40
 80092b2:	d037      	beq.n	8009324 <UART_SetConfig+0x6bc>
 80092b4:	e03a      	b.n	800932c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80092b6:	f7fe fac7 	bl	8007848 <HAL_RCCEx_GetD3PCLK1Freq>
 80092ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80092bc:	e03c      	b.n	8009338 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80092c2:	4618      	mov	r0, r3
 80092c4:	f7fe fad6 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80092c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092cc:	e034      	b.n	8009338 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092ce:	f107 0318 	add.w	r3, r7, #24
 80092d2:	4618      	mov	r0, r3
 80092d4:	f7fe fc22 	bl	8007b1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80092d8:	69fb      	ldr	r3, [r7, #28]
 80092da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092dc:	e02c      	b.n	8009338 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80092de:	4b09      	ldr	r3, [pc, #36]	@ (8009304 <UART_SetConfig+0x69c>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f003 0320 	and.w	r3, r3, #32
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d016      	beq.n	8009318 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80092ea:	4b06      	ldr	r3, [pc, #24]	@ (8009304 <UART_SetConfig+0x69c>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	08db      	lsrs	r3, r3, #3
 80092f0:	f003 0303 	and.w	r3, r3, #3
 80092f4:	4a07      	ldr	r2, [pc, #28]	@ (8009314 <UART_SetConfig+0x6ac>)
 80092f6:	fa22 f303 	lsr.w	r3, r2, r3
 80092fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80092fc:	e01c      	b.n	8009338 <UART_SetConfig+0x6d0>
 80092fe:	bf00      	nop
 8009300:	40011400 	.word	0x40011400
 8009304:	58024400 	.word	0x58024400
 8009308:	40007800 	.word	0x40007800
 800930c:	40007c00 	.word	0x40007c00
 8009310:	58000c00 	.word	0x58000c00
 8009314:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009318:	4b9d      	ldr	r3, [pc, #628]	@ (8009590 <UART_SetConfig+0x928>)
 800931a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800931c:	e00c      	b.n	8009338 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800931e:	4b9d      	ldr	r3, [pc, #628]	@ (8009594 <UART_SetConfig+0x92c>)
 8009320:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009322:	e009      	b.n	8009338 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009324:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800932a:	e005      	b.n	8009338 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800932c:	2300      	movs	r3, #0
 800932e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009330:	2301      	movs	r3, #1
 8009332:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009336:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009338:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800933a:	2b00      	cmp	r3, #0
 800933c:	f000 81de 	beq.w	80096fc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009344:	4a94      	ldr	r2, [pc, #592]	@ (8009598 <UART_SetConfig+0x930>)
 8009346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800934a:	461a      	mov	r2, r3
 800934c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800934e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009352:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	685a      	ldr	r2, [r3, #4]
 8009358:	4613      	mov	r3, r2
 800935a:	005b      	lsls	r3, r3, #1
 800935c:	4413      	add	r3, r2
 800935e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009360:	429a      	cmp	r2, r3
 8009362:	d305      	bcc.n	8009370 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	685b      	ldr	r3, [r3, #4]
 8009368:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800936a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800936c:	429a      	cmp	r2, r3
 800936e:	d903      	bls.n	8009378 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009370:	2301      	movs	r3, #1
 8009372:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009376:	e1c1      	b.n	80096fc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800937a:	2200      	movs	r2, #0
 800937c:	60bb      	str	r3, [r7, #8]
 800937e:	60fa      	str	r2, [r7, #12]
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009384:	4a84      	ldr	r2, [pc, #528]	@ (8009598 <UART_SetConfig+0x930>)
 8009386:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800938a:	b29b      	uxth	r3, r3
 800938c:	2200      	movs	r2, #0
 800938e:	603b      	str	r3, [r7, #0]
 8009390:	607a      	str	r2, [r7, #4]
 8009392:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009396:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800939a:	f7f6 ffa9 	bl	80002f0 <__aeabi_uldivmod>
 800939e:	4602      	mov	r2, r0
 80093a0:	460b      	mov	r3, r1
 80093a2:	4610      	mov	r0, r2
 80093a4:	4619      	mov	r1, r3
 80093a6:	f04f 0200 	mov.w	r2, #0
 80093aa:	f04f 0300 	mov.w	r3, #0
 80093ae:	020b      	lsls	r3, r1, #8
 80093b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80093b4:	0202      	lsls	r2, r0, #8
 80093b6:	6979      	ldr	r1, [r7, #20]
 80093b8:	6849      	ldr	r1, [r1, #4]
 80093ba:	0849      	lsrs	r1, r1, #1
 80093bc:	2000      	movs	r0, #0
 80093be:	460c      	mov	r4, r1
 80093c0:	4605      	mov	r5, r0
 80093c2:	eb12 0804 	adds.w	r8, r2, r4
 80093c6:	eb43 0905 	adc.w	r9, r3, r5
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	2200      	movs	r2, #0
 80093d0:	469a      	mov	sl, r3
 80093d2:	4693      	mov	fp, r2
 80093d4:	4652      	mov	r2, sl
 80093d6:	465b      	mov	r3, fp
 80093d8:	4640      	mov	r0, r8
 80093da:	4649      	mov	r1, r9
 80093dc:	f7f6 ff88 	bl	80002f0 <__aeabi_uldivmod>
 80093e0:	4602      	mov	r2, r0
 80093e2:	460b      	mov	r3, r1
 80093e4:	4613      	mov	r3, r2
 80093e6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80093e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093ee:	d308      	bcc.n	8009402 <UART_SetConfig+0x79a>
 80093f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093f6:	d204      	bcs.n	8009402 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80093fe:	60da      	str	r2, [r3, #12]
 8009400:	e17c      	b.n	80096fc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009408:	e178      	b.n	80096fc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	69db      	ldr	r3, [r3, #28]
 800940e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009412:	f040 80c5 	bne.w	80095a0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009416:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800941a:	2b20      	cmp	r3, #32
 800941c:	dc48      	bgt.n	80094b0 <UART_SetConfig+0x848>
 800941e:	2b00      	cmp	r3, #0
 8009420:	db7b      	blt.n	800951a <UART_SetConfig+0x8b2>
 8009422:	2b20      	cmp	r3, #32
 8009424:	d879      	bhi.n	800951a <UART_SetConfig+0x8b2>
 8009426:	a201      	add	r2, pc, #4	@ (adr r2, 800942c <UART_SetConfig+0x7c4>)
 8009428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800942c:	080094b7 	.word	0x080094b7
 8009430:	080094bf 	.word	0x080094bf
 8009434:	0800951b 	.word	0x0800951b
 8009438:	0800951b 	.word	0x0800951b
 800943c:	080094c7 	.word	0x080094c7
 8009440:	0800951b 	.word	0x0800951b
 8009444:	0800951b 	.word	0x0800951b
 8009448:	0800951b 	.word	0x0800951b
 800944c:	080094d7 	.word	0x080094d7
 8009450:	0800951b 	.word	0x0800951b
 8009454:	0800951b 	.word	0x0800951b
 8009458:	0800951b 	.word	0x0800951b
 800945c:	0800951b 	.word	0x0800951b
 8009460:	0800951b 	.word	0x0800951b
 8009464:	0800951b 	.word	0x0800951b
 8009468:	0800951b 	.word	0x0800951b
 800946c:	080094e7 	.word	0x080094e7
 8009470:	0800951b 	.word	0x0800951b
 8009474:	0800951b 	.word	0x0800951b
 8009478:	0800951b 	.word	0x0800951b
 800947c:	0800951b 	.word	0x0800951b
 8009480:	0800951b 	.word	0x0800951b
 8009484:	0800951b 	.word	0x0800951b
 8009488:	0800951b 	.word	0x0800951b
 800948c:	0800951b 	.word	0x0800951b
 8009490:	0800951b 	.word	0x0800951b
 8009494:	0800951b 	.word	0x0800951b
 8009498:	0800951b 	.word	0x0800951b
 800949c:	0800951b 	.word	0x0800951b
 80094a0:	0800951b 	.word	0x0800951b
 80094a4:	0800951b 	.word	0x0800951b
 80094a8:	0800951b 	.word	0x0800951b
 80094ac:	0800950d 	.word	0x0800950d
 80094b0:	2b40      	cmp	r3, #64	@ 0x40
 80094b2:	d02e      	beq.n	8009512 <UART_SetConfig+0x8aa>
 80094b4:	e031      	b.n	800951a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094b6:	f7fc f9cf 	bl	8005858 <HAL_RCC_GetPCLK1Freq>
 80094ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80094bc:	e033      	b.n	8009526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094be:	f7fc f9e1 	bl	8005884 <HAL_RCC_GetPCLK2Freq>
 80094c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80094c4:	e02f      	b.n	8009526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80094ca:	4618      	mov	r0, r3
 80094cc:	f7fe f9d2 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80094d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094d4:	e027      	b.n	8009526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094d6:	f107 0318 	add.w	r3, r7, #24
 80094da:	4618      	mov	r0, r3
 80094dc:	f7fe fb1e 	bl	8007b1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80094e0:	69fb      	ldr	r3, [r7, #28]
 80094e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094e4:	e01f      	b.n	8009526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80094e6:	4b2d      	ldr	r3, [pc, #180]	@ (800959c <UART_SetConfig+0x934>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f003 0320 	and.w	r3, r3, #32
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d009      	beq.n	8009506 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80094f2:	4b2a      	ldr	r3, [pc, #168]	@ (800959c <UART_SetConfig+0x934>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	08db      	lsrs	r3, r3, #3
 80094f8:	f003 0303 	and.w	r3, r3, #3
 80094fc:	4a24      	ldr	r2, [pc, #144]	@ (8009590 <UART_SetConfig+0x928>)
 80094fe:	fa22 f303 	lsr.w	r3, r2, r3
 8009502:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009504:	e00f      	b.n	8009526 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009506:	4b22      	ldr	r3, [pc, #136]	@ (8009590 <UART_SetConfig+0x928>)
 8009508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800950a:	e00c      	b.n	8009526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800950c:	4b21      	ldr	r3, [pc, #132]	@ (8009594 <UART_SetConfig+0x92c>)
 800950e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009510:	e009      	b.n	8009526 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009512:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009518:	e005      	b.n	8009526 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800951a:	2300      	movs	r3, #0
 800951c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800951e:	2301      	movs	r3, #1
 8009520:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009524:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009528:	2b00      	cmp	r3, #0
 800952a:	f000 80e7 	beq.w	80096fc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009532:	4a19      	ldr	r2, [pc, #100]	@ (8009598 <UART_SetConfig+0x930>)
 8009534:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009538:	461a      	mov	r2, r3
 800953a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800953c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009540:	005a      	lsls	r2, r3, #1
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	085b      	lsrs	r3, r3, #1
 8009548:	441a      	add	r2, r3
 800954a:	697b      	ldr	r3, [r7, #20]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009552:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009556:	2b0f      	cmp	r3, #15
 8009558:	d916      	bls.n	8009588 <UART_SetConfig+0x920>
 800955a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800955c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009560:	d212      	bcs.n	8009588 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009564:	b29b      	uxth	r3, r3
 8009566:	f023 030f 	bic.w	r3, r3, #15
 800956a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800956c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800956e:	085b      	lsrs	r3, r3, #1
 8009570:	b29b      	uxth	r3, r3
 8009572:	f003 0307 	and.w	r3, r3, #7
 8009576:	b29a      	uxth	r2, r3
 8009578:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800957a:	4313      	orrs	r3, r2
 800957c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800957e:	697b      	ldr	r3, [r7, #20]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009584:	60da      	str	r2, [r3, #12]
 8009586:	e0b9      	b.n	80096fc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009588:	2301      	movs	r3, #1
 800958a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800958e:	e0b5      	b.n	80096fc <UART_SetConfig+0xa94>
 8009590:	03d09000 	.word	0x03d09000
 8009594:	003d0900 	.word	0x003d0900
 8009598:	0800dca4 	.word	0x0800dca4
 800959c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80095a0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80095a4:	2b20      	cmp	r3, #32
 80095a6:	dc49      	bgt.n	800963c <UART_SetConfig+0x9d4>
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	db7c      	blt.n	80096a6 <UART_SetConfig+0xa3e>
 80095ac:	2b20      	cmp	r3, #32
 80095ae:	d87a      	bhi.n	80096a6 <UART_SetConfig+0xa3e>
 80095b0:	a201      	add	r2, pc, #4	@ (adr r2, 80095b8 <UART_SetConfig+0x950>)
 80095b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b6:	bf00      	nop
 80095b8:	08009643 	.word	0x08009643
 80095bc:	0800964b 	.word	0x0800964b
 80095c0:	080096a7 	.word	0x080096a7
 80095c4:	080096a7 	.word	0x080096a7
 80095c8:	08009653 	.word	0x08009653
 80095cc:	080096a7 	.word	0x080096a7
 80095d0:	080096a7 	.word	0x080096a7
 80095d4:	080096a7 	.word	0x080096a7
 80095d8:	08009663 	.word	0x08009663
 80095dc:	080096a7 	.word	0x080096a7
 80095e0:	080096a7 	.word	0x080096a7
 80095e4:	080096a7 	.word	0x080096a7
 80095e8:	080096a7 	.word	0x080096a7
 80095ec:	080096a7 	.word	0x080096a7
 80095f0:	080096a7 	.word	0x080096a7
 80095f4:	080096a7 	.word	0x080096a7
 80095f8:	08009673 	.word	0x08009673
 80095fc:	080096a7 	.word	0x080096a7
 8009600:	080096a7 	.word	0x080096a7
 8009604:	080096a7 	.word	0x080096a7
 8009608:	080096a7 	.word	0x080096a7
 800960c:	080096a7 	.word	0x080096a7
 8009610:	080096a7 	.word	0x080096a7
 8009614:	080096a7 	.word	0x080096a7
 8009618:	080096a7 	.word	0x080096a7
 800961c:	080096a7 	.word	0x080096a7
 8009620:	080096a7 	.word	0x080096a7
 8009624:	080096a7 	.word	0x080096a7
 8009628:	080096a7 	.word	0x080096a7
 800962c:	080096a7 	.word	0x080096a7
 8009630:	080096a7 	.word	0x080096a7
 8009634:	080096a7 	.word	0x080096a7
 8009638:	08009699 	.word	0x08009699
 800963c:	2b40      	cmp	r3, #64	@ 0x40
 800963e:	d02e      	beq.n	800969e <UART_SetConfig+0xa36>
 8009640:	e031      	b.n	80096a6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009642:	f7fc f909 	bl	8005858 <HAL_RCC_GetPCLK1Freq>
 8009646:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009648:	e033      	b.n	80096b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800964a:	f7fc f91b 	bl	8005884 <HAL_RCC_GetPCLK2Freq>
 800964e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009650:	e02f      	b.n	80096b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009652:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009656:	4618      	mov	r0, r3
 8009658:	f7fe f90c 	bl	8007874 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800965c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800965e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009660:	e027      	b.n	80096b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009662:	f107 0318 	add.w	r3, r7, #24
 8009666:	4618      	mov	r0, r3
 8009668:	f7fe fa58 	bl	8007b1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800966c:	69fb      	ldr	r3, [r7, #28]
 800966e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009670:	e01f      	b.n	80096b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009672:	4b2d      	ldr	r3, [pc, #180]	@ (8009728 <UART_SetConfig+0xac0>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f003 0320 	and.w	r3, r3, #32
 800967a:	2b00      	cmp	r3, #0
 800967c:	d009      	beq.n	8009692 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800967e:	4b2a      	ldr	r3, [pc, #168]	@ (8009728 <UART_SetConfig+0xac0>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	08db      	lsrs	r3, r3, #3
 8009684:	f003 0303 	and.w	r3, r3, #3
 8009688:	4a28      	ldr	r2, [pc, #160]	@ (800972c <UART_SetConfig+0xac4>)
 800968a:	fa22 f303 	lsr.w	r3, r2, r3
 800968e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009690:	e00f      	b.n	80096b2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009692:	4b26      	ldr	r3, [pc, #152]	@ (800972c <UART_SetConfig+0xac4>)
 8009694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009696:	e00c      	b.n	80096b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009698:	4b25      	ldr	r3, [pc, #148]	@ (8009730 <UART_SetConfig+0xac8>)
 800969a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800969c:	e009      	b.n	80096b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800969e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096a4:	e005      	b.n	80096b2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80096a6:	2300      	movs	r3, #0
 80096a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80096aa:	2301      	movs	r3, #1
 80096ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80096b0:	bf00      	nop
    }

    if (pclk != 0U)
 80096b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d021      	beq.n	80096fc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096bc:	4a1d      	ldr	r2, [pc, #116]	@ (8009734 <UART_SetConfig+0xacc>)
 80096be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096c2:	461a      	mov	r2, r3
 80096c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	685b      	ldr	r3, [r3, #4]
 80096ce:	085b      	lsrs	r3, r3, #1
 80096d0:	441a      	add	r2, r3
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	685b      	ldr	r3, [r3, #4]
 80096d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80096da:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096de:	2b0f      	cmp	r3, #15
 80096e0:	d909      	bls.n	80096f6 <UART_SetConfig+0xa8e>
 80096e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096e8:	d205      	bcs.n	80096f6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80096ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ec:	b29a      	uxth	r2, r3
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	60da      	str	r2, [r3, #12]
 80096f4:	e002      	b.n	80096fc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80096f6:	2301      	movs	r3, #1
 80096f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	2201      	movs	r2, #1
 8009700:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	2201      	movs	r2, #1
 8009708:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	2200      	movs	r2, #0
 8009710:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	2200      	movs	r2, #0
 8009716:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009718:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800971c:	4618      	mov	r0, r3
 800971e:	3748      	adds	r7, #72	@ 0x48
 8009720:	46bd      	mov	sp, r7
 8009722:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009726:	bf00      	nop
 8009728:	58024400 	.word	0x58024400
 800972c:	03d09000 	.word	0x03d09000
 8009730:	003d0900 	.word	0x003d0900
 8009734:	0800dca4 	.word	0x0800dca4

08009738 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009744:	f003 0308 	and.w	r3, r3, #8
 8009748:	2b00      	cmp	r3, #0
 800974a:	d00a      	beq.n	8009762 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	685b      	ldr	r3, [r3, #4]
 8009752:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	430a      	orrs	r2, r1
 8009760:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009766:	f003 0301 	and.w	r3, r3, #1
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00a      	beq.n	8009784 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	430a      	orrs	r2, r1
 8009782:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009788:	f003 0302 	and.w	r3, r3, #2
 800978c:	2b00      	cmp	r3, #0
 800978e:	d00a      	beq.n	80097a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	685b      	ldr	r3, [r3, #4]
 8009796:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	430a      	orrs	r2, r1
 80097a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097aa:	f003 0304 	and.w	r3, r3, #4
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d00a      	beq.n	80097c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	685b      	ldr	r3, [r3, #4]
 80097b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	430a      	orrs	r2, r1
 80097c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097cc:	f003 0310 	and.w	r3, r3, #16
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d00a      	beq.n	80097ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	430a      	orrs	r2, r1
 80097e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097ee:	f003 0320 	and.w	r3, r3, #32
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d00a      	beq.n	800980c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	689b      	ldr	r3, [r3, #8]
 80097fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	430a      	orrs	r2, r1
 800980a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009810:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009814:	2b00      	cmp	r3, #0
 8009816:	d01a      	beq.n	800984e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	430a      	orrs	r2, r1
 800982c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009832:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009836:	d10a      	bne.n	800984e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	685b      	ldr	r3, [r3, #4]
 800983e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	430a      	orrs	r2, r1
 800984c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009856:	2b00      	cmp	r3, #0
 8009858:	d00a      	beq.n	8009870 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	430a      	orrs	r2, r1
 800986e:	605a      	str	r2, [r3, #4]
  }
}
 8009870:	bf00      	nop
 8009872:	370c      	adds	r7, #12
 8009874:	46bd      	mov	sp, r7
 8009876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987a:	4770      	bx	lr

0800987c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b098      	sub	sp, #96	@ 0x60
 8009880:	af02      	add	r7, sp, #8
 8009882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800988c:	f7f8 fda4 	bl	80023d8 <HAL_GetTick>
 8009890:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f003 0308 	and.w	r3, r3, #8
 800989c:	2b08      	cmp	r3, #8
 800989e:	d12f      	bne.n	8009900 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098a4:	9300      	str	r3, [sp, #0]
 80098a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098a8:	2200      	movs	r2, #0
 80098aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f000 f88e 	bl	80099d0 <UART_WaitOnFlagUntilTimeout>
 80098b4:	4603      	mov	r3, r0
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d022      	beq.n	8009900 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098c2:	e853 3f00 	ldrex	r3, [r3]
 80098c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80098c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80098ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	461a      	mov	r2, r3
 80098d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80098d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80098da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80098de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80098e0:	e841 2300 	strex	r3, r2, [r1]
 80098e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80098e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d1e6      	bne.n	80098ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2220      	movs	r2, #32
 80098f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2200      	movs	r2, #0
 80098f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098fc:	2303      	movs	r3, #3
 80098fe:	e063      	b.n	80099c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f003 0304 	and.w	r3, r3, #4
 800990a:	2b04      	cmp	r3, #4
 800990c:	d149      	bne.n	80099a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800990e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009912:	9300      	str	r3, [sp, #0]
 8009914:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009916:	2200      	movs	r2, #0
 8009918:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f000 f857 	bl	80099d0 <UART_WaitOnFlagUntilTimeout>
 8009922:	4603      	mov	r3, r0
 8009924:	2b00      	cmp	r3, #0
 8009926:	d03c      	beq.n	80099a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800992e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009930:	e853 3f00 	ldrex	r3, [r3]
 8009934:	623b      	str	r3, [r7, #32]
   return(result);
 8009936:	6a3b      	ldr	r3, [r7, #32]
 8009938:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800993c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	461a      	mov	r2, r3
 8009944:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009946:	633b      	str	r3, [r7, #48]	@ 0x30
 8009948:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800994a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800994c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800994e:	e841 2300 	strex	r3, r2, [r1]
 8009952:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009956:	2b00      	cmp	r3, #0
 8009958:	d1e6      	bne.n	8009928 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	3308      	adds	r3, #8
 8009960:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	e853 3f00 	ldrex	r3, [r3]
 8009968:	60fb      	str	r3, [r7, #12]
   return(result);
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f023 0301 	bic.w	r3, r3, #1
 8009970:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	3308      	adds	r3, #8
 8009978:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800997a:	61fa      	str	r2, [r7, #28]
 800997c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800997e:	69b9      	ldr	r1, [r7, #24]
 8009980:	69fa      	ldr	r2, [r7, #28]
 8009982:	e841 2300 	strex	r3, r2, [r1]
 8009986:	617b      	str	r3, [r7, #20]
   return(result);
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d1e5      	bne.n	800995a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2220      	movs	r2, #32
 8009992:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2200      	movs	r2, #0
 800999a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800999e:	2303      	movs	r3, #3
 80099a0:	e012      	b.n	80099c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2220      	movs	r2, #32
 80099a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2220      	movs	r2, #32
 80099ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2200      	movs	r2, #0
 80099b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2200      	movs	r2, #0
 80099bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099c6:	2300      	movs	r3, #0
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	3758      	adds	r7, #88	@ 0x58
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}

080099d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b084      	sub	sp, #16
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	60f8      	str	r0, [r7, #12]
 80099d8:	60b9      	str	r1, [r7, #8]
 80099da:	603b      	str	r3, [r7, #0]
 80099dc:	4613      	mov	r3, r2
 80099de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099e0:	e04f      	b.n	8009a82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099e2:	69bb      	ldr	r3, [r7, #24]
 80099e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099e8:	d04b      	beq.n	8009a82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099ea:	f7f8 fcf5 	bl	80023d8 <HAL_GetTick>
 80099ee:	4602      	mov	r2, r0
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	1ad3      	subs	r3, r2, r3
 80099f4:	69ba      	ldr	r2, [r7, #24]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d302      	bcc.n	8009a00 <UART_WaitOnFlagUntilTimeout+0x30>
 80099fa:	69bb      	ldr	r3, [r7, #24]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d101      	bne.n	8009a04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009a00:	2303      	movs	r3, #3
 8009a02:	e04e      	b.n	8009aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f003 0304 	and.w	r3, r3, #4
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d037      	beq.n	8009a82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	2b80      	cmp	r3, #128	@ 0x80
 8009a16:	d034      	beq.n	8009a82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	2b40      	cmp	r3, #64	@ 0x40
 8009a1c:	d031      	beq.n	8009a82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	69db      	ldr	r3, [r3, #28]
 8009a24:	f003 0308 	and.w	r3, r3, #8
 8009a28:	2b08      	cmp	r3, #8
 8009a2a:	d110      	bne.n	8009a4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	2208      	movs	r2, #8
 8009a32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a34:	68f8      	ldr	r0, [r7, #12]
 8009a36:	f000 f95b 	bl	8009cf0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	2208      	movs	r2, #8
 8009a3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2200      	movs	r2, #0
 8009a46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e029      	b.n	8009aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	69db      	ldr	r3, [r3, #28]
 8009a54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a5c:	d111      	bne.n	8009a82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009a66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a68:	68f8      	ldr	r0, [r7, #12]
 8009a6a:	f000 f941 	bl	8009cf0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2220      	movs	r2, #32
 8009a72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009a7e:	2303      	movs	r3, #3
 8009a80:	e00f      	b.n	8009aa2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	69da      	ldr	r2, [r3, #28]
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	4013      	ands	r3, r2
 8009a8c:	68ba      	ldr	r2, [r7, #8]
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	bf0c      	ite	eq
 8009a92:	2301      	moveq	r3, #1
 8009a94:	2300      	movne	r3, #0
 8009a96:	b2db      	uxtb	r3, r3
 8009a98:	461a      	mov	r2, r3
 8009a9a:	79fb      	ldrb	r3, [r7, #7]
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	d0a0      	beq.n	80099e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3710      	adds	r7, #16
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}
	...

08009aac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b0a3      	sub	sp, #140	@ 0x8c
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	60f8      	str	r0, [r7, #12]
 8009ab4:	60b9      	str	r1, [r7, #8]
 8009ab6:	4613      	mov	r3, r2
 8009ab8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	68ba      	ldr	r2, [r7, #8]
 8009abe:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	88fa      	ldrh	r2, [r7, #6]
 8009ac4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	88fa      	ldrh	r2, [r7, #6]
 8009acc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	689b      	ldr	r3, [r3, #8]
 8009ada:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ade:	d10e      	bne.n	8009afe <UART_Start_Receive_IT+0x52>
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	691b      	ldr	r3, [r3, #16]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d105      	bne.n	8009af4 <UART_Start_Receive_IT+0x48>
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009aee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009af2:	e02d      	b.n	8009b50 <UART_Start_Receive_IT+0xa4>
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	22ff      	movs	r2, #255	@ 0xff
 8009af8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009afc:	e028      	b.n	8009b50 <UART_Start_Receive_IT+0xa4>
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	689b      	ldr	r3, [r3, #8]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d10d      	bne.n	8009b22 <UART_Start_Receive_IT+0x76>
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	691b      	ldr	r3, [r3, #16]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d104      	bne.n	8009b18 <UART_Start_Receive_IT+0x6c>
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	22ff      	movs	r2, #255	@ 0xff
 8009b12:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b16:	e01b      	b.n	8009b50 <UART_Start_Receive_IT+0xa4>
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	227f      	movs	r2, #127	@ 0x7f
 8009b1c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b20:	e016      	b.n	8009b50 <UART_Start_Receive_IT+0xa4>
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	689b      	ldr	r3, [r3, #8]
 8009b26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b2a:	d10d      	bne.n	8009b48 <UART_Start_Receive_IT+0x9c>
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	691b      	ldr	r3, [r3, #16]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d104      	bne.n	8009b3e <UART_Start_Receive_IT+0x92>
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	227f      	movs	r2, #127	@ 0x7f
 8009b38:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b3c:	e008      	b.n	8009b50 <UART_Start_Receive_IT+0xa4>
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	223f      	movs	r2, #63	@ 0x3f
 8009b42:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009b46:	e003      	b.n	8009b50 <UART_Start_Receive_IT+0xa4>
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2200      	movs	r2, #0
 8009b54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2222      	movs	r2, #34	@ 0x22
 8009b5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	3308      	adds	r3, #8
 8009b66:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b6a:	e853 3f00 	ldrex	r3, [r3]
 8009b6e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009b70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b72:	f043 0301 	orr.w	r3, r3, #1
 8009b76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	3308      	adds	r3, #8
 8009b80:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009b84:	673a      	str	r2, [r7, #112]	@ 0x70
 8009b86:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b88:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009b8a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009b8c:	e841 2300 	strex	r3, r2, [r1]
 8009b90:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009b92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d1e3      	bne.n	8009b60 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ba0:	d14f      	bne.n	8009c42 <UART_Start_Receive_IT+0x196>
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009ba8:	88fa      	ldrh	r2, [r7, #6]
 8009baa:	429a      	cmp	r2, r3
 8009bac:	d349      	bcc.n	8009c42 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	689b      	ldr	r3, [r3, #8]
 8009bb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bb6:	d107      	bne.n	8009bc8 <UART_Start_Receive_IT+0x11c>
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	691b      	ldr	r3, [r3, #16]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d103      	bne.n	8009bc8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	4a47      	ldr	r2, [pc, #284]	@ (8009ce0 <UART_Start_Receive_IT+0x234>)
 8009bc4:	675a      	str	r2, [r3, #116]	@ 0x74
 8009bc6:	e002      	b.n	8009bce <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	4a46      	ldr	r2, [pc, #280]	@ (8009ce4 <UART_Start_Receive_IT+0x238>)
 8009bcc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	691b      	ldr	r3, [r3, #16]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d01a      	beq.n	8009c0c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bde:	e853 3f00 	ldrex	r3, [r3]
 8009be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009be4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009be6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009bea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009bf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009bfa:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bfc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009bfe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009c00:	e841 2300 	strex	r3, r2, [r1]
 8009c04:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009c06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d1e4      	bne.n	8009bd6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	3308      	adds	r3, #8
 8009c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c16:	e853 3f00 	ldrex	r3, [r3]
 8009c1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c22:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	3308      	adds	r3, #8
 8009c2a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009c2c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009c2e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c30:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009c32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c34:	e841 2300 	strex	r3, r2, [r1]
 8009c38:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009c3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d1e5      	bne.n	8009c0c <UART_Start_Receive_IT+0x160>
 8009c40:	e046      	b.n	8009cd0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	689b      	ldr	r3, [r3, #8]
 8009c46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c4a:	d107      	bne.n	8009c5c <UART_Start_Receive_IT+0x1b0>
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	691b      	ldr	r3, [r3, #16]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d103      	bne.n	8009c5c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	4a24      	ldr	r2, [pc, #144]	@ (8009ce8 <UART_Start_Receive_IT+0x23c>)
 8009c58:	675a      	str	r2, [r3, #116]	@ 0x74
 8009c5a:	e002      	b.n	8009c62 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	4a23      	ldr	r2, [pc, #140]	@ (8009cec <UART_Start_Receive_IT+0x240>)
 8009c60:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	691b      	ldr	r3, [r3, #16]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d019      	beq.n	8009c9e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c72:	e853 3f00 	ldrex	r3, [r3]
 8009c76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c7a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009c7e:	677b      	str	r3, [r7, #116]	@ 0x74
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	461a      	mov	r2, r3
 8009c86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c88:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c8a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c8c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009c8e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c90:	e841 2300 	strex	r3, r2, [r1]
 8009c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d1e6      	bne.n	8009c6a <UART_Start_Receive_IT+0x1be>
 8009c9c:	e018      	b.n	8009cd0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ca4:	697b      	ldr	r3, [r7, #20]
 8009ca6:	e853 3f00 	ldrex	r3, [r3]
 8009caa:	613b      	str	r3, [r7, #16]
   return(result);
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	f043 0320 	orr.w	r3, r3, #32
 8009cb2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	461a      	mov	r2, r3
 8009cba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009cbc:	623b      	str	r3, [r7, #32]
 8009cbe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cc0:	69f9      	ldr	r1, [r7, #28]
 8009cc2:	6a3a      	ldr	r2, [r7, #32]
 8009cc4:	e841 2300 	strex	r3, r2, [r1]
 8009cc8:	61bb      	str	r3, [r7, #24]
   return(result);
 8009cca:	69bb      	ldr	r3, [r7, #24]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d1e6      	bne.n	8009c9e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	378c      	adds	r7, #140	@ 0x8c
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cdc:	4770      	bx	lr
 8009cde:	bf00      	nop
 8009ce0:	0800a7d5 	.word	0x0800a7d5
 8009ce4:	0800a471 	.word	0x0800a471
 8009ce8:	0800a2b9 	.word	0x0800a2b9
 8009cec:	0800a101 	.word	0x0800a101

08009cf0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b095      	sub	sp, #84	@ 0x54
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d00:	e853 3f00 	ldrex	r3, [r3]
 8009d04:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	461a      	mov	r2, r3
 8009d14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d16:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d18:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d1a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009d1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d1e:	e841 2300 	strex	r3, r2, [r1]
 8009d22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d1e6      	bne.n	8009cf8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	3308      	adds	r3, #8
 8009d30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d32:	6a3b      	ldr	r3, [r7, #32]
 8009d34:	e853 3f00 	ldrex	r3, [r3]
 8009d38:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d3a:	69fa      	ldr	r2, [r7, #28]
 8009d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8009db8 <UART_EndRxTransfer+0xc8>)
 8009d3e:	4013      	ands	r3, r2
 8009d40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	3308      	adds	r3, #8
 8009d48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d52:	e841 2300 	strex	r3, r2, [r1]
 8009d56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d1e5      	bne.n	8009d2a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d62:	2b01      	cmp	r3, #1
 8009d64:	d118      	bne.n	8009d98 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	e853 3f00 	ldrex	r3, [r3]
 8009d72:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	f023 0310 	bic.w	r3, r3, #16
 8009d7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	461a      	mov	r2, r3
 8009d82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d84:	61bb      	str	r3, [r7, #24]
 8009d86:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d88:	6979      	ldr	r1, [r7, #20]
 8009d8a:	69ba      	ldr	r2, [r7, #24]
 8009d8c:	e841 2300 	strex	r3, r2, [r1]
 8009d90:	613b      	str	r3, [r7, #16]
   return(result);
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d1e6      	bne.n	8009d66 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2220      	movs	r2, #32
 8009d9c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2200      	movs	r2, #0
 8009da4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009dac:	bf00      	nop
 8009dae:	3754      	adds	r7, #84	@ 0x54
 8009db0:	46bd      	mov	sp, r7
 8009db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db6:	4770      	bx	lr
 8009db8:	effffffe 	.word	0xeffffffe

08009dbc <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009dbc:	b480      	push	{r7}
 8009dbe:	b08f      	sub	sp, #60	@ 0x3c
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dca:	2b21      	cmp	r3, #33	@ 0x21
 8009dcc:	d14c      	bne.n	8009e68 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009dd4:	b29b      	uxth	r3, r3
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d132      	bne.n	8009e40 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009de0:	6a3b      	ldr	r3, [r7, #32]
 8009de2:	e853 3f00 	ldrex	r3, [r3]
 8009de6:	61fb      	str	r3, [r7, #28]
   return(result);
 8009de8:	69fb      	ldr	r3, [r7, #28]
 8009dea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009dee:	637b      	str	r3, [r7, #52]	@ 0x34
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	461a      	mov	r2, r3
 8009df6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009dfa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dfc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009dfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e00:	e841 2300 	strex	r3, r2, [r1]
 8009e04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d1e6      	bne.n	8009dda <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	e853 3f00 	ldrex	r3, [r3]
 8009e18:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e20:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	461a      	mov	r2, r3
 8009e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e2a:	61bb      	str	r3, [r7, #24]
 8009e2c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e2e:	6979      	ldr	r1, [r7, #20]
 8009e30:	69ba      	ldr	r2, [r7, #24]
 8009e32:	e841 2300 	strex	r3, r2, [r1]
 8009e36:	613b      	str	r3, [r7, #16]
   return(result);
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d1e6      	bne.n	8009e0c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009e3e:	e013      	b.n	8009e68 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e44:	781a      	ldrb	r2, [r3, #0]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e50:	1c5a      	adds	r2, r3, #1
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	3b01      	subs	r3, #1
 8009e60:	b29a      	uxth	r2, r3
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8009e68:	bf00      	nop
 8009e6a:	373c      	adds	r7, #60	@ 0x3c
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e72:	4770      	bx	lr

08009e74 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009e74:	b480      	push	{r7}
 8009e76:	b091      	sub	sp, #68	@ 0x44
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e82:	2b21      	cmp	r3, #33	@ 0x21
 8009e84:	d151      	bne.n	8009f2a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009e8c:	b29b      	uxth	r3, r3
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d132      	bne.n	8009ef8 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9a:	e853 3f00 	ldrex	r3, [r3]
 8009e9e:	623b      	str	r3, [r7, #32]
   return(result);
 8009ea0:	6a3b      	ldr	r3, [r7, #32]
 8009ea2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	461a      	mov	r2, r3
 8009eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8009eb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eb8:	e841 2300 	strex	r3, r2, [r1]
 8009ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1e6      	bne.n	8009e92 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eca:	693b      	ldr	r3, [r7, #16]
 8009ecc:	e853 3f00 	ldrex	r3, [r3]
 8009ed0:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ed8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	461a      	mov	r2, r3
 8009ee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ee2:	61fb      	str	r3, [r7, #28]
 8009ee4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee6:	69b9      	ldr	r1, [r7, #24]
 8009ee8:	69fa      	ldr	r2, [r7, #28]
 8009eea:	e841 2300 	strex	r3, r2, [r1]
 8009eee:	617b      	str	r3, [r7, #20]
   return(result);
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d1e6      	bne.n	8009ec4 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8009ef6:	e018      	b.n	8009f2a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009efe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f00:	881b      	ldrh	r3, [r3, #0]
 8009f02:	461a      	mov	r2, r3
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f0c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f12:	1c9a      	adds	r2, r3, #2
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009f1e:	b29b      	uxth	r3, r3
 8009f20:	3b01      	subs	r3, #1
 8009f22:	b29a      	uxth	r2, r3
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8009f2a:	bf00      	nop
 8009f2c:	3744      	adds	r7, #68	@ 0x44
 8009f2e:	46bd      	mov	sp, r7
 8009f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f34:	4770      	bx	lr

08009f36 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009f36:	b480      	push	{r7}
 8009f38:	b091      	sub	sp, #68	@ 0x44
 8009f3a:	af00      	add	r7, sp, #0
 8009f3c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f44:	2b21      	cmp	r3, #33	@ 0x21
 8009f46:	d160      	bne.n	800a00a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009f4e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009f50:	e057      	b.n	800a002 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d133      	bne.n	8009fc6 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	3308      	adds	r3, #8
 8009f64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f68:	e853 3f00 	ldrex	r3, [r3]
 8009f6c:	623b      	str	r3, [r7, #32]
   return(result);
 8009f6e:	6a3b      	ldr	r3, [r7, #32]
 8009f70:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009f74:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	3308      	adds	r3, #8
 8009f7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f7e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f86:	e841 2300 	strex	r3, r2, [r1]
 8009f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d1e5      	bne.n	8009f5e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	e853 3f00 	ldrex	r3, [r3]
 8009f9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	461a      	mov	r2, r3
 8009fae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fb0:	61fb      	str	r3, [r7, #28]
 8009fb2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fb4:	69b9      	ldr	r1, [r7, #24]
 8009fb6:	69fa      	ldr	r2, [r7, #28]
 8009fb8:	e841 2300 	strex	r3, r2, [r1]
 8009fbc:	617b      	str	r3, [r7, #20]
   return(result);
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d1e6      	bne.n	8009f92 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8009fc4:	e021      	b.n	800a00a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	69db      	ldr	r3, [r3, #28]
 8009fcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d013      	beq.n	8009ffc <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fd8:	781a      	ldrb	r2, [r3, #0]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fe4:	1c5a      	adds	r2, r3, #1
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	3b01      	subs	r3, #1
 8009ff4:	b29a      	uxth	r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009ffc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009ffe:	3b01      	subs	r3, #1
 800a000:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a002:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a004:	2b00      	cmp	r3, #0
 800a006:	d1a4      	bne.n	8009f52 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a008:	e7ff      	b.n	800a00a <UART_TxISR_8BIT_FIFOEN+0xd4>
 800a00a:	bf00      	nop
 800a00c:	3744      	adds	r7, #68	@ 0x44
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr

0800a016 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a016:	b480      	push	{r7}
 800a018:	b091      	sub	sp, #68	@ 0x44
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a024:	2b21      	cmp	r3, #33	@ 0x21
 800a026:	d165      	bne.n	800a0f4 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a02e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a030:	e05c      	b.n	800a0ec <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a038:	b29b      	uxth	r3, r3
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d133      	bne.n	800a0a6 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	3308      	adds	r3, #8
 800a044:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a046:	6a3b      	ldr	r3, [r7, #32]
 800a048:	e853 3f00 	ldrex	r3, [r3]
 800a04c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a04e:	69fb      	ldr	r3, [r7, #28]
 800a050:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a054:	637b      	str	r3, [r7, #52]	@ 0x34
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	3308      	adds	r3, #8
 800a05c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a05e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a060:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a062:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a064:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a066:	e841 2300 	strex	r3, r2, [r1]
 800a06a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d1e5      	bne.n	800a03e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	e853 3f00 	ldrex	r3, [r3]
 800a07e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a086:	633b      	str	r3, [r7, #48]	@ 0x30
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	461a      	mov	r2, r3
 800a08e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a090:	61bb      	str	r3, [r7, #24]
 800a092:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a094:	6979      	ldr	r1, [r7, #20]
 800a096:	69ba      	ldr	r2, [r7, #24]
 800a098:	e841 2300 	strex	r3, r2, [r1]
 800a09c:	613b      	str	r3, [r7, #16]
   return(result);
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d1e6      	bne.n	800a072 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a0a4:	e026      	b.n	800a0f4 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	69db      	ldr	r3, [r3, #28]
 800a0ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d018      	beq.n	800a0e6 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0b8:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a0ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0bc:	881b      	ldrh	r3, [r3, #0]
 800a0be:	461a      	mov	r2, r3
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a0c8:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0ce:	1c9a      	adds	r2, r3, #2
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a0da:	b29b      	uxth	r3, r3
 800a0dc:	3b01      	subs	r3, #1
 800a0de:	b29a      	uxth	r2, r3
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a0e6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a0e8:	3b01      	subs	r3, #1
 800a0ea:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a0ec:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d19f      	bne.n	800a032 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a0f2:	e7ff      	b.n	800a0f4 <UART_TxISR_16BIT_FIFOEN+0xde>
 800a0f4:	bf00      	nop
 800a0f6:	3744      	adds	r7, #68	@ 0x44
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fe:	4770      	bx	lr

0800a100 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	b09c      	sub	sp, #112	@ 0x70
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a10e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a118:	2b22      	cmp	r3, #34	@ 0x22
 800a11a:	f040 80be 	bne.w	800a29a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a124:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a128:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a12c:	b2d9      	uxtb	r1, r3
 800a12e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a132:	b2da      	uxtb	r2, r3
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a138:	400a      	ands	r2, r1
 800a13a:	b2d2      	uxtb	r2, r2
 800a13c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a142:	1c5a      	adds	r2, r3, #1
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a14e:	b29b      	uxth	r3, r3
 800a150:	3b01      	subs	r3, #1
 800a152:	b29a      	uxth	r2, r3
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a160:	b29b      	uxth	r3, r3
 800a162:	2b00      	cmp	r3, #0
 800a164:	f040 80a1 	bne.w	800a2aa <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a16e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a170:	e853 3f00 	ldrex	r3, [r3]
 800a174:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a176:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a178:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a17c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	461a      	mov	r2, r3
 800a184:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a186:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a188:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a18a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a18c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a18e:	e841 2300 	strex	r3, r2, [r1]
 800a192:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a194:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a196:	2b00      	cmp	r3, #0
 800a198:	d1e6      	bne.n	800a168 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	3308      	adds	r3, #8
 800a1a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1a4:	e853 3f00 	ldrex	r3, [r3]
 800a1a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a1aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1ac:	f023 0301 	bic.w	r3, r3, #1
 800a1b0:	667b      	str	r3, [r7, #100]	@ 0x64
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	3308      	adds	r3, #8
 800a1b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a1ba:	647a      	str	r2, [r7, #68]	@ 0x44
 800a1bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1c2:	e841 2300 	strex	r3, r2, [r1]
 800a1c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d1e5      	bne.n	800a19a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2220      	movs	r2, #32
 800a1d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2200      	movs	r2, #0
 800a1da:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2200      	movs	r2, #0
 800a1e0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a33      	ldr	r2, [pc, #204]	@ (800a2b4 <UART_RxISR_8BIT+0x1b4>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d01f      	beq.n	800a22c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d018      	beq.n	800a22c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a202:	e853 3f00 	ldrex	r3, [r3]
 800a206:	623b      	str	r3, [r7, #32]
   return(result);
 800a208:	6a3b      	ldr	r3, [r7, #32]
 800a20a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a20e:	663b      	str	r3, [r7, #96]	@ 0x60
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	461a      	mov	r2, r3
 800a216:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a218:	633b      	str	r3, [r7, #48]	@ 0x30
 800a21a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a21c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a21e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a220:	e841 2300 	strex	r3, r2, [r1]
 800a224:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d1e6      	bne.n	800a1fa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a230:	2b01      	cmp	r3, #1
 800a232:	d12e      	bne.n	800a292 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2200      	movs	r2, #0
 800a238:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	e853 3f00 	ldrex	r3, [r3]
 800a246:	60fb      	str	r3, [r7, #12]
   return(result);
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	f023 0310 	bic.w	r3, r3, #16
 800a24e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	461a      	mov	r2, r3
 800a256:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a258:	61fb      	str	r3, [r7, #28]
 800a25a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a25c:	69b9      	ldr	r1, [r7, #24]
 800a25e:	69fa      	ldr	r2, [r7, #28]
 800a260:	e841 2300 	strex	r3, r2, [r1]
 800a264:	617b      	str	r3, [r7, #20]
   return(result);
 800a266:	697b      	ldr	r3, [r7, #20]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d1e6      	bne.n	800a23a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	69db      	ldr	r3, [r3, #28]
 800a272:	f003 0310 	and.w	r3, r3, #16
 800a276:	2b10      	cmp	r3, #16
 800a278:	d103      	bne.n	800a282 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	2210      	movs	r2, #16
 800a280:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a288:	4619      	mov	r1, r3
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f7fe fce0 	bl	8008c50 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a290:	e00b      	b.n	800a2aa <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f7f7 fc12 	bl	8001abc <HAL_UART_RxCpltCallback>
}
 800a298:	e007      	b.n	800a2aa <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	699a      	ldr	r2, [r3, #24]
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f042 0208 	orr.w	r2, r2, #8
 800a2a8:	619a      	str	r2, [r3, #24]
}
 800a2aa:	bf00      	nop
 800a2ac:	3770      	adds	r7, #112	@ 0x70
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bd80      	pop	{r7, pc}
 800a2b2:	bf00      	nop
 800a2b4:	58000c00 	.word	0x58000c00

0800a2b8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b09c      	sub	sp, #112	@ 0x70
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a2c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a2d0:	2b22      	cmp	r3, #34	@ 0x22
 800a2d2:	f040 80be 	bne.w	800a452 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2e4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a2e6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a2ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a2ee:	4013      	ands	r3, r2
 800a2f0:	b29a      	uxth	r2, r3
 800a2f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a2f4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2fa:	1c9a      	adds	r2, r3, #2
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a306:	b29b      	uxth	r3, r3
 800a308:	3b01      	subs	r3, #1
 800a30a:	b29a      	uxth	r2, r3
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a318:	b29b      	uxth	r3, r3
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	f040 80a1 	bne.w	800a462 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a326:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a328:	e853 3f00 	ldrex	r3, [r3]
 800a32c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a32e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a330:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a334:	667b      	str	r3, [r7, #100]	@ 0x64
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	461a      	mov	r2, r3
 800a33c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a33e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a340:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a342:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a344:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a346:	e841 2300 	strex	r3, r2, [r1]
 800a34a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a34c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d1e6      	bne.n	800a320 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	3308      	adds	r3, #8
 800a358:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a35a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a35c:	e853 3f00 	ldrex	r3, [r3]
 800a360:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a364:	f023 0301 	bic.w	r3, r3, #1
 800a368:	663b      	str	r3, [r7, #96]	@ 0x60
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	3308      	adds	r3, #8
 800a370:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a372:	643a      	str	r2, [r7, #64]	@ 0x40
 800a374:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a376:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a378:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a37a:	e841 2300 	strex	r3, r2, [r1]
 800a37e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a382:	2b00      	cmp	r3, #0
 800a384:	d1e5      	bne.n	800a352 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2220      	movs	r2, #32
 800a38a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2200      	movs	r2, #0
 800a392:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2200      	movs	r2, #0
 800a398:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4a33      	ldr	r2, [pc, #204]	@ (800a46c <UART_RxISR_16BIT+0x1b4>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d01f      	beq.n	800a3e4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d018      	beq.n	800a3e4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b8:	6a3b      	ldr	r3, [r7, #32]
 800a3ba:	e853 3f00 	ldrex	r3, [r3]
 800a3be:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3c0:	69fb      	ldr	r3, [r7, #28]
 800a3c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a3c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	461a      	mov	r2, r3
 800a3ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a3d2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a3d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a3d8:	e841 2300 	strex	r3, r2, [r1]
 800a3dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d1e6      	bne.n	800a3b2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3e8:	2b01      	cmp	r3, #1
 800a3ea:	d12e      	bne.n	800a44a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	e853 3f00 	ldrex	r3, [r3]
 800a3fe:	60bb      	str	r3, [r7, #8]
   return(result);
 800a400:	68bb      	ldr	r3, [r7, #8]
 800a402:	f023 0310 	bic.w	r3, r3, #16
 800a406:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	461a      	mov	r2, r3
 800a40e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a410:	61bb      	str	r3, [r7, #24]
 800a412:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a414:	6979      	ldr	r1, [r7, #20]
 800a416:	69ba      	ldr	r2, [r7, #24]
 800a418:	e841 2300 	strex	r3, r2, [r1]
 800a41c:	613b      	str	r3, [r7, #16]
   return(result);
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d1e6      	bne.n	800a3f2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	69db      	ldr	r3, [r3, #28]
 800a42a:	f003 0310 	and.w	r3, r3, #16
 800a42e:	2b10      	cmp	r3, #16
 800a430:	d103      	bne.n	800a43a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	2210      	movs	r2, #16
 800a438:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a440:	4619      	mov	r1, r3
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f7fe fc04 	bl	8008c50 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a448:	e00b      	b.n	800a462 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f7f7 fb36 	bl	8001abc <HAL_UART_RxCpltCallback>
}
 800a450:	e007      	b.n	800a462 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	699a      	ldr	r2, [r3, #24]
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	f042 0208 	orr.w	r2, r2, #8
 800a460:	619a      	str	r2, [r3, #24]
}
 800a462:	bf00      	nop
 800a464:	3770      	adds	r7, #112	@ 0x70
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}
 800a46a:	bf00      	nop
 800a46c:	58000c00 	.word	0x58000c00

0800a470 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b0ac      	sub	sp, #176	@ 0xb0
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a47e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	69db      	ldr	r3, [r3, #28]
 800a488:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	689b      	ldr	r3, [r3, #8]
 800a49c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a4a6:	2b22      	cmp	r3, #34	@ 0x22
 800a4a8:	f040 8181 	bne.w	800a7ae <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a4b2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a4b6:	e124      	b.n	800a702 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4be:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a4c2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800a4c6:	b2d9      	uxtb	r1, r3
 800a4c8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800a4cc:	b2da      	uxtb	r2, r3
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4d2:	400a      	ands	r2, r1
 800a4d4:	b2d2      	uxtb	r2, r2
 800a4d6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4dc:	1c5a      	adds	r2, r3, #1
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a4e8:	b29b      	uxth	r3, r3
 800a4ea:	3b01      	subs	r3, #1
 800a4ec:	b29a      	uxth	r2, r3
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	69db      	ldr	r3, [r3, #28]
 800a4fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a4fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a502:	f003 0307 	and.w	r3, r3, #7
 800a506:	2b00      	cmp	r3, #0
 800a508:	d053      	beq.n	800a5b2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a50a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a50e:	f003 0301 	and.w	r3, r3, #1
 800a512:	2b00      	cmp	r3, #0
 800a514:	d011      	beq.n	800a53a <UART_RxISR_8BIT_FIFOEN+0xca>
 800a516:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a51a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d00b      	beq.n	800a53a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	2201      	movs	r2, #1
 800a528:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a530:	f043 0201 	orr.w	r2, r3, #1
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a53a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a53e:	f003 0302 	and.w	r3, r3, #2
 800a542:	2b00      	cmp	r3, #0
 800a544:	d011      	beq.n	800a56a <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a546:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a54a:	f003 0301 	and.w	r3, r3, #1
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d00b      	beq.n	800a56a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	2202      	movs	r2, #2
 800a558:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a560:	f043 0204 	orr.w	r2, r3, #4
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a56a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a56e:	f003 0304 	and.w	r3, r3, #4
 800a572:	2b00      	cmp	r3, #0
 800a574:	d011      	beq.n	800a59a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a576:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a57a:	f003 0301 	and.w	r3, r3, #1
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d00b      	beq.n	800a59a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	2204      	movs	r2, #4
 800a588:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a590:	f043 0202 	orr.w	r2, r3, #2
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d006      	beq.n	800a5b2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f7fe fb49 	bl	8008c3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a5b8:	b29b      	uxth	r3, r3
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	f040 80a1 	bne.w	800a702 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a5c8:	e853 3f00 	ldrex	r3, [r3]
 800a5cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a5ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a5d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a5d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	461a      	mov	r2, r3
 800a5de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a5e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a5e4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5e6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a5e8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a5ea:	e841 2300 	strex	r3, r2, [r1]
 800a5ee:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a5f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d1e4      	bne.n	800a5c0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	3308      	adds	r3, #8
 800a5fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a600:	e853 3f00 	ldrex	r3, [r3]
 800a604:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a606:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a608:	4b6f      	ldr	r3, [pc, #444]	@ (800a7c8 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800a60a:	4013      	ands	r3, r2
 800a60c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	3308      	adds	r3, #8
 800a616:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a61a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a61c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a61e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a620:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a622:	e841 2300 	strex	r3, r2, [r1]
 800a626:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a628:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d1e3      	bne.n	800a5f6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2220      	movs	r2, #32
 800a632:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	2200      	movs	r2, #0
 800a63a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2200      	movs	r2, #0
 800a640:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a61      	ldr	r2, [pc, #388]	@ (800a7cc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d021      	beq.n	800a690 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	685b      	ldr	r3, [r3, #4]
 800a652:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a656:	2b00      	cmp	r3, #0
 800a658:	d01a      	beq.n	800a690 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a660:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a662:	e853 3f00 	ldrex	r3, [r3]
 800a666:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a668:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a66a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a66e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	461a      	mov	r2, r3
 800a678:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a67c:	657b      	str	r3, [r7, #84]	@ 0x54
 800a67e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a680:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a682:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a684:	e841 2300 	strex	r3, r2, [r1]
 800a688:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a68a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d1e4      	bne.n	800a65a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a694:	2b01      	cmp	r3, #1
 800a696:	d130      	bne.n	800a6fa <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2200      	movs	r2, #0
 800a69c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6a6:	e853 3f00 	ldrex	r3, [r3]
 800a6aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a6ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ae:	f023 0310 	bic.w	r3, r3, #16
 800a6b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a6c0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a6c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a6c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a6c8:	e841 2300 	strex	r3, r2, [r1]
 800a6cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a6ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d1e4      	bne.n	800a69e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	69db      	ldr	r3, [r3, #28]
 800a6da:	f003 0310 	and.w	r3, r3, #16
 800a6de:	2b10      	cmp	r3, #16
 800a6e0:	d103      	bne.n	800a6ea <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	2210      	movs	r2, #16
 800a6e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a6f0:	4619      	mov	r1, r3
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f7fe faac 	bl	8008c50 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a6f8:	e00e      	b.n	800a718 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f7f7 f9de 	bl	8001abc <HAL_UART_RxCpltCallback>
        break;
 800a700:	e00a      	b.n	800a718 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a702:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a706:	2b00      	cmp	r3, #0
 800a708:	d006      	beq.n	800a718 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800a70a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a70e:	f003 0320 	and.w	r3, r3, #32
 800a712:	2b00      	cmp	r3, #0
 800a714:	f47f aed0 	bne.w	800a4b8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a71e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a722:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a726:	2b00      	cmp	r3, #0
 800a728:	d049      	beq.n	800a7be <UART_RxISR_8BIT_FIFOEN+0x34e>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a730:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a734:	429a      	cmp	r2, r3
 800a736:	d242      	bcs.n	800a7be <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	3308      	adds	r3, #8
 800a73e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a740:	6a3b      	ldr	r3, [r7, #32]
 800a742:	e853 3f00 	ldrex	r3, [r3]
 800a746:	61fb      	str	r3, [r7, #28]
   return(result);
 800a748:	69fb      	ldr	r3, [r7, #28]
 800a74a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a74e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	3308      	adds	r3, #8
 800a758:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a75c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a75e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a760:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a762:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a764:	e841 2300 	strex	r3, r2, [r1]
 800a768:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a76a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d1e3      	bne.n	800a738 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	4a17      	ldr	r2, [pc, #92]	@ (800a7d0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800a774:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	e853 3f00 	ldrex	r3, [r3]
 800a782:	60bb      	str	r3, [r7, #8]
   return(result);
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	f043 0320 	orr.w	r3, r3, #32
 800a78a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	461a      	mov	r2, r3
 800a794:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a798:	61bb      	str	r3, [r7, #24]
 800a79a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a79c:	6979      	ldr	r1, [r7, #20]
 800a79e:	69ba      	ldr	r2, [r7, #24]
 800a7a0:	e841 2300 	strex	r3, r2, [r1]
 800a7a4:	613b      	str	r3, [r7, #16]
   return(result);
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d1e4      	bne.n	800a776 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a7ac:	e007      	b.n	800a7be <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	699a      	ldr	r2, [r3, #24]
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	f042 0208 	orr.w	r2, r2, #8
 800a7bc:	619a      	str	r2, [r3, #24]
}
 800a7be:	bf00      	nop
 800a7c0:	37b0      	adds	r7, #176	@ 0xb0
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}
 800a7c6:	bf00      	nop
 800a7c8:	effffffe 	.word	0xeffffffe
 800a7cc:	58000c00 	.word	0x58000c00
 800a7d0:	0800a101 	.word	0x0800a101

0800a7d4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b0ae      	sub	sp, #184	@ 0xb8
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a7e2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	69db      	ldr	r3, [r3, #28]
 800a7ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	689b      	ldr	r3, [r3, #8]
 800a800:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a80a:	2b22      	cmp	r3, #34	@ 0x22
 800a80c:	f040 8185 	bne.w	800ab1a <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a816:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a81a:	e128      	b.n	800aa6e <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a822:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a82a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a82e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a832:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a836:	4013      	ands	r3, r2
 800a838:	b29a      	uxth	r2, r3
 800a83a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a83e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a844:	1c9a      	adds	r2, r3, #2
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a850:	b29b      	uxth	r3, r3
 800a852:	3b01      	subs	r3, #1
 800a854:	b29a      	uxth	r2, r3
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	69db      	ldr	r3, [r3, #28]
 800a862:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a866:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a86a:	f003 0307 	and.w	r3, r3, #7
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d053      	beq.n	800a91a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a872:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a876:	f003 0301 	and.w	r3, r3, #1
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d011      	beq.n	800a8a2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800a87e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a882:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a886:	2b00      	cmp	r3, #0
 800a888:	d00b      	beq.n	800a8a2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	2201      	movs	r2, #1
 800a890:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a898:	f043 0201 	orr.w	r2, r3, #1
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a8a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a8a6:	f003 0302 	and.w	r3, r3, #2
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d011      	beq.n	800a8d2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a8ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a8b2:	f003 0301 	and.w	r3, r3, #1
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d00b      	beq.n	800a8d2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	2202      	movs	r2, #2
 800a8c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8c8:	f043 0204 	orr.w	r2, r3, #4
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a8d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a8d6:	f003 0304 	and.w	r3, r3, #4
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d011      	beq.n	800a902 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a8de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a8e2:	f003 0301 	and.w	r3, r3, #1
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d00b      	beq.n	800a902 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	2204      	movs	r2, #4
 800a8f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8f8:	f043 0202 	orr.w	r2, r3, #2
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d006      	beq.n	800a91a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f7fe f995 	bl	8008c3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2200      	movs	r2, #0
 800a916:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a920:	b29b      	uxth	r3, r3
 800a922:	2b00      	cmp	r3, #0
 800a924:	f040 80a3 	bne.w	800aa6e <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a92e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a930:	e853 3f00 	ldrex	r3, [r3]
 800a934:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a936:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a938:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a93c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	461a      	mov	r2, r3
 800a946:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a94a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a94e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a950:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a952:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a956:	e841 2300 	strex	r3, r2, [r1]
 800a95a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a95c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d1e2      	bne.n	800a928 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	3308      	adds	r3, #8
 800a968:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a96a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a96c:	e853 3f00 	ldrex	r3, [r3]
 800a970:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a972:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a974:	4b6f      	ldr	r3, [pc, #444]	@ (800ab34 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800a976:	4013      	ands	r3, r2
 800a978:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	3308      	adds	r3, #8
 800a982:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a986:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a988:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a98a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a98c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a98e:	e841 2300 	strex	r3, r2, [r1]
 800a992:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a994:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a996:	2b00      	cmp	r3, #0
 800a998:	d1e3      	bne.n	800a962 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2220      	movs	r2, #32
 800a99e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	4a61      	ldr	r2, [pc, #388]	@ (800ab38 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	d021      	beq.n	800a9fc <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	685b      	ldr	r3, [r3, #4]
 800a9be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d01a      	beq.n	800a9fc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9ce:	e853 3f00 	ldrex	r3, [r3]
 800a9d2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a9d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a9da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	461a      	mov	r2, r3
 800a9e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a9e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a9ea:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a9ee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a9f0:	e841 2300 	strex	r3, r2, [r1]
 800a9f4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a9f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d1e4      	bne.n	800a9c6 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa00:	2b01      	cmp	r3, #1
 800aa02:	d130      	bne.n	800aa66 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2200      	movs	r2, #0
 800aa08:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa12:	e853 3f00 	ldrex	r3, [r3]
 800aa16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aa18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa1a:	f023 0310 	bic.w	r3, r3, #16
 800aa1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	461a      	mov	r2, r3
 800aa28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800aa2c:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa2e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aa32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aa34:	e841 2300 	strex	r3, r2, [r1]
 800aa38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aa3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d1e4      	bne.n	800aa0a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	69db      	ldr	r3, [r3, #28]
 800aa46:	f003 0310 	and.w	r3, r3, #16
 800aa4a:	2b10      	cmp	r3, #16
 800aa4c:	d103      	bne.n	800aa56 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2210      	movs	r2, #16
 800aa54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aa5c:	4619      	mov	r1, r3
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f7fe f8f6 	bl	8008c50 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800aa64:	e00e      	b.n	800aa84 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f7f7 f828 	bl	8001abc <HAL_UART_RxCpltCallback>
        break;
 800aa6c:	e00a      	b.n	800aa84 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800aa6e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d006      	beq.n	800aa84 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800aa76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800aa7a:	f003 0320 	and.w	r3, r3, #32
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	f47f aecc 	bne.w	800a81c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa8a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800aa8e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d049      	beq.n	800ab2a <UART_RxISR_16BIT_FIFOEN+0x356>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aa9c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d242      	bcs.n	800ab2a <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	3308      	adds	r3, #8
 800aaaa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaae:	e853 3f00 	ldrex	r3, [r3]
 800aab2:	623b      	str	r3, [r7, #32]
   return(result);
 800aab4:	6a3b      	ldr	r3, [r7, #32]
 800aab6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aaba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	3308      	adds	r3, #8
 800aac4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800aac8:	633a      	str	r2, [r7, #48]	@ 0x30
 800aaca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aacc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aace:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aad0:	e841 2300 	strex	r3, r2, [r1]
 800aad4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d1e3      	bne.n	800aaa4 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	4a17      	ldr	r2, [pc, #92]	@ (800ab3c <UART_RxISR_16BIT_FIFOEN+0x368>)
 800aae0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	e853 3f00 	ldrex	r3, [r3]
 800aaee:	60fb      	str	r3, [r7, #12]
   return(result);
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	f043 0320 	orr.w	r3, r3, #32
 800aaf6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	461a      	mov	r2, r3
 800ab00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ab04:	61fb      	str	r3, [r7, #28]
 800ab06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab08:	69b9      	ldr	r1, [r7, #24]
 800ab0a:	69fa      	ldr	r2, [r7, #28]
 800ab0c:	e841 2300 	strex	r3, r2, [r1]
 800ab10:	617b      	str	r3, [r7, #20]
   return(result);
 800ab12:	697b      	ldr	r3, [r7, #20]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d1e4      	bne.n	800aae2 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ab18:	e007      	b.n	800ab2a <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	699a      	ldr	r2, [r3, #24]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	f042 0208 	orr.w	r2, r2, #8
 800ab28:	619a      	str	r2, [r3, #24]
}
 800ab2a:	bf00      	nop
 800ab2c:	37b8      	adds	r7, #184	@ 0xb8
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}
 800ab32:	bf00      	nop
 800ab34:	effffffe 	.word	0xeffffffe
 800ab38:	58000c00 	.word	0x58000c00
 800ab3c:	0800a2b9 	.word	0x0800a2b9

0800ab40 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ab40:	b480      	push	{r7}
 800ab42:	b085      	sub	sp, #20
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ab4e:	2b01      	cmp	r3, #1
 800ab50:	d101      	bne.n	800ab56 <HAL_UARTEx_DisableFifoMode+0x16>
 800ab52:	2302      	movs	r3, #2
 800ab54:	e027      	b.n	800aba6 <HAL_UARTEx_DisableFifoMode+0x66>
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	2201      	movs	r2, #1
 800ab5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2224      	movs	r2, #36	@ 0x24
 800ab62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	681a      	ldr	r2, [r3, #0]
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f022 0201 	bic.w	r2, r2, #1
 800ab7c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ab84:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2200      	movs	r2, #0
 800ab8a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	68fa      	ldr	r2, [r7, #12]
 800ab92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	2220      	movs	r2, #32
 800ab98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aba4:	2300      	movs	r3, #0
}
 800aba6:	4618      	mov	r0, r3
 800aba8:	3714      	adds	r7, #20
 800abaa:	46bd      	mov	sp, r7
 800abac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb0:	4770      	bx	lr

0800abb2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800abb2:	b580      	push	{r7, lr}
 800abb4:	b084      	sub	sp, #16
 800abb6:	af00      	add	r7, sp, #0
 800abb8:	6078      	str	r0, [r7, #4]
 800abba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800abc2:	2b01      	cmp	r3, #1
 800abc4:	d101      	bne.n	800abca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800abc6:	2302      	movs	r3, #2
 800abc8:	e02d      	b.n	800ac26 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2201      	movs	r2, #1
 800abce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2224      	movs	r2, #36	@ 0x24
 800abd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	681a      	ldr	r2, [r3, #0]
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f022 0201 	bic.w	r2, r2, #1
 800abf0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	689b      	ldr	r3, [r3, #8]
 800abf8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	683a      	ldr	r2, [r7, #0]
 800ac02:	430a      	orrs	r2, r1
 800ac04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f000 f850 	bl	800acac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	68fa      	ldr	r2, [r7, #12]
 800ac12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2220      	movs	r2, #32
 800ac18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac24:	2300      	movs	r3, #0
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3710      	adds	r7, #16
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}

0800ac2e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ac2e:	b580      	push	{r7, lr}
 800ac30:	b084      	sub	sp, #16
 800ac32:	af00      	add	r7, sp, #0
 800ac34:	6078      	str	r0, [r7, #4]
 800ac36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	d101      	bne.n	800ac46 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ac42:	2302      	movs	r3, #2
 800ac44:	e02d      	b.n	800aca2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2201      	movs	r2, #1
 800ac4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	2224      	movs	r2, #36	@ 0x24
 800ac52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	681a      	ldr	r2, [r3, #0]
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f022 0201 	bic.w	r2, r2, #1
 800ac6c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	689b      	ldr	r3, [r3, #8]
 800ac74:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	683a      	ldr	r2, [r7, #0]
 800ac7e:	430a      	orrs	r2, r1
 800ac80:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f000 f812 	bl	800acac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	68fa      	ldr	r2, [r7, #12]
 800ac8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2220      	movs	r2, #32
 800ac94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aca0:	2300      	movs	r3, #0
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3710      	adds	r7, #16
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
	...

0800acac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800acac:	b480      	push	{r7}
 800acae:	b085      	sub	sp, #20
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d108      	bne.n	800acce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2201      	movs	r2, #1
 800acc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2201      	movs	r2, #1
 800acc8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800accc:	e031      	b.n	800ad32 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800acce:	2310      	movs	r3, #16
 800acd0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800acd2:	2310      	movs	r3, #16
 800acd4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	689b      	ldr	r3, [r3, #8]
 800acdc:	0e5b      	lsrs	r3, r3, #25
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	f003 0307 	and.w	r3, r3, #7
 800ace4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	689b      	ldr	r3, [r3, #8]
 800acec:	0f5b      	lsrs	r3, r3, #29
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	f003 0307 	and.w	r3, r3, #7
 800acf4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800acf6:	7bbb      	ldrb	r3, [r7, #14]
 800acf8:	7b3a      	ldrb	r2, [r7, #12]
 800acfa:	4911      	ldr	r1, [pc, #68]	@ (800ad40 <UARTEx_SetNbDataToProcess+0x94>)
 800acfc:	5c8a      	ldrb	r2, [r1, r2]
 800acfe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ad02:	7b3a      	ldrb	r2, [r7, #12]
 800ad04:	490f      	ldr	r1, [pc, #60]	@ (800ad44 <UARTEx_SetNbDataToProcess+0x98>)
 800ad06:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad08:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad0c:	b29a      	uxth	r2, r3
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad14:	7bfb      	ldrb	r3, [r7, #15]
 800ad16:	7b7a      	ldrb	r2, [r7, #13]
 800ad18:	4909      	ldr	r1, [pc, #36]	@ (800ad40 <UARTEx_SetNbDataToProcess+0x94>)
 800ad1a:	5c8a      	ldrb	r2, [r1, r2]
 800ad1c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ad20:	7b7a      	ldrb	r2, [r7, #13]
 800ad22:	4908      	ldr	r1, [pc, #32]	@ (800ad44 <UARTEx_SetNbDataToProcess+0x98>)
 800ad24:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad26:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad2a:	b29a      	uxth	r2, r3
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ad32:	bf00      	nop
 800ad34:	3714      	adds	r7, #20
 800ad36:	46bd      	mov	sp, r7
 800ad38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3c:	4770      	bx	lr
 800ad3e:	bf00      	nop
 800ad40:	0800dcbc 	.word	0x0800dcbc
 800ad44:	0800dcc4 	.word	0x0800dcc4

0800ad48 <__NVIC_SetPriority>:
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b083      	sub	sp, #12
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	4603      	mov	r3, r0
 800ad50:	6039      	str	r1, [r7, #0]
 800ad52:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800ad54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	db0a      	blt.n	800ad72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	b2da      	uxtb	r2, r3
 800ad60:	490c      	ldr	r1, [pc, #48]	@ (800ad94 <__NVIC_SetPriority+0x4c>)
 800ad62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ad66:	0112      	lsls	r2, r2, #4
 800ad68:	b2d2      	uxtb	r2, r2
 800ad6a:	440b      	add	r3, r1
 800ad6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ad70:	e00a      	b.n	800ad88 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	b2da      	uxtb	r2, r3
 800ad76:	4908      	ldr	r1, [pc, #32]	@ (800ad98 <__NVIC_SetPriority+0x50>)
 800ad78:	88fb      	ldrh	r3, [r7, #6]
 800ad7a:	f003 030f 	and.w	r3, r3, #15
 800ad7e:	3b04      	subs	r3, #4
 800ad80:	0112      	lsls	r2, r2, #4
 800ad82:	b2d2      	uxtb	r2, r2
 800ad84:	440b      	add	r3, r1
 800ad86:	761a      	strb	r2, [r3, #24]
}
 800ad88:	bf00      	nop
 800ad8a:	370c      	adds	r7, #12
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad92:	4770      	bx	lr
 800ad94:	e000e100 	.word	0xe000e100
 800ad98:	e000ed00 	.word	0xe000ed00

0800ad9c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ada0:	4b05      	ldr	r3, [pc, #20]	@ (800adb8 <SysTick_Handler+0x1c>)
 800ada2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ada4:	f002 f984 	bl	800d0b0 <xTaskGetSchedulerState>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b01      	cmp	r3, #1
 800adac:	d001      	beq.n	800adb2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800adae:	f000 fd9b 	bl	800b8e8 <xPortSysTickHandler>
  }
}
 800adb2:	bf00      	nop
 800adb4:	bd80      	pop	{r7, pc}
 800adb6:	bf00      	nop
 800adb8:	e000e010 	.word	0xe000e010

0800adbc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800adbc:	b580      	push	{r7, lr}
 800adbe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800adc0:	2100      	movs	r1, #0
 800adc2:	f06f 0004 	mvn.w	r0, #4
 800adc6:	f7ff ffbf 	bl	800ad48 <__NVIC_SetPriority>
#endif
}
 800adca:	bf00      	nop
 800adcc:	bd80      	pop	{r7, pc}
	...

0800add0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800add0:	b480      	push	{r7}
 800add2:	b083      	sub	sp, #12
 800add4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800add6:	f3ef 8305 	mrs	r3, IPSR
 800adda:	603b      	str	r3, [r7, #0]
  return(result);
 800addc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d003      	beq.n	800adea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ade2:	f06f 0305 	mvn.w	r3, #5
 800ade6:	607b      	str	r3, [r7, #4]
 800ade8:	e00c      	b.n	800ae04 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800adea:	4b0a      	ldr	r3, [pc, #40]	@ (800ae14 <osKernelInitialize+0x44>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d105      	bne.n	800adfe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800adf2:	4b08      	ldr	r3, [pc, #32]	@ (800ae14 <osKernelInitialize+0x44>)
 800adf4:	2201      	movs	r2, #1
 800adf6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800adf8:	2300      	movs	r3, #0
 800adfa:	607b      	str	r3, [r7, #4]
 800adfc:	e002      	b.n	800ae04 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800adfe:	f04f 33ff 	mov.w	r3, #4294967295
 800ae02:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ae04:	687b      	ldr	r3, [r7, #4]
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	370c      	adds	r7, #12
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr
 800ae12:	bf00      	nop
 800ae14:	24000474 	.word	0x24000474

0800ae18 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b082      	sub	sp, #8
 800ae1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae1e:	f3ef 8305 	mrs	r3, IPSR
 800ae22:	603b      	str	r3, [r7, #0]
  return(result);
 800ae24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d003      	beq.n	800ae32 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ae2a:	f06f 0305 	mvn.w	r3, #5
 800ae2e:	607b      	str	r3, [r7, #4]
 800ae30:	e010      	b.n	800ae54 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ae32:	4b0b      	ldr	r3, [pc, #44]	@ (800ae60 <osKernelStart+0x48>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	2b01      	cmp	r3, #1
 800ae38:	d109      	bne.n	800ae4e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ae3a:	f7ff ffbf 	bl	800adbc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ae3e:	4b08      	ldr	r3, [pc, #32]	@ (800ae60 <osKernelStart+0x48>)
 800ae40:	2202      	movs	r2, #2
 800ae42:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ae44:	f001 fcd0 	bl	800c7e8 <vTaskStartScheduler>
      stat = osOK;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	607b      	str	r3, [r7, #4]
 800ae4c:	e002      	b.n	800ae54 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ae4e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ae54:	687b      	ldr	r3, [r7, #4]
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	24000474 	.word	0x24000474

0800ae64 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b08e      	sub	sp, #56	@ 0x38
 800ae68:	af04      	add	r7, sp, #16
 800ae6a:	60f8      	str	r0, [r7, #12]
 800ae6c:	60b9      	str	r1, [r7, #8]
 800ae6e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ae70:	2300      	movs	r3, #0
 800ae72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae74:	f3ef 8305 	mrs	r3, IPSR
 800ae78:	617b      	str	r3, [r7, #20]
  return(result);
 800ae7a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d17e      	bne.n	800af7e <osThreadNew+0x11a>
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d07b      	beq.n	800af7e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ae86:	2380      	movs	r3, #128	@ 0x80
 800ae88:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ae8a:	2318      	movs	r3, #24
 800ae8c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ae92:	f04f 33ff 	mov.w	r3, #4294967295
 800ae96:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d045      	beq.n	800af2a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d002      	beq.n	800aeac <osThreadNew+0x48>
        name = attr->name;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	699b      	ldr	r3, [r3, #24]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d002      	beq.n	800aeba <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	699b      	ldr	r3, [r3, #24]
 800aeb8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800aeba:	69fb      	ldr	r3, [r7, #28]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d008      	beq.n	800aed2 <osThreadNew+0x6e>
 800aec0:	69fb      	ldr	r3, [r7, #28]
 800aec2:	2b38      	cmp	r3, #56	@ 0x38
 800aec4:	d805      	bhi.n	800aed2 <osThreadNew+0x6e>
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	685b      	ldr	r3, [r3, #4]
 800aeca:	f003 0301 	and.w	r3, r3, #1
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d001      	beq.n	800aed6 <osThreadNew+0x72>
        return (NULL);
 800aed2:	2300      	movs	r3, #0
 800aed4:	e054      	b.n	800af80 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	695b      	ldr	r3, [r3, #20]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d003      	beq.n	800aee6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	695b      	ldr	r3, [r3, #20]
 800aee2:	089b      	lsrs	r3, r3, #2
 800aee4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	689b      	ldr	r3, [r3, #8]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d00e      	beq.n	800af0c <osThreadNew+0xa8>
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	68db      	ldr	r3, [r3, #12]
 800aef2:	2ba7      	cmp	r3, #167	@ 0xa7
 800aef4:	d90a      	bls.n	800af0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d006      	beq.n	800af0c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	695b      	ldr	r3, [r3, #20]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d002      	beq.n	800af0c <osThreadNew+0xa8>
        mem = 1;
 800af06:	2301      	movs	r3, #1
 800af08:	61bb      	str	r3, [r7, #24]
 800af0a:	e010      	b.n	800af2e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	689b      	ldr	r3, [r3, #8]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d10c      	bne.n	800af2e <osThreadNew+0xca>
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	68db      	ldr	r3, [r3, #12]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d108      	bne.n	800af2e <osThreadNew+0xca>
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	691b      	ldr	r3, [r3, #16]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d104      	bne.n	800af2e <osThreadNew+0xca>
          mem = 0;
 800af24:	2300      	movs	r3, #0
 800af26:	61bb      	str	r3, [r7, #24]
 800af28:	e001      	b.n	800af2e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800af2a:	2300      	movs	r3, #0
 800af2c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800af2e:	69bb      	ldr	r3, [r7, #24]
 800af30:	2b01      	cmp	r3, #1
 800af32:	d110      	bne.n	800af56 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800af38:	687a      	ldr	r2, [r7, #4]
 800af3a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800af3c:	9202      	str	r2, [sp, #8]
 800af3e:	9301      	str	r3, [sp, #4]
 800af40:	69fb      	ldr	r3, [r7, #28]
 800af42:	9300      	str	r3, [sp, #0]
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	6a3a      	ldr	r2, [r7, #32]
 800af48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af4a:	68f8      	ldr	r0, [r7, #12]
 800af4c:	f001 fa58 	bl	800c400 <xTaskCreateStatic>
 800af50:	4603      	mov	r3, r0
 800af52:	613b      	str	r3, [r7, #16]
 800af54:	e013      	b.n	800af7e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800af56:	69bb      	ldr	r3, [r7, #24]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d110      	bne.n	800af7e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800af5c:	6a3b      	ldr	r3, [r7, #32]
 800af5e:	b29a      	uxth	r2, r3
 800af60:	f107 0310 	add.w	r3, r7, #16
 800af64:	9301      	str	r3, [sp, #4]
 800af66:	69fb      	ldr	r3, [r7, #28]
 800af68:	9300      	str	r3, [sp, #0]
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af6e:	68f8      	ldr	r0, [r7, #12]
 800af70:	f001 faa6 	bl	800c4c0 <xTaskCreate>
 800af74:	4603      	mov	r3, r0
 800af76:	2b01      	cmp	r3, #1
 800af78:	d001      	beq.n	800af7e <osThreadNew+0x11a>
            hTask = NULL;
 800af7a:	2300      	movs	r3, #0
 800af7c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800af7e:	693b      	ldr	r3, [r7, #16]
}
 800af80:	4618      	mov	r0, r3
 800af82:	3728      	adds	r7, #40	@ 0x28
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800af88:	b580      	push	{r7, lr}
 800af8a:	b084      	sub	sp, #16
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af90:	f3ef 8305 	mrs	r3, IPSR
 800af94:	60bb      	str	r3, [r7, #8]
  return(result);
 800af96:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d003      	beq.n	800afa4 <osDelay+0x1c>
    stat = osErrorISR;
 800af9c:	f06f 0305 	mvn.w	r3, #5
 800afa0:	60fb      	str	r3, [r7, #12]
 800afa2:	e007      	b.n	800afb4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800afa4:	2300      	movs	r3, #0
 800afa6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d002      	beq.n	800afb4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f001 fbe4 	bl	800c77c <vTaskDelay>
    }
  }

  return (stat);
 800afb4:	68fb      	ldr	r3, [r7, #12]
}
 800afb6:	4618      	mov	r0, r3
 800afb8:	3710      	adds	r7, #16
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}
	...

0800afc0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800afc0:	b480      	push	{r7}
 800afc2:	b085      	sub	sp, #20
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	60f8      	str	r0, [r7, #12]
 800afc8:	60b9      	str	r1, [r7, #8]
 800afca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	4a07      	ldr	r2, [pc, #28]	@ (800afec <vApplicationGetIdleTaskMemory+0x2c>)
 800afd0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	4a06      	ldr	r2, [pc, #24]	@ (800aff0 <vApplicationGetIdleTaskMemory+0x30>)
 800afd6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2280      	movs	r2, #128	@ 0x80
 800afdc:	601a      	str	r2, [r3, #0]
}
 800afde:	bf00      	nop
 800afe0:	3714      	adds	r7, #20
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr
 800afea:	bf00      	nop
 800afec:	24000478 	.word	0x24000478
 800aff0:	24000520 	.word	0x24000520

0800aff4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800aff4:	b480      	push	{r7}
 800aff6:	b085      	sub	sp, #20
 800aff8:	af00      	add	r7, sp, #0
 800affa:	60f8      	str	r0, [r7, #12]
 800affc:	60b9      	str	r1, [r7, #8]
 800affe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	4a07      	ldr	r2, [pc, #28]	@ (800b020 <vApplicationGetTimerTaskMemory+0x2c>)
 800b004:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	4a06      	ldr	r2, [pc, #24]	@ (800b024 <vApplicationGetTimerTaskMemory+0x30>)
 800b00a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b012:	601a      	str	r2, [r3, #0]
}
 800b014:	bf00      	nop
 800b016:	3714      	adds	r7, #20
 800b018:	46bd      	mov	sp, r7
 800b01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01e:	4770      	bx	lr
 800b020:	24000720 	.word	0x24000720
 800b024:	240007c8 	.word	0x240007c8

0800b028 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b08a      	sub	sp, #40	@ 0x28
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b030:	2300      	movs	r3, #0
 800b032:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b034:	f001 fc48 	bl	800c8c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b038:	4b5c      	ldr	r3, [pc, #368]	@ (800b1ac <pvPortMalloc+0x184>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d101      	bne.n	800b044 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b040:	f000 f924 	bl	800b28c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b044:	4b5a      	ldr	r3, [pc, #360]	@ (800b1b0 <pvPortMalloc+0x188>)
 800b046:	681a      	ldr	r2, [r3, #0]
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	4013      	ands	r3, r2
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	f040 8095 	bne.w	800b17c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d01e      	beq.n	800b096 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b058:	2208      	movs	r2, #8
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	4413      	add	r3, r2
 800b05e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f003 0307 	and.w	r3, r3, #7
 800b066:	2b00      	cmp	r3, #0
 800b068:	d015      	beq.n	800b096 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f023 0307 	bic.w	r3, r3, #7
 800b070:	3308      	adds	r3, #8
 800b072:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f003 0307 	and.w	r3, r3, #7
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d00b      	beq.n	800b096 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b082:	f383 8811 	msr	BASEPRI, r3
 800b086:	f3bf 8f6f 	isb	sy
 800b08a:	f3bf 8f4f 	dsb	sy
 800b08e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b090:	bf00      	nop
 800b092:	bf00      	nop
 800b094:	e7fd      	b.n	800b092 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d06f      	beq.n	800b17c <pvPortMalloc+0x154>
 800b09c:	4b45      	ldr	r3, [pc, #276]	@ (800b1b4 <pvPortMalloc+0x18c>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	687a      	ldr	r2, [r7, #4]
 800b0a2:	429a      	cmp	r2, r3
 800b0a4:	d86a      	bhi.n	800b17c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b0a6:	4b44      	ldr	r3, [pc, #272]	@ (800b1b8 <pvPortMalloc+0x190>)
 800b0a8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b0aa:	4b43      	ldr	r3, [pc, #268]	@ (800b1b8 <pvPortMalloc+0x190>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b0b0:	e004      	b.n	800b0bc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b0b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0be:	685b      	ldr	r3, [r3, #4]
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	429a      	cmp	r2, r3
 800b0c4:	d903      	bls.n	800b0ce <pvPortMalloc+0xa6>
 800b0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d1f1      	bne.n	800b0b2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b0ce:	4b37      	ldr	r3, [pc, #220]	@ (800b1ac <pvPortMalloc+0x184>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d051      	beq.n	800b17c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b0d8:	6a3b      	ldr	r3, [r7, #32]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	2208      	movs	r2, #8
 800b0de:	4413      	add	r3, r2
 800b0e0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0e4:	681a      	ldr	r2, [r3, #0]
 800b0e6:	6a3b      	ldr	r3, [r7, #32]
 800b0e8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b0ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ec:	685a      	ldr	r2, [r3, #4]
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	1ad2      	subs	r2, r2, r3
 800b0f2:	2308      	movs	r3, #8
 800b0f4:	005b      	lsls	r3, r3, #1
 800b0f6:	429a      	cmp	r2, r3
 800b0f8:	d920      	bls.n	800b13c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b0fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	4413      	add	r3, r2
 800b100:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b102:	69bb      	ldr	r3, [r7, #24]
 800b104:	f003 0307 	and.w	r3, r3, #7
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d00b      	beq.n	800b124 <pvPortMalloc+0xfc>
	__asm volatile
 800b10c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b110:	f383 8811 	msr	BASEPRI, r3
 800b114:	f3bf 8f6f 	isb	sy
 800b118:	f3bf 8f4f 	dsb	sy
 800b11c:	613b      	str	r3, [r7, #16]
}
 800b11e:	bf00      	nop
 800b120:	bf00      	nop
 800b122:	e7fd      	b.n	800b120 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b126:	685a      	ldr	r2, [r3, #4]
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	1ad2      	subs	r2, r2, r3
 800b12c:	69bb      	ldr	r3, [r7, #24]
 800b12e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b132:	687a      	ldr	r2, [r7, #4]
 800b134:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b136:	69b8      	ldr	r0, [r7, #24]
 800b138:	f000 f90a 	bl	800b350 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b13c:	4b1d      	ldr	r3, [pc, #116]	@ (800b1b4 <pvPortMalloc+0x18c>)
 800b13e:	681a      	ldr	r2, [r3, #0]
 800b140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b142:	685b      	ldr	r3, [r3, #4]
 800b144:	1ad3      	subs	r3, r2, r3
 800b146:	4a1b      	ldr	r2, [pc, #108]	@ (800b1b4 <pvPortMalloc+0x18c>)
 800b148:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b14a:	4b1a      	ldr	r3, [pc, #104]	@ (800b1b4 <pvPortMalloc+0x18c>)
 800b14c:	681a      	ldr	r2, [r3, #0]
 800b14e:	4b1b      	ldr	r3, [pc, #108]	@ (800b1bc <pvPortMalloc+0x194>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	429a      	cmp	r2, r3
 800b154:	d203      	bcs.n	800b15e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b156:	4b17      	ldr	r3, [pc, #92]	@ (800b1b4 <pvPortMalloc+0x18c>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	4a18      	ldr	r2, [pc, #96]	@ (800b1bc <pvPortMalloc+0x194>)
 800b15c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b15e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b160:	685a      	ldr	r2, [r3, #4]
 800b162:	4b13      	ldr	r3, [pc, #76]	@ (800b1b0 <pvPortMalloc+0x188>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	431a      	orrs	r2, r3
 800b168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b16a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b16e:	2200      	movs	r2, #0
 800b170:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b172:	4b13      	ldr	r3, [pc, #76]	@ (800b1c0 <pvPortMalloc+0x198>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	3301      	adds	r3, #1
 800b178:	4a11      	ldr	r2, [pc, #68]	@ (800b1c0 <pvPortMalloc+0x198>)
 800b17a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b17c:	f001 fbb2 	bl	800c8e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b180:	69fb      	ldr	r3, [r7, #28]
 800b182:	f003 0307 	and.w	r3, r3, #7
 800b186:	2b00      	cmp	r3, #0
 800b188:	d00b      	beq.n	800b1a2 <pvPortMalloc+0x17a>
	__asm volatile
 800b18a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b18e:	f383 8811 	msr	BASEPRI, r3
 800b192:	f3bf 8f6f 	isb	sy
 800b196:	f3bf 8f4f 	dsb	sy
 800b19a:	60fb      	str	r3, [r7, #12]
}
 800b19c:	bf00      	nop
 800b19e:	bf00      	nop
 800b1a0:	e7fd      	b.n	800b19e <pvPortMalloc+0x176>
	return pvReturn;
 800b1a2:	69fb      	ldr	r3, [r7, #28]
}
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	3728      	adds	r7, #40	@ 0x28
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}
 800b1ac:	240047d0 	.word	0x240047d0
 800b1b0:	240047e4 	.word	0x240047e4
 800b1b4:	240047d4 	.word	0x240047d4
 800b1b8:	240047c8 	.word	0x240047c8
 800b1bc:	240047d8 	.word	0x240047d8
 800b1c0:	240047dc 	.word	0x240047dc

0800b1c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b086      	sub	sp, #24
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d04f      	beq.n	800b276 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b1d6:	2308      	movs	r3, #8
 800b1d8:	425b      	negs	r3, r3
 800b1da:	697a      	ldr	r2, [r7, #20]
 800b1dc:	4413      	add	r3, r2
 800b1de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b1e0:	697b      	ldr	r3, [r7, #20]
 800b1e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b1e4:	693b      	ldr	r3, [r7, #16]
 800b1e6:	685a      	ldr	r2, [r3, #4]
 800b1e8:	4b25      	ldr	r3, [pc, #148]	@ (800b280 <vPortFree+0xbc>)
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	4013      	ands	r3, r2
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d10b      	bne.n	800b20a <vPortFree+0x46>
	__asm volatile
 800b1f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1f6:	f383 8811 	msr	BASEPRI, r3
 800b1fa:	f3bf 8f6f 	isb	sy
 800b1fe:	f3bf 8f4f 	dsb	sy
 800b202:	60fb      	str	r3, [r7, #12]
}
 800b204:	bf00      	nop
 800b206:	bf00      	nop
 800b208:	e7fd      	b.n	800b206 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b20a:	693b      	ldr	r3, [r7, #16]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d00b      	beq.n	800b22a <vPortFree+0x66>
	__asm volatile
 800b212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b216:	f383 8811 	msr	BASEPRI, r3
 800b21a:	f3bf 8f6f 	isb	sy
 800b21e:	f3bf 8f4f 	dsb	sy
 800b222:	60bb      	str	r3, [r7, #8]
}
 800b224:	bf00      	nop
 800b226:	bf00      	nop
 800b228:	e7fd      	b.n	800b226 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b22a:	693b      	ldr	r3, [r7, #16]
 800b22c:	685a      	ldr	r2, [r3, #4]
 800b22e:	4b14      	ldr	r3, [pc, #80]	@ (800b280 <vPortFree+0xbc>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	4013      	ands	r3, r2
 800b234:	2b00      	cmp	r3, #0
 800b236:	d01e      	beq.n	800b276 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b238:	693b      	ldr	r3, [r7, #16]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d11a      	bne.n	800b276 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b240:	693b      	ldr	r3, [r7, #16]
 800b242:	685a      	ldr	r2, [r3, #4]
 800b244:	4b0e      	ldr	r3, [pc, #56]	@ (800b280 <vPortFree+0xbc>)
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	43db      	mvns	r3, r3
 800b24a:	401a      	ands	r2, r3
 800b24c:	693b      	ldr	r3, [r7, #16]
 800b24e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b250:	f001 fb3a 	bl	800c8c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b254:	693b      	ldr	r3, [r7, #16]
 800b256:	685a      	ldr	r2, [r3, #4]
 800b258:	4b0a      	ldr	r3, [pc, #40]	@ (800b284 <vPortFree+0xc0>)
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	4413      	add	r3, r2
 800b25e:	4a09      	ldr	r2, [pc, #36]	@ (800b284 <vPortFree+0xc0>)
 800b260:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b262:	6938      	ldr	r0, [r7, #16]
 800b264:	f000 f874 	bl	800b350 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b268:	4b07      	ldr	r3, [pc, #28]	@ (800b288 <vPortFree+0xc4>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	3301      	adds	r3, #1
 800b26e:	4a06      	ldr	r2, [pc, #24]	@ (800b288 <vPortFree+0xc4>)
 800b270:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b272:	f001 fb37 	bl	800c8e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b276:	bf00      	nop
 800b278:	3718      	adds	r7, #24
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bd80      	pop	{r7, pc}
 800b27e:	bf00      	nop
 800b280:	240047e4 	.word	0x240047e4
 800b284:	240047d4 	.word	0x240047d4
 800b288:	240047e0 	.word	0x240047e0

0800b28c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b28c:	b480      	push	{r7}
 800b28e:	b085      	sub	sp, #20
 800b290:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b292:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b296:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b298:	4b27      	ldr	r3, [pc, #156]	@ (800b338 <prvHeapInit+0xac>)
 800b29a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	f003 0307 	and.w	r3, r3, #7
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d00c      	beq.n	800b2c0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	3307      	adds	r3, #7
 800b2aa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	f023 0307 	bic.w	r3, r3, #7
 800b2b2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b2b4:	68ba      	ldr	r2, [r7, #8]
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	1ad3      	subs	r3, r2, r3
 800b2ba:	4a1f      	ldr	r2, [pc, #124]	@ (800b338 <prvHeapInit+0xac>)
 800b2bc:	4413      	add	r3, r2
 800b2be:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b2c4:	4a1d      	ldr	r2, [pc, #116]	@ (800b33c <prvHeapInit+0xb0>)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b2ca:	4b1c      	ldr	r3, [pc, #112]	@ (800b33c <prvHeapInit+0xb0>)
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	68ba      	ldr	r2, [r7, #8]
 800b2d4:	4413      	add	r3, r2
 800b2d6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b2d8:	2208      	movs	r2, #8
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	1a9b      	subs	r3, r3, r2
 800b2de:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	f023 0307 	bic.w	r3, r3, #7
 800b2e6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	4a15      	ldr	r2, [pc, #84]	@ (800b340 <prvHeapInit+0xb4>)
 800b2ec:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b2ee:	4b14      	ldr	r3, [pc, #80]	@ (800b340 <prvHeapInit+0xb4>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b2f6:	4b12      	ldr	r3, [pc, #72]	@ (800b340 <prvHeapInit+0xb4>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	68fa      	ldr	r2, [r7, #12]
 800b306:	1ad2      	subs	r2, r2, r3
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b30c:	4b0c      	ldr	r3, [pc, #48]	@ (800b340 <prvHeapInit+0xb4>)
 800b30e:	681a      	ldr	r2, [r3, #0]
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	685b      	ldr	r3, [r3, #4]
 800b318:	4a0a      	ldr	r2, [pc, #40]	@ (800b344 <prvHeapInit+0xb8>)
 800b31a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	685b      	ldr	r3, [r3, #4]
 800b320:	4a09      	ldr	r2, [pc, #36]	@ (800b348 <prvHeapInit+0xbc>)
 800b322:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b324:	4b09      	ldr	r3, [pc, #36]	@ (800b34c <prvHeapInit+0xc0>)
 800b326:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b32a:	601a      	str	r2, [r3, #0]
}
 800b32c:	bf00      	nop
 800b32e:	3714      	adds	r7, #20
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr
 800b338:	24000bc8 	.word	0x24000bc8
 800b33c:	240047c8 	.word	0x240047c8
 800b340:	240047d0 	.word	0x240047d0
 800b344:	240047d8 	.word	0x240047d8
 800b348:	240047d4 	.word	0x240047d4
 800b34c:	240047e4 	.word	0x240047e4

0800b350 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b350:	b480      	push	{r7}
 800b352:	b085      	sub	sp, #20
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b358:	4b28      	ldr	r3, [pc, #160]	@ (800b3fc <prvInsertBlockIntoFreeList+0xac>)
 800b35a:	60fb      	str	r3, [r7, #12]
 800b35c:	e002      	b.n	800b364 <prvInsertBlockIntoFreeList+0x14>
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	60fb      	str	r3, [r7, #12]
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	687a      	ldr	r2, [r7, #4]
 800b36a:	429a      	cmp	r2, r3
 800b36c:	d8f7      	bhi.n	800b35e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	685b      	ldr	r3, [r3, #4]
 800b376:	68ba      	ldr	r2, [r7, #8]
 800b378:	4413      	add	r3, r2
 800b37a:	687a      	ldr	r2, [r7, #4]
 800b37c:	429a      	cmp	r2, r3
 800b37e:	d108      	bne.n	800b392 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	685a      	ldr	r2, [r3, #4]
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	685b      	ldr	r3, [r3, #4]
 800b388:	441a      	add	r2, r3
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	685b      	ldr	r3, [r3, #4]
 800b39a:	68ba      	ldr	r2, [r7, #8]
 800b39c:	441a      	add	r2, r3
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	429a      	cmp	r2, r3
 800b3a4:	d118      	bne.n	800b3d8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681a      	ldr	r2, [r3, #0]
 800b3aa:	4b15      	ldr	r3, [pc, #84]	@ (800b400 <prvInsertBlockIntoFreeList+0xb0>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	429a      	cmp	r2, r3
 800b3b0:	d00d      	beq.n	800b3ce <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	685a      	ldr	r2, [r3, #4]
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	685b      	ldr	r3, [r3, #4]
 800b3bc:	441a      	add	r2, r3
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	681a      	ldr	r2, [r3, #0]
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	601a      	str	r2, [r3, #0]
 800b3cc:	e008      	b.n	800b3e0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b3ce:	4b0c      	ldr	r3, [pc, #48]	@ (800b400 <prvInsertBlockIntoFreeList+0xb0>)
 800b3d0:	681a      	ldr	r2, [r3, #0]
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	601a      	str	r2, [r3, #0]
 800b3d6:	e003      	b.n	800b3e0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681a      	ldr	r2, [r3, #0]
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b3e0:	68fa      	ldr	r2, [r7, #12]
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d002      	beq.n	800b3ee <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	687a      	ldr	r2, [r7, #4]
 800b3ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b3ee:	bf00      	nop
 800b3f0:	3714      	adds	r7, #20
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f8:	4770      	bx	lr
 800b3fa:	bf00      	nop
 800b3fc:	240047c8 	.word	0x240047c8
 800b400:	240047d0 	.word	0x240047d0

0800b404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b404:	b480      	push	{r7}
 800b406:	b083      	sub	sp, #12
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f103 0208 	add.w	r2, r3, #8
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	f04f 32ff 	mov.w	r2, #4294967295
 800b41c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f103 0208 	add.w	r2, r3, #8
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f103 0208 	add.w	r2, r3, #8
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2200      	movs	r2, #0
 800b436:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b438:	bf00      	nop
 800b43a:	370c      	adds	r7, #12
 800b43c:	46bd      	mov	sp, r7
 800b43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b442:	4770      	bx	lr

0800b444 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b444:	b480      	push	{r7}
 800b446:	b083      	sub	sp, #12
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2200      	movs	r2, #0
 800b450:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b452:	bf00      	nop
 800b454:	370c      	adds	r7, #12
 800b456:	46bd      	mov	sp, r7
 800b458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45c:	4770      	bx	lr

0800b45e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b45e:	b480      	push	{r7}
 800b460:	b085      	sub	sp, #20
 800b462:	af00      	add	r7, sp, #0
 800b464:	6078      	str	r0, [r7, #4]
 800b466:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	685b      	ldr	r3, [r3, #4]
 800b46c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	68fa      	ldr	r2, [r7, #12]
 800b472:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	689a      	ldr	r2, [r3, #8]
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	689b      	ldr	r3, [r3, #8]
 800b480:	683a      	ldr	r2, [r7, #0]
 800b482:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	683a      	ldr	r2, [r7, #0]
 800b488:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	687a      	ldr	r2, [r7, #4]
 800b48e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	1c5a      	adds	r2, r3, #1
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	601a      	str	r2, [r3, #0]
}
 800b49a:	bf00      	nop
 800b49c:	3714      	adds	r7, #20
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a4:	4770      	bx	lr

0800b4a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b4a6:	b480      	push	{r7}
 800b4a8:	b085      	sub	sp, #20
 800b4aa:	af00      	add	r7, sp, #0
 800b4ac:	6078      	str	r0, [r7, #4]
 800b4ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4bc:	d103      	bne.n	800b4c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	691b      	ldr	r3, [r3, #16]
 800b4c2:	60fb      	str	r3, [r7, #12]
 800b4c4:	e00c      	b.n	800b4e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	3308      	adds	r3, #8
 800b4ca:	60fb      	str	r3, [r7, #12]
 800b4cc:	e002      	b.n	800b4d4 <vListInsert+0x2e>
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	60fb      	str	r3, [r7, #12]
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	685b      	ldr	r3, [r3, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	68ba      	ldr	r2, [r7, #8]
 800b4dc:	429a      	cmp	r2, r3
 800b4de:	d2f6      	bcs.n	800b4ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	685a      	ldr	r2, [r3, #4]
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	685b      	ldr	r3, [r3, #4]
 800b4ec:	683a      	ldr	r2, [r7, #0]
 800b4ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	68fa      	ldr	r2, [r7, #12]
 800b4f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	683a      	ldr	r2, [r7, #0]
 800b4fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	687a      	ldr	r2, [r7, #4]
 800b500:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	1c5a      	adds	r2, r3, #1
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	601a      	str	r2, [r3, #0]
}
 800b50c:	bf00      	nop
 800b50e:	3714      	adds	r7, #20
 800b510:	46bd      	mov	sp, r7
 800b512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b516:	4770      	bx	lr

0800b518 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b518:	b480      	push	{r7}
 800b51a:	b085      	sub	sp, #20
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	691b      	ldr	r3, [r3, #16]
 800b524:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	685b      	ldr	r3, [r3, #4]
 800b52a:	687a      	ldr	r2, [r7, #4]
 800b52c:	6892      	ldr	r2, [r2, #8]
 800b52e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	689b      	ldr	r3, [r3, #8]
 800b534:	687a      	ldr	r2, [r7, #4]
 800b536:	6852      	ldr	r2, [r2, #4]
 800b538:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	685b      	ldr	r3, [r3, #4]
 800b53e:	687a      	ldr	r2, [r7, #4]
 800b540:	429a      	cmp	r2, r3
 800b542:	d103      	bne.n	800b54c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	689a      	ldr	r2, [r3, #8]
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2200      	movs	r2, #0
 800b550:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	1e5a      	subs	r2, r3, #1
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
}
 800b560:	4618      	mov	r0, r3
 800b562:	3714      	adds	r7, #20
 800b564:	46bd      	mov	sp, r7
 800b566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56a:	4770      	bx	lr

0800b56c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b56c:	b480      	push	{r7}
 800b56e:	b085      	sub	sp, #20
 800b570:	af00      	add	r7, sp, #0
 800b572:	60f8      	str	r0, [r7, #12]
 800b574:	60b9      	str	r1, [r7, #8]
 800b576:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	3b04      	subs	r3, #4
 800b57c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b584:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	3b04      	subs	r3, #4
 800b58a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	f023 0201 	bic.w	r2, r3, #1
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	3b04      	subs	r3, #4
 800b59a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b59c:	4a0c      	ldr	r2, [pc, #48]	@ (800b5d0 <pxPortInitialiseStack+0x64>)
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	3b14      	subs	r3, #20
 800b5a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b5a8:	687a      	ldr	r2, [r7, #4]
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	3b04      	subs	r3, #4
 800b5b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	f06f 0202 	mvn.w	r2, #2
 800b5ba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	3b20      	subs	r3, #32
 800b5c0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b5c2:	68fb      	ldr	r3, [r7, #12]
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3714      	adds	r7, #20
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr
 800b5d0:	0800b5d5 	.word	0x0800b5d5

0800b5d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b085      	sub	sp, #20
 800b5d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b5da:	2300      	movs	r3, #0
 800b5dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b5de:	4b13      	ldr	r3, [pc, #76]	@ (800b62c <prvTaskExitError+0x58>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5e6:	d00b      	beq.n	800b600 <prvTaskExitError+0x2c>
	__asm volatile
 800b5e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ec:	f383 8811 	msr	BASEPRI, r3
 800b5f0:	f3bf 8f6f 	isb	sy
 800b5f4:	f3bf 8f4f 	dsb	sy
 800b5f8:	60fb      	str	r3, [r7, #12]
}
 800b5fa:	bf00      	nop
 800b5fc:	bf00      	nop
 800b5fe:	e7fd      	b.n	800b5fc <prvTaskExitError+0x28>
	__asm volatile
 800b600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b604:	f383 8811 	msr	BASEPRI, r3
 800b608:	f3bf 8f6f 	isb	sy
 800b60c:	f3bf 8f4f 	dsb	sy
 800b610:	60bb      	str	r3, [r7, #8]
}
 800b612:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b614:	bf00      	nop
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d0fc      	beq.n	800b616 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b61c:	bf00      	nop
 800b61e:	bf00      	nop
 800b620:	3714      	adds	r7, #20
 800b622:	46bd      	mov	sp, r7
 800b624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b628:	4770      	bx	lr
 800b62a:	bf00      	nop
 800b62c:	24000018 	.word	0x24000018

0800b630 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b630:	4b07      	ldr	r3, [pc, #28]	@ (800b650 <pxCurrentTCBConst2>)
 800b632:	6819      	ldr	r1, [r3, #0]
 800b634:	6808      	ldr	r0, [r1, #0]
 800b636:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b63a:	f380 8809 	msr	PSP, r0
 800b63e:	f3bf 8f6f 	isb	sy
 800b642:	f04f 0000 	mov.w	r0, #0
 800b646:	f380 8811 	msr	BASEPRI, r0
 800b64a:	4770      	bx	lr
 800b64c:	f3af 8000 	nop.w

0800b650 <pxCurrentTCBConst2>:
 800b650:	24004830 	.word	0x24004830
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b654:	bf00      	nop
 800b656:	bf00      	nop

0800b658 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b658:	4808      	ldr	r0, [pc, #32]	@ (800b67c <prvPortStartFirstTask+0x24>)
 800b65a:	6800      	ldr	r0, [r0, #0]
 800b65c:	6800      	ldr	r0, [r0, #0]
 800b65e:	f380 8808 	msr	MSP, r0
 800b662:	f04f 0000 	mov.w	r0, #0
 800b666:	f380 8814 	msr	CONTROL, r0
 800b66a:	b662      	cpsie	i
 800b66c:	b661      	cpsie	f
 800b66e:	f3bf 8f4f 	dsb	sy
 800b672:	f3bf 8f6f 	isb	sy
 800b676:	df00      	svc	0
 800b678:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b67a:	bf00      	nop
 800b67c:	e000ed08 	.word	0xe000ed08

0800b680 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b086      	sub	sp, #24
 800b684:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b686:	4b47      	ldr	r3, [pc, #284]	@ (800b7a4 <xPortStartScheduler+0x124>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	4a47      	ldr	r2, [pc, #284]	@ (800b7a8 <xPortStartScheduler+0x128>)
 800b68c:	4293      	cmp	r3, r2
 800b68e:	d10b      	bne.n	800b6a8 <xPortStartScheduler+0x28>
	__asm volatile
 800b690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b694:	f383 8811 	msr	BASEPRI, r3
 800b698:	f3bf 8f6f 	isb	sy
 800b69c:	f3bf 8f4f 	dsb	sy
 800b6a0:	60fb      	str	r3, [r7, #12]
}
 800b6a2:	bf00      	nop
 800b6a4:	bf00      	nop
 800b6a6:	e7fd      	b.n	800b6a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b6a8:	4b3e      	ldr	r3, [pc, #248]	@ (800b7a4 <xPortStartScheduler+0x124>)
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	4a3f      	ldr	r2, [pc, #252]	@ (800b7ac <xPortStartScheduler+0x12c>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d10b      	bne.n	800b6ca <xPortStartScheduler+0x4a>
	__asm volatile
 800b6b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6b6:	f383 8811 	msr	BASEPRI, r3
 800b6ba:	f3bf 8f6f 	isb	sy
 800b6be:	f3bf 8f4f 	dsb	sy
 800b6c2:	613b      	str	r3, [r7, #16]
}
 800b6c4:	bf00      	nop
 800b6c6:	bf00      	nop
 800b6c8:	e7fd      	b.n	800b6c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b6ca:	4b39      	ldr	r3, [pc, #228]	@ (800b7b0 <xPortStartScheduler+0x130>)
 800b6cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b6ce:	697b      	ldr	r3, [r7, #20]
 800b6d0:	781b      	ldrb	r3, [r3, #0]
 800b6d2:	b2db      	uxtb	r3, r3
 800b6d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b6d6:	697b      	ldr	r3, [r7, #20]
 800b6d8:	22ff      	movs	r2, #255	@ 0xff
 800b6da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b6dc:	697b      	ldr	r3, [r7, #20]
 800b6de:	781b      	ldrb	r3, [r3, #0]
 800b6e0:	b2db      	uxtb	r3, r3
 800b6e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b6e4:	78fb      	ldrb	r3, [r7, #3]
 800b6e6:	b2db      	uxtb	r3, r3
 800b6e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b6ec:	b2da      	uxtb	r2, r3
 800b6ee:	4b31      	ldr	r3, [pc, #196]	@ (800b7b4 <xPortStartScheduler+0x134>)
 800b6f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b6f2:	4b31      	ldr	r3, [pc, #196]	@ (800b7b8 <xPortStartScheduler+0x138>)
 800b6f4:	2207      	movs	r2, #7
 800b6f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b6f8:	e009      	b.n	800b70e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b6fa:	4b2f      	ldr	r3, [pc, #188]	@ (800b7b8 <xPortStartScheduler+0x138>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	3b01      	subs	r3, #1
 800b700:	4a2d      	ldr	r2, [pc, #180]	@ (800b7b8 <xPortStartScheduler+0x138>)
 800b702:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b704:	78fb      	ldrb	r3, [r7, #3]
 800b706:	b2db      	uxtb	r3, r3
 800b708:	005b      	lsls	r3, r3, #1
 800b70a:	b2db      	uxtb	r3, r3
 800b70c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b70e:	78fb      	ldrb	r3, [r7, #3]
 800b710:	b2db      	uxtb	r3, r3
 800b712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b716:	2b80      	cmp	r3, #128	@ 0x80
 800b718:	d0ef      	beq.n	800b6fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b71a:	4b27      	ldr	r3, [pc, #156]	@ (800b7b8 <xPortStartScheduler+0x138>)
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	f1c3 0307 	rsb	r3, r3, #7
 800b722:	2b04      	cmp	r3, #4
 800b724:	d00b      	beq.n	800b73e <xPortStartScheduler+0xbe>
	__asm volatile
 800b726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b72a:	f383 8811 	msr	BASEPRI, r3
 800b72e:	f3bf 8f6f 	isb	sy
 800b732:	f3bf 8f4f 	dsb	sy
 800b736:	60bb      	str	r3, [r7, #8]
}
 800b738:	bf00      	nop
 800b73a:	bf00      	nop
 800b73c:	e7fd      	b.n	800b73a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b73e:	4b1e      	ldr	r3, [pc, #120]	@ (800b7b8 <xPortStartScheduler+0x138>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	021b      	lsls	r3, r3, #8
 800b744:	4a1c      	ldr	r2, [pc, #112]	@ (800b7b8 <xPortStartScheduler+0x138>)
 800b746:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b748:	4b1b      	ldr	r3, [pc, #108]	@ (800b7b8 <xPortStartScheduler+0x138>)
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b750:	4a19      	ldr	r2, [pc, #100]	@ (800b7b8 <xPortStartScheduler+0x138>)
 800b752:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	b2da      	uxtb	r2, r3
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b75c:	4b17      	ldr	r3, [pc, #92]	@ (800b7bc <xPortStartScheduler+0x13c>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	4a16      	ldr	r2, [pc, #88]	@ (800b7bc <xPortStartScheduler+0x13c>)
 800b762:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b766:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b768:	4b14      	ldr	r3, [pc, #80]	@ (800b7bc <xPortStartScheduler+0x13c>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	4a13      	ldr	r2, [pc, #76]	@ (800b7bc <xPortStartScheduler+0x13c>)
 800b76e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b772:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b774:	f000 f8da 	bl	800b92c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b778:	4b11      	ldr	r3, [pc, #68]	@ (800b7c0 <xPortStartScheduler+0x140>)
 800b77a:	2200      	movs	r2, #0
 800b77c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b77e:	f000 f8f9 	bl	800b974 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b782:	4b10      	ldr	r3, [pc, #64]	@ (800b7c4 <xPortStartScheduler+0x144>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	4a0f      	ldr	r2, [pc, #60]	@ (800b7c4 <xPortStartScheduler+0x144>)
 800b788:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b78c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b78e:	f7ff ff63 	bl	800b658 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b792:	f001 fa0f 	bl	800cbb4 <vTaskSwitchContext>
	prvTaskExitError();
 800b796:	f7ff ff1d 	bl	800b5d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b79a:	2300      	movs	r3, #0
}
 800b79c:	4618      	mov	r0, r3
 800b79e:	3718      	adds	r7, #24
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}
 800b7a4:	e000ed00 	.word	0xe000ed00
 800b7a8:	410fc271 	.word	0x410fc271
 800b7ac:	410fc270 	.word	0x410fc270
 800b7b0:	e000e400 	.word	0xe000e400
 800b7b4:	240047e8 	.word	0x240047e8
 800b7b8:	240047ec 	.word	0x240047ec
 800b7bc:	e000ed20 	.word	0xe000ed20
 800b7c0:	24000018 	.word	0x24000018
 800b7c4:	e000ef34 	.word	0xe000ef34

0800b7c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b083      	sub	sp, #12
 800b7cc:	af00      	add	r7, sp, #0
	__asm volatile
 800b7ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7d2:	f383 8811 	msr	BASEPRI, r3
 800b7d6:	f3bf 8f6f 	isb	sy
 800b7da:	f3bf 8f4f 	dsb	sy
 800b7de:	607b      	str	r3, [r7, #4]
}
 800b7e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b7e2:	4b10      	ldr	r3, [pc, #64]	@ (800b824 <vPortEnterCritical+0x5c>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	3301      	adds	r3, #1
 800b7e8:	4a0e      	ldr	r2, [pc, #56]	@ (800b824 <vPortEnterCritical+0x5c>)
 800b7ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b7ec:	4b0d      	ldr	r3, [pc, #52]	@ (800b824 <vPortEnterCritical+0x5c>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	2b01      	cmp	r3, #1
 800b7f2:	d110      	bne.n	800b816 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b7f4:	4b0c      	ldr	r3, [pc, #48]	@ (800b828 <vPortEnterCritical+0x60>)
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	b2db      	uxtb	r3, r3
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d00b      	beq.n	800b816 <vPortEnterCritical+0x4e>
	__asm volatile
 800b7fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b802:	f383 8811 	msr	BASEPRI, r3
 800b806:	f3bf 8f6f 	isb	sy
 800b80a:	f3bf 8f4f 	dsb	sy
 800b80e:	603b      	str	r3, [r7, #0]
}
 800b810:	bf00      	nop
 800b812:	bf00      	nop
 800b814:	e7fd      	b.n	800b812 <vPortEnterCritical+0x4a>
	}
}
 800b816:	bf00      	nop
 800b818:	370c      	adds	r7, #12
 800b81a:	46bd      	mov	sp, r7
 800b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b820:	4770      	bx	lr
 800b822:	bf00      	nop
 800b824:	24000018 	.word	0x24000018
 800b828:	e000ed04 	.word	0xe000ed04

0800b82c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b82c:	b480      	push	{r7}
 800b82e:	b083      	sub	sp, #12
 800b830:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b832:	4b12      	ldr	r3, [pc, #72]	@ (800b87c <vPortExitCritical+0x50>)
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d10b      	bne.n	800b852 <vPortExitCritical+0x26>
	__asm volatile
 800b83a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b83e:	f383 8811 	msr	BASEPRI, r3
 800b842:	f3bf 8f6f 	isb	sy
 800b846:	f3bf 8f4f 	dsb	sy
 800b84a:	607b      	str	r3, [r7, #4]
}
 800b84c:	bf00      	nop
 800b84e:	bf00      	nop
 800b850:	e7fd      	b.n	800b84e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b852:	4b0a      	ldr	r3, [pc, #40]	@ (800b87c <vPortExitCritical+0x50>)
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	3b01      	subs	r3, #1
 800b858:	4a08      	ldr	r2, [pc, #32]	@ (800b87c <vPortExitCritical+0x50>)
 800b85a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b85c:	4b07      	ldr	r3, [pc, #28]	@ (800b87c <vPortExitCritical+0x50>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d105      	bne.n	800b870 <vPortExitCritical+0x44>
 800b864:	2300      	movs	r3, #0
 800b866:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b86e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b870:	bf00      	nop
 800b872:	370c      	adds	r7, #12
 800b874:	46bd      	mov	sp, r7
 800b876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87a:	4770      	bx	lr
 800b87c:	24000018 	.word	0x24000018

0800b880 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b880:	f3ef 8009 	mrs	r0, PSP
 800b884:	f3bf 8f6f 	isb	sy
 800b888:	4b15      	ldr	r3, [pc, #84]	@ (800b8e0 <pxCurrentTCBConst>)
 800b88a:	681a      	ldr	r2, [r3, #0]
 800b88c:	f01e 0f10 	tst.w	lr, #16
 800b890:	bf08      	it	eq
 800b892:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b896:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b89a:	6010      	str	r0, [r2, #0]
 800b89c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b8a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b8a4:	f380 8811 	msr	BASEPRI, r0
 800b8a8:	f3bf 8f4f 	dsb	sy
 800b8ac:	f3bf 8f6f 	isb	sy
 800b8b0:	f001 f980 	bl	800cbb4 <vTaskSwitchContext>
 800b8b4:	f04f 0000 	mov.w	r0, #0
 800b8b8:	f380 8811 	msr	BASEPRI, r0
 800b8bc:	bc09      	pop	{r0, r3}
 800b8be:	6819      	ldr	r1, [r3, #0]
 800b8c0:	6808      	ldr	r0, [r1, #0]
 800b8c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8c6:	f01e 0f10 	tst.w	lr, #16
 800b8ca:	bf08      	it	eq
 800b8cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b8d0:	f380 8809 	msr	PSP, r0
 800b8d4:	f3bf 8f6f 	isb	sy
 800b8d8:	4770      	bx	lr
 800b8da:	bf00      	nop
 800b8dc:	f3af 8000 	nop.w

0800b8e0 <pxCurrentTCBConst>:
 800b8e0:	24004830 	.word	0x24004830
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b8e4:	bf00      	nop
 800b8e6:	bf00      	nop

0800b8e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b082      	sub	sp, #8
 800b8ec:	af00      	add	r7, sp, #0
	__asm volatile
 800b8ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8f2:	f383 8811 	msr	BASEPRI, r3
 800b8f6:	f3bf 8f6f 	isb	sy
 800b8fa:	f3bf 8f4f 	dsb	sy
 800b8fe:	607b      	str	r3, [r7, #4]
}
 800b900:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b902:	f001 f89d 	bl	800ca40 <xTaskIncrementTick>
 800b906:	4603      	mov	r3, r0
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d003      	beq.n	800b914 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b90c:	4b06      	ldr	r3, [pc, #24]	@ (800b928 <xPortSysTickHandler+0x40>)
 800b90e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b912:	601a      	str	r2, [r3, #0]
 800b914:	2300      	movs	r3, #0
 800b916:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b918:	683b      	ldr	r3, [r7, #0]
 800b91a:	f383 8811 	msr	BASEPRI, r3
}
 800b91e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b920:	bf00      	nop
 800b922:	3708      	adds	r7, #8
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}
 800b928:	e000ed04 	.word	0xe000ed04

0800b92c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b92c:	b480      	push	{r7}
 800b92e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b930:	4b0b      	ldr	r3, [pc, #44]	@ (800b960 <vPortSetupTimerInterrupt+0x34>)
 800b932:	2200      	movs	r2, #0
 800b934:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b936:	4b0b      	ldr	r3, [pc, #44]	@ (800b964 <vPortSetupTimerInterrupt+0x38>)
 800b938:	2200      	movs	r2, #0
 800b93a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b93c:	4b0a      	ldr	r3, [pc, #40]	@ (800b968 <vPortSetupTimerInterrupt+0x3c>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	4a0a      	ldr	r2, [pc, #40]	@ (800b96c <vPortSetupTimerInterrupt+0x40>)
 800b942:	fba2 2303 	umull	r2, r3, r2, r3
 800b946:	099b      	lsrs	r3, r3, #6
 800b948:	4a09      	ldr	r2, [pc, #36]	@ (800b970 <vPortSetupTimerInterrupt+0x44>)
 800b94a:	3b01      	subs	r3, #1
 800b94c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b94e:	4b04      	ldr	r3, [pc, #16]	@ (800b960 <vPortSetupTimerInterrupt+0x34>)
 800b950:	2207      	movs	r2, #7
 800b952:	601a      	str	r2, [r3, #0]
}
 800b954:	bf00      	nop
 800b956:	46bd      	mov	sp, r7
 800b958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95c:	4770      	bx	lr
 800b95e:	bf00      	nop
 800b960:	e000e010 	.word	0xe000e010
 800b964:	e000e018 	.word	0xe000e018
 800b968:	24000000 	.word	0x24000000
 800b96c:	10624dd3 	.word	0x10624dd3
 800b970:	e000e014 	.word	0xe000e014

0800b974 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b974:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b984 <vPortEnableVFP+0x10>
 800b978:	6801      	ldr	r1, [r0, #0]
 800b97a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b97e:	6001      	str	r1, [r0, #0]
 800b980:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b982:	bf00      	nop
 800b984:	e000ed88 	.word	0xe000ed88

0800b988 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b988:	b480      	push	{r7}
 800b98a:	b085      	sub	sp, #20
 800b98c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b98e:	f3ef 8305 	mrs	r3, IPSR
 800b992:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2b0f      	cmp	r3, #15
 800b998:	d915      	bls.n	800b9c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b99a:	4a18      	ldr	r2, [pc, #96]	@ (800b9fc <vPortValidateInterruptPriority+0x74>)
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	4413      	add	r3, r2
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b9a4:	4b16      	ldr	r3, [pc, #88]	@ (800ba00 <vPortValidateInterruptPriority+0x78>)
 800b9a6:	781b      	ldrb	r3, [r3, #0]
 800b9a8:	7afa      	ldrb	r2, [r7, #11]
 800b9aa:	429a      	cmp	r2, r3
 800b9ac:	d20b      	bcs.n	800b9c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b9ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9b2:	f383 8811 	msr	BASEPRI, r3
 800b9b6:	f3bf 8f6f 	isb	sy
 800b9ba:	f3bf 8f4f 	dsb	sy
 800b9be:	607b      	str	r3, [r7, #4]
}
 800b9c0:	bf00      	nop
 800b9c2:	bf00      	nop
 800b9c4:	e7fd      	b.n	800b9c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b9c6:	4b0f      	ldr	r3, [pc, #60]	@ (800ba04 <vPortValidateInterruptPriority+0x7c>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b9ce:	4b0e      	ldr	r3, [pc, #56]	@ (800ba08 <vPortValidateInterruptPriority+0x80>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	429a      	cmp	r2, r3
 800b9d4:	d90b      	bls.n	800b9ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b9d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9da:	f383 8811 	msr	BASEPRI, r3
 800b9de:	f3bf 8f6f 	isb	sy
 800b9e2:	f3bf 8f4f 	dsb	sy
 800b9e6:	603b      	str	r3, [r7, #0]
}
 800b9e8:	bf00      	nop
 800b9ea:	bf00      	nop
 800b9ec:	e7fd      	b.n	800b9ea <vPortValidateInterruptPriority+0x62>
	}
 800b9ee:	bf00      	nop
 800b9f0:	3714      	adds	r7, #20
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f8:	4770      	bx	lr
 800b9fa:	bf00      	nop
 800b9fc:	e000e3f0 	.word	0xe000e3f0
 800ba00:	240047e8 	.word	0x240047e8
 800ba04:	e000ed0c 	.word	0xe000ed0c
 800ba08:	240047ec 	.word	0x240047ec

0800ba0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b084      	sub	sp, #16
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
 800ba14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d10b      	bne.n	800ba38 <xQueueGenericReset+0x2c>
	__asm volatile
 800ba20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba24:	f383 8811 	msr	BASEPRI, r3
 800ba28:	f3bf 8f6f 	isb	sy
 800ba2c:	f3bf 8f4f 	dsb	sy
 800ba30:	60bb      	str	r3, [r7, #8]
}
 800ba32:	bf00      	nop
 800ba34:	bf00      	nop
 800ba36:	e7fd      	b.n	800ba34 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ba38:	f7ff fec6 	bl	800b7c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	681a      	ldr	r2, [r3, #0]
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba44:	68f9      	ldr	r1, [r7, #12]
 800ba46:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ba48:	fb01 f303 	mul.w	r3, r1, r3
 800ba4c:	441a      	add	r2, r3
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	2200      	movs	r2, #0
 800ba56:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	681a      	ldr	r2, [r3, #0]
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681a      	ldr	r2, [r3, #0]
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba68:	3b01      	subs	r3, #1
 800ba6a:	68f9      	ldr	r1, [r7, #12]
 800ba6c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ba6e:	fb01 f303 	mul.w	r3, r1, r3
 800ba72:	441a      	add	r2, r3
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	22ff      	movs	r2, #255	@ 0xff
 800ba7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	22ff      	movs	r2, #255	@ 0xff
 800ba84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d114      	bne.n	800bab8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	691b      	ldr	r3, [r3, #16]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d01a      	beq.n	800bacc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	3310      	adds	r3, #16
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f001 f942 	bl	800cd24 <xTaskRemoveFromEventList>
 800baa0:	4603      	mov	r3, r0
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d012      	beq.n	800bacc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800baa6:	4b0d      	ldr	r3, [pc, #52]	@ (800badc <xQueueGenericReset+0xd0>)
 800baa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800baac:	601a      	str	r2, [r3, #0]
 800baae:	f3bf 8f4f 	dsb	sy
 800bab2:	f3bf 8f6f 	isb	sy
 800bab6:	e009      	b.n	800bacc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	3310      	adds	r3, #16
 800babc:	4618      	mov	r0, r3
 800babe:	f7ff fca1 	bl	800b404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	3324      	adds	r3, #36	@ 0x24
 800bac6:	4618      	mov	r0, r3
 800bac8:	f7ff fc9c 	bl	800b404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bacc:	f7ff feae 	bl	800b82c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bad0:	2301      	movs	r3, #1
}
 800bad2:	4618      	mov	r0, r3
 800bad4:	3710      	adds	r7, #16
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}
 800bada:	bf00      	nop
 800badc:	e000ed04 	.word	0xe000ed04

0800bae0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b08e      	sub	sp, #56	@ 0x38
 800bae4:	af02      	add	r7, sp, #8
 800bae6:	60f8      	str	r0, [r7, #12]
 800bae8:	60b9      	str	r1, [r7, #8]
 800baea:	607a      	str	r2, [r7, #4]
 800baec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d10b      	bne.n	800bb0c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800baf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baf8:	f383 8811 	msr	BASEPRI, r3
 800bafc:	f3bf 8f6f 	isb	sy
 800bb00:	f3bf 8f4f 	dsb	sy
 800bb04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bb06:	bf00      	nop
 800bb08:	bf00      	nop
 800bb0a:	e7fd      	b.n	800bb08 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d10b      	bne.n	800bb2a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800bb12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb16:	f383 8811 	msr	BASEPRI, r3
 800bb1a:	f3bf 8f6f 	isb	sy
 800bb1e:	f3bf 8f4f 	dsb	sy
 800bb22:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bb24:	bf00      	nop
 800bb26:	bf00      	nop
 800bb28:	e7fd      	b.n	800bb26 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d002      	beq.n	800bb36 <xQueueGenericCreateStatic+0x56>
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d001      	beq.n	800bb3a <xQueueGenericCreateStatic+0x5a>
 800bb36:	2301      	movs	r3, #1
 800bb38:	e000      	b.n	800bb3c <xQueueGenericCreateStatic+0x5c>
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d10b      	bne.n	800bb58 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800bb40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb44:	f383 8811 	msr	BASEPRI, r3
 800bb48:	f3bf 8f6f 	isb	sy
 800bb4c:	f3bf 8f4f 	dsb	sy
 800bb50:	623b      	str	r3, [r7, #32]
}
 800bb52:	bf00      	nop
 800bb54:	bf00      	nop
 800bb56:	e7fd      	b.n	800bb54 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d102      	bne.n	800bb64 <xQueueGenericCreateStatic+0x84>
 800bb5e:	68bb      	ldr	r3, [r7, #8]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d101      	bne.n	800bb68 <xQueueGenericCreateStatic+0x88>
 800bb64:	2301      	movs	r3, #1
 800bb66:	e000      	b.n	800bb6a <xQueueGenericCreateStatic+0x8a>
 800bb68:	2300      	movs	r3, #0
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d10b      	bne.n	800bb86 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800bb6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb72:	f383 8811 	msr	BASEPRI, r3
 800bb76:	f3bf 8f6f 	isb	sy
 800bb7a:	f3bf 8f4f 	dsb	sy
 800bb7e:	61fb      	str	r3, [r7, #28]
}
 800bb80:	bf00      	nop
 800bb82:	bf00      	nop
 800bb84:	e7fd      	b.n	800bb82 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bb86:	2350      	movs	r3, #80	@ 0x50
 800bb88:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bb8a:	697b      	ldr	r3, [r7, #20]
 800bb8c:	2b50      	cmp	r3, #80	@ 0x50
 800bb8e:	d00b      	beq.n	800bba8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800bb90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb94:	f383 8811 	msr	BASEPRI, r3
 800bb98:	f3bf 8f6f 	isb	sy
 800bb9c:	f3bf 8f4f 	dsb	sy
 800bba0:	61bb      	str	r3, [r7, #24]
}
 800bba2:	bf00      	nop
 800bba4:	bf00      	nop
 800bba6:	e7fd      	b.n	800bba4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bba8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800bbae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d00d      	beq.n	800bbd0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bbb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbb6:	2201      	movs	r2, #1
 800bbb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bbbc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800bbc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbc2:	9300      	str	r3, [sp, #0]
 800bbc4:	4613      	mov	r3, r2
 800bbc6:	687a      	ldr	r2, [r7, #4]
 800bbc8:	68b9      	ldr	r1, [r7, #8]
 800bbca:	68f8      	ldr	r0, [r7, #12]
 800bbcc:	f000 f805 	bl	800bbda <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bbd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3730      	adds	r7, #48	@ 0x30
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}

0800bbda <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bbda:	b580      	push	{r7, lr}
 800bbdc:	b084      	sub	sp, #16
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	60f8      	str	r0, [r7, #12]
 800bbe2:	60b9      	str	r1, [r7, #8]
 800bbe4:	607a      	str	r2, [r7, #4]
 800bbe6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d103      	bne.n	800bbf6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bbee:	69bb      	ldr	r3, [r7, #24]
 800bbf0:	69ba      	ldr	r2, [r7, #24]
 800bbf2:	601a      	str	r2, [r3, #0]
 800bbf4:	e002      	b.n	800bbfc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bbf6:	69bb      	ldr	r3, [r7, #24]
 800bbf8:	687a      	ldr	r2, [r7, #4]
 800bbfa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bbfc:	69bb      	ldr	r3, [r7, #24]
 800bbfe:	68fa      	ldr	r2, [r7, #12]
 800bc00:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bc02:	69bb      	ldr	r3, [r7, #24]
 800bc04:	68ba      	ldr	r2, [r7, #8]
 800bc06:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bc08:	2101      	movs	r1, #1
 800bc0a:	69b8      	ldr	r0, [r7, #24]
 800bc0c:	f7ff fefe 	bl	800ba0c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800bc10:	69bb      	ldr	r3, [r7, #24]
 800bc12:	78fa      	ldrb	r2, [r7, #3]
 800bc14:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bc18:	bf00      	nop
 800bc1a:	3710      	adds	r7, #16
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b08e      	sub	sp, #56	@ 0x38
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	60f8      	str	r0, [r7, #12]
 800bc28:	60b9      	str	r1, [r7, #8]
 800bc2a:	607a      	str	r2, [r7, #4]
 800bc2c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bc2e:	2300      	movs	r3, #0
 800bc30:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800bc36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d10b      	bne.n	800bc54 <xQueueGenericSend+0x34>
	__asm volatile
 800bc3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc40:	f383 8811 	msr	BASEPRI, r3
 800bc44:	f3bf 8f6f 	isb	sy
 800bc48:	f3bf 8f4f 	dsb	sy
 800bc4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bc4e:	bf00      	nop
 800bc50:	bf00      	nop
 800bc52:	e7fd      	b.n	800bc50 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bc54:	68bb      	ldr	r3, [r7, #8]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d103      	bne.n	800bc62 <xQueueGenericSend+0x42>
 800bc5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d101      	bne.n	800bc66 <xQueueGenericSend+0x46>
 800bc62:	2301      	movs	r3, #1
 800bc64:	e000      	b.n	800bc68 <xQueueGenericSend+0x48>
 800bc66:	2300      	movs	r3, #0
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d10b      	bne.n	800bc84 <xQueueGenericSend+0x64>
	__asm volatile
 800bc6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc70:	f383 8811 	msr	BASEPRI, r3
 800bc74:	f3bf 8f6f 	isb	sy
 800bc78:	f3bf 8f4f 	dsb	sy
 800bc7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bc7e:	bf00      	nop
 800bc80:	bf00      	nop
 800bc82:	e7fd      	b.n	800bc80 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	2b02      	cmp	r3, #2
 800bc88:	d103      	bne.n	800bc92 <xQueueGenericSend+0x72>
 800bc8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc8e:	2b01      	cmp	r3, #1
 800bc90:	d101      	bne.n	800bc96 <xQueueGenericSend+0x76>
 800bc92:	2301      	movs	r3, #1
 800bc94:	e000      	b.n	800bc98 <xQueueGenericSend+0x78>
 800bc96:	2300      	movs	r3, #0
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d10b      	bne.n	800bcb4 <xQueueGenericSend+0x94>
	__asm volatile
 800bc9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bca0:	f383 8811 	msr	BASEPRI, r3
 800bca4:	f3bf 8f6f 	isb	sy
 800bca8:	f3bf 8f4f 	dsb	sy
 800bcac:	623b      	str	r3, [r7, #32]
}
 800bcae:	bf00      	nop
 800bcb0:	bf00      	nop
 800bcb2:	e7fd      	b.n	800bcb0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bcb4:	f001 f9fc 	bl	800d0b0 <xTaskGetSchedulerState>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d102      	bne.n	800bcc4 <xQueueGenericSend+0xa4>
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d101      	bne.n	800bcc8 <xQueueGenericSend+0xa8>
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	e000      	b.n	800bcca <xQueueGenericSend+0xaa>
 800bcc8:	2300      	movs	r3, #0
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d10b      	bne.n	800bce6 <xQueueGenericSend+0xc6>
	__asm volatile
 800bcce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcd2:	f383 8811 	msr	BASEPRI, r3
 800bcd6:	f3bf 8f6f 	isb	sy
 800bcda:	f3bf 8f4f 	dsb	sy
 800bcde:	61fb      	str	r3, [r7, #28]
}
 800bce0:	bf00      	nop
 800bce2:	bf00      	nop
 800bce4:	e7fd      	b.n	800bce2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bce6:	f7ff fd6f 	bl	800b7c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bcea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bcee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcf2:	429a      	cmp	r2, r3
 800bcf4:	d302      	bcc.n	800bcfc <xQueueGenericSend+0xdc>
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	2b02      	cmp	r3, #2
 800bcfa:	d129      	bne.n	800bd50 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bcfc:	683a      	ldr	r2, [r7, #0]
 800bcfe:	68b9      	ldr	r1, [r7, #8]
 800bd00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bd02:	f000 fa0f 	bl	800c124 <prvCopyDataToQueue>
 800bd06:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bd08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d010      	beq.n	800bd32 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bd10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd12:	3324      	adds	r3, #36	@ 0x24
 800bd14:	4618      	mov	r0, r3
 800bd16:	f001 f805 	bl	800cd24 <xTaskRemoveFromEventList>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d013      	beq.n	800bd48 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bd20:	4b3f      	ldr	r3, [pc, #252]	@ (800be20 <xQueueGenericSend+0x200>)
 800bd22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd26:	601a      	str	r2, [r3, #0]
 800bd28:	f3bf 8f4f 	dsb	sy
 800bd2c:	f3bf 8f6f 	isb	sy
 800bd30:	e00a      	b.n	800bd48 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bd32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d007      	beq.n	800bd48 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bd38:	4b39      	ldr	r3, [pc, #228]	@ (800be20 <xQueueGenericSend+0x200>)
 800bd3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd3e:	601a      	str	r2, [r3, #0]
 800bd40:	f3bf 8f4f 	dsb	sy
 800bd44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bd48:	f7ff fd70 	bl	800b82c <vPortExitCritical>
				return pdPASS;
 800bd4c:	2301      	movs	r3, #1
 800bd4e:	e063      	b.n	800be18 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d103      	bne.n	800bd5e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bd56:	f7ff fd69 	bl	800b82c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	e05c      	b.n	800be18 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bd5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d106      	bne.n	800bd72 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bd64:	f107 0314 	add.w	r3, r7, #20
 800bd68:	4618      	mov	r0, r3
 800bd6a:	f001 f83f 	bl	800cdec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bd6e:	2301      	movs	r3, #1
 800bd70:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bd72:	f7ff fd5b 	bl	800b82c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bd76:	f000 fda7 	bl	800c8c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bd7a:	f7ff fd25 	bl	800b7c8 <vPortEnterCritical>
 800bd7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bd84:	b25b      	sxtb	r3, r3
 800bd86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd8a:	d103      	bne.n	800bd94 <xQueueGenericSend+0x174>
 800bd8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd8e:	2200      	movs	r2, #0
 800bd90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bd94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd9a:	b25b      	sxtb	r3, r3
 800bd9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bda0:	d103      	bne.n	800bdaa <xQueueGenericSend+0x18a>
 800bda2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bda4:	2200      	movs	r2, #0
 800bda6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bdaa:	f7ff fd3f 	bl	800b82c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bdae:	1d3a      	adds	r2, r7, #4
 800bdb0:	f107 0314 	add.w	r3, r7, #20
 800bdb4:	4611      	mov	r1, r2
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f001 f82e 	bl	800ce18 <xTaskCheckForTimeOut>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d124      	bne.n	800be0c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bdc2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bdc4:	f000 faa6 	bl	800c314 <prvIsQueueFull>
 800bdc8:	4603      	mov	r3, r0
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d018      	beq.n	800be00 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bdce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdd0:	3310      	adds	r3, #16
 800bdd2:	687a      	ldr	r2, [r7, #4]
 800bdd4:	4611      	mov	r1, r2
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	f000 ff52 	bl	800cc80 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bddc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bdde:	f000 fa31 	bl	800c244 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bde2:	f000 fd7f 	bl	800c8e4 <xTaskResumeAll>
 800bde6:	4603      	mov	r3, r0
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	f47f af7c 	bne.w	800bce6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800bdee:	4b0c      	ldr	r3, [pc, #48]	@ (800be20 <xQueueGenericSend+0x200>)
 800bdf0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bdf4:	601a      	str	r2, [r3, #0]
 800bdf6:	f3bf 8f4f 	dsb	sy
 800bdfa:	f3bf 8f6f 	isb	sy
 800bdfe:	e772      	b.n	800bce6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800be00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800be02:	f000 fa1f 	bl	800c244 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800be06:	f000 fd6d 	bl	800c8e4 <xTaskResumeAll>
 800be0a:	e76c      	b.n	800bce6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800be0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800be0e:	f000 fa19 	bl	800c244 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800be12:	f000 fd67 	bl	800c8e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800be16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800be18:	4618      	mov	r0, r3
 800be1a:	3738      	adds	r7, #56	@ 0x38
 800be1c:	46bd      	mov	sp, r7
 800be1e:	bd80      	pop	{r7, pc}
 800be20:	e000ed04 	.word	0xe000ed04

0800be24 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b090      	sub	sp, #64	@ 0x40
 800be28:	af00      	add	r7, sp, #0
 800be2a:	60f8      	str	r0, [r7, #12]
 800be2c:	60b9      	str	r1, [r7, #8]
 800be2e:	607a      	str	r2, [r7, #4]
 800be30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800be36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d10b      	bne.n	800be54 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800be3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be40:	f383 8811 	msr	BASEPRI, r3
 800be44:	f3bf 8f6f 	isb	sy
 800be48:	f3bf 8f4f 	dsb	sy
 800be4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800be4e:	bf00      	nop
 800be50:	bf00      	nop
 800be52:	e7fd      	b.n	800be50 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d103      	bne.n	800be62 <xQueueGenericSendFromISR+0x3e>
 800be5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d101      	bne.n	800be66 <xQueueGenericSendFromISR+0x42>
 800be62:	2301      	movs	r3, #1
 800be64:	e000      	b.n	800be68 <xQueueGenericSendFromISR+0x44>
 800be66:	2300      	movs	r3, #0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d10b      	bne.n	800be84 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800be6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be70:	f383 8811 	msr	BASEPRI, r3
 800be74:	f3bf 8f6f 	isb	sy
 800be78:	f3bf 8f4f 	dsb	sy
 800be7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800be7e:	bf00      	nop
 800be80:	bf00      	nop
 800be82:	e7fd      	b.n	800be80 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	2b02      	cmp	r3, #2
 800be88:	d103      	bne.n	800be92 <xQueueGenericSendFromISR+0x6e>
 800be8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be8e:	2b01      	cmp	r3, #1
 800be90:	d101      	bne.n	800be96 <xQueueGenericSendFromISR+0x72>
 800be92:	2301      	movs	r3, #1
 800be94:	e000      	b.n	800be98 <xQueueGenericSendFromISR+0x74>
 800be96:	2300      	movs	r3, #0
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d10b      	bne.n	800beb4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800be9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bea0:	f383 8811 	msr	BASEPRI, r3
 800bea4:	f3bf 8f6f 	isb	sy
 800bea8:	f3bf 8f4f 	dsb	sy
 800beac:	623b      	str	r3, [r7, #32]
}
 800beae:	bf00      	nop
 800beb0:	bf00      	nop
 800beb2:	e7fd      	b.n	800beb0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800beb4:	f7ff fd68 	bl	800b988 <vPortValidateInterruptPriority>
	__asm volatile
 800beb8:	f3ef 8211 	mrs	r2, BASEPRI
 800bebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bec0:	f383 8811 	msr	BASEPRI, r3
 800bec4:	f3bf 8f6f 	isb	sy
 800bec8:	f3bf 8f4f 	dsb	sy
 800becc:	61fa      	str	r2, [r7, #28]
 800bece:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800bed0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bed2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bed6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bedc:	429a      	cmp	r2, r3
 800bede:	d302      	bcc.n	800bee6 <xQueueGenericSendFromISR+0xc2>
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	2b02      	cmp	r3, #2
 800bee4:	d12f      	bne.n	800bf46 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bee8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800beec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bef6:	683a      	ldr	r2, [r7, #0]
 800bef8:	68b9      	ldr	r1, [r7, #8]
 800befa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800befc:	f000 f912 	bl	800c124 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bf00:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800bf04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf08:	d112      	bne.n	800bf30 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bf0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d016      	beq.n	800bf40 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bf12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf14:	3324      	adds	r3, #36	@ 0x24
 800bf16:	4618      	mov	r0, r3
 800bf18:	f000 ff04 	bl	800cd24 <xTaskRemoveFromEventList>
 800bf1c:	4603      	mov	r3, r0
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d00e      	beq.n	800bf40 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d00b      	beq.n	800bf40 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2201      	movs	r2, #1
 800bf2c:	601a      	str	r2, [r3, #0]
 800bf2e:	e007      	b.n	800bf40 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bf30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800bf34:	3301      	adds	r3, #1
 800bf36:	b2db      	uxtb	r3, r3
 800bf38:	b25a      	sxtb	r2, r3
 800bf3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800bf40:	2301      	movs	r3, #1
 800bf42:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800bf44:	e001      	b.n	800bf4a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bf46:	2300      	movs	r3, #0
 800bf48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf4c:	617b      	str	r3, [r7, #20]
	__asm volatile
 800bf4e:	697b      	ldr	r3, [r7, #20]
 800bf50:	f383 8811 	msr	BASEPRI, r3
}
 800bf54:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bf56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	3740      	adds	r7, #64	@ 0x40
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	bd80      	pop	{r7, pc}

0800bf60 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b08c      	sub	sp, #48	@ 0x30
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	60f8      	str	r0, [r7, #12]
 800bf68:	60b9      	str	r1, [r7, #8]
 800bf6a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bf74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d10b      	bne.n	800bf92 <xQueueReceive+0x32>
	__asm volatile
 800bf7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf7e:	f383 8811 	msr	BASEPRI, r3
 800bf82:	f3bf 8f6f 	isb	sy
 800bf86:	f3bf 8f4f 	dsb	sy
 800bf8a:	623b      	str	r3, [r7, #32]
}
 800bf8c:	bf00      	nop
 800bf8e:	bf00      	nop
 800bf90:	e7fd      	b.n	800bf8e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bf92:	68bb      	ldr	r3, [r7, #8]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d103      	bne.n	800bfa0 <xQueueReceive+0x40>
 800bf98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d101      	bne.n	800bfa4 <xQueueReceive+0x44>
 800bfa0:	2301      	movs	r3, #1
 800bfa2:	e000      	b.n	800bfa6 <xQueueReceive+0x46>
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d10b      	bne.n	800bfc2 <xQueueReceive+0x62>
	__asm volatile
 800bfaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfae:	f383 8811 	msr	BASEPRI, r3
 800bfb2:	f3bf 8f6f 	isb	sy
 800bfb6:	f3bf 8f4f 	dsb	sy
 800bfba:	61fb      	str	r3, [r7, #28]
}
 800bfbc:	bf00      	nop
 800bfbe:	bf00      	nop
 800bfc0:	e7fd      	b.n	800bfbe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bfc2:	f001 f875 	bl	800d0b0 <xTaskGetSchedulerState>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d102      	bne.n	800bfd2 <xQueueReceive+0x72>
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d101      	bne.n	800bfd6 <xQueueReceive+0x76>
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	e000      	b.n	800bfd8 <xQueueReceive+0x78>
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d10b      	bne.n	800bff4 <xQueueReceive+0x94>
	__asm volatile
 800bfdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfe0:	f383 8811 	msr	BASEPRI, r3
 800bfe4:	f3bf 8f6f 	isb	sy
 800bfe8:	f3bf 8f4f 	dsb	sy
 800bfec:	61bb      	str	r3, [r7, #24]
}
 800bfee:	bf00      	nop
 800bff0:	bf00      	nop
 800bff2:	e7fd      	b.n	800bff0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bff4:	f7ff fbe8 	bl	800b7c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bffc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c000:	2b00      	cmp	r3, #0
 800c002:	d01f      	beq.n	800c044 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c004:	68b9      	ldr	r1, [r7, #8]
 800c006:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c008:	f000 f8f6 	bl	800c1f8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c00c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c00e:	1e5a      	subs	r2, r3, #1
 800c010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c012:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c016:	691b      	ldr	r3, [r3, #16]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d00f      	beq.n	800c03c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c01c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c01e:	3310      	adds	r3, #16
 800c020:	4618      	mov	r0, r3
 800c022:	f000 fe7f 	bl	800cd24 <xTaskRemoveFromEventList>
 800c026:	4603      	mov	r3, r0
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d007      	beq.n	800c03c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c02c:	4b3c      	ldr	r3, [pc, #240]	@ (800c120 <xQueueReceive+0x1c0>)
 800c02e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c032:	601a      	str	r2, [r3, #0]
 800c034:	f3bf 8f4f 	dsb	sy
 800c038:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c03c:	f7ff fbf6 	bl	800b82c <vPortExitCritical>
				return pdPASS;
 800c040:	2301      	movs	r3, #1
 800c042:	e069      	b.n	800c118 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d103      	bne.n	800c052 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c04a:	f7ff fbef 	bl	800b82c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c04e:	2300      	movs	r3, #0
 800c050:	e062      	b.n	800c118 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c054:	2b00      	cmp	r3, #0
 800c056:	d106      	bne.n	800c066 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c058:	f107 0310 	add.w	r3, r7, #16
 800c05c:	4618      	mov	r0, r3
 800c05e:	f000 fec5 	bl	800cdec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c062:	2301      	movs	r3, #1
 800c064:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c066:	f7ff fbe1 	bl	800b82c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c06a:	f000 fc2d 	bl	800c8c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c06e:	f7ff fbab 	bl	800b7c8 <vPortEnterCritical>
 800c072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c074:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c078:	b25b      	sxtb	r3, r3
 800c07a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c07e:	d103      	bne.n	800c088 <xQueueReceive+0x128>
 800c080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c082:	2200      	movs	r2, #0
 800c084:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c08a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c08e:	b25b      	sxtb	r3, r3
 800c090:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c094:	d103      	bne.n	800c09e <xQueueReceive+0x13e>
 800c096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c098:	2200      	movs	r2, #0
 800c09a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c09e:	f7ff fbc5 	bl	800b82c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c0a2:	1d3a      	adds	r2, r7, #4
 800c0a4:	f107 0310 	add.w	r3, r7, #16
 800c0a8:	4611      	mov	r1, r2
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f000 feb4 	bl	800ce18 <xTaskCheckForTimeOut>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d123      	bne.n	800c0fe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0b8:	f000 f916 	bl	800c2e8 <prvIsQueueEmpty>
 800c0bc:	4603      	mov	r3, r0
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d017      	beq.n	800c0f2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c0c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0c4:	3324      	adds	r3, #36	@ 0x24
 800c0c6:	687a      	ldr	r2, [r7, #4]
 800c0c8:	4611      	mov	r1, r2
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	f000 fdd8 	bl	800cc80 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c0d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0d2:	f000 f8b7 	bl	800c244 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c0d6:	f000 fc05 	bl	800c8e4 <xTaskResumeAll>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d189      	bne.n	800bff4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c0e0:	4b0f      	ldr	r3, [pc, #60]	@ (800c120 <xQueueReceive+0x1c0>)
 800c0e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c0e6:	601a      	str	r2, [r3, #0]
 800c0e8:	f3bf 8f4f 	dsb	sy
 800c0ec:	f3bf 8f6f 	isb	sy
 800c0f0:	e780      	b.n	800bff4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c0f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0f4:	f000 f8a6 	bl	800c244 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c0f8:	f000 fbf4 	bl	800c8e4 <xTaskResumeAll>
 800c0fc:	e77a      	b.n	800bff4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c0fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c100:	f000 f8a0 	bl	800c244 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c104:	f000 fbee 	bl	800c8e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c108:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c10a:	f000 f8ed 	bl	800c2e8 <prvIsQueueEmpty>
 800c10e:	4603      	mov	r3, r0
 800c110:	2b00      	cmp	r3, #0
 800c112:	f43f af6f 	beq.w	800bff4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c116:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c118:	4618      	mov	r0, r3
 800c11a:	3730      	adds	r7, #48	@ 0x30
 800c11c:	46bd      	mov	sp, r7
 800c11e:	bd80      	pop	{r7, pc}
 800c120:	e000ed04 	.word	0xe000ed04

0800c124 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b086      	sub	sp, #24
 800c128:	af00      	add	r7, sp, #0
 800c12a:	60f8      	str	r0, [r7, #12]
 800c12c:	60b9      	str	r1, [r7, #8]
 800c12e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c130:	2300      	movs	r3, #0
 800c132:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c138:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d10d      	bne.n	800c15e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d14d      	bne.n	800c1e6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	689b      	ldr	r3, [r3, #8]
 800c14e:	4618      	mov	r0, r3
 800c150:	f000 ffcc 	bl	800d0ec <xTaskPriorityDisinherit>
 800c154:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	2200      	movs	r2, #0
 800c15a:	609a      	str	r2, [r3, #8]
 800c15c:	e043      	b.n	800c1e6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d119      	bne.n	800c198 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	6858      	ldr	r0, [r3, #4]
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c16c:	461a      	mov	r2, r3
 800c16e:	68b9      	ldr	r1, [r7, #8]
 800c170:	f001 fc72 	bl	800da58 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	685a      	ldr	r2, [r3, #4]
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c17c:	441a      	add	r2, r3
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	685a      	ldr	r2, [r3, #4]
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	689b      	ldr	r3, [r3, #8]
 800c18a:	429a      	cmp	r2, r3
 800c18c:	d32b      	bcc.n	800c1e6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	681a      	ldr	r2, [r3, #0]
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	605a      	str	r2, [r3, #4]
 800c196:	e026      	b.n	800c1e6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	68d8      	ldr	r0, [r3, #12]
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1a0:	461a      	mov	r2, r3
 800c1a2:	68b9      	ldr	r1, [r7, #8]
 800c1a4:	f001 fc58 	bl	800da58 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	68da      	ldr	r2, [r3, #12]
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1b0:	425b      	negs	r3, r3
 800c1b2:	441a      	add	r2, r3
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	68da      	ldr	r2, [r3, #12]
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	429a      	cmp	r2, r3
 800c1c2:	d207      	bcs.n	800c1d4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	689a      	ldr	r2, [r3, #8]
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1cc:	425b      	negs	r3, r3
 800c1ce:	441a      	add	r2, r3
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2b02      	cmp	r3, #2
 800c1d8:	d105      	bne.n	800c1e6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c1da:	693b      	ldr	r3, [r7, #16]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d002      	beq.n	800c1e6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	3b01      	subs	r3, #1
 800c1e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c1e6:	693b      	ldr	r3, [r7, #16]
 800c1e8:	1c5a      	adds	r2, r3, #1
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c1ee:	697b      	ldr	r3, [r7, #20]
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	3718      	adds	r7, #24
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bd80      	pop	{r7, pc}

0800c1f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b082      	sub	sp, #8
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
 800c200:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c206:	2b00      	cmp	r3, #0
 800c208:	d018      	beq.n	800c23c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	68da      	ldr	r2, [r3, #12]
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c212:	441a      	add	r2, r3
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	68da      	ldr	r2, [r3, #12]
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	689b      	ldr	r3, [r3, #8]
 800c220:	429a      	cmp	r2, r3
 800c222:	d303      	bcc.n	800c22c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681a      	ldr	r2, [r3, #0]
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	68d9      	ldr	r1, [r3, #12]
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c234:	461a      	mov	r2, r3
 800c236:	6838      	ldr	r0, [r7, #0]
 800c238:	f001 fc0e 	bl	800da58 <memcpy>
	}
}
 800c23c:	bf00      	nop
 800c23e:	3708      	adds	r7, #8
 800c240:	46bd      	mov	sp, r7
 800c242:	bd80      	pop	{r7, pc}

0800c244 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b084      	sub	sp, #16
 800c248:	af00      	add	r7, sp, #0
 800c24a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c24c:	f7ff fabc 	bl	800b7c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c256:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c258:	e011      	b.n	800c27e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d012      	beq.n	800c288 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	3324      	adds	r3, #36	@ 0x24
 800c266:	4618      	mov	r0, r3
 800c268:	f000 fd5c 	bl	800cd24 <xTaskRemoveFromEventList>
 800c26c:	4603      	mov	r3, r0
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d001      	beq.n	800c276 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c272:	f000 fe35 	bl	800cee0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c276:	7bfb      	ldrb	r3, [r7, #15]
 800c278:	3b01      	subs	r3, #1
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c27e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c282:	2b00      	cmp	r3, #0
 800c284:	dce9      	bgt.n	800c25a <prvUnlockQueue+0x16>
 800c286:	e000      	b.n	800c28a <prvUnlockQueue+0x46>
					break;
 800c288:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	22ff      	movs	r2, #255	@ 0xff
 800c28e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c292:	f7ff facb 	bl	800b82c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c296:	f7ff fa97 	bl	800b7c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c2a0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c2a2:	e011      	b.n	800c2c8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	691b      	ldr	r3, [r3, #16]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d012      	beq.n	800c2d2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	3310      	adds	r3, #16
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	f000 fd37 	bl	800cd24 <xTaskRemoveFromEventList>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d001      	beq.n	800c2c0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c2bc:	f000 fe10 	bl	800cee0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c2c0:	7bbb      	ldrb	r3, [r7, #14]
 800c2c2:	3b01      	subs	r3, #1
 800c2c4:	b2db      	uxtb	r3, r3
 800c2c6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c2c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	dce9      	bgt.n	800c2a4 <prvUnlockQueue+0x60>
 800c2d0:	e000      	b.n	800c2d4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c2d2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	22ff      	movs	r2, #255	@ 0xff
 800c2d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c2dc:	f7ff faa6 	bl	800b82c <vPortExitCritical>
}
 800c2e0:	bf00      	nop
 800c2e2:	3710      	adds	r7, #16
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}

0800c2e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b084      	sub	sp, #16
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c2f0:	f7ff fa6a 	bl	800b7c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d102      	bne.n	800c302 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c2fc:	2301      	movs	r3, #1
 800c2fe:	60fb      	str	r3, [r7, #12]
 800c300:	e001      	b.n	800c306 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c302:	2300      	movs	r3, #0
 800c304:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c306:	f7ff fa91 	bl	800b82c <vPortExitCritical>

	return xReturn;
 800c30a:	68fb      	ldr	r3, [r7, #12]
}
 800c30c:	4618      	mov	r0, r3
 800c30e:	3710      	adds	r7, #16
 800c310:	46bd      	mov	sp, r7
 800c312:	bd80      	pop	{r7, pc}

0800c314 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b084      	sub	sp, #16
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c31c:	f7ff fa54 	bl	800b7c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c328:	429a      	cmp	r2, r3
 800c32a:	d102      	bne.n	800c332 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c32c:	2301      	movs	r3, #1
 800c32e:	60fb      	str	r3, [r7, #12]
 800c330:	e001      	b.n	800c336 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c332:	2300      	movs	r3, #0
 800c334:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c336:	f7ff fa79 	bl	800b82c <vPortExitCritical>

	return xReturn;
 800c33a:	68fb      	ldr	r3, [r7, #12]
}
 800c33c:	4618      	mov	r0, r3
 800c33e:	3710      	adds	r7, #16
 800c340:	46bd      	mov	sp, r7
 800c342:	bd80      	pop	{r7, pc}

0800c344 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c344:	b480      	push	{r7}
 800c346:	b085      	sub	sp, #20
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
 800c34c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c34e:	2300      	movs	r3, #0
 800c350:	60fb      	str	r3, [r7, #12]
 800c352:	e014      	b.n	800c37e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c354:	4a0f      	ldr	r2, [pc, #60]	@ (800c394 <vQueueAddToRegistry+0x50>)
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d10b      	bne.n	800c378 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c360:	490c      	ldr	r1, [pc, #48]	@ (800c394 <vQueueAddToRegistry+0x50>)
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	683a      	ldr	r2, [r7, #0]
 800c366:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c36a:	4a0a      	ldr	r2, [pc, #40]	@ (800c394 <vQueueAddToRegistry+0x50>)
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	00db      	lsls	r3, r3, #3
 800c370:	4413      	add	r3, r2
 800c372:	687a      	ldr	r2, [r7, #4]
 800c374:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c376:	e006      	b.n	800c386 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	3301      	adds	r3, #1
 800c37c:	60fb      	str	r3, [r7, #12]
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	2b07      	cmp	r3, #7
 800c382:	d9e7      	bls.n	800c354 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c384:	bf00      	nop
 800c386:	bf00      	nop
 800c388:	3714      	adds	r7, #20
 800c38a:	46bd      	mov	sp, r7
 800c38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c390:	4770      	bx	lr
 800c392:	bf00      	nop
 800c394:	240047f0 	.word	0x240047f0

0800c398 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b086      	sub	sp, #24
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	60f8      	str	r0, [r7, #12]
 800c3a0:	60b9      	str	r1, [r7, #8]
 800c3a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c3a8:	f7ff fa0e 	bl	800b7c8 <vPortEnterCritical>
 800c3ac:	697b      	ldr	r3, [r7, #20]
 800c3ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c3b2:	b25b      	sxtb	r3, r3
 800c3b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3b8:	d103      	bne.n	800c3c2 <vQueueWaitForMessageRestricted+0x2a>
 800c3ba:	697b      	ldr	r3, [r7, #20]
 800c3bc:	2200      	movs	r2, #0
 800c3be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c3c2:	697b      	ldr	r3, [r7, #20]
 800c3c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c3c8:	b25b      	sxtb	r3, r3
 800c3ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3ce:	d103      	bne.n	800c3d8 <vQueueWaitForMessageRestricted+0x40>
 800c3d0:	697b      	ldr	r3, [r7, #20]
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c3d8:	f7ff fa28 	bl	800b82c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c3dc:	697b      	ldr	r3, [r7, #20]
 800c3de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d106      	bne.n	800c3f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c3e4:	697b      	ldr	r3, [r7, #20]
 800c3e6:	3324      	adds	r3, #36	@ 0x24
 800c3e8:	687a      	ldr	r2, [r7, #4]
 800c3ea:	68b9      	ldr	r1, [r7, #8]
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	f000 fc6d 	bl	800cccc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c3f2:	6978      	ldr	r0, [r7, #20]
 800c3f4:	f7ff ff26 	bl	800c244 <prvUnlockQueue>
	}
 800c3f8:	bf00      	nop
 800c3fa:	3718      	adds	r7, #24
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}

0800c400 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c400:	b580      	push	{r7, lr}
 800c402:	b08e      	sub	sp, #56	@ 0x38
 800c404:	af04      	add	r7, sp, #16
 800c406:	60f8      	str	r0, [r7, #12]
 800c408:	60b9      	str	r1, [r7, #8]
 800c40a:	607a      	str	r2, [r7, #4]
 800c40c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c40e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c410:	2b00      	cmp	r3, #0
 800c412:	d10b      	bne.n	800c42c <xTaskCreateStatic+0x2c>
	__asm volatile
 800c414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c418:	f383 8811 	msr	BASEPRI, r3
 800c41c:	f3bf 8f6f 	isb	sy
 800c420:	f3bf 8f4f 	dsb	sy
 800c424:	623b      	str	r3, [r7, #32]
}
 800c426:	bf00      	nop
 800c428:	bf00      	nop
 800c42a:	e7fd      	b.n	800c428 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c42c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d10b      	bne.n	800c44a <xTaskCreateStatic+0x4a>
	__asm volatile
 800c432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c436:	f383 8811 	msr	BASEPRI, r3
 800c43a:	f3bf 8f6f 	isb	sy
 800c43e:	f3bf 8f4f 	dsb	sy
 800c442:	61fb      	str	r3, [r7, #28]
}
 800c444:	bf00      	nop
 800c446:	bf00      	nop
 800c448:	e7fd      	b.n	800c446 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c44a:	23a8      	movs	r3, #168	@ 0xa8
 800c44c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c44e:	693b      	ldr	r3, [r7, #16]
 800c450:	2ba8      	cmp	r3, #168	@ 0xa8
 800c452:	d00b      	beq.n	800c46c <xTaskCreateStatic+0x6c>
	__asm volatile
 800c454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c458:	f383 8811 	msr	BASEPRI, r3
 800c45c:	f3bf 8f6f 	isb	sy
 800c460:	f3bf 8f4f 	dsb	sy
 800c464:	61bb      	str	r3, [r7, #24]
}
 800c466:	bf00      	nop
 800c468:	bf00      	nop
 800c46a:	e7fd      	b.n	800c468 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c46c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c46e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c470:	2b00      	cmp	r3, #0
 800c472:	d01e      	beq.n	800c4b2 <xTaskCreateStatic+0xb2>
 800c474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c476:	2b00      	cmp	r3, #0
 800c478:	d01b      	beq.n	800c4b2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c47c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c47e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c480:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c482:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c486:	2202      	movs	r2, #2
 800c488:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c48c:	2300      	movs	r3, #0
 800c48e:	9303      	str	r3, [sp, #12]
 800c490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c492:	9302      	str	r3, [sp, #8]
 800c494:	f107 0314 	add.w	r3, r7, #20
 800c498:	9301      	str	r3, [sp, #4]
 800c49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c49c:	9300      	str	r3, [sp, #0]
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	687a      	ldr	r2, [r7, #4]
 800c4a2:	68b9      	ldr	r1, [r7, #8]
 800c4a4:	68f8      	ldr	r0, [r7, #12]
 800c4a6:	f000 f851 	bl	800c54c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c4aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c4ac:	f000 f8f6 	bl	800c69c <prvAddNewTaskToReadyList>
 800c4b0:	e001      	b.n	800c4b6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c4b6:	697b      	ldr	r3, [r7, #20]
	}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3728      	adds	r7, #40	@ 0x28
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bd80      	pop	{r7, pc}

0800c4c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b08c      	sub	sp, #48	@ 0x30
 800c4c4:	af04      	add	r7, sp, #16
 800c4c6:	60f8      	str	r0, [r7, #12]
 800c4c8:	60b9      	str	r1, [r7, #8]
 800c4ca:	603b      	str	r3, [r7, #0]
 800c4cc:	4613      	mov	r3, r2
 800c4ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c4d0:	88fb      	ldrh	r3, [r7, #6]
 800c4d2:	009b      	lsls	r3, r3, #2
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	f7fe fda7 	bl	800b028 <pvPortMalloc>
 800c4da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c4dc:	697b      	ldr	r3, [r7, #20]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d00e      	beq.n	800c500 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c4e2:	20a8      	movs	r0, #168	@ 0xa8
 800c4e4:	f7fe fda0 	bl	800b028 <pvPortMalloc>
 800c4e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c4ea:	69fb      	ldr	r3, [r7, #28]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d003      	beq.n	800c4f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c4f0:	69fb      	ldr	r3, [r7, #28]
 800c4f2:	697a      	ldr	r2, [r7, #20]
 800c4f4:	631a      	str	r2, [r3, #48]	@ 0x30
 800c4f6:	e005      	b.n	800c504 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c4f8:	6978      	ldr	r0, [r7, #20]
 800c4fa:	f7fe fe63 	bl	800b1c4 <vPortFree>
 800c4fe:	e001      	b.n	800c504 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c500:	2300      	movs	r3, #0
 800c502:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c504:	69fb      	ldr	r3, [r7, #28]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d017      	beq.n	800c53a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c50a:	69fb      	ldr	r3, [r7, #28]
 800c50c:	2200      	movs	r2, #0
 800c50e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c512:	88fa      	ldrh	r2, [r7, #6]
 800c514:	2300      	movs	r3, #0
 800c516:	9303      	str	r3, [sp, #12]
 800c518:	69fb      	ldr	r3, [r7, #28]
 800c51a:	9302      	str	r3, [sp, #8]
 800c51c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c51e:	9301      	str	r3, [sp, #4]
 800c520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c522:	9300      	str	r3, [sp, #0]
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	68b9      	ldr	r1, [r7, #8]
 800c528:	68f8      	ldr	r0, [r7, #12]
 800c52a:	f000 f80f 	bl	800c54c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c52e:	69f8      	ldr	r0, [r7, #28]
 800c530:	f000 f8b4 	bl	800c69c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c534:	2301      	movs	r3, #1
 800c536:	61bb      	str	r3, [r7, #24]
 800c538:	e002      	b.n	800c540 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c53a:	f04f 33ff 	mov.w	r3, #4294967295
 800c53e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c540:	69bb      	ldr	r3, [r7, #24]
	}
 800c542:	4618      	mov	r0, r3
 800c544:	3720      	adds	r7, #32
 800c546:	46bd      	mov	sp, r7
 800c548:	bd80      	pop	{r7, pc}
	...

0800c54c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b088      	sub	sp, #32
 800c550:	af00      	add	r7, sp, #0
 800c552:	60f8      	str	r0, [r7, #12]
 800c554:	60b9      	str	r1, [r7, #8]
 800c556:	607a      	str	r2, [r7, #4]
 800c558:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c55c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	009b      	lsls	r3, r3, #2
 800c562:	461a      	mov	r2, r3
 800c564:	21a5      	movs	r1, #165	@ 0xa5
 800c566:	f001 f9eb 	bl	800d940 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c56a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c56c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c56e:	6879      	ldr	r1, [r7, #4]
 800c570:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800c574:	440b      	add	r3, r1
 800c576:	009b      	lsls	r3, r3, #2
 800c578:	4413      	add	r3, r2
 800c57a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c57c:	69bb      	ldr	r3, [r7, #24]
 800c57e:	f023 0307 	bic.w	r3, r3, #7
 800c582:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c584:	69bb      	ldr	r3, [r7, #24]
 800c586:	f003 0307 	and.w	r3, r3, #7
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d00b      	beq.n	800c5a6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800c58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c592:	f383 8811 	msr	BASEPRI, r3
 800c596:	f3bf 8f6f 	isb	sy
 800c59a:	f3bf 8f4f 	dsb	sy
 800c59e:	617b      	str	r3, [r7, #20]
}
 800c5a0:	bf00      	nop
 800c5a2:	bf00      	nop
 800c5a4:	e7fd      	b.n	800c5a2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c5a6:	68bb      	ldr	r3, [r7, #8]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d01f      	beq.n	800c5ec <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	61fb      	str	r3, [r7, #28]
 800c5b0:	e012      	b.n	800c5d8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c5b2:	68ba      	ldr	r2, [r7, #8]
 800c5b4:	69fb      	ldr	r3, [r7, #28]
 800c5b6:	4413      	add	r3, r2
 800c5b8:	7819      	ldrb	r1, [r3, #0]
 800c5ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5bc:	69fb      	ldr	r3, [r7, #28]
 800c5be:	4413      	add	r3, r2
 800c5c0:	3334      	adds	r3, #52	@ 0x34
 800c5c2:	460a      	mov	r2, r1
 800c5c4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c5c6:	68ba      	ldr	r2, [r7, #8]
 800c5c8:	69fb      	ldr	r3, [r7, #28]
 800c5ca:	4413      	add	r3, r2
 800c5cc:	781b      	ldrb	r3, [r3, #0]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d006      	beq.n	800c5e0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c5d2:	69fb      	ldr	r3, [r7, #28]
 800c5d4:	3301      	adds	r3, #1
 800c5d6:	61fb      	str	r3, [r7, #28]
 800c5d8:	69fb      	ldr	r3, [r7, #28]
 800c5da:	2b0f      	cmp	r3, #15
 800c5dc:	d9e9      	bls.n	800c5b2 <prvInitialiseNewTask+0x66>
 800c5de:	e000      	b.n	800c5e2 <prvInitialiseNewTask+0x96>
			{
				break;
 800c5e0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c5e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c5ea:	e003      	b.n	800c5f4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c5ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c5f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5f6:	2b37      	cmp	r3, #55	@ 0x37
 800c5f8:	d901      	bls.n	800c5fe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c5fa:	2337      	movs	r3, #55	@ 0x37
 800c5fc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c5fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c600:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c602:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c606:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c608:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c60a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c60c:	2200      	movs	r2, #0
 800c60e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c612:	3304      	adds	r3, #4
 800c614:	4618      	mov	r0, r3
 800c616:	f7fe ff15 	bl	800b444 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c61c:	3318      	adds	r3, #24
 800c61e:	4618      	mov	r0, r3
 800c620:	f7fe ff10 	bl	800b444 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c626:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c628:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c62a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c62c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c632:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c638:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c63a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c63c:	2200      	movs	r2, #0
 800c63e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c644:	2200      	movs	r2, #0
 800c646:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c64a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c64c:	3354      	adds	r3, #84	@ 0x54
 800c64e:	224c      	movs	r2, #76	@ 0x4c
 800c650:	2100      	movs	r1, #0
 800c652:	4618      	mov	r0, r3
 800c654:	f001 f974 	bl	800d940 <memset>
 800c658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c65a:	4a0d      	ldr	r2, [pc, #52]	@ (800c690 <prvInitialiseNewTask+0x144>)
 800c65c:	659a      	str	r2, [r3, #88]	@ 0x58
 800c65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c660:	4a0c      	ldr	r2, [pc, #48]	@ (800c694 <prvInitialiseNewTask+0x148>)
 800c662:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c666:	4a0c      	ldr	r2, [pc, #48]	@ (800c698 <prvInitialiseNewTask+0x14c>)
 800c668:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c66a:	683a      	ldr	r2, [r7, #0]
 800c66c:	68f9      	ldr	r1, [r7, #12]
 800c66e:	69b8      	ldr	r0, [r7, #24]
 800c670:	f7fe ff7c 	bl	800b56c <pxPortInitialiseStack>
 800c674:	4602      	mov	r2, r0
 800c676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c678:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c67a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d002      	beq.n	800c686 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c682:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c684:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c686:	bf00      	nop
 800c688:	3720      	adds	r7, #32
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}
 800c68e:	bf00      	nop
 800c690:	24004e60 	.word	0x24004e60
 800c694:	24004ec8 	.word	0x24004ec8
 800c698:	24004f30 	.word	0x24004f30

0800c69c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b082      	sub	sp, #8
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c6a4:	f7ff f890 	bl	800b7c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c6a8:	4b2d      	ldr	r3, [pc, #180]	@ (800c760 <prvAddNewTaskToReadyList+0xc4>)
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	3301      	adds	r3, #1
 800c6ae:	4a2c      	ldr	r2, [pc, #176]	@ (800c760 <prvAddNewTaskToReadyList+0xc4>)
 800c6b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c6b2:	4b2c      	ldr	r3, [pc, #176]	@ (800c764 <prvAddNewTaskToReadyList+0xc8>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d109      	bne.n	800c6ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c6ba:	4a2a      	ldr	r2, [pc, #168]	@ (800c764 <prvAddNewTaskToReadyList+0xc8>)
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c6c0:	4b27      	ldr	r3, [pc, #156]	@ (800c760 <prvAddNewTaskToReadyList+0xc4>)
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	2b01      	cmp	r3, #1
 800c6c6:	d110      	bne.n	800c6ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c6c8:	f000 fc2e 	bl	800cf28 <prvInitialiseTaskLists>
 800c6cc:	e00d      	b.n	800c6ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c6ce:	4b26      	ldr	r3, [pc, #152]	@ (800c768 <prvAddNewTaskToReadyList+0xcc>)
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d109      	bne.n	800c6ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c6d6:	4b23      	ldr	r3, [pc, #140]	@ (800c764 <prvAddNewTaskToReadyList+0xc8>)
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	d802      	bhi.n	800c6ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c6e4:	4a1f      	ldr	r2, [pc, #124]	@ (800c764 <prvAddNewTaskToReadyList+0xc8>)
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c6ea:	4b20      	ldr	r3, [pc, #128]	@ (800c76c <prvAddNewTaskToReadyList+0xd0>)
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	3301      	adds	r3, #1
 800c6f0:	4a1e      	ldr	r2, [pc, #120]	@ (800c76c <prvAddNewTaskToReadyList+0xd0>)
 800c6f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c6f4:	4b1d      	ldr	r3, [pc, #116]	@ (800c76c <prvAddNewTaskToReadyList+0xd0>)
 800c6f6:	681a      	ldr	r2, [r3, #0]
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c700:	4b1b      	ldr	r3, [pc, #108]	@ (800c770 <prvAddNewTaskToReadyList+0xd4>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	429a      	cmp	r2, r3
 800c706:	d903      	bls.n	800c710 <prvAddNewTaskToReadyList+0x74>
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c70c:	4a18      	ldr	r2, [pc, #96]	@ (800c770 <prvAddNewTaskToReadyList+0xd4>)
 800c70e:	6013      	str	r3, [r2, #0]
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c714:	4613      	mov	r3, r2
 800c716:	009b      	lsls	r3, r3, #2
 800c718:	4413      	add	r3, r2
 800c71a:	009b      	lsls	r3, r3, #2
 800c71c:	4a15      	ldr	r2, [pc, #84]	@ (800c774 <prvAddNewTaskToReadyList+0xd8>)
 800c71e:	441a      	add	r2, r3
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	3304      	adds	r3, #4
 800c724:	4619      	mov	r1, r3
 800c726:	4610      	mov	r0, r2
 800c728:	f7fe fe99 	bl	800b45e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c72c:	f7ff f87e 	bl	800b82c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c730:	4b0d      	ldr	r3, [pc, #52]	@ (800c768 <prvAddNewTaskToReadyList+0xcc>)
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d00e      	beq.n	800c756 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c738:	4b0a      	ldr	r3, [pc, #40]	@ (800c764 <prvAddNewTaskToReadyList+0xc8>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c742:	429a      	cmp	r2, r3
 800c744:	d207      	bcs.n	800c756 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c746:	4b0c      	ldr	r3, [pc, #48]	@ (800c778 <prvAddNewTaskToReadyList+0xdc>)
 800c748:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c74c:	601a      	str	r2, [r3, #0]
 800c74e:	f3bf 8f4f 	dsb	sy
 800c752:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c756:	bf00      	nop
 800c758:	3708      	adds	r7, #8
 800c75a:	46bd      	mov	sp, r7
 800c75c:	bd80      	pop	{r7, pc}
 800c75e:	bf00      	nop
 800c760:	24004d04 	.word	0x24004d04
 800c764:	24004830 	.word	0x24004830
 800c768:	24004d10 	.word	0x24004d10
 800c76c:	24004d20 	.word	0x24004d20
 800c770:	24004d0c 	.word	0x24004d0c
 800c774:	24004834 	.word	0x24004834
 800c778:	e000ed04 	.word	0xe000ed04

0800c77c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b084      	sub	sp, #16
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c784:	2300      	movs	r3, #0
 800c786:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d018      	beq.n	800c7c0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c78e:	4b14      	ldr	r3, [pc, #80]	@ (800c7e0 <vTaskDelay+0x64>)
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d00b      	beq.n	800c7ae <vTaskDelay+0x32>
	__asm volatile
 800c796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c79a:	f383 8811 	msr	BASEPRI, r3
 800c79e:	f3bf 8f6f 	isb	sy
 800c7a2:	f3bf 8f4f 	dsb	sy
 800c7a6:	60bb      	str	r3, [r7, #8]
}
 800c7a8:	bf00      	nop
 800c7aa:	bf00      	nop
 800c7ac:	e7fd      	b.n	800c7aa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c7ae:	f000 f88b 	bl	800c8c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c7b2:	2100      	movs	r1, #0
 800c7b4:	6878      	ldr	r0, [r7, #4]
 800c7b6:	f000 fd09 	bl	800d1cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c7ba:	f000 f893 	bl	800c8e4 <xTaskResumeAll>
 800c7be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d107      	bne.n	800c7d6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c7c6:	4b07      	ldr	r3, [pc, #28]	@ (800c7e4 <vTaskDelay+0x68>)
 800c7c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c7cc:	601a      	str	r2, [r3, #0]
 800c7ce:	f3bf 8f4f 	dsb	sy
 800c7d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c7d6:	bf00      	nop
 800c7d8:	3710      	adds	r7, #16
 800c7da:	46bd      	mov	sp, r7
 800c7dc:	bd80      	pop	{r7, pc}
 800c7de:	bf00      	nop
 800c7e0:	24004d2c 	.word	0x24004d2c
 800c7e4:	e000ed04 	.word	0xe000ed04

0800c7e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b08a      	sub	sp, #40	@ 0x28
 800c7ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c7f6:	463a      	mov	r2, r7
 800c7f8:	1d39      	adds	r1, r7, #4
 800c7fa:	f107 0308 	add.w	r3, r7, #8
 800c7fe:	4618      	mov	r0, r3
 800c800:	f7fe fbde 	bl	800afc0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c804:	6839      	ldr	r1, [r7, #0]
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	68ba      	ldr	r2, [r7, #8]
 800c80a:	9202      	str	r2, [sp, #8]
 800c80c:	9301      	str	r3, [sp, #4]
 800c80e:	2300      	movs	r3, #0
 800c810:	9300      	str	r3, [sp, #0]
 800c812:	2300      	movs	r3, #0
 800c814:	460a      	mov	r2, r1
 800c816:	4924      	ldr	r1, [pc, #144]	@ (800c8a8 <vTaskStartScheduler+0xc0>)
 800c818:	4824      	ldr	r0, [pc, #144]	@ (800c8ac <vTaskStartScheduler+0xc4>)
 800c81a:	f7ff fdf1 	bl	800c400 <xTaskCreateStatic>
 800c81e:	4603      	mov	r3, r0
 800c820:	4a23      	ldr	r2, [pc, #140]	@ (800c8b0 <vTaskStartScheduler+0xc8>)
 800c822:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c824:	4b22      	ldr	r3, [pc, #136]	@ (800c8b0 <vTaskStartScheduler+0xc8>)
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d002      	beq.n	800c832 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c82c:	2301      	movs	r3, #1
 800c82e:	617b      	str	r3, [r7, #20]
 800c830:	e001      	b.n	800c836 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c832:	2300      	movs	r3, #0
 800c834:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c836:	697b      	ldr	r3, [r7, #20]
 800c838:	2b01      	cmp	r3, #1
 800c83a:	d102      	bne.n	800c842 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c83c:	f000 fd1a 	bl	800d274 <xTimerCreateTimerTask>
 800c840:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c842:	697b      	ldr	r3, [r7, #20]
 800c844:	2b01      	cmp	r3, #1
 800c846:	d11b      	bne.n	800c880 <vTaskStartScheduler+0x98>
	__asm volatile
 800c848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c84c:	f383 8811 	msr	BASEPRI, r3
 800c850:	f3bf 8f6f 	isb	sy
 800c854:	f3bf 8f4f 	dsb	sy
 800c858:	613b      	str	r3, [r7, #16]
}
 800c85a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c85c:	4b15      	ldr	r3, [pc, #84]	@ (800c8b4 <vTaskStartScheduler+0xcc>)
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	3354      	adds	r3, #84	@ 0x54
 800c862:	4a15      	ldr	r2, [pc, #84]	@ (800c8b8 <vTaskStartScheduler+0xd0>)
 800c864:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c866:	4b15      	ldr	r3, [pc, #84]	@ (800c8bc <vTaskStartScheduler+0xd4>)
 800c868:	f04f 32ff 	mov.w	r2, #4294967295
 800c86c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c86e:	4b14      	ldr	r3, [pc, #80]	@ (800c8c0 <vTaskStartScheduler+0xd8>)
 800c870:	2201      	movs	r2, #1
 800c872:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c874:	4b13      	ldr	r3, [pc, #76]	@ (800c8c4 <vTaskStartScheduler+0xdc>)
 800c876:	2200      	movs	r2, #0
 800c878:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c87a:	f7fe ff01 	bl	800b680 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c87e:	e00f      	b.n	800c8a0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c880:	697b      	ldr	r3, [r7, #20]
 800c882:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c886:	d10b      	bne.n	800c8a0 <vTaskStartScheduler+0xb8>
	__asm volatile
 800c888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c88c:	f383 8811 	msr	BASEPRI, r3
 800c890:	f3bf 8f6f 	isb	sy
 800c894:	f3bf 8f4f 	dsb	sy
 800c898:	60fb      	str	r3, [r7, #12]
}
 800c89a:	bf00      	nop
 800c89c:	bf00      	nop
 800c89e:	e7fd      	b.n	800c89c <vTaskStartScheduler+0xb4>
}
 800c8a0:	bf00      	nop
 800c8a2:	3718      	adds	r7, #24
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}
 800c8a8:	0800dc00 	.word	0x0800dc00
 800c8ac:	0800cef9 	.word	0x0800cef9
 800c8b0:	24004d28 	.word	0x24004d28
 800c8b4:	24004830 	.word	0x24004830
 800c8b8:	2400001c 	.word	0x2400001c
 800c8bc:	24004d24 	.word	0x24004d24
 800c8c0:	24004d10 	.word	0x24004d10
 800c8c4:	24004d08 	.word	0x24004d08

0800c8c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c8c8:	b480      	push	{r7}
 800c8ca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c8cc:	4b04      	ldr	r3, [pc, #16]	@ (800c8e0 <vTaskSuspendAll+0x18>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	3301      	adds	r3, #1
 800c8d2:	4a03      	ldr	r2, [pc, #12]	@ (800c8e0 <vTaskSuspendAll+0x18>)
 800c8d4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c8d6:	bf00      	nop
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8de:	4770      	bx	lr
 800c8e0:	24004d2c 	.word	0x24004d2c

0800c8e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c8e4:	b580      	push	{r7, lr}
 800c8e6:	b084      	sub	sp, #16
 800c8e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c8f2:	4b42      	ldr	r3, [pc, #264]	@ (800c9fc <xTaskResumeAll+0x118>)
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d10b      	bne.n	800c912 <xTaskResumeAll+0x2e>
	__asm volatile
 800c8fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8fe:	f383 8811 	msr	BASEPRI, r3
 800c902:	f3bf 8f6f 	isb	sy
 800c906:	f3bf 8f4f 	dsb	sy
 800c90a:	603b      	str	r3, [r7, #0]
}
 800c90c:	bf00      	nop
 800c90e:	bf00      	nop
 800c910:	e7fd      	b.n	800c90e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c912:	f7fe ff59 	bl	800b7c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c916:	4b39      	ldr	r3, [pc, #228]	@ (800c9fc <xTaskResumeAll+0x118>)
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	3b01      	subs	r3, #1
 800c91c:	4a37      	ldr	r2, [pc, #220]	@ (800c9fc <xTaskResumeAll+0x118>)
 800c91e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c920:	4b36      	ldr	r3, [pc, #216]	@ (800c9fc <xTaskResumeAll+0x118>)
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d162      	bne.n	800c9ee <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c928:	4b35      	ldr	r3, [pc, #212]	@ (800ca00 <xTaskResumeAll+0x11c>)
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d05e      	beq.n	800c9ee <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c930:	e02f      	b.n	800c992 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c932:	4b34      	ldr	r3, [pc, #208]	@ (800ca04 <xTaskResumeAll+0x120>)
 800c934:	68db      	ldr	r3, [r3, #12]
 800c936:	68db      	ldr	r3, [r3, #12]
 800c938:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	3318      	adds	r3, #24
 800c93e:	4618      	mov	r0, r3
 800c940:	f7fe fdea 	bl	800b518 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	3304      	adds	r3, #4
 800c948:	4618      	mov	r0, r3
 800c94a:	f7fe fde5 	bl	800b518 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c952:	4b2d      	ldr	r3, [pc, #180]	@ (800ca08 <xTaskResumeAll+0x124>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	429a      	cmp	r2, r3
 800c958:	d903      	bls.n	800c962 <xTaskResumeAll+0x7e>
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c95e:	4a2a      	ldr	r2, [pc, #168]	@ (800ca08 <xTaskResumeAll+0x124>)
 800c960:	6013      	str	r3, [r2, #0]
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c966:	4613      	mov	r3, r2
 800c968:	009b      	lsls	r3, r3, #2
 800c96a:	4413      	add	r3, r2
 800c96c:	009b      	lsls	r3, r3, #2
 800c96e:	4a27      	ldr	r2, [pc, #156]	@ (800ca0c <xTaskResumeAll+0x128>)
 800c970:	441a      	add	r2, r3
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	3304      	adds	r3, #4
 800c976:	4619      	mov	r1, r3
 800c978:	4610      	mov	r0, r2
 800c97a:	f7fe fd70 	bl	800b45e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c982:	4b23      	ldr	r3, [pc, #140]	@ (800ca10 <xTaskResumeAll+0x12c>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c988:	429a      	cmp	r2, r3
 800c98a:	d302      	bcc.n	800c992 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c98c:	4b21      	ldr	r3, [pc, #132]	@ (800ca14 <xTaskResumeAll+0x130>)
 800c98e:	2201      	movs	r2, #1
 800c990:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c992:	4b1c      	ldr	r3, [pc, #112]	@ (800ca04 <xTaskResumeAll+0x120>)
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d1cb      	bne.n	800c932 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d001      	beq.n	800c9a4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c9a0:	f000 fb66 	bl	800d070 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c9a4:	4b1c      	ldr	r3, [pc, #112]	@ (800ca18 <xTaskResumeAll+0x134>)
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d010      	beq.n	800c9d2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c9b0:	f000 f846 	bl	800ca40 <xTaskIncrementTick>
 800c9b4:	4603      	mov	r3, r0
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d002      	beq.n	800c9c0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c9ba:	4b16      	ldr	r3, [pc, #88]	@ (800ca14 <xTaskResumeAll+0x130>)
 800c9bc:	2201      	movs	r2, #1
 800c9be:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	3b01      	subs	r3, #1
 800c9c4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d1f1      	bne.n	800c9b0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c9cc:	4b12      	ldr	r3, [pc, #72]	@ (800ca18 <xTaskResumeAll+0x134>)
 800c9ce:	2200      	movs	r2, #0
 800c9d0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c9d2:	4b10      	ldr	r3, [pc, #64]	@ (800ca14 <xTaskResumeAll+0x130>)
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d009      	beq.n	800c9ee <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c9da:	2301      	movs	r3, #1
 800c9dc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c9de:	4b0f      	ldr	r3, [pc, #60]	@ (800ca1c <xTaskResumeAll+0x138>)
 800c9e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c9e4:	601a      	str	r2, [r3, #0]
 800c9e6:	f3bf 8f4f 	dsb	sy
 800c9ea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c9ee:	f7fe ff1d 	bl	800b82c <vPortExitCritical>

	return xAlreadyYielded;
 800c9f2:	68bb      	ldr	r3, [r7, #8]
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	3710      	adds	r7, #16
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}
 800c9fc:	24004d2c 	.word	0x24004d2c
 800ca00:	24004d04 	.word	0x24004d04
 800ca04:	24004cc4 	.word	0x24004cc4
 800ca08:	24004d0c 	.word	0x24004d0c
 800ca0c:	24004834 	.word	0x24004834
 800ca10:	24004830 	.word	0x24004830
 800ca14:	24004d18 	.word	0x24004d18
 800ca18:	24004d14 	.word	0x24004d14
 800ca1c:	e000ed04 	.word	0xe000ed04

0800ca20 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ca20:	b480      	push	{r7}
 800ca22:	b083      	sub	sp, #12
 800ca24:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ca26:	4b05      	ldr	r3, [pc, #20]	@ (800ca3c <xTaskGetTickCount+0x1c>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ca2c:	687b      	ldr	r3, [r7, #4]
}
 800ca2e:	4618      	mov	r0, r3
 800ca30:	370c      	adds	r7, #12
 800ca32:	46bd      	mov	sp, r7
 800ca34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca38:	4770      	bx	lr
 800ca3a:	bf00      	nop
 800ca3c:	24004d08 	.word	0x24004d08

0800ca40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b086      	sub	sp, #24
 800ca44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ca46:	2300      	movs	r3, #0
 800ca48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca4a:	4b4f      	ldr	r3, [pc, #316]	@ (800cb88 <xTaskIncrementTick+0x148>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	f040 8090 	bne.w	800cb74 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ca54:	4b4d      	ldr	r3, [pc, #308]	@ (800cb8c <xTaskIncrementTick+0x14c>)
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	3301      	adds	r3, #1
 800ca5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ca5c:	4a4b      	ldr	r2, [pc, #300]	@ (800cb8c <xTaskIncrementTick+0x14c>)
 800ca5e:	693b      	ldr	r3, [r7, #16]
 800ca60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d121      	bne.n	800caac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ca68:	4b49      	ldr	r3, [pc, #292]	@ (800cb90 <xTaskIncrementTick+0x150>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d00b      	beq.n	800ca8a <xTaskIncrementTick+0x4a>
	__asm volatile
 800ca72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca76:	f383 8811 	msr	BASEPRI, r3
 800ca7a:	f3bf 8f6f 	isb	sy
 800ca7e:	f3bf 8f4f 	dsb	sy
 800ca82:	603b      	str	r3, [r7, #0]
}
 800ca84:	bf00      	nop
 800ca86:	bf00      	nop
 800ca88:	e7fd      	b.n	800ca86 <xTaskIncrementTick+0x46>
 800ca8a:	4b41      	ldr	r3, [pc, #260]	@ (800cb90 <xTaskIncrementTick+0x150>)
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	60fb      	str	r3, [r7, #12]
 800ca90:	4b40      	ldr	r3, [pc, #256]	@ (800cb94 <xTaskIncrementTick+0x154>)
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	4a3e      	ldr	r2, [pc, #248]	@ (800cb90 <xTaskIncrementTick+0x150>)
 800ca96:	6013      	str	r3, [r2, #0]
 800ca98:	4a3e      	ldr	r2, [pc, #248]	@ (800cb94 <xTaskIncrementTick+0x154>)
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	6013      	str	r3, [r2, #0]
 800ca9e:	4b3e      	ldr	r3, [pc, #248]	@ (800cb98 <xTaskIncrementTick+0x158>)
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	3301      	adds	r3, #1
 800caa4:	4a3c      	ldr	r2, [pc, #240]	@ (800cb98 <xTaskIncrementTick+0x158>)
 800caa6:	6013      	str	r3, [r2, #0]
 800caa8:	f000 fae2 	bl	800d070 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800caac:	4b3b      	ldr	r3, [pc, #236]	@ (800cb9c <xTaskIncrementTick+0x15c>)
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	693a      	ldr	r2, [r7, #16]
 800cab2:	429a      	cmp	r2, r3
 800cab4:	d349      	bcc.n	800cb4a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cab6:	4b36      	ldr	r3, [pc, #216]	@ (800cb90 <xTaskIncrementTick+0x150>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d104      	bne.n	800caca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cac0:	4b36      	ldr	r3, [pc, #216]	@ (800cb9c <xTaskIncrementTick+0x15c>)
 800cac2:	f04f 32ff 	mov.w	r2, #4294967295
 800cac6:	601a      	str	r2, [r3, #0]
					break;
 800cac8:	e03f      	b.n	800cb4a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800caca:	4b31      	ldr	r3, [pc, #196]	@ (800cb90 <xTaskIncrementTick+0x150>)
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	68db      	ldr	r3, [r3, #12]
 800cad0:	68db      	ldr	r3, [r3, #12]
 800cad2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	685b      	ldr	r3, [r3, #4]
 800cad8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cada:	693a      	ldr	r2, [r7, #16]
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	429a      	cmp	r2, r3
 800cae0:	d203      	bcs.n	800caea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cae2:	4a2e      	ldr	r2, [pc, #184]	@ (800cb9c <xTaskIncrementTick+0x15c>)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cae8:	e02f      	b.n	800cb4a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	3304      	adds	r3, #4
 800caee:	4618      	mov	r0, r3
 800caf0:	f7fe fd12 	bl	800b518 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800caf4:	68bb      	ldr	r3, [r7, #8]
 800caf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d004      	beq.n	800cb06 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	3318      	adds	r3, #24
 800cb00:	4618      	mov	r0, r3
 800cb02:	f7fe fd09 	bl	800b518 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cb06:	68bb      	ldr	r3, [r7, #8]
 800cb08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb0a:	4b25      	ldr	r3, [pc, #148]	@ (800cba0 <xTaskIncrementTick+0x160>)
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	429a      	cmp	r2, r3
 800cb10:	d903      	bls.n	800cb1a <xTaskIncrementTick+0xda>
 800cb12:	68bb      	ldr	r3, [r7, #8]
 800cb14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb16:	4a22      	ldr	r2, [pc, #136]	@ (800cba0 <xTaskIncrementTick+0x160>)
 800cb18:	6013      	str	r3, [r2, #0]
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb1e:	4613      	mov	r3, r2
 800cb20:	009b      	lsls	r3, r3, #2
 800cb22:	4413      	add	r3, r2
 800cb24:	009b      	lsls	r3, r3, #2
 800cb26:	4a1f      	ldr	r2, [pc, #124]	@ (800cba4 <xTaskIncrementTick+0x164>)
 800cb28:	441a      	add	r2, r3
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	3304      	adds	r3, #4
 800cb2e:	4619      	mov	r1, r3
 800cb30:	4610      	mov	r0, r2
 800cb32:	f7fe fc94 	bl	800b45e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb3a:	4b1b      	ldr	r3, [pc, #108]	@ (800cba8 <xTaskIncrementTick+0x168>)
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb40:	429a      	cmp	r2, r3
 800cb42:	d3b8      	bcc.n	800cab6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800cb44:	2301      	movs	r3, #1
 800cb46:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb48:	e7b5      	b.n	800cab6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cb4a:	4b17      	ldr	r3, [pc, #92]	@ (800cba8 <xTaskIncrementTick+0x168>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb50:	4914      	ldr	r1, [pc, #80]	@ (800cba4 <xTaskIncrementTick+0x164>)
 800cb52:	4613      	mov	r3, r2
 800cb54:	009b      	lsls	r3, r3, #2
 800cb56:	4413      	add	r3, r2
 800cb58:	009b      	lsls	r3, r3, #2
 800cb5a:	440b      	add	r3, r1
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	2b01      	cmp	r3, #1
 800cb60:	d901      	bls.n	800cb66 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800cb62:	2301      	movs	r3, #1
 800cb64:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cb66:	4b11      	ldr	r3, [pc, #68]	@ (800cbac <xTaskIncrementTick+0x16c>)
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d007      	beq.n	800cb7e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800cb6e:	2301      	movs	r3, #1
 800cb70:	617b      	str	r3, [r7, #20]
 800cb72:	e004      	b.n	800cb7e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cb74:	4b0e      	ldr	r3, [pc, #56]	@ (800cbb0 <xTaskIncrementTick+0x170>)
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	3301      	adds	r3, #1
 800cb7a:	4a0d      	ldr	r2, [pc, #52]	@ (800cbb0 <xTaskIncrementTick+0x170>)
 800cb7c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cb7e:	697b      	ldr	r3, [r7, #20]
}
 800cb80:	4618      	mov	r0, r3
 800cb82:	3718      	adds	r7, #24
 800cb84:	46bd      	mov	sp, r7
 800cb86:	bd80      	pop	{r7, pc}
 800cb88:	24004d2c 	.word	0x24004d2c
 800cb8c:	24004d08 	.word	0x24004d08
 800cb90:	24004cbc 	.word	0x24004cbc
 800cb94:	24004cc0 	.word	0x24004cc0
 800cb98:	24004d1c 	.word	0x24004d1c
 800cb9c:	24004d24 	.word	0x24004d24
 800cba0:	24004d0c 	.word	0x24004d0c
 800cba4:	24004834 	.word	0x24004834
 800cba8:	24004830 	.word	0x24004830
 800cbac:	24004d18 	.word	0x24004d18
 800cbb0:	24004d14 	.word	0x24004d14

0800cbb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b085      	sub	sp, #20
 800cbb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cbba:	4b2b      	ldr	r3, [pc, #172]	@ (800cc68 <vTaskSwitchContext+0xb4>)
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d003      	beq.n	800cbca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cbc2:	4b2a      	ldr	r3, [pc, #168]	@ (800cc6c <vTaskSwitchContext+0xb8>)
 800cbc4:	2201      	movs	r2, #1
 800cbc6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cbc8:	e047      	b.n	800cc5a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800cbca:	4b28      	ldr	r3, [pc, #160]	@ (800cc6c <vTaskSwitchContext+0xb8>)
 800cbcc:	2200      	movs	r2, #0
 800cbce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbd0:	4b27      	ldr	r3, [pc, #156]	@ (800cc70 <vTaskSwitchContext+0xbc>)
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	60fb      	str	r3, [r7, #12]
 800cbd6:	e011      	b.n	800cbfc <vTaskSwitchContext+0x48>
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d10b      	bne.n	800cbf6 <vTaskSwitchContext+0x42>
	__asm volatile
 800cbde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbe2:	f383 8811 	msr	BASEPRI, r3
 800cbe6:	f3bf 8f6f 	isb	sy
 800cbea:	f3bf 8f4f 	dsb	sy
 800cbee:	607b      	str	r3, [r7, #4]
}
 800cbf0:	bf00      	nop
 800cbf2:	bf00      	nop
 800cbf4:	e7fd      	b.n	800cbf2 <vTaskSwitchContext+0x3e>
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	3b01      	subs	r3, #1
 800cbfa:	60fb      	str	r3, [r7, #12]
 800cbfc:	491d      	ldr	r1, [pc, #116]	@ (800cc74 <vTaskSwitchContext+0xc0>)
 800cbfe:	68fa      	ldr	r2, [r7, #12]
 800cc00:	4613      	mov	r3, r2
 800cc02:	009b      	lsls	r3, r3, #2
 800cc04:	4413      	add	r3, r2
 800cc06:	009b      	lsls	r3, r3, #2
 800cc08:	440b      	add	r3, r1
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d0e3      	beq.n	800cbd8 <vTaskSwitchContext+0x24>
 800cc10:	68fa      	ldr	r2, [r7, #12]
 800cc12:	4613      	mov	r3, r2
 800cc14:	009b      	lsls	r3, r3, #2
 800cc16:	4413      	add	r3, r2
 800cc18:	009b      	lsls	r3, r3, #2
 800cc1a:	4a16      	ldr	r2, [pc, #88]	@ (800cc74 <vTaskSwitchContext+0xc0>)
 800cc1c:	4413      	add	r3, r2
 800cc1e:	60bb      	str	r3, [r7, #8]
 800cc20:	68bb      	ldr	r3, [r7, #8]
 800cc22:	685b      	ldr	r3, [r3, #4]
 800cc24:	685a      	ldr	r2, [r3, #4]
 800cc26:	68bb      	ldr	r3, [r7, #8]
 800cc28:	605a      	str	r2, [r3, #4]
 800cc2a:	68bb      	ldr	r3, [r7, #8]
 800cc2c:	685a      	ldr	r2, [r3, #4]
 800cc2e:	68bb      	ldr	r3, [r7, #8]
 800cc30:	3308      	adds	r3, #8
 800cc32:	429a      	cmp	r2, r3
 800cc34:	d104      	bne.n	800cc40 <vTaskSwitchContext+0x8c>
 800cc36:	68bb      	ldr	r3, [r7, #8]
 800cc38:	685b      	ldr	r3, [r3, #4]
 800cc3a:	685a      	ldr	r2, [r3, #4]
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	605a      	str	r2, [r3, #4]
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	685b      	ldr	r3, [r3, #4]
 800cc44:	68db      	ldr	r3, [r3, #12]
 800cc46:	4a0c      	ldr	r2, [pc, #48]	@ (800cc78 <vTaskSwitchContext+0xc4>)
 800cc48:	6013      	str	r3, [r2, #0]
 800cc4a:	4a09      	ldr	r2, [pc, #36]	@ (800cc70 <vTaskSwitchContext+0xbc>)
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cc50:	4b09      	ldr	r3, [pc, #36]	@ (800cc78 <vTaskSwitchContext+0xc4>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	3354      	adds	r3, #84	@ 0x54
 800cc56:	4a09      	ldr	r2, [pc, #36]	@ (800cc7c <vTaskSwitchContext+0xc8>)
 800cc58:	6013      	str	r3, [r2, #0]
}
 800cc5a:	bf00      	nop
 800cc5c:	3714      	adds	r7, #20
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc64:	4770      	bx	lr
 800cc66:	bf00      	nop
 800cc68:	24004d2c 	.word	0x24004d2c
 800cc6c:	24004d18 	.word	0x24004d18
 800cc70:	24004d0c 	.word	0x24004d0c
 800cc74:	24004834 	.word	0x24004834
 800cc78:	24004830 	.word	0x24004830
 800cc7c:	2400001c 	.word	0x2400001c

0800cc80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b084      	sub	sp, #16
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
 800cc88:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d10b      	bne.n	800cca8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800cc90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc94:	f383 8811 	msr	BASEPRI, r3
 800cc98:	f3bf 8f6f 	isb	sy
 800cc9c:	f3bf 8f4f 	dsb	sy
 800cca0:	60fb      	str	r3, [r7, #12]
}
 800cca2:	bf00      	nop
 800cca4:	bf00      	nop
 800cca6:	e7fd      	b.n	800cca4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cca8:	4b07      	ldr	r3, [pc, #28]	@ (800ccc8 <vTaskPlaceOnEventList+0x48>)
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	3318      	adds	r3, #24
 800ccae:	4619      	mov	r1, r3
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f7fe fbf8 	bl	800b4a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ccb6:	2101      	movs	r1, #1
 800ccb8:	6838      	ldr	r0, [r7, #0]
 800ccba:	f000 fa87 	bl	800d1cc <prvAddCurrentTaskToDelayedList>
}
 800ccbe:	bf00      	nop
 800ccc0:	3710      	adds	r7, #16
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	bd80      	pop	{r7, pc}
 800ccc6:	bf00      	nop
 800ccc8:	24004830 	.word	0x24004830

0800cccc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b086      	sub	sp, #24
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	60f8      	str	r0, [r7, #12]
 800ccd4:	60b9      	str	r1, [r7, #8]
 800ccd6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d10b      	bne.n	800ccf6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ccde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cce2:	f383 8811 	msr	BASEPRI, r3
 800cce6:	f3bf 8f6f 	isb	sy
 800ccea:	f3bf 8f4f 	dsb	sy
 800ccee:	617b      	str	r3, [r7, #20]
}
 800ccf0:	bf00      	nop
 800ccf2:	bf00      	nop
 800ccf4:	e7fd      	b.n	800ccf2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ccf6:	4b0a      	ldr	r3, [pc, #40]	@ (800cd20 <vTaskPlaceOnEventListRestricted+0x54>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	3318      	adds	r3, #24
 800ccfc:	4619      	mov	r1, r3
 800ccfe:	68f8      	ldr	r0, [r7, #12]
 800cd00:	f7fe fbad 	bl	800b45e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d002      	beq.n	800cd10 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800cd0a:	f04f 33ff 	mov.w	r3, #4294967295
 800cd0e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cd10:	6879      	ldr	r1, [r7, #4]
 800cd12:	68b8      	ldr	r0, [r7, #8]
 800cd14:	f000 fa5a 	bl	800d1cc <prvAddCurrentTaskToDelayedList>
	}
 800cd18:	bf00      	nop
 800cd1a:	3718      	adds	r7, #24
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bd80      	pop	{r7, pc}
 800cd20:	24004830 	.word	0x24004830

0800cd24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b086      	sub	sp, #24
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	68db      	ldr	r3, [r3, #12]
 800cd30:	68db      	ldr	r3, [r3, #12]
 800cd32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cd34:	693b      	ldr	r3, [r7, #16]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d10b      	bne.n	800cd52 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800cd3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd3e:	f383 8811 	msr	BASEPRI, r3
 800cd42:	f3bf 8f6f 	isb	sy
 800cd46:	f3bf 8f4f 	dsb	sy
 800cd4a:	60fb      	str	r3, [r7, #12]
}
 800cd4c:	bf00      	nop
 800cd4e:	bf00      	nop
 800cd50:	e7fd      	b.n	800cd4e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cd52:	693b      	ldr	r3, [r7, #16]
 800cd54:	3318      	adds	r3, #24
 800cd56:	4618      	mov	r0, r3
 800cd58:	f7fe fbde 	bl	800b518 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cd5c:	4b1d      	ldr	r3, [pc, #116]	@ (800cdd4 <xTaskRemoveFromEventList+0xb0>)
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d11d      	bne.n	800cda0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cd64:	693b      	ldr	r3, [r7, #16]
 800cd66:	3304      	adds	r3, #4
 800cd68:	4618      	mov	r0, r3
 800cd6a:	f7fe fbd5 	bl	800b518 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd72:	4b19      	ldr	r3, [pc, #100]	@ (800cdd8 <xTaskRemoveFromEventList+0xb4>)
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	429a      	cmp	r2, r3
 800cd78:	d903      	bls.n	800cd82 <xTaskRemoveFromEventList+0x5e>
 800cd7a:	693b      	ldr	r3, [r7, #16]
 800cd7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd7e:	4a16      	ldr	r2, [pc, #88]	@ (800cdd8 <xTaskRemoveFromEventList+0xb4>)
 800cd80:	6013      	str	r3, [r2, #0]
 800cd82:	693b      	ldr	r3, [r7, #16]
 800cd84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd86:	4613      	mov	r3, r2
 800cd88:	009b      	lsls	r3, r3, #2
 800cd8a:	4413      	add	r3, r2
 800cd8c:	009b      	lsls	r3, r3, #2
 800cd8e:	4a13      	ldr	r2, [pc, #76]	@ (800cddc <xTaskRemoveFromEventList+0xb8>)
 800cd90:	441a      	add	r2, r3
 800cd92:	693b      	ldr	r3, [r7, #16]
 800cd94:	3304      	adds	r3, #4
 800cd96:	4619      	mov	r1, r3
 800cd98:	4610      	mov	r0, r2
 800cd9a:	f7fe fb60 	bl	800b45e <vListInsertEnd>
 800cd9e:	e005      	b.n	800cdac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cda0:	693b      	ldr	r3, [r7, #16]
 800cda2:	3318      	adds	r3, #24
 800cda4:	4619      	mov	r1, r3
 800cda6:	480e      	ldr	r0, [pc, #56]	@ (800cde0 <xTaskRemoveFromEventList+0xbc>)
 800cda8:	f7fe fb59 	bl	800b45e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cdac:	693b      	ldr	r3, [r7, #16]
 800cdae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdb0:	4b0c      	ldr	r3, [pc, #48]	@ (800cde4 <xTaskRemoveFromEventList+0xc0>)
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdb6:	429a      	cmp	r2, r3
 800cdb8:	d905      	bls.n	800cdc6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cdba:	2301      	movs	r3, #1
 800cdbc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cdbe:	4b0a      	ldr	r3, [pc, #40]	@ (800cde8 <xTaskRemoveFromEventList+0xc4>)
 800cdc0:	2201      	movs	r2, #1
 800cdc2:	601a      	str	r2, [r3, #0]
 800cdc4:	e001      	b.n	800cdca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cdca:	697b      	ldr	r3, [r7, #20]
}
 800cdcc:	4618      	mov	r0, r3
 800cdce:	3718      	adds	r7, #24
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bd80      	pop	{r7, pc}
 800cdd4:	24004d2c 	.word	0x24004d2c
 800cdd8:	24004d0c 	.word	0x24004d0c
 800cddc:	24004834 	.word	0x24004834
 800cde0:	24004cc4 	.word	0x24004cc4
 800cde4:	24004830 	.word	0x24004830
 800cde8:	24004d18 	.word	0x24004d18

0800cdec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cdec:	b480      	push	{r7}
 800cdee:	b083      	sub	sp, #12
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cdf4:	4b06      	ldr	r3, [pc, #24]	@ (800ce10 <vTaskInternalSetTimeOutState+0x24>)
 800cdf6:	681a      	ldr	r2, [r3, #0]
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cdfc:	4b05      	ldr	r3, [pc, #20]	@ (800ce14 <vTaskInternalSetTimeOutState+0x28>)
 800cdfe:	681a      	ldr	r2, [r3, #0]
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	605a      	str	r2, [r3, #4]
}
 800ce04:	bf00      	nop
 800ce06:	370c      	adds	r7, #12
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0e:	4770      	bx	lr
 800ce10:	24004d1c 	.word	0x24004d1c
 800ce14:	24004d08 	.word	0x24004d08

0800ce18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b088      	sub	sp, #32
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
 800ce20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d10b      	bne.n	800ce40 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ce28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce2c:	f383 8811 	msr	BASEPRI, r3
 800ce30:	f3bf 8f6f 	isb	sy
 800ce34:	f3bf 8f4f 	dsb	sy
 800ce38:	613b      	str	r3, [r7, #16]
}
 800ce3a:	bf00      	nop
 800ce3c:	bf00      	nop
 800ce3e:	e7fd      	b.n	800ce3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ce40:	683b      	ldr	r3, [r7, #0]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d10b      	bne.n	800ce5e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ce46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce4a:	f383 8811 	msr	BASEPRI, r3
 800ce4e:	f3bf 8f6f 	isb	sy
 800ce52:	f3bf 8f4f 	dsb	sy
 800ce56:	60fb      	str	r3, [r7, #12]
}
 800ce58:	bf00      	nop
 800ce5a:	bf00      	nop
 800ce5c:	e7fd      	b.n	800ce5a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ce5e:	f7fe fcb3 	bl	800b7c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ce62:	4b1d      	ldr	r3, [pc, #116]	@ (800ced8 <xTaskCheckForTimeOut+0xc0>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	685b      	ldr	r3, [r3, #4]
 800ce6c:	69ba      	ldr	r2, [r7, #24]
 800ce6e:	1ad3      	subs	r3, r2, r3
 800ce70:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce7a:	d102      	bne.n	800ce82 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	61fb      	str	r3, [r7, #28]
 800ce80:	e023      	b.n	800ceca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681a      	ldr	r2, [r3, #0]
 800ce86:	4b15      	ldr	r3, [pc, #84]	@ (800cedc <xTaskCheckForTimeOut+0xc4>)
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	429a      	cmp	r2, r3
 800ce8c:	d007      	beq.n	800ce9e <xTaskCheckForTimeOut+0x86>
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	685b      	ldr	r3, [r3, #4]
 800ce92:	69ba      	ldr	r2, [r7, #24]
 800ce94:	429a      	cmp	r2, r3
 800ce96:	d302      	bcc.n	800ce9e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ce98:	2301      	movs	r3, #1
 800ce9a:	61fb      	str	r3, [r7, #28]
 800ce9c:	e015      	b.n	800ceca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	697a      	ldr	r2, [r7, #20]
 800cea4:	429a      	cmp	r2, r3
 800cea6:	d20b      	bcs.n	800cec0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800cea8:	683b      	ldr	r3, [r7, #0]
 800ceaa:	681a      	ldr	r2, [r3, #0]
 800ceac:	697b      	ldr	r3, [r7, #20]
 800ceae:	1ad2      	subs	r2, r2, r3
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ceb4:	6878      	ldr	r0, [r7, #4]
 800ceb6:	f7ff ff99 	bl	800cdec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ceba:	2300      	movs	r3, #0
 800cebc:	61fb      	str	r3, [r7, #28]
 800cebe:	e004      	b.n	800ceca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	2200      	movs	r2, #0
 800cec4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800cec6:	2301      	movs	r3, #1
 800cec8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ceca:	f7fe fcaf 	bl	800b82c <vPortExitCritical>

	return xReturn;
 800cece:	69fb      	ldr	r3, [r7, #28]
}
 800ced0:	4618      	mov	r0, r3
 800ced2:	3720      	adds	r7, #32
 800ced4:	46bd      	mov	sp, r7
 800ced6:	bd80      	pop	{r7, pc}
 800ced8:	24004d08 	.word	0x24004d08
 800cedc:	24004d1c 	.word	0x24004d1c

0800cee0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800cee0:	b480      	push	{r7}
 800cee2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800cee4:	4b03      	ldr	r3, [pc, #12]	@ (800cef4 <vTaskMissedYield+0x14>)
 800cee6:	2201      	movs	r2, #1
 800cee8:	601a      	str	r2, [r3, #0]
}
 800ceea:	bf00      	nop
 800ceec:	46bd      	mov	sp, r7
 800ceee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef2:	4770      	bx	lr
 800cef4:	24004d18 	.word	0x24004d18

0800cef8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800cef8:	b580      	push	{r7, lr}
 800cefa:	b082      	sub	sp, #8
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800cf00:	f000 f852 	bl	800cfa8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800cf04:	4b06      	ldr	r3, [pc, #24]	@ (800cf20 <prvIdleTask+0x28>)
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	2b01      	cmp	r3, #1
 800cf0a:	d9f9      	bls.n	800cf00 <prvIdleTask+0x8>
			{
				taskYIELD();
 800cf0c:	4b05      	ldr	r3, [pc, #20]	@ (800cf24 <prvIdleTask+0x2c>)
 800cf0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf12:	601a      	str	r2, [r3, #0]
 800cf14:	f3bf 8f4f 	dsb	sy
 800cf18:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800cf1c:	e7f0      	b.n	800cf00 <prvIdleTask+0x8>
 800cf1e:	bf00      	nop
 800cf20:	24004834 	.word	0x24004834
 800cf24:	e000ed04 	.word	0xe000ed04

0800cf28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b082      	sub	sp, #8
 800cf2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cf2e:	2300      	movs	r3, #0
 800cf30:	607b      	str	r3, [r7, #4]
 800cf32:	e00c      	b.n	800cf4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cf34:	687a      	ldr	r2, [r7, #4]
 800cf36:	4613      	mov	r3, r2
 800cf38:	009b      	lsls	r3, r3, #2
 800cf3a:	4413      	add	r3, r2
 800cf3c:	009b      	lsls	r3, r3, #2
 800cf3e:	4a12      	ldr	r2, [pc, #72]	@ (800cf88 <prvInitialiseTaskLists+0x60>)
 800cf40:	4413      	add	r3, r2
 800cf42:	4618      	mov	r0, r3
 800cf44:	f7fe fa5e 	bl	800b404 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	3301      	adds	r3, #1
 800cf4c:	607b      	str	r3, [r7, #4]
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2b37      	cmp	r3, #55	@ 0x37
 800cf52:	d9ef      	bls.n	800cf34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cf54:	480d      	ldr	r0, [pc, #52]	@ (800cf8c <prvInitialiseTaskLists+0x64>)
 800cf56:	f7fe fa55 	bl	800b404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cf5a:	480d      	ldr	r0, [pc, #52]	@ (800cf90 <prvInitialiseTaskLists+0x68>)
 800cf5c:	f7fe fa52 	bl	800b404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cf60:	480c      	ldr	r0, [pc, #48]	@ (800cf94 <prvInitialiseTaskLists+0x6c>)
 800cf62:	f7fe fa4f 	bl	800b404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cf66:	480c      	ldr	r0, [pc, #48]	@ (800cf98 <prvInitialiseTaskLists+0x70>)
 800cf68:	f7fe fa4c 	bl	800b404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cf6c:	480b      	ldr	r0, [pc, #44]	@ (800cf9c <prvInitialiseTaskLists+0x74>)
 800cf6e:	f7fe fa49 	bl	800b404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cf72:	4b0b      	ldr	r3, [pc, #44]	@ (800cfa0 <prvInitialiseTaskLists+0x78>)
 800cf74:	4a05      	ldr	r2, [pc, #20]	@ (800cf8c <prvInitialiseTaskLists+0x64>)
 800cf76:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cf78:	4b0a      	ldr	r3, [pc, #40]	@ (800cfa4 <prvInitialiseTaskLists+0x7c>)
 800cf7a:	4a05      	ldr	r2, [pc, #20]	@ (800cf90 <prvInitialiseTaskLists+0x68>)
 800cf7c:	601a      	str	r2, [r3, #0]
}
 800cf7e:	bf00      	nop
 800cf80:	3708      	adds	r7, #8
 800cf82:	46bd      	mov	sp, r7
 800cf84:	bd80      	pop	{r7, pc}
 800cf86:	bf00      	nop
 800cf88:	24004834 	.word	0x24004834
 800cf8c:	24004c94 	.word	0x24004c94
 800cf90:	24004ca8 	.word	0x24004ca8
 800cf94:	24004cc4 	.word	0x24004cc4
 800cf98:	24004cd8 	.word	0x24004cd8
 800cf9c:	24004cf0 	.word	0x24004cf0
 800cfa0:	24004cbc 	.word	0x24004cbc
 800cfa4:	24004cc0 	.word	0x24004cc0

0800cfa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b082      	sub	sp, #8
 800cfac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cfae:	e019      	b.n	800cfe4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cfb0:	f7fe fc0a 	bl	800b7c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfb4:	4b10      	ldr	r3, [pc, #64]	@ (800cff8 <prvCheckTasksWaitingTermination+0x50>)
 800cfb6:	68db      	ldr	r3, [r3, #12]
 800cfb8:	68db      	ldr	r3, [r3, #12]
 800cfba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	3304      	adds	r3, #4
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	f7fe faa9 	bl	800b518 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cfc6:	4b0d      	ldr	r3, [pc, #52]	@ (800cffc <prvCheckTasksWaitingTermination+0x54>)
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	3b01      	subs	r3, #1
 800cfcc:	4a0b      	ldr	r2, [pc, #44]	@ (800cffc <prvCheckTasksWaitingTermination+0x54>)
 800cfce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cfd0:	4b0b      	ldr	r3, [pc, #44]	@ (800d000 <prvCheckTasksWaitingTermination+0x58>)
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	3b01      	subs	r3, #1
 800cfd6:	4a0a      	ldr	r2, [pc, #40]	@ (800d000 <prvCheckTasksWaitingTermination+0x58>)
 800cfd8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cfda:	f7fe fc27 	bl	800b82c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cfde:	6878      	ldr	r0, [r7, #4]
 800cfe0:	f000 f810 	bl	800d004 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cfe4:	4b06      	ldr	r3, [pc, #24]	@ (800d000 <prvCheckTasksWaitingTermination+0x58>)
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d1e1      	bne.n	800cfb0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cfec:	bf00      	nop
 800cfee:	bf00      	nop
 800cff0:	3708      	adds	r7, #8
 800cff2:	46bd      	mov	sp, r7
 800cff4:	bd80      	pop	{r7, pc}
 800cff6:	bf00      	nop
 800cff8:	24004cd8 	.word	0x24004cd8
 800cffc:	24004d04 	.word	0x24004d04
 800d000:	24004cec 	.word	0x24004cec

0800d004 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d004:	b580      	push	{r7, lr}
 800d006:	b084      	sub	sp, #16
 800d008:	af00      	add	r7, sp, #0
 800d00a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	3354      	adds	r3, #84	@ 0x54
 800d010:	4618      	mov	r0, r3
 800d012:	f000 fc9d 	bl	800d950 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d108      	bne.n	800d032 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d024:	4618      	mov	r0, r3
 800d026:	f7fe f8cd 	bl	800b1c4 <vPortFree>
				vPortFree( pxTCB );
 800d02a:	6878      	ldr	r0, [r7, #4]
 800d02c:	f7fe f8ca 	bl	800b1c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d030:	e019      	b.n	800d066 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d038:	2b01      	cmp	r3, #1
 800d03a:	d103      	bne.n	800d044 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d03c:	6878      	ldr	r0, [r7, #4]
 800d03e:	f7fe f8c1 	bl	800b1c4 <vPortFree>
	}
 800d042:	e010      	b.n	800d066 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d04a:	2b02      	cmp	r3, #2
 800d04c:	d00b      	beq.n	800d066 <prvDeleteTCB+0x62>
	__asm volatile
 800d04e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d052:	f383 8811 	msr	BASEPRI, r3
 800d056:	f3bf 8f6f 	isb	sy
 800d05a:	f3bf 8f4f 	dsb	sy
 800d05e:	60fb      	str	r3, [r7, #12]
}
 800d060:	bf00      	nop
 800d062:	bf00      	nop
 800d064:	e7fd      	b.n	800d062 <prvDeleteTCB+0x5e>
	}
 800d066:	bf00      	nop
 800d068:	3710      	adds	r7, #16
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}
	...

0800d070 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d070:	b480      	push	{r7}
 800d072:	b083      	sub	sp, #12
 800d074:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d076:	4b0c      	ldr	r3, [pc, #48]	@ (800d0a8 <prvResetNextTaskUnblockTime+0x38>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d104      	bne.n	800d08a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d080:	4b0a      	ldr	r3, [pc, #40]	@ (800d0ac <prvResetNextTaskUnblockTime+0x3c>)
 800d082:	f04f 32ff 	mov.w	r2, #4294967295
 800d086:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d088:	e008      	b.n	800d09c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d08a:	4b07      	ldr	r3, [pc, #28]	@ (800d0a8 <prvResetNextTaskUnblockTime+0x38>)
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	68db      	ldr	r3, [r3, #12]
 800d090:	68db      	ldr	r3, [r3, #12]
 800d092:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	685b      	ldr	r3, [r3, #4]
 800d098:	4a04      	ldr	r2, [pc, #16]	@ (800d0ac <prvResetNextTaskUnblockTime+0x3c>)
 800d09a:	6013      	str	r3, [r2, #0]
}
 800d09c:	bf00      	nop
 800d09e:	370c      	adds	r7, #12
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a6:	4770      	bx	lr
 800d0a8:	24004cbc 	.word	0x24004cbc
 800d0ac:	24004d24 	.word	0x24004d24

0800d0b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d0b0:	b480      	push	{r7}
 800d0b2:	b083      	sub	sp, #12
 800d0b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d0b6:	4b0b      	ldr	r3, [pc, #44]	@ (800d0e4 <xTaskGetSchedulerState+0x34>)
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d102      	bne.n	800d0c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d0be:	2301      	movs	r3, #1
 800d0c0:	607b      	str	r3, [r7, #4]
 800d0c2:	e008      	b.n	800d0d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d0c4:	4b08      	ldr	r3, [pc, #32]	@ (800d0e8 <xTaskGetSchedulerState+0x38>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d102      	bne.n	800d0d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d0cc:	2302      	movs	r3, #2
 800d0ce:	607b      	str	r3, [r7, #4]
 800d0d0:	e001      	b.n	800d0d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d0d6:	687b      	ldr	r3, [r7, #4]
	}
 800d0d8:	4618      	mov	r0, r3
 800d0da:	370c      	adds	r7, #12
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e2:	4770      	bx	lr
 800d0e4:	24004d10 	.word	0x24004d10
 800d0e8:	24004d2c 	.word	0x24004d2c

0800d0ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b086      	sub	sp, #24
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d058      	beq.n	800d1b4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d102:	4b2f      	ldr	r3, [pc, #188]	@ (800d1c0 <xTaskPriorityDisinherit+0xd4>)
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	693a      	ldr	r2, [r7, #16]
 800d108:	429a      	cmp	r2, r3
 800d10a:	d00b      	beq.n	800d124 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d10c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d110:	f383 8811 	msr	BASEPRI, r3
 800d114:	f3bf 8f6f 	isb	sy
 800d118:	f3bf 8f4f 	dsb	sy
 800d11c:	60fb      	str	r3, [r7, #12]
}
 800d11e:	bf00      	nop
 800d120:	bf00      	nop
 800d122:	e7fd      	b.n	800d120 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d10b      	bne.n	800d144 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d12c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d130:	f383 8811 	msr	BASEPRI, r3
 800d134:	f3bf 8f6f 	isb	sy
 800d138:	f3bf 8f4f 	dsb	sy
 800d13c:	60bb      	str	r3, [r7, #8]
}
 800d13e:	bf00      	nop
 800d140:	bf00      	nop
 800d142:	e7fd      	b.n	800d140 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d144:	693b      	ldr	r3, [r7, #16]
 800d146:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d148:	1e5a      	subs	r2, r3, #1
 800d14a:	693b      	ldr	r3, [r7, #16]
 800d14c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d14e:	693b      	ldr	r3, [r7, #16]
 800d150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d152:	693b      	ldr	r3, [r7, #16]
 800d154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d156:	429a      	cmp	r2, r3
 800d158:	d02c      	beq.n	800d1b4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d15a:	693b      	ldr	r3, [r7, #16]
 800d15c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d128      	bne.n	800d1b4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d162:	693b      	ldr	r3, [r7, #16]
 800d164:	3304      	adds	r3, #4
 800d166:	4618      	mov	r0, r3
 800d168:	f7fe f9d6 	bl	800b518 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d16c:	693b      	ldr	r3, [r7, #16]
 800d16e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d170:	693b      	ldr	r3, [r7, #16]
 800d172:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d174:	693b      	ldr	r3, [r7, #16]
 800d176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d178:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d17c:	693b      	ldr	r3, [r7, #16]
 800d17e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d180:	693b      	ldr	r3, [r7, #16]
 800d182:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d184:	4b0f      	ldr	r3, [pc, #60]	@ (800d1c4 <xTaskPriorityDisinherit+0xd8>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	429a      	cmp	r2, r3
 800d18a:	d903      	bls.n	800d194 <xTaskPriorityDisinherit+0xa8>
 800d18c:	693b      	ldr	r3, [r7, #16]
 800d18e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d190:	4a0c      	ldr	r2, [pc, #48]	@ (800d1c4 <xTaskPriorityDisinherit+0xd8>)
 800d192:	6013      	str	r3, [r2, #0]
 800d194:	693b      	ldr	r3, [r7, #16]
 800d196:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d198:	4613      	mov	r3, r2
 800d19a:	009b      	lsls	r3, r3, #2
 800d19c:	4413      	add	r3, r2
 800d19e:	009b      	lsls	r3, r3, #2
 800d1a0:	4a09      	ldr	r2, [pc, #36]	@ (800d1c8 <xTaskPriorityDisinherit+0xdc>)
 800d1a2:	441a      	add	r2, r3
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	3304      	adds	r3, #4
 800d1a8:	4619      	mov	r1, r3
 800d1aa:	4610      	mov	r0, r2
 800d1ac:	f7fe f957 	bl	800b45e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d1b0:	2301      	movs	r3, #1
 800d1b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d1b4:	697b      	ldr	r3, [r7, #20]
	}
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	3718      	adds	r7, #24
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}
 800d1be:	bf00      	nop
 800d1c0:	24004830 	.word	0x24004830
 800d1c4:	24004d0c 	.word	0x24004d0c
 800d1c8:	24004834 	.word	0x24004834

0800d1cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b084      	sub	sp, #16
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
 800d1d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d1d6:	4b21      	ldr	r3, [pc, #132]	@ (800d25c <prvAddCurrentTaskToDelayedList+0x90>)
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1dc:	4b20      	ldr	r3, [pc, #128]	@ (800d260 <prvAddCurrentTaskToDelayedList+0x94>)
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	3304      	adds	r3, #4
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	f7fe f998 	bl	800b518 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1ee:	d10a      	bne.n	800d206 <prvAddCurrentTaskToDelayedList+0x3a>
 800d1f0:	683b      	ldr	r3, [r7, #0]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d007      	beq.n	800d206 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d1f6:	4b1a      	ldr	r3, [pc, #104]	@ (800d260 <prvAddCurrentTaskToDelayedList+0x94>)
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	3304      	adds	r3, #4
 800d1fc:	4619      	mov	r1, r3
 800d1fe:	4819      	ldr	r0, [pc, #100]	@ (800d264 <prvAddCurrentTaskToDelayedList+0x98>)
 800d200:	f7fe f92d 	bl	800b45e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d204:	e026      	b.n	800d254 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d206:	68fa      	ldr	r2, [r7, #12]
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	4413      	add	r3, r2
 800d20c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d20e:	4b14      	ldr	r3, [pc, #80]	@ (800d260 <prvAddCurrentTaskToDelayedList+0x94>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	68ba      	ldr	r2, [r7, #8]
 800d214:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d216:	68ba      	ldr	r2, [r7, #8]
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	429a      	cmp	r2, r3
 800d21c:	d209      	bcs.n	800d232 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d21e:	4b12      	ldr	r3, [pc, #72]	@ (800d268 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d220:	681a      	ldr	r2, [r3, #0]
 800d222:	4b0f      	ldr	r3, [pc, #60]	@ (800d260 <prvAddCurrentTaskToDelayedList+0x94>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	3304      	adds	r3, #4
 800d228:	4619      	mov	r1, r3
 800d22a:	4610      	mov	r0, r2
 800d22c:	f7fe f93b 	bl	800b4a6 <vListInsert>
}
 800d230:	e010      	b.n	800d254 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d232:	4b0e      	ldr	r3, [pc, #56]	@ (800d26c <prvAddCurrentTaskToDelayedList+0xa0>)
 800d234:	681a      	ldr	r2, [r3, #0]
 800d236:	4b0a      	ldr	r3, [pc, #40]	@ (800d260 <prvAddCurrentTaskToDelayedList+0x94>)
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	3304      	adds	r3, #4
 800d23c:	4619      	mov	r1, r3
 800d23e:	4610      	mov	r0, r2
 800d240:	f7fe f931 	bl	800b4a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d244:	4b0a      	ldr	r3, [pc, #40]	@ (800d270 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	68ba      	ldr	r2, [r7, #8]
 800d24a:	429a      	cmp	r2, r3
 800d24c:	d202      	bcs.n	800d254 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d24e:	4a08      	ldr	r2, [pc, #32]	@ (800d270 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d250:	68bb      	ldr	r3, [r7, #8]
 800d252:	6013      	str	r3, [r2, #0]
}
 800d254:	bf00      	nop
 800d256:	3710      	adds	r7, #16
 800d258:	46bd      	mov	sp, r7
 800d25a:	bd80      	pop	{r7, pc}
 800d25c:	24004d08 	.word	0x24004d08
 800d260:	24004830 	.word	0x24004830
 800d264:	24004cf0 	.word	0x24004cf0
 800d268:	24004cc0 	.word	0x24004cc0
 800d26c:	24004cbc 	.word	0x24004cbc
 800d270:	24004d24 	.word	0x24004d24

0800d274 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b08a      	sub	sp, #40	@ 0x28
 800d278:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d27a:	2300      	movs	r3, #0
 800d27c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d27e:	f000 fb13 	bl	800d8a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d282:	4b1d      	ldr	r3, [pc, #116]	@ (800d2f8 <xTimerCreateTimerTask+0x84>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d021      	beq.n	800d2ce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d28a:	2300      	movs	r3, #0
 800d28c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d28e:	2300      	movs	r3, #0
 800d290:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d292:	1d3a      	adds	r2, r7, #4
 800d294:	f107 0108 	add.w	r1, r7, #8
 800d298:	f107 030c 	add.w	r3, r7, #12
 800d29c:	4618      	mov	r0, r3
 800d29e:	f7fd fea9 	bl	800aff4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d2a2:	6879      	ldr	r1, [r7, #4]
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	68fa      	ldr	r2, [r7, #12]
 800d2a8:	9202      	str	r2, [sp, #8]
 800d2aa:	9301      	str	r3, [sp, #4]
 800d2ac:	2302      	movs	r3, #2
 800d2ae:	9300      	str	r3, [sp, #0]
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	460a      	mov	r2, r1
 800d2b4:	4911      	ldr	r1, [pc, #68]	@ (800d2fc <xTimerCreateTimerTask+0x88>)
 800d2b6:	4812      	ldr	r0, [pc, #72]	@ (800d300 <xTimerCreateTimerTask+0x8c>)
 800d2b8:	f7ff f8a2 	bl	800c400 <xTaskCreateStatic>
 800d2bc:	4603      	mov	r3, r0
 800d2be:	4a11      	ldr	r2, [pc, #68]	@ (800d304 <xTimerCreateTimerTask+0x90>)
 800d2c0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d2c2:	4b10      	ldr	r3, [pc, #64]	@ (800d304 <xTimerCreateTimerTask+0x90>)
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d001      	beq.n	800d2ce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d2ce:	697b      	ldr	r3, [r7, #20]
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d10b      	bne.n	800d2ec <xTimerCreateTimerTask+0x78>
	__asm volatile
 800d2d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2d8:	f383 8811 	msr	BASEPRI, r3
 800d2dc:	f3bf 8f6f 	isb	sy
 800d2e0:	f3bf 8f4f 	dsb	sy
 800d2e4:	613b      	str	r3, [r7, #16]
}
 800d2e6:	bf00      	nop
 800d2e8:	bf00      	nop
 800d2ea:	e7fd      	b.n	800d2e8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d2ec:	697b      	ldr	r3, [r7, #20]
}
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	3718      	adds	r7, #24
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	bd80      	pop	{r7, pc}
 800d2f6:	bf00      	nop
 800d2f8:	24004d60 	.word	0x24004d60
 800d2fc:	0800dc08 	.word	0x0800dc08
 800d300:	0800d441 	.word	0x0800d441
 800d304:	24004d64 	.word	0x24004d64

0800d308 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b08a      	sub	sp, #40	@ 0x28
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	60f8      	str	r0, [r7, #12]
 800d310:	60b9      	str	r1, [r7, #8]
 800d312:	607a      	str	r2, [r7, #4]
 800d314:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d316:	2300      	movs	r3, #0
 800d318:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d10b      	bne.n	800d338 <xTimerGenericCommand+0x30>
	__asm volatile
 800d320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d324:	f383 8811 	msr	BASEPRI, r3
 800d328:	f3bf 8f6f 	isb	sy
 800d32c:	f3bf 8f4f 	dsb	sy
 800d330:	623b      	str	r3, [r7, #32]
}
 800d332:	bf00      	nop
 800d334:	bf00      	nop
 800d336:	e7fd      	b.n	800d334 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d338:	4b19      	ldr	r3, [pc, #100]	@ (800d3a0 <xTimerGenericCommand+0x98>)
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d02a      	beq.n	800d396 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d340:	68bb      	ldr	r3, [r7, #8]
 800d342:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d34c:	68bb      	ldr	r3, [r7, #8]
 800d34e:	2b05      	cmp	r3, #5
 800d350:	dc18      	bgt.n	800d384 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d352:	f7ff fead 	bl	800d0b0 <xTaskGetSchedulerState>
 800d356:	4603      	mov	r3, r0
 800d358:	2b02      	cmp	r3, #2
 800d35a:	d109      	bne.n	800d370 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d35c:	4b10      	ldr	r3, [pc, #64]	@ (800d3a0 <xTimerGenericCommand+0x98>)
 800d35e:	6818      	ldr	r0, [r3, #0]
 800d360:	f107 0110 	add.w	r1, r7, #16
 800d364:	2300      	movs	r3, #0
 800d366:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d368:	f7fe fc5a 	bl	800bc20 <xQueueGenericSend>
 800d36c:	6278      	str	r0, [r7, #36]	@ 0x24
 800d36e:	e012      	b.n	800d396 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d370:	4b0b      	ldr	r3, [pc, #44]	@ (800d3a0 <xTimerGenericCommand+0x98>)
 800d372:	6818      	ldr	r0, [r3, #0]
 800d374:	f107 0110 	add.w	r1, r7, #16
 800d378:	2300      	movs	r3, #0
 800d37a:	2200      	movs	r2, #0
 800d37c:	f7fe fc50 	bl	800bc20 <xQueueGenericSend>
 800d380:	6278      	str	r0, [r7, #36]	@ 0x24
 800d382:	e008      	b.n	800d396 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d384:	4b06      	ldr	r3, [pc, #24]	@ (800d3a0 <xTimerGenericCommand+0x98>)
 800d386:	6818      	ldr	r0, [r3, #0]
 800d388:	f107 0110 	add.w	r1, r7, #16
 800d38c:	2300      	movs	r3, #0
 800d38e:	683a      	ldr	r2, [r7, #0]
 800d390:	f7fe fd48 	bl	800be24 <xQueueGenericSendFromISR>
 800d394:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d398:	4618      	mov	r0, r3
 800d39a:	3728      	adds	r7, #40	@ 0x28
 800d39c:	46bd      	mov	sp, r7
 800d39e:	bd80      	pop	{r7, pc}
 800d3a0:	24004d60 	.word	0x24004d60

0800d3a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b088      	sub	sp, #32
 800d3a8:	af02      	add	r7, sp, #8
 800d3aa:	6078      	str	r0, [r7, #4]
 800d3ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3ae:	4b23      	ldr	r3, [pc, #140]	@ (800d43c <prvProcessExpiredTimer+0x98>)
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	68db      	ldr	r3, [r3, #12]
 800d3b4:	68db      	ldr	r3, [r3, #12]
 800d3b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d3b8:	697b      	ldr	r3, [r7, #20]
 800d3ba:	3304      	adds	r3, #4
 800d3bc:	4618      	mov	r0, r3
 800d3be:	f7fe f8ab 	bl	800b518 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d3c2:	697b      	ldr	r3, [r7, #20]
 800d3c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d3c8:	f003 0304 	and.w	r3, r3, #4
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d023      	beq.n	800d418 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d3d0:	697b      	ldr	r3, [r7, #20]
 800d3d2:	699a      	ldr	r2, [r3, #24]
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	18d1      	adds	r1, r2, r3
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	683a      	ldr	r2, [r7, #0]
 800d3dc:	6978      	ldr	r0, [r7, #20]
 800d3de:	f000 f8d5 	bl	800d58c <prvInsertTimerInActiveList>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d020      	beq.n	800d42a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	9300      	str	r3, [sp, #0]
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	687a      	ldr	r2, [r7, #4]
 800d3f0:	2100      	movs	r1, #0
 800d3f2:	6978      	ldr	r0, [r7, #20]
 800d3f4:	f7ff ff88 	bl	800d308 <xTimerGenericCommand>
 800d3f8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d3fa:	693b      	ldr	r3, [r7, #16]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d114      	bne.n	800d42a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800d400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d404:	f383 8811 	msr	BASEPRI, r3
 800d408:	f3bf 8f6f 	isb	sy
 800d40c:	f3bf 8f4f 	dsb	sy
 800d410:	60fb      	str	r3, [r7, #12]
}
 800d412:	bf00      	nop
 800d414:	bf00      	nop
 800d416:	e7fd      	b.n	800d414 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d418:	697b      	ldr	r3, [r7, #20]
 800d41a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d41e:	f023 0301 	bic.w	r3, r3, #1
 800d422:	b2da      	uxtb	r2, r3
 800d424:	697b      	ldr	r3, [r7, #20]
 800d426:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d42a:	697b      	ldr	r3, [r7, #20]
 800d42c:	6a1b      	ldr	r3, [r3, #32]
 800d42e:	6978      	ldr	r0, [r7, #20]
 800d430:	4798      	blx	r3
}
 800d432:	bf00      	nop
 800d434:	3718      	adds	r7, #24
 800d436:	46bd      	mov	sp, r7
 800d438:	bd80      	pop	{r7, pc}
 800d43a:	bf00      	nop
 800d43c:	24004d58 	.word	0x24004d58

0800d440 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b084      	sub	sp, #16
 800d444:	af00      	add	r7, sp, #0
 800d446:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d448:	f107 0308 	add.w	r3, r7, #8
 800d44c:	4618      	mov	r0, r3
 800d44e:	f000 f859 	bl	800d504 <prvGetNextExpireTime>
 800d452:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d454:	68bb      	ldr	r3, [r7, #8]
 800d456:	4619      	mov	r1, r3
 800d458:	68f8      	ldr	r0, [r7, #12]
 800d45a:	f000 f805 	bl	800d468 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d45e:	f000 f8d7 	bl	800d610 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d462:	bf00      	nop
 800d464:	e7f0      	b.n	800d448 <prvTimerTask+0x8>
	...

0800d468 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b084      	sub	sp, #16
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	6078      	str	r0, [r7, #4]
 800d470:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d472:	f7ff fa29 	bl	800c8c8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d476:	f107 0308 	add.w	r3, r7, #8
 800d47a:	4618      	mov	r0, r3
 800d47c:	f000 f866 	bl	800d54c <prvSampleTimeNow>
 800d480:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d482:	68bb      	ldr	r3, [r7, #8]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d130      	bne.n	800d4ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d10a      	bne.n	800d4a4 <prvProcessTimerOrBlockTask+0x3c>
 800d48e:	687a      	ldr	r2, [r7, #4]
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	429a      	cmp	r2, r3
 800d494:	d806      	bhi.n	800d4a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d496:	f7ff fa25 	bl	800c8e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d49a:	68f9      	ldr	r1, [r7, #12]
 800d49c:	6878      	ldr	r0, [r7, #4]
 800d49e:	f7ff ff81 	bl	800d3a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d4a2:	e024      	b.n	800d4ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d008      	beq.n	800d4bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d4aa:	4b13      	ldr	r3, [pc, #76]	@ (800d4f8 <prvProcessTimerOrBlockTask+0x90>)
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d101      	bne.n	800d4b8 <prvProcessTimerOrBlockTask+0x50>
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	e000      	b.n	800d4ba <prvProcessTimerOrBlockTask+0x52>
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d4bc:	4b0f      	ldr	r3, [pc, #60]	@ (800d4fc <prvProcessTimerOrBlockTask+0x94>)
 800d4be:	6818      	ldr	r0, [r3, #0]
 800d4c0:	687a      	ldr	r2, [r7, #4]
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	1ad3      	subs	r3, r2, r3
 800d4c6:	683a      	ldr	r2, [r7, #0]
 800d4c8:	4619      	mov	r1, r3
 800d4ca:	f7fe ff65 	bl	800c398 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d4ce:	f7ff fa09 	bl	800c8e4 <xTaskResumeAll>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d10a      	bne.n	800d4ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d4d8:	4b09      	ldr	r3, [pc, #36]	@ (800d500 <prvProcessTimerOrBlockTask+0x98>)
 800d4da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d4de:	601a      	str	r2, [r3, #0]
 800d4e0:	f3bf 8f4f 	dsb	sy
 800d4e4:	f3bf 8f6f 	isb	sy
}
 800d4e8:	e001      	b.n	800d4ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d4ea:	f7ff f9fb 	bl	800c8e4 <xTaskResumeAll>
}
 800d4ee:	bf00      	nop
 800d4f0:	3710      	adds	r7, #16
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	bd80      	pop	{r7, pc}
 800d4f6:	bf00      	nop
 800d4f8:	24004d5c 	.word	0x24004d5c
 800d4fc:	24004d60 	.word	0x24004d60
 800d500:	e000ed04 	.word	0xe000ed04

0800d504 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d504:	b480      	push	{r7}
 800d506:	b085      	sub	sp, #20
 800d508:	af00      	add	r7, sp, #0
 800d50a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d50c:	4b0e      	ldr	r3, [pc, #56]	@ (800d548 <prvGetNextExpireTime+0x44>)
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	2b00      	cmp	r3, #0
 800d514:	d101      	bne.n	800d51a <prvGetNextExpireTime+0x16>
 800d516:	2201      	movs	r2, #1
 800d518:	e000      	b.n	800d51c <prvGetNextExpireTime+0x18>
 800d51a:	2200      	movs	r2, #0
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d105      	bne.n	800d534 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d528:	4b07      	ldr	r3, [pc, #28]	@ (800d548 <prvGetNextExpireTime+0x44>)
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	68db      	ldr	r3, [r3, #12]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	60fb      	str	r3, [r7, #12]
 800d532:	e001      	b.n	800d538 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d534:	2300      	movs	r3, #0
 800d536:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d538:	68fb      	ldr	r3, [r7, #12]
}
 800d53a:	4618      	mov	r0, r3
 800d53c:	3714      	adds	r7, #20
 800d53e:	46bd      	mov	sp, r7
 800d540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d544:	4770      	bx	lr
 800d546:	bf00      	nop
 800d548:	24004d58 	.word	0x24004d58

0800d54c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b084      	sub	sp, #16
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d554:	f7ff fa64 	bl	800ca20 <xTaskGetTickCount>
 800d558:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d55a:	4b0b      	ldr	r3, [pc, #44]	@ (800d588 <prvSampleTimeNow+0x3c>)
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	68fa      	ldr	r2, [r7, #12]
 800d560:	429a      	cmp	r2, r3
 800d562:	d205      	bcs.n	800d570 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d564:	f000 f93a 	bl	800d7dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	2201      	movs	r2, #1
 800d56c:	601a      	str	r2, [r3, #0]
 800d56e:	e002      	b.n	800d576 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	2200      	movs	r2, #0
 800d574:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d576:	4a04      	ldr	r2, [pc, #16]	@ (800d588 <prvSampleTimeNow+0x3c>)
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d57c:	68fb      	ldr	r3, [r7, #12]
}
 800d57e:	4618      	mov	r0, r3
 800d580:	3710      	adds	r7, #16
 800d582:	46bd      	mov	sp, r7
 800d584:	bd80      	pop	{r7, pc}
 800d586:	bf00      	nop
 800d588:	24004d68 	.word	0x24004d68

0800d58c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d58c:	b580      	push	{r7, lr}
 800d58e:	b086      	sub	sp, #24
 800d590:	af00      	add	r7, sp, #0
 800d592:	60f8      	str	r0, [r7, #12]
 800d594:	60b9      	str	r1, [r7, #8]
 800d596:	607a      	str	r2, [r7, #4]
 800d598:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d59a:	2300      	movs	r3, #0
 800d59c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	68ba      	ldr	r2, [r7, #8]
 800d5a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	68fa      	ldr	r2, [r7, #12]
 800d5a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d5aa:	68ba      	ldr	r2, [r7, #8]
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	429a      	cmp	r2, r3
 800d5b0:	d812      	bhi.n	800d5d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5b2:	687a      	ldr	r2, [r7, #4]
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	1ad2      	subs	r2, r2, r3
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	699b      	ldr	r3, [r3, #24]
 800d5bc:	429a      	cmp	r2, r3
 800d5be:	d302      	bcc.n	800d5c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d5c0:	2301      	movs	r3, #1
 800d5c2:	617b      	str	r3, [r7, #20]
 800d5c4:	e01b      	b.n	800d5fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d5c6:	4b10      	ldr	r3, [pc, #64]	@ (800d608 <prvInsertTimerInActiveList+0x7c>)
 800d5c8:	681a      	ldr	r2, [r3, #0]
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	3304      	adds	r3, #4
 800d5ce:	4619      	mov	r1, r3
 800d5d0:	4610      	mov	r0, r2
 800d5d2:	f7fd ff68 	bl	800b4a6 <vListInsert>
 800d5d6:	e012      	b.n	800d5fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d5d8:	687a      	ldr	r2, [r7, #4]
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	429a      	cmp	r2, r3
 800d5de:	d206      	bcs.n	800d5ee <prvInsertTimerInActiveList+0x62>
 800d5e0:	68ba      	ldr	r2, [r7, #8]
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	429a      	cmp	r2, r3
 800d5e6:	d302      	bcc.n	800d5ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d5e8:	2301      	movs	r3, #1
 800d5ea:	617b      	str	r3, [r7, #20]
 800d5ec:	e007      	b.n	800d5fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d5ee:	4b07      	ldr	r3, [pc, #28]	@ (800d60c <prvInsertTimerInActiveList+0x80>)
 800d5f0:	681a      	ldr	r2, [r3, #0]
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	3304      	adds	r3, #4
 800d5f6:	4619      	mov	r1, r3
 800d5f8:	4610      	mov	r0, r2
 800d5fa:	f7fd ff54 	bl	800b4a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d5fe:	697b      	ldr	r3, [r7, #20]
}
 800d600:	4618      	mov	r0, r3
 800d602:	3718      	adds	r7, #24
 800d604:	46bd      	mov	sp, r7
 800d606:	bd80      	pop	{r7, pc}
 800d608:	24004d5c 	.word	0x24004d5c
 800d60c:	24004d58 	.word	0x24004d58

0800d610 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b08e      	sub	sp, #56	@ 0x38
 800d614:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d616:	e0ce      	b.n	800d7b6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	da19      	bge.n	800d652 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d61e:	1d3b      	adds	r3, r7, #4
 800d620:	3304      	adds	r3, #4
 800d622:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d626:	2b00      	cmp	r3, #0
 800d628:	d10b      	bne.n	800d642 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800d62a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d62e:	f383 8811 	msr	BASEPRI, r3
 800d632:	f3bf 8f6f 	isb	sy
 800d636:	f3bf 8f4f 	dsb	sy
 800d63a:	61fb      	str	r3, [r7, #28]
}
 800d63c:	bf00      	nop
 800d63e:	bf00      	nop
 800d640:	e7fd      	b.n	800d63e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d648:	6850      	ldr	r0, [r2, #4]
 800d64a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d64c:	6892      	ldr	r2, [r2, #8]
 800d64e:	4611      	mov	r1, r2
 800d650:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	2b00      	cmp	r3, #0
 800d656:	f2c0 80ae 	blt.w	800d7b6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d65e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d660:	695b      	ldr	r3, [r3, #20]
 800d662:	2b00      	cmp	r3, #0
 800d664:	d004      	beq.n	800d670 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d668:	3304      	adds	r3, #4
 800d66a:	4618      	mov	r0, r3
 800d66c:	f7fd ff54 	bl	800b518 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d670:	463b      	mov	r3, r7
 800d672:	4618      	mov	r0, r3
 800d674:	f7ff ff6a 	bl	800d54c <prvSampleTimeNow>
 800d678:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	2b09      	cmp	r3, #9
 800d67e:	f200 8097 	bhi.w	800d7b0 <prvProcessReceivedCommands+0x1a0>
 800d682:	a201      	add	r2, pc, #4	@ (adr r2, 800d688 <prvProcessReceivedCommands+0x78>)
 800d684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d688:	0800d6b1 	.word	0x0800d6b1
 800d68c:	0800d6b1 	.word	0x0800d6b1
 800d690:	0800d6b1 	.word	0x0800d6b1
 800d694:	0800d727 	.word	0x0800d727
 800d698:	0800d73b 	.word	0x0800d73b
 800d69c:	0800d787 	.word	0x0800d787
 800d6a0:	0800d6b1 	.word	0x0800d6b1
 800d6a4:	0800d6b1 	.word	0x0800d6b1
 800d6a8:	0800d727 	.word	0x0800d727
 800d6ac:	0800d73b 	.word	0x0800d73b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d6b6:	f043 0301 	orr.w	r3, r3, #1
 800d6ba:	b2da      	uxtb	r2, r3
 800d6bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d6c2:	68ba      	ldr	r2, [r7, #8]
 800d6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6c6:	699b      	ldr	r3, [r3, #24]
 800d6c8:	18d1      	adds	r1, r2, r3
 800d6ca:	68bb      	ldr	r3, [r7, #8]
 800d6cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d6d0:	f7ff ff5c 	bl	800d58c <prvInsertTimerInActiveList>
 800d6d4:	4603      	mov	r3, r0
 800d6d6:	2b00      	cmp	r3, #0
 800d6d8:	d06c      	beq.n	800d7b4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d6da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6dc:	6a1b      	ldr	r3, [r3, #32]
 800d6de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d6e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d6e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d6e8:	f003 0304 	and.w	r3, r3, #4
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d061      	beq.n	800d7b4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d6f0:	68ba      	ldr	r2, [r7, #8]
 800d6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6f4:	699b      	ldr	r3, [r3, #24]
 800d6f6:	441a      	add	r2, r3
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	9300      	str	r3, [sp, #0]
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	2100      	movs	r1, #0
 800d700:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d702:	f7ff fe01 	bl	800d308 <xTimerGenericCommand>
 800d706:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d708:	6a3b      	ldr	r3, [r7, #32]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d152      	bne.n	800d7b4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800d70e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d712:	f383 8811 	msr	BASEPRI, r3
 800d716:	f3bf 8f6f 	isb	sy
 800d71a:	f3bf 8f4f 	dsb	sy
 800d71e:	61bb      	str	r3, [r7, #24]
}
 800d720:	bf00      	nop
 800d722:	bf00      	nop
 800d724:	e7fd      	b.n	800d722 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d728:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d72c:	f023 0301 	bic.w	r3, r3, #1
 800d730:	b2da      	uxtb	r2, r3
 800d732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d734:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d738:	e03d      	b.n	800d7b6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d73c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d740:	f043 0301 	orr.w	r3, r3, #1
 800d744:	b2da      	uxtb	r2, r3
 800d746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d748:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d74c:	68ba      	ldr	r2, [r7, #8]
 800d74e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d750:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d754:	699b      	ldr	r3, [r3, #24]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d10b      	bne.n	800d772 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800d75a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d75e:	f383 8811 	msr	BASEPRI, r3
 800d762:	f3bf 8f6f 	isb	sy
 800d766:	f3bf 8f4f 	dsb	sy
 800d76a:	617b      	str	r3, [r7, #20]
}
 800d76c:	bf00      	nop
 800d76e:	bf00      	nop
 800d770:	e7fd      	b.n	800d76e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d774:	699a      	ldr	r2, [r3, #24]
 800d776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d778:	18d1      	adds	r1, r2, r3
 800d77a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d77c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d77e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d780:	f7ff ff04 	bl	800d58c <prvInsertTimerInActiveList>
					break;
 800d784:	e017      	b.n	800d7b6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d788:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d78c:	f003 0302 	and.w	r3, r3, #2
 800d790:	2b00      	cmp	r3, #0
 800d792:	d103      	bne.n	800d79c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800d794:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d796:	f7fd fd15 	bl	800b1c4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d79a:	e00c      	b.n	800d7b6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d79c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d79e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d7a2:	f023 0301 	bic.w	r3, r3, #1
 800d7a6:	b2da      	uxtb	r2, r3
 800d7a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800d7ae:	e002      	b.n	800d7b6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800d7b0:	bf00      	nop
 800d7b2:	e000      	b.n	800d7b6 <prvProcessReceivedCommands+0x1a6>
					break;
 800d7b4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d7b6:	4b08      	ldr	r3, [pc, #32]	@ (800d7d8 <prvProcessReceivedCommands+0x1c8>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	1d39      	adds	r1, r7, #4
 800d7bc:	2200      	movs	r2, #0
 800d7be:	4618      	mov	r0, r3
 800d7c0:	f7fe fbce 	bl	800bf60 <xQueueReceive>
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	f47f af26 	bne.w	800d618 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d7cc:	bf00      	nop
 800d7ce:	bf00      	nop
 800d7d0:	3730      	adds	r7, #48	@ 0x30
 800d7d2:	46bd      	mov	sp, r7
 800d7d4:	bd80      	pop	{r7, pc}
 800d7d6:	bf00      	nop
 800d7d8:	24004d60 	.word	0x24004d60

0800d7dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b088      	sub	sp, #32
 800d7e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d7e2:	e049      	b.n	800d878 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d7e4:	4b2e      	ldr	r3, [pc, #184]	@ (800d8a0 <prvSwitchTimerLists+0xc4>)
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	68db      	ldr	r3, [r3, #12]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d7ee:	4b2c      	ldr	r3, [pc, #176]	@ (800d8a0 <prvSwitchTimerLists+0xc4>)
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	68db      	ldr	r3, [r3, #12]
 800d7f4:	68db      	ldr	r3, [r3, #12]
 800d7f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	3304      	adds	r3, #4
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	f7fd fe8b 	bl	800b518 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	6a1b      	ldr	r3, [r3, #32]
 800d806:	68f8      	ldr	r0, [r7, #12]
 800d808:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d810:	f003 0304 	and.w	r3, r3, #4
 800d814:	2b00      	cmp	r3, #0
 800d816:	d02f      	beq.n	800d878 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	699b      	ldr	r3, [r3, #24]
 800d81c:	693a      	ldr	r2, [r7, #16]
 800d81e:	4413      	add	r3, r2
 800d820:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d822:	68ba      	ldr	r2, [r7, #8]
 800d824:	693b      	ldr	r3, [r7, #16]
 800d826:	429a      	cmp	r2, r3
 800d828:	d90e      	bls.n	800d848 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	68ba      	ldr	r2, [r7, #8]
 800d82e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	68fa      	ldr	r2, [r7, #12]
 800d834:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d836:	4b1a      	ldr	r3, [pc, #104]	@ (800d8a0 <prvSwitchTimerLists+0xc4>)
 800d838:	681a      	ldr	r2, [r3, #0]
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	3304      	adds	r3, #4
 800d83e:	4619      	mov	r1, r3
 800d840:	4610      	mov	r0, r2
 800d842:	f7fd fe30 	bl	800b4a6 <vListInsert>
 800d846:	e017      	b.n	800d878 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d848:	2300      	movs	r3, #0
 800d84a:	9300      	str	r3, [sp, #0]
 800d84c:	2300      	movs	r3, #0
 800d84e:	693a      	ldr	r2, [r7, #16]
 800d850:	2100      	movs	r1, #0
 800d852:	68f8      	ldr	r0, [r7, #12]
 800d854:	f7ff fd58 	bl	800d308 <xTimerGenericCommand>
 800d858:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d10b      	bne.n	800d878 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800d860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d864:	f383 8811 	msr	BASEPRI, r3
 800d868:	f3bf 8f6f 	isb	sy
 800d86c:	f3bf 8f4f 	dsb	sy
 800d870:	603b      	str	r3, [r7, #0]
}
 800d872:	bf00      	nop
 800d874:	bf00      	nop
 800d876:	e7fd      	b.n	800d874 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d878:	4b09      	ldr	r3, [pc, #36]	@ (800d8a0 <prvSwitchTimerLists+0xc4>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d1b0      	bne.n	800d7e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d882:	4b07      	ldr	r3, [pc, #28]	@ (800d8a0 <prvSwitchTimerLists+0xc4>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d888:	4b06      	ldr	r3, [pc, #24]	@ (800d8a4 <prvSwitchTimerLists+0xc8>)
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	4a04      	ldr	r2, [pc, #16]	@ (800d8a0 <prvSwitchTimerLists+0xc4>)
 800d88e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d890:	4a04      	ldr	r2, [pc, #16]	@ (800d8a4 <prvSwitchTimerLists+0xc8>)
 800d892:	697b      	ldr	r3, [r7, #20]
 800d894:	6013      	str	r3, [r2, #0]
}
 800d896:	bf00      	nop
 800d898:	3718      	adds	r7, #24
 800d89a:	46bd      	mov	sp, r7
 800d89c:	bd80      	pop	{r7, pc}
 800d89e:	bf00      	nop
 800d8a0:	24004d58 	.word	0x24004d58
 800d8a4:	24004d5c 	.word	0x24004d5c

0800d8a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b082      	sub	sp, #8
 800d8ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d8ae:	f7fd ff8b 	bl	800b7c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d8b2:	4b15      	ldr	r3, [pc, #84]	@ (800d908 <prvCheckForValidListAndQueue+0x60>)
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d120      	bne.n	800d8fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d8ba:	4814      	ldr	r0, [pc, #80]	@ (800d90c <prvCheckForValidListAndQueue+0x64>)
 800d8bc:	f7fd fda2 	bl	800b404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d8c0:	4813      	ldr	r0, [pc, #76]	@ (800d910 <prvCheckForValidListAndQueue+0x68>)
 800d8c2:	f7fd fd9f 	bl	800b404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d8c6:	4b13      	ldr	r3, [pc, #76]	@ (800d914 <prvCheckForValidListAndQueue+0x6c>)
 800d8c8:	4a10      	ldr	r2, [pc, #64]	@ (800d90c <prvCheckForValidListAndQueue+0x64>)
 800d8ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d8cc:	4b12      	ldr	r3, [pc, #72]	@ (800d918 <prvCheckForValidListAndQueue+0x70>)
 800d8ce:	4a10      	ldr	r2, [pc, #64]	@ (800d910 <prvCheckForValidListAndQueue+0x68>)
 800d8d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	9300      	str	r3, [sp, #0]
 800d8d6:	4b11      	ldr	r3, [pc, #68]	@ (800d91c <prvCheckForValidListAndQueue+0x74>)
 800d8d8:	4a11      	ldr	r2, [pc, #68]	@ (800d920 <prvCheckForValidListAndQueue+0x78>)
 800d8da:	2110      	movs	r1, #16
 800d8dc:	200a      	movs	r0, #10
 800d8de:	f7fe f8ff 	bl	800bae0 <xQueueGenericCreateStatic>
 800d8e2:	4603      	mov	r3, r0
 800d8e4:	4a08      	ldr	r2, [pc, #32]	@ (800d908 <prvCheckForValidListAndQueue+0x60>)
 800d8e6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d8e8:	4b07      	ldr	r3, [pc, #28]	@ (800d908 <prvCheckForValidListAndQueue+0x60>)
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d005      	beq.n	800d8fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d8f0:	4b05      	ldr	r3, [pc, #20]	@ (800d908 <prvCheckForValidListAndQueue+0x60>)
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	490b      	ldr	r1, [pc, #44]	@ (800d924 <prvCheckForValidListAndQueue+0x7c>)
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f7fe fd24 	bl	800c344 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d8fc:	f7fd ff96 	bl	800b82c <vPortExitCritical>
}
 800d900:	bf00      	nop
 800d902:	46bd      	mov	sp, r7
 800d904:	bd80      	pop	{r7, pc}
 800d906:	bf00      	nop
 800d908:	24004d60 	.word	0x24004d60
 800d90c:	24004d30 	.word	0x24004d30
 800d910:	24004d44 	.word	0x24004d44
 800d914:	24004d58 	.word	0x24004d58
 800d918:	24004d5c 	.word	0x24004d5c
 800d91c:	24004e0c 	.word	0x24004e0c
 800d920:	24004d6c 	.word	0x24004d6c
 800d924:	0800dc10 	.word	0x0800dc10

0800d928 <__malloc_lock>:
 800d928:	4801      	ldr	r0, [pc, #4]	@ (800d930 <__malloc_lock+0x8>)
 800d92a:	f000 b893 	b.w	800da54 <__retarget_lock_acquire_recursive>
 800d92e:	bf00      	nop
 800d930:	24004f98 	.word	0x24004f98

0800d934 <__malloc_unlock>:
 800d934:	4801      	ldr	r0, [pc, #4]	@ (800d93c <__malloc_unlock+0x8>)
 800d936:	f000 b88e 	b.w	800da56 <__retarget_lock_release_recursive>
 800d93a:	bf00      	nop
 800d93c:	24004f98 	.word	0x24004f98

0800d940 <memset>:
 800d940:	4402      	add	r2, r0
 800d942:	4603      	mov	r3, r0
 800d944:	4293      	cmp	r3, r2
 800d946:	d100      	bne.n	800d94a <memset+0xa>
 800d948:	4770      	bx	lr
 800d94a:	f803 1b01 	strb.w	r1, [r3], #1
 800d94e:	e7f9      	b.n	800d944 <memset+0x4>

0800d950 <_reclaim_reent>:
 800d950:	4b2d      	ldr	r3, [pc, #180]	@ (800da08 <_reclaim_reent+0xb8>)
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	4283      	cmp	r3, r0
 800d956:	b570      	push	{r4, r5, r6, lr}
 800d958:	4604      	mov	r4, r0
 800d95a:	d053      	beq.n	800da04 <_reclaim_reent+0xb4>
 800d95c:	69c3      	ldr	r3, [r0, #28]
 800d95e:	b31b      	cbz	r3, 800d9a8 <_reclaim_reent+0x58>
 800d960:	68db      	ldr	r3, [r3, #12]
 800d962:	b163      	cbz	r3, 800d97e <_reclaim_reent+0x2e>
 800d964:	2500      	movs	r5, #0
 800d966:	69e3      	ldr	r3, [r4, #28]
 800d968:	68db      	ldr	r3, [r3, #12]
 800d96a:	5959      	ldr	r1, [r3, r5]
 800d96c:	b9b1      	cbnz	r1, 800d99c <_reclaim_reent+0x4c>
 800d96e:	3504      	adds	r5, #4
 800d970:	2d80      	cmp	r5, #128	@ 0x80
 800d972:	d1f8      	bne.n	800d966 <_reclaim_reent+0x16>
 800d974:	69e3      	ldr	r3, [r4, #28]
 800d976:	4620      	mov	r0, r4
 800d978:	68d9      	ldr	r1, [r3, #12]
 800d97a:	f000 f87b 	bl	800da74 <_free_r>
 800d97e:	69e3      	ldr	r3, [r4, #28]
 800d980:	6819      	ldr	r1, [r3, #0]
 800d982:	b111      	cbz	r1, 800d98a <_reclaim_reent+0x3a>
 800d984:	4620      	mov	r0, r4
 800d986:	f000 f875 	bl	800da74 <_free_r>
 800d98a:	69e3      	ldr	r3, [r4, #28]
 800d98c:	689d      	ldr	r5, [r3, #8]
 800d98e:	b15d      	cbz	r5, 800d9a8 <_reclaim_reent+0x58>
 800d990:	4629      	mov	r1, r5
 800d992:	4620      	mov	r0, r4
 800d994:	682d      	ldr	r5, [r5, #0]
 800d996:	f000 f86d 	bl	800da74 <_free_r>
 800d99a:	e7f8      	b.n	800d98e <_reclaim_reent+0x3e>
 800d99c:	680e      	ldr	r6, [r1, #0]
 800d99e:	4620      	mov	r0, r4
 800d9a0:	f000 f868 	bl	800da74 <_free_r>
 800d9a4:	4631      	mov	r1, r6
 800d9a6:	e7e1      	b.n	800d96c <_reclaim_reent+0x1c>
 800d9a8:	6961      	ldr	r1, [r4, #20]
 800d9aa:	b111      	cbz	r1, 800d9b2 <_reclaim_reent+0x62>
 800d9ac:	4620      	mov	r0, r4
 800d9ae:	f000 f861 	bl	800da74 <_free_r>
 800d9b2:	69e1      	ldr	r1, [r4, #28]
 800d9b4:	b111      	cbz	r1, 800d9bc <_reclaim_reent+0x6c>
 800d9b6:	4620      	mov	r0, r4
 800d9b8:	f000 f85c 	bl	800da74 <_free_r>
 800d9bc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d9be:	b111      	cbz	r1, 800d9c6 <_reclaim_reent+0x76>
 800d9c0:	4620      	mov	r0, r4
 800d9c2:	f000 f857 	bl	800da74 <_free_r>
 800d9c6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9c8:	b111      	cbz	r1, 800d9d0 <_reclaim_reent+0x80>
 800d9ca:	4620      	mov	r0, r4
 800d9cc:	f000 f852 	bl	800da74 <_free_r>
 800d9d0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d9d2:	b111      	cbz	r1, 800d9da <_reclaim_reent+0x8a>
 800d9d4:	4620      	mov	r0, r4
 800d9d6:	f000 f84d 	bl	800da74 <_free_r>
 800d9da:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d9dc:	b111      	cbz	r1, 800d9e4 <_reclaim_reent+0x94>
 800d9de:	4620      	mov	r0, r4
 800d9e0:	f000 f848 	bl	800da74 <_free_r>
 800d9e4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d9e6:	b111      	cbz	r1, 800d9ee <_reclaim_reent+0x9e>
 800d9e8:	4620      	mov	r0, r4
 800d9ea:	f000 f843 	bl	800da74 <_free_r>
 800d9ee:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d9f0:	b111      	cbz	r1, 800d9f8 <_reclaim_reent+0xa8>
 800d9f2:	4620      	mov	r0, r4
 800d9f4:	f000 f83e 	bl	800da74 <_free_r>
 800d9f8:	6a23      	ldr	r3, [r4, #32]
 800d9fa:	b11b      	cbz	r3, 800da04 <_reclaim_reent+0xb4>
 800d9fc:	4620      	mov	r0, r4
 800d9fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800da02:	4718      	bx	r3
 800da04:	bd70      	pop	{r4, r5, r6, pc}
 800da06:	bf00      	nop
 800da08:	2400001c 	.word	0x2400001c

0800da0c <__libc_init_array>:
 800da0c:	b570      	push	{r4, r5, r6, lr}
 800da0e:	4d0d      	ldr	r5, [pc, #52]	@ (800da44 <__libc_init_array+0x38>)
 800da10:	4c0d      	ldr	r4, [pc, #52]	@ (800da48 <__libc_init_array+0x3c>)
 800da12:	1b64      	subs	r4, r4, r5
 800da14:	10a4      	asrs	r4, r4, #2
 800da16:	2600      	movs	r6, #0
 800da18:	42a6      	cmp	r6, r4
 800da1a:	d109      	bne.n	800da30 <__libc_init_array+0x24>
 800da1c:	4d0b      	ldr	r5, [pc, #44]	@ (800da4c <__libc_init_array+0x40>)
 800da1e:	4c0c      	ldr	r4, [pc, #48]	@ (800da50 <__libc_init_array+0x44>)
 800da20:	f000 f872 	bl	800db08 <_init>
 800da24:	1b64      	subs	r4, r4, r5
 800da26:	10a4      	asrs	r4, r4, #2
 800da28:	2600      	movs	r6, #0
 800da2a:	42a6      	cmp	r6, r4
 800da2c:	d105      	bne.n	800da3a <__libc_init_array+0x2e>
 800da2e:	bd70      	pop	{r4, r5, r6, pc}
 800da30:	f855 3b04 	ldr.w	r3, [r5], #4
 800da34:	4798      	blx	r3
 800da36:	3601      	adds	r6, #1
 800da38:	e7ee      	b.n	800da18 <__libc_init_array+0xc>
 800da3a:	f855 3b04 	ldr.w	r3, [r5], #4
 800da3e:	4798      	blx	r3
 800da40:	3601      	adds	r6, #1
 800da42:	e7f2      	b.n	800da2a <__libc_init_array+0x1e>
 800da44:	0800dcd4 	.word	0x0800dcd4
 800da48:	0800dcd4 	.word	0x0800dcd4
 800da4c:	0800dcd4 	.word	0x0800dcd4
 800da50:	0800dcd8 	.word	0x0800dcd8

0800da54 <__retarget_lock_acquire_recursive>:
 800da54:	4770      	bx	lr

0800da56 <__retarget_lock_release_recursive>:
 800da56:	4770      	bx	lr

0800da58 <memcpy>:
 800da58:	440a      	add	r2, r1
 800da5a:	4291      	cmp	r1, r2
 800da5c:	f100 33ff 	add.w	r3, r0, #4294967295
 800da60:	d100      	bne.n	800da64 <memcpy+0xc>
 800da62:	4770      	bx	lr
 800da64:	b510      	push	{r4, lr}
 800da66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800da6e:	4291      	cmp	r1, r2
 800da70:	d1f9      	bne.n	800da66 <memcpy+0xe>
 800da72:	bd10      	pop	{r4, pc}

0800da74 <_free_r>:
 800da74:	b538      	push	{r3, r4, r5, lr}
 800da76:	4605      	mov	r5, r0
 800da78:	2900      	cmp	r1, #0
 800da7a:	d041      	beq.n	800db00 <_free_r+0x8c>
 800da7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da80:	1f0c      	subs	r4, r1, #4
 800da82:	2b00      	cmp	r3, #0
 800da84:	bfb8      	it	lt
 800da86:	18e4      	addlt	r4, r4, r3
 800da88:	f7ff ff4e 	bl	800d928 <__malloc_lock>
 800da8c:	4a1d      	ldr	r2, [pc, #116]	@ (800db04 <_free_r+0x90>)
 800da8e:	6813      	ldr	r3, [r2, #0]
 800da90:	b933      	cbnz	r3, 800daa0 <_free_r+0x2c>
 800da92:	6063      	str	r3, [r4, #4]
 800da94:	6014      	str	r4, [r2, #0]
 800da96:	4628      	mov	r0, r5
 800da98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da9c:	f7ff bf4a 	b.w	800d934 <__malloc_unlock>
 800daa0:	42a3      	cmp	r3, r4
 800daa2:	d908      	bls.n	800dab6 <_free_r+0x42>
 800daa4:	6820      	ldr	r0, [r4, #0]
 800daa6:	1821      	adds	r1, r4, r0
 800daa8:	428b      	cmp	r3, r1
 800daaa:	bf01      	itttt	eq
 800daac:	6819      	ldreq	r1, [r3, #0]
 800daae:	685b      	ldreq	r3, [r3, #4]
 800dab0:	1809      	addeq	r1, r1, r0
 800dab2:	6021      	streq	r1, [r4, #0]
 800dab4:	e7ed      	b.n	800da92 <_free_r+0x1e>
 800dab6:	461a      	mov	r2, r3
 800dab8:	685b      	ldr	r3, [r3, #4]
 800daba:	b10b      	cbz	r3, 800dac0 <_free_r+0x4c>
 800dabc:	42a3      	cmp	r3, r4
 800dabe:	d9fa      	bls.n	800dab6 <_free_r+0x42>
 800dac0:	6811      	ldr	r1, [r2, #0]
 800dac2:	1850      	adds	r0, r2, r1
 800dac4:	42a0      	cmp	r0, r4
 800dac6:	d10b      	bne.n	800dae0 <_free_r+0x6c>
 800dac8:	6820      	ldr	r0, [r4, #0]
 800daca:	4401      	add	r1, r0
 800dacc:	1850      	adds	r0, r2, r1
 800dace:	4283      	cmp	r3, r0
 800dad0:	6011      	str	r1, [r2, #0]
 800dad2:	d1e0      	bne.n	800da96 <_free_r+0x22>
 800dad4:	6818      	ldr	r0, [r3, #0]
 800dad6:	685b      	ldr	r3, [r3, #4]
 800dad8:	6053      	str	r3, [r2, #4]
 800dada:	4408      	add	r0, r1
 800dadc:	6010      	str	r0, [r2, #0]
 800dade:	e7da      	b.n	800da96 <_free_r+0x22>
 800dae0:	d902      	bls.n	800dae8 <_free_r+0x74>
 800dae2:	230c      	movs	r3, #12
 800dae4:	602b      	str	r3, [r5, #0]
 800dae6:	e7d6      	b.n	800da96 <_free_r+0x22>
 800dae8:	6820      	ldr	r0, [r4, #0]
 800daea:	1821      	adds	r1, r4, r0
 800daec:	428b      	cmp	r3, r1
 800daee:	bf04      	itt	eq
 800daf0:	6819      	ldreq	r1, [r3, #0]
 800daf2:	685b      	ldreq	r3, [r3, #4]
 800daf4:	6063      	str	r3, [r4, #4]
 800daf6:	bf04      	itt	eq
 800daf8:	1809      	addeq	r1, r1, r0
 800dafa:	6021      	streq	r1, [r4, #0]
 800dafc:	6054      	str	r4, [r2, #4]
 800dafe:	e7ca      	b.n	800da96 <_free_r+0x22>
 800db00:	bd38      	pop	{r3, r4, r5, pc}
 800db02:	bf00      	nop
 800db04:	24004e5c 	.word	0x24004e5c

0800db08 <_init>:
 800db08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db0a:	bf00      	nop
 800db0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db0e:	bc08      	pop	{r3}
 800db10:	469e      	mov	lr, r3
 800db12:	4770      	bx	lr

0800db14 <_fini>:
 800db14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db16:	bf00      	nop
 800db18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db1a:	bc08      	pop	{r3}
 800db1c:	469e      	mov	lr, r3
 800db1e:	4770      	bx	lr
