// Seed: 3372679952
module module_0 (
    output tri id_0,
    input tri1 void id_1,
    output supply1 id_2
);
  assign id_0 = 1'b0;
  tri0 id_4, id_5 = 1;
  wire id_6;
  assign id_5 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input logic id_2,
    input logic id_3,
    output tri1 id_4
    , id_12,
    input wor id_5,
    input wor id_6,
    input wand id_7,
    input tri1 id_8,
    output tri id_9,
    output uwire id_10
);
  wire id_13;
  always if (1) if (id_2) @(posedge 1) id_12.id_2 <= id_3;
  module_0(
      id_0, id_5, id_1
  );
endmodule
