
BeginView mc8051_top NoName
Inst: I_438_c   I_438_c_cZ stratix_lcell 
Inst: d_m6_0_a3   d_m6_0_a3_cZ stratix_lcell 
Inst: d_m6_0_a3_a   d_m6_0_a3_a_cZ stratix_lcell 
Inst: d_m6_0_m4   d_m6_0_m4_cZ stratix_lcell 
Inst: d_m6_0_m4_a   d_m6_0_m4_a_cZ stratix_lcell 
Inst: sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_i_a3_2[1]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_1_ stratix_lcell 
Inst: sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_i_a3_2_a[1]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a_1_ stratix_lcell 
Inst: sclri_mc8051_core.i_mc8051_control.i_control_fsm.intlow_en_o_0_iv_0_a3_a   sclri_mc8051_core_i_mc8051_control_i_control_fsm_intlow_en_o_0_iv_0_a3_a_cZ stratix_lcell 
Inst: sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_3[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_7_ stratix_lcell 
Inst: sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_3_a[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a_7_ stratix_lcell 
Inst: sclri_mc8051_core.i_mc8051_control.i_control_mem.all_trans_o_5_i_a   sclri_mc8051_core_i_mc8051_control_i_control_mem_all_trans_o_5_i_a_cZ stratix_lcell 
Inst: sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_2[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2_7_ stratix_lcell 
Inst: sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_2_a[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2_a_7_ stratix_lcell 
Inst: sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_1[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1_7_ stratix_lcell 
Inst: sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_1_a[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1_a_7_ stratix_lcell 
Inst: I_435   I_435_cZ stratix_lcell 
Inst: I_435_a   I_435_a_cZ stratix_lcell 
Inst: I_426_a   I_426_a_cZ stratix_lcell 
Inst: I_394_a   I_394_a_cZ stratix_lcell 
Inst: I_362_a   I_362_a_cZ stratix_lcell 
Inst: I_330_a   I_330_a_cZ stratix_lcell 
Inst: I_298_a   I_298_a_cZ stratix_lcell 
Inst: I_266_a   I_266_a_cZ stratix_lcell 
Inst: I_234_a   I_234_a_cZ stratix_lcell 
Inst: I_203_0   I_203_0_cZ stratix_lcell 
Inst: I_450   I_450_cZ stratix_lcell 
Inst: I_416   I_416_cZ stratix_lcell 
Inst: I_416_a   I_416_a_cZ stratix_lcell 
Inst: I_413   I_413_cZ stratix_lcell 
Inst: I_405   I_405_cZ stratix_lcell 
Inst: I_384   I_384_cZ stratix_lcell 
Inst: I_384_a   I_384_a_cZ stratix_lcell 
Inst: I_352   I_352_cZ stratix_lcell 
Inst: I_352_a   I_352_a_cZ stratix_lcell 
Inst: I_320   I_320_cZ stratix_lcell 
Inst: I_320_a   I_320_a_cZ stratix_lcell 
Inst: I_288   I_288_cZ stratix_lcell 
Inst: I_288_a   I_288_a_cZ stratix_lcell 
Inst: I_256   I_256_cZ stratix_lcell 
Inst: I_256_a   I_256_a_cZ stratix_lcell 
Inst: I_224   I_224_cZ stratix_lcell 
Inst: I_224_a   I_224_a_cZ stratix_lcell 
Inst: I_211   I_211_cZ stratix_lcell 
Inst: I_445   I_445_cZ stratix_lcell 
Inst: I_445_a   I_445_a_cZ stratix_lcell 
Inst: I_433   I_433_cZ stratix_lcell 
Inst: I_440   I_440_cZ stratix_lcell 
Inst: p3_i_in[7]   p3_i_in_7_ stratix_io 
Inst: p3_i_in[6]   p3_i_in_6_ stratix_io 
Inst: p3_i_in[5]   p3_i_in_5_ stratix_io 
Inst: p3_i_in[4]   p3_i_in_4_ stratix_io 
Inst: p3_i_in[3]   p3_i_in_3_ stratix_io 
Inst: p3_i_in[2]   p3_i_in_2_ stratix_io 
Inst: p3_i_in[1]   p3_i_in_1_ stratix_io 
Inst: p3_i_in[0]   p3_i_in_0_ stratix_io 
Inst: p2_i_in[7]   p2_i_in_7_ stratix_io 
Inst: p2_i_in[6]   p2_i_in_6_ stratix_io 
Inst: p2_i_in[5]   p2_i_in_5_ stratix_io 
Inst: p2_i_in[4]   p2_i_in_4_ stratix_io 
Inst: p2_i_in[3]   p2_i_in_3_ stratix_io 
Inst: p2_i_in[2]   p2_i_in_2_ stratix_io 
Inst: p2_i_in[1]   p2_i_in_1_ stratix_io 
Inst: p2_i_in[0]   p2_i_in_0_ stratix_io 
Inst: p1_i_in[7]   p1_i_in_7_ stratix_io 
Inst: p1_i_in[6]   p1_i_in_6_ stratix_io 
Inst: p1_i_in[5]   p1_i_in_5_ stratix_io 
Inst: p1_i_in[4]   p1_i_in_4_ stratix_io 
Inst: p1_i_in[3]   p1_i_in_3_ stratix_io 
Inst: p1_i_in[2]   p1_i_in_2_ stratix_io 
Inst: p1_i_in[1]   p1_i_in_1_ stratix_io 
Inst: p1_i_in[0]   p1_i_in_0_ stratix_io 
Inst: p0_i_in[7]   p0_i_in_7_ stratix_io 
Inst: p0_i_in[6]   p0_i_in_6_ stratix_io 
Inst: p0_i_in[5]   p0_i_in_5_ stratix_io 
Inst: p0_i_in[4]   p0_i_in_4_ stratix_io 
Inst: p0_i_in[3]   p0_i_in_3_ stratix_io 
Inst: p0_i_in[2]   p0_i_in_2_ stratix_io 
Inst: p0_i_in[1]   p0_i_in_1_ stratix_io 
Inst: p0_i_in[0]   p0_i_in_0_ stratix_io 
Inst: all_rxd_i_in[0]   all_rxd_i_in_0_ stratix_io 
Inst: all_t1_i_in[0]   all_t1_i_in_0_ stratix_io 
Inst: all_t0_i_in[0]   all_t0_i_in_0_ stratix_io 
Inst: int1_i_in[0]   int1_i_in_0_ stratix_io 
Inst: int0_i_in[0]   int0_i_in_0_ stratix_io 
Inst: all_rxdwr_o_out[0]   all_rxdwr_o_out_0_ stratix_io 
Inst: all_txd_o_out[0]   all_txd_o_out_0_ stratix_io 
Inst: all_rxd_o_out[0]   all_rxd_o_out_0_ stratix_io 
Inst: p3_o_out[7]   p3_o_out_7_ stratix_io 
Inst: p3_o_out[6]   p3_o_out_6_ stratix_io 
Inst: p3_o_out[5]   p3_o_out_5_ stratix_io 
Inst: p3_o_out[4]   p3_o_out_4_ stratix_io 
Inst: p3_o_out[3]   p3_o_out_3_ stratix_io 
Inst: p3_o_out[2]   p3_o_out_2_ stratix_io 
Inst: p3_o_out[1]   p3_o_out_1_ stratix_io 
Inst: p3_o_out[0]   p3_o_out_0_ stratix_io 
Inst: p2_o_out[7]   p2_o_out_7_ stratix_io 
Inst: p2_o_out[6]   p2_o_out_6_ stratix_io 
Inst: p2_o_out[5]   p2_o_out_5_ stratix_io 
Inst: p2_o_out[4]   p2_o_out_4_ stratix_io 
Inst: p2_o_out[3]   p2_o_out_3_ stratix_io 
Inst: p2_o_out[2]   p2_o_out_2_ stratix_io 
Inst: p2_o_out[1]   p2_o_out_1_ stratix_io 
Inst: p2_o_out[0]   p2_o_out_0_ stratix_io 
Inst: p1_o_out[7]   p1_o_out_7_ stratix_io 
Inst: p1_o_out[6]   p1_o_out_6_ stratix_io 
Inst: p1_o_out[5]   p1_o_out_5_ stratix_io 
Inst: p1_o_out[4]   p1_o_out_4_ stratix_io 
Inst: p1_o_out[3]   p1_o_out_3_ stratix_io 
Inst: p1_o_out[2]   p1_o_out_2_ stratix_io 
Inst: p1_o_out[1]   p1_o_out_1_ stratix_io 
Inst: p1_o_out[0]   p1_o_out_0_ stratix_io 
Inst: p0_o_out[7]   p0_o_out_7_ stratix_io 
Inst: p0_o_out[6]   p0_o_out_6_ stratix_io 
Inst: p0_o_out[5]   p0_o_out_5_ stratix_io 
Inst: p0_o_out[4]   p0_o_out_4_ stratix_io 
Inst: p0_o_out[3]   p0_o_out_3_ stratix_io 
Inst: p0_o_out[2]   p0_o_out_2_ stratix_io 
Inst: p0_o_out[1]   p0_o_out_1_ stratix_io 
Inst: p0_o_out[0]   p0_o_out_0_ stratix_io 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_sh[9]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_sh[9] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_state[2]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_state[2] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_state[3]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_state[3] 
Net:  i_mc8051_core.i_mc8051_alu.i_alumux.cy_o_0_iv_0_o2_0[0]   i_mc8051_core_i_mc8051_alu_i_alumux_cy_o_0_iv_0_o2_0[0] 
Net:  i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m9   i_mc8051_core_i_mc8051_alu_i_alucore_result_o_sn_m9 
Net:  i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0[5]   i_mc8051_core_i_mc8051_alu_i_alumux_op_a_o_iv_0_0[5] 
Net:  i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0[3]   i_mc8051_core_i_mc8051_alu_i_alumux_op_a_o_iv_0_0[3] 
Net:  i_mc8051_core.i_mc8051_alu.i_alucore.result_o_sn_m6   i_mc8051_core_i_mc8051_alu_i_alucore_result_o_sn_m6 
Net:  i_mc8051_core.i_mc8051_alu.i_alumux.alu_cmd_o_1_3_0__rom_0   i_mc8051_core_i_mc8051_alu_i_alumux_alu_cmd_o_1_3_0__rom_0 
Net:  i_mc8051_core.i_mc8051_alu.i_alumux.op_b_o_1_0[4]   i_mc8051_core_i_mc8051_alu_i_alumux_op_b_o_1_0[4] 
Net:  i_mc8051_core.i_mc8051_alu.i_alumux.op_a_o_iv_0_0[4]   i_mc8051_core_i_mc8051_alu_i_alumux_op_a_o_iv_0_0[4] 
Net:  i_mc8051_core.i_mc8051_alu.i_alumux.alu_cmd_o_1_3_0__rom_2   i_mc8051_core_i_mc8051_alu_i_alumux_alu_cmd_o_1_3_0__rom_2 
Net:  i_mc8051_core.i_mc8051_alu.i_alumux.alu_cmd_o_1_3_0__rom   i_mc8051_core_i_mc8051_alu_i_alumux_alu_cmd_o_1_3_0__rom 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_i_a3_2[1]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1] 
Net:  i_mc8051_datamux.prog_data_o[1]   i_mc8051_datamux_prog_data_o[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[2]   i_mc8051_core_i_mc8051_control_i_control_fsm_adr_mux_o_2_iv[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[3]   i_mc8051_core_i_mc8051_control_i_control_fsm_adr_mux_o_2_iv[3] 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_i_a3_2_a[1]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[0]   i_mc8051_core_i_mc8051_control_i_control_fsm_adr_mux_o_2_iv[0] 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.adr_mux_o_2_iv[1]   i_mc8051_core_i_mc8051_control_i_control_fsm_adr_mux_o_2_iv[1] 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_fsm.intlow_en_o_0_iv_0_a3_a   sclri_mc8051_core_i_mc8051_control_i_control_fsm_intlow_en_o_0_iv_0_a3_a 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.un1_state_i_226_1   i_mc8051_core_i_mc8051_control_i_control_fsm_un1_state_i_226_1 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.un1_state_i_226_i_0_o3   i_mc8051_core_i_mc8051_control_i_control_fsm_un1_state_i_226_i_0_o3 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.un1_state_i_226_i_0_0   i_mc8051_core_i_mc8051_control_i_control_fsm_un1_state_i_226_i_0_0 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_3[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7] 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_3_a[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_help[7]   i_mc8051_core_i_mc8051_control_i_control_mem_s_help[7] 
Net:  i_mc8051_datamux.prog_data_o[7]   i_mc8051_datamux_prog_data_o[7] 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.all_trans_o_5_i_a   sclri_mc8051_core_i_mc8051_control_i_control_mem_all_trans_o_5_i_a 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i[7] 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv_i_a3[1]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_0[6]   i_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_0[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_0_iv_5_m8_0_a2   i_mc8051_core_i_mc8051_control_i_control_mem_s_adr_0_iv_5_m8_0_a2 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_2[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7] 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_2_a[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2_a[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_reg_data_u[7]   i_mc8051_core_i_mc8051_control_i_control_mem_s_reg_data_u[7] 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_1[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7] 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_1_iv_i_1_a[7]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1_a[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.sp[7]   i_mc8051_core_i_mc8051_control_i_control_mem_sp[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.ramout_7[7]   i_mc8051_core_i_mc8051_control_i_control_mem_ramout_7[7] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_state[0]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_state[0] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_state[1]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_state[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.sbuf_0[6]   i_mc8051_core_i_mc8051_control_i_control_mem_sbuf_0[6] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_sh[8]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_sh[8] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.sbuf_0[5]   i_mc8051_core_i_mc8051_control_i_control_mem_sbuf_0[5] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_sh[7]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_sh[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.sbuf_0[4]   i_mc8051_core_i_mc8051_control_i_control_mem_sbuf_0[4] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_sh[6]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_sh[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.sbuf_0[3]   i_mc8051_core_i_mc8051_control_i_control_mem_sbuf_0[3] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_sh[5]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_sh[5] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.sbuf_0[2]   i_mc8051_core_i_mc8051_control_i_control_mem_sbuf_0[2] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_sh[4]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_sh[4] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.sbuf_0[1]   i_mc8051_core_i_mc8051_control_i_control_mem_sbuf_0[1] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_sh[3]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_sh[3] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.sbuf_0[0]   i_mc8051_core_i_mc8051_control_i_control_mem_sbuf_0[0] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.s_tran_sh[2]   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_s_tran_sh[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.command_o[6]   i_mc8051_core_i_mc8051_control_i_control_mem_command_o[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]   i_mc8051_core_i_mc8051_control_i_control_fsm_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.NoName.un1_un15_s_instr_category_2_0_a4_3_0   i_mc8051_core_i_mc8051_control_i_control_fsm_NoName_un1_un15_s_instr_category_2_0_a4_3_0 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.N_2386_i_i_o2   i_mc8051_core_i_mc8051_control_i_control_fsm_N_2386_i_i_o2 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.scon_0[6]   i_mc8051_core_i_mc8051_control_i_control_mem_scon_0[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.sbuf_0[7]   i_mc8051_core_i_mc8051_control_i_control_mem_sbuf_0[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.scon_0[7]   i_mc8051_core_i_mc8051_control_i_control_mem_scon_0[7] 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.rxdwr_o   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_rxdwr_o 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.txd_o_i_i   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_txd_o_i_i 
Net:  i_mc8051_core.gen_mc8051_siu.0.i_mc8051_siu.rxd_o_i_i   i_mc8051_core_gen_mc8051_siu_0_i_mc8051_siu_rxd_o_i_i 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p3_i_i[7]   i_mc8051_core_i_mc8051_control_i_control_mem_p3_i_i[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p3_i_i[6]   i_mc8051_core_i_mc8051_control_i_control_mem_p3_i_i[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p3_i_i[5]   i_mc8051_core_i_mc8051_control_i_control_mem_p3_i_i[5] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p3_i_i[4]   i_mc8051_core_i_mc8051_control_i_control_mem_p3_i_i[4] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p3_i_i[3]   i_mc8051_core_i_mc8051_control_i_control_mem_p3_i_i[3] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p3_i_i[2]   i_mc8051_core_i_mc8051_control_i_control_mem_p3_i_i[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p3_i_i[1]   i_mc8051_core_i_mc8051_control_i_control_mem_p3_i_i[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p3_i_i[0]   i_mc8051_core_i_mc8051_control_i_control_mem_p3_i_i[0] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p2_i_i[7]   i_mc8051_core_i_mc8051_control_i_control_mem_p2_i_i[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p2_i_i[6]   i_mc8051_core_i_mc8051_control_i_control_mem_p2_i_i[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p2_i_i[5]   i_mc8051_core_i_mc8051_control_i_control_mem_p2_i_i[5] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p2_i_i[4]   i_mc8051_core_i_mc8051_control_i_control_mem_p2_i_i[4] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p2_i_i[3]   i_mc8051_core_i_mc8051_control_i_control_mem_p2_i_i[3] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p2_i_i[2]   i_mc8051_core_i_mc8051_control_i_control_mem_p2_i_i[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p2_i_i[1]   i_mc8051_core_i_mc8051_control_i_control_mem_p2_i_i[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p2_i_i[0]   i_mc8051_core_i_mc8051_control_i_control_mem_p2_i_i[0] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p1_i_i[7]   i_mc8051_core_i_mc8051_control_i_control_mem_p1_i_i[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p1_i_i[6]   i_mc8051_core_i_mc8051_control_i_control_mem_p1_i_i[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p1_i_i[5]   i_mc8051_core_i_mc8051_control_i_control_mem_p1_i_i[5] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p1_i_i[4]   i_mc8051_core_i_mc8051_control_i_control_mem_p1_i_i[4] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p1_i_i[3]   i_mc8051_core_i_mc8051_control_i_control_mem_p1_i_i[3] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p1_i_i[2]   i_mc8051_core_i_mc8051_control_i_control_mem_p1_i_i[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p1_i_i[1]   i_mc8051_core_i_mc8051_control_i_control_mem_p1_i_i[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p1_i_i[0]   i_mc8051_core_i_mc8051_control_i_control_mem_p1_i_i[0] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p0_i_i[7]   i_mc8051_core_i_mc8051_control_i_control_mem_p0_i_i[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p0_i_i[6]   i_mc8051_core_i_mc8051_control_i_control_mem_p0_i_i[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p0_i_i[5]   i_mc8051_core_i_mc8051_control_i_control_mem_p0_i_i[5] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p0_i_i[4]   i_mc8051_core_i_mc8051_control_i_control_mem_p0_i_i[4] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p0_i_i[3]   i_mc8051_core_i_mc8051_control_i_control_mem_p0_i_i[3] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p0_i_i[2]   i_mc8051_core_i_mc8051_control_i_control_mem_p0_i_i[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p0_i_i[1]   i_mc8051_core_i_mc8051_control_i_control_mem_p0_i_i[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.p0_i_i[0]   i_mc8051_core_i_mc8051_control_i_control_mem_p0_i_i[0] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.acc[0]   i_mc8051_core_i_mc8051_control_i_control_mem_acc[0] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.acc[1]   i_mc8051_core_i_mc8051_control_i_control_mem_acc[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.acc[2]   i_mc8051_core_i_mc8051_control_i_control_mem_acc[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.acc[3]   i_mc8051_core_i_mc8051_control_i_control_mem_acc[3] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.acc[4]   i_mc8051_core_i_mc8051_control_i_control_mem_acc[4] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.acc[5]   i_mc8051_core_i_mc8051_control_i_control_mem_acc[5] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.acc[6]   i_mc8051_core_i_mc8051_control_i_control_mem_acc[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.acc[7]   i_mc8051_core_i_mc8051_control_i_control_mem_acc[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.wrx_mux_o_0_a3_0_a2   i_mc8051_core_i_mc8051_control_i_control_fsm_wrx_mux_o_0_a3_0_a2 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o_3[0]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o_3[0] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o_3_0[1]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o_3_0[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o_3[2]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o_3[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o_3_0[3]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o_3_0[3] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o_3_0_0[4]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o_3_0_0[4] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o_3_0[5]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o_3_0[5] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o_3_0_0[6]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o_3_0_0[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o_3_0[7]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o_3_0[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o[8]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o[8] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o[9]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o[9] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o[10]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o[10] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o[11]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o[11] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.adrx_o[12]   i_mc8051_core_i_mc8051_control_i_control_mem_adrx_o[12] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[0]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[0] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[1]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[2]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[3]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[3] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[4]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[4] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[5]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[5] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[6]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[7]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[8]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[8] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[9]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[9] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[10]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[10] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[11]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[11] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[12]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[12] 
Net:  i_mc8051_chipsel.pram_en_o_0   i_mc8051_chipsel_pram_en_o_0 
Net:  i_mc8051_chipsel.ramx_en_o_0_a2   i_mc8051_chipsel_ramx_en_o_0_a2 
Net:  i_mc8051_chipsel.rom_en_o_0_a2   i_mc8051_chipsel_rom_en_o_0_a2 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv[0]   i_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv[0] 
Net:  sclri_mc8051_core.i_mc8051_control.i_control_mem.s_adr_i_i[1]   sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_i_i[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_adr_2_iv[2]   i_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_ram_adr_i_i[3]   i_mc8051_core_i_mc8051_control_i_control_mem_s_ram_adr_i_i[3] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_ram_adr_i_i[4]   i_mc8051_core_i_mc8051_control_i_control_mem_s_ram_adr_i_i[4] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_ram_adr_i_i[6]   i_mc8051_core_i_mc8051_control_i_control_mem_s_ram_adr_i_i[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_data_14_0[0]   i_mc8051_core_i_mc8051_control_i_control_mem_s_data_14_0[0] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_data_14_0[1]   i_mc8051_core_i_mc8051_control_i_control_mem_s_data_14_0[1] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_data_14_0[2]   i_mc8051_core_i_mc8051_control_i_control_mem_s_data_14_0[2] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_data_14_0[3]   i_mc8051_core_i_mc8051_control_i_control_mem_s_data_14_0[3] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_data_15_0[4]   i_mc8051_core_i_mc8051_control_i_control_mem_s_data_15_0[4] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_data_15_0[5]   i_mc8051_core_i_mc8051_control_i_control_mem_s_data_15_0[5] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_data_15_0[6]   i_mc8051_core_i_mc8051_control_i_control_mem_s_data_15_0[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.s_data_15_0[7]   i_mc8051_core_i_mc8051_control_i_control_mem_s_data_15_0[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.ram_wr_o_i_i   i_mc8051_core_i_mc8051_control_i_control_mem_ram_wr_o_i_i 
Net:  i_mc8051_core.i_mc8051_control.i_control_fsm.adrx_mux_o_0_a2_1_a2_0_a2[0]   i_mc8051_core_i_mc8051_control_i_control_fsm_adrx_mux_o_0_a2_1_a2_0_a2[0] 
Net:  i_mc8051_datamux.prog_data_o[5]   i_mc8051_datamux_prog_data_o[5] 
Net:  i_mc8051_datamux.prog_data_o[2]   i_mc8051_datamux_prog_data_o[2] 
Net:  i_mc8051_datamux.prog_data_o[6]   i_mc8051_datamux_prog_data_o[6] 
Net:  i_mc8051_datamux.prog_data_o[0]   i_mc8051_datamux_prog_data_o[0] 
Net:  i_mc8051_datamux.prog_data_o[3]   i_mc8051_datamux_prog_data_o[3] 
Net:  i_mc8051_datamux.prog_data_o[4]   i_mc8051_datamux_prog_data_o[4] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.dph[5]   i_mc8051_core_i_mc8051_control_i_control_mem_dph[5] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.dph[6]   i_mc8051_core_i_mc8051_control_i_control_mem_dph[6] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.dph[7]   i_mc8051_core_i_mc8051_control_i_control_mem_dph[7] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[13]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[13] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[14]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[14] 
Net:  i_mc8051_core.i_mc8051_control.i_control_mem.pc_comb_11[15]   i_mc8051_core_i_mc8051_control_i_control_mem_pc_comb_11[15] 
EndView mc8051_top NoName

BeginView mc8051_core NoName
Inst: gen_mc8051_siu.0.i_mc8051_siu   gen_mc8051_siu_0_i_mc8051_siu mc8051_siu 
Inst: gen_mc8051_tmrctr.0.i_mc8051_tmrctr   gen_mc8051_tmrctr_0_i_mc8051_tmrctr mc8051_tmrctr 
EndView mc8051_core NoName

BeginView mc8051_control NoName
EndView mc8051_control NoName

BeginView control_fsm NoName
Inst: un1_s_intblock_111_5_0   un1_s_intblock_111_5_0_cZ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i[1]   pc_inc_en_o_1_iv_i_i_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_1[1]   pc_inc_en_o_1_iv_i_i_1_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_o2[1]   pc_inc_en_o_1_iv_i_i_o2_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_o2_a[1]   pc_inc_en_o_1_iv_i_i_o2_a_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_a2_1[1]   pc_inc_en_o_1_iv_i_i_a2_1_1_ stratix_lcell 
Inst: pc_inc_en_o_2_iv[0]   pc_inc_en_o_2_iv_0_ stratix_lcell 
Inst: pc_inc_en_o_2_iv_a[0]   pc_inc_en_o_2_iv_a_0_ stratix_lcell 
Inst: regs_wr_en_o_3_iv[2]   regs_wr_en_o_3_iv_2_ stratix_lcell 
Inst: regs_wr_en_o_3_iv[1]   regs_wr_en_o_3_iv_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_m2[1]   pc_inc_en_o_1_iv_i_i_m2_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_m2_a[1]   pc_inc_en_o_1_iv_i_i_m2_a_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_a2[1]   pc_inc_en_o_1_iv_i_i_a2_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_o2_0[1]   pc_inc_en_o_1_iv_i_i_o2_0_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_o2_0_a[1]   pc_inc_en_o_1_iv_i_i_o2_0_a_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_o2_3[1]   pc_inc_en_o_1_iv_i_i_o2_3_1_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_0[1]   bdata_mux_o_1_iv_0_0_1_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_0_a[1]   bdata_mux_o_1_iv_0_0_a_1_ stratix_lcell 
Inst: un1_s_intblock_111   un1_s_intblock_111_cZ stratix_lcell 
Inst: un1_s_intblock_111_a   un1_s_intblock_111_a_cZ stratix_lcell 
Inst: bdata_mux_o_1_iv_0[0]   bdata_mux_o_1_iv_0_0_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a[0]   bdata_mux_o_1_iv_0_a_0_ stratix_lcell 
Inst: adr_mux_o_2_iv[1]   adr_mux_o_2_iv_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_a2_7[1]   pc_inc_en_o_1_iv_i_i_a2_7_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_a2_7_a[1]   pc_inc_en_o_1_iv_i_i_a2_7_a_1_ stratix_lcell 
Inst: adr_mux_o_2_iv[0]   adr_mux_o_2_iv_0_ stratix_lcell 
Inst: adr_mux_o_2_iv[3]   adr_mux_o_2_iv_3_ stratix_lcell 
Inst: p_state.un131_state_m   p_state_un131_state_m stratix_lcell 
Inst: p_state.un131_state_0_a2_5   p_state_un131_state_0_a2_5 stratix_lcell 
Inst: bdata_mux_o_1_iv_0_0_a2_1_c_0[1]   bdata_mux_o_1_iv_0_0_a2_1_c_0_1_ stratix_lcell 
Inst: p_state.un131_state_0_a2_4   p_state_un131_state_0_a2_4 stratix_lcell 
Inst: p_state.un131_state_0_a2_4_2   p_state_un131_state_0_a2_4_2 stratix_lcell 
Inst: p_state.un131_state_0_a2_4_2_a   p_state_un131_state_0_a2_4_2_a stratix_lcell 
Inst: pc_inc_en_o_2_iv_10[0]   pc_inc_en_o_2_iv_10_0_ stratix_lcell 
Inst: pc_inc_en_o_2_iv_10_a[0]   pc_inc_en_o_2_iv_10_a_0_ stratix_lcell 
Inst: adr_mux_o_2_iv_9[1]   adr_mux_o_2_iv_9_1_ stratix_lcell 
Inst: adr_mux_o_2_iv_6[3]   adr_mux_o_2_iv_6_3_ stratix_lcell 
Inst: un1_s_intblock_102_i_a3_0_2   un1_s_intblock_102_i_a3_0_2_cZ stratix_lcell 
Inst: adr_mux_o_2_iv[2]   adr_mux_o_2_iv_2_ stratix_lcell 
Inst: adr_mux_o_2_iv_a[2]   adr_mux_o_2_iv_a_2_ stratix_lcell 
Inst: data_mux_o_2_iv[0]   data_mux_o_2_iv_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_5_3_m6_i   alu_cmd_o_3_iv_i_a2_5_3_m6_i_0 stratix_lcell 
Inst: pc_inc_en_o_2_iv_9[0]   pc_inc_en_o_2_iv_9_0_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_12[1]   regs_wr_en_o_3_iv_12_1_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_12_a[1]   regs_wr_en_o_3_iv_12_a_1_ stratix_lcell 
Inst: adr_mux_o_2_iv_5[0]   adr_mux_o_2_iv_5_0_ stratix_lcell 
Inst: data_mux_o_2_iv[1]   data_mux_o_2_iv_1_ stratix_lcell 
Inst: data_mux_o_2_iv_a[1]   data_mux_o_2_iv_a_1_ stratix_lcell 
Inst: data_mux_o_2_iv[2]   data_mux_o_2_iv_2_ stratix_lcell 
Inst: pc_inc_en_o_2_iv_7[0]   pc_inc_en_o_2_iv_7_0_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_12[2]   regs_wr_en_o_3_iv_12_2_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_11[2]   regs_wr_en_o_3_iv_11_2_ stratix_lcell 
Inst: adr_mux_o_2_iv_7[1]   adr_mux_o_2_iv_7_1_ stratix_lcell 
Inst: adr_mux_o_2_iv_7_a[1]   adr_mux_o_2_iv_7_a_1_ stratix_lcell 
Inst: adr_mux_o_2_iv_4[3]   adr_mux_o_2_iv_4_3_ stratix_lcell 
Inst: data_mux_o_2_iv_5_0[0]   data_mux_o_2_iv_5_0_0_ stratix_lcell 
Inst: data_mux_o_2_iv_5_0_a[0]   data_mux_o_2_iv_5_0_a_0_ stratix_lcell 
Inst: s_nextstate_iv_0[3]   s_nextstate_iv_0_3_ stratix_lcell 
Inst: s_nextstate_iv_0_a[3]   s_nextstate_iv_0_a_3_ stratix_lcell 
Inst: alu_cmd_o_3_iv[0]   alu_cmd_o_3_iv_0_ stratix_lcell 
Inst: un1_state_i_227_0_0_8   un1_state_i_227_0_0_8_0 stratix_lcell 
Inst: un1_state_i_227_0_0_8_a   un1_state_i_227_0_0_8_a_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0[4]   alu_cmd_o_2_iv_0_4_ stratix_lcell 
Inst: regs_wr_en_o_2_iv[0]   regs_wr_en_o_2_iv_0_ stratix_lcell 
Inst: regs_wr_en_o_2_iv_a[0]   regs_wr_en_o_2_iv_a_0_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_5_0[1]   alu_cmd_o_2_iv_i_i_a2_5_0_1_ stratix_lcell 
Inst: adr_mux_o_2_iv_5[1]   adr_mux_o_2_iv_5_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_5_m6_i   alu_cmd_o_2_iv_0_5_m6_i_1 stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2   alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_cZ stratix_lcell 
Inst: pc_inc_en_o_2_iv_4[0]   pc_inc_en_o_2_iv_4_0_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_8[2]   regs_wr_en_o_3_iv_8_2_ stratix_lcell 
Inst: data_mux_o_2_iv_6[1]   data_mux_o_2_iv_6_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_5_0_4[1]   alu_cmd_o_2_iv_i_i_a2_5_0_4_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_5_0_4_a[1]   alu_cmd_o_2_iv_i_i_a2_5_0_4_a_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_2[4]   alu_cmd_o_2_iv_0_2_4_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_2_a[4]   alu_cmd_o_2_iv_0_2_a_4_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i[2]   alu_cmd_o_2_iv_i_i_2_ stratix_lcell 
Inst: help_en_o_1_iv_0[0]   help_en_o_1_iv_0_0_ stratix_lcell 
Inst: un1_s_intblock_92   un1_s_intblock_92_cZ stratix_lcell 
Inst: un1_s_intblock_92_a   un1_s_intblock_92_a_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_c[3]   alu_cmd_o_3_iv_i_a2_c_3_ stratix_lcell 
Inst: un1_s_intblock_102_i_o3_0   un1_s_intblock_102_i_o3_0_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_o3_0_a   un1_s_intblock_102_i_o3_0_a_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3   alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_a   alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_a_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e   alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a   alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_5_3_m2_e   alu_cmd_o_3_iv_i_a2_5_3_m2_e_cZ stratix_lcell 
Inst: pc_inc_en_o_2_iv_2[0]   pc_inc_en_o_2_iv_2_0_ stratix_lcell 
Inst: pc_inc_en_o_2_iv_1[0]   pc_inc_en_o_2_iv_1_0_ stratix_lcell 
Inst: un1_s_intblock_111_5_0_a   un1_s_intblock_111_5_0_a_cZ stratix_lcell 
Inst: data_mux_o_2_iv_2[2]   data_mux_o_2_iv_2_2_ stratix_lcell 
Inst: data_mux_o_2_iv_2_a[2]   data_mux_o_2_iv_2_a_2_ stratix_lcell 
Inst: un1_s_intblock_102_i_a3_0_1   un1_s_intblock_102_i_a3_0_1_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_10[0]   alu_cmd_o_3_iv_10_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_10_a[0]   alu_cmd_o_3_iv_10_a_0_ stratix_lcell 
Inst: help_en_o_1_iv_0_7[0]   help_en_o_1_iv_0_7_0_ stratix_lcell 
Inst: help_en_o_1_iv_0_7_a[0]   help_en_o_1_iv_0_7_a_0_ stratix_lcell 
Inst: un1_s_intblock_81   un1_s_intblock_81_cZ stratix_lcell 
Inst: un1_s_intblock_81_a   un1_s_intblock_81_a_cZ stratix_lcell 
Inst: help_en_o_1_iv[1]   help_en_o_1_iv_1_ stratix_lcell 
Inst: help_en_o_1_iv_a[1]   help_en_o_1_iv_a_1_ stratix_lcell 
Inst: data_mux_o_1_iv_0[3]   data_mux_o_1_iv_0_3_ stratix_lcell 
Inst: regs_wr_en_o_0[1]   regs_wr_en_o_0_1_ stratix_lcell 
Inst: adr_mux_o_2_iv_3[0]   adr_mux_o_2_iv_3_0_ stratix_lcell 
Inst: adr_mux_o_2_iv_3_a[0]   adr_mux_o_2_iv_3_a_0_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a2[4]   alu_cmd_o_2_iv_0_a2_4_ stratix_lcell 
Inst: un1_state_i_219   un1_state_i_219_0 stratix_lcell 
Inst: un1_s_intblock_84   un1_s_intblock_84_cZ stratix_lcell 
Inst: un1_s_intblock_84_a   un1_s_intblock_84_a_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_5_m1_e   alu_cmd_o_2_iv_0_5_m1_e_cZ stratix_lcell 
Inst: pc_inc_en_o_2_iv_0[0]   pc_inc_en_o_2_iv_0_0_ stratix_lcell 
Inst: pc_inc_en_o_2_iv_0_a[0]   pc_inc_en_o_2_iv_0_a_0_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_7[1]   regs_wr_en_o_3_iv_7_1_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_7_a[1]   regs_wr_en_o_3_iv_7_a_1_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_10[2]   regs_wr_en_o_3_iv_10_2_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_3[2]   regs_wr_en_o_3_iv_3_2_ stratix_lcell 
Inst: adr_mux_o_2_iv_6[1]   adr_mux_o_2_iv_6_1_ stratix_lcell 
Inst: adr_mux_o_2_iv_2[0]   adr_mux_o_2_iv_2_0_ stratix_lcell 
Inst: data_mux_o_2_iv_2[0]   data_mux_o_2_iv_2_0_ stratix_lcell 
Inst: data_mux_o_2_iv_2_a[0]   data_mux_o_2_iv_2_a_0_ stratix_lcell 
Inst: adr_mux_o_2_iv_1[2]   adr_mux_o_2_iv_1_2_ stratix_lcell 
Inst: data_mux_o_2_iv_1[2]   data_mux_o_2_iv_1_2_ stratix_lcell 
Inst: data_mux_o_2_iv_1_a[2]   data_mux_o_2_iv_1_a_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_4[2]   alu_cmd_o_2_iv_i_i_4_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_5_0_2[1]   alu_cmd_o_2_iv_i_i_a2_5_0_2_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_5_0_2_a[1]   alu_cmd_o_2_iv_i_i_a2_5_0_2_a_1_ stratix_lcell 
Inst: regs_wr_en_o_2_iv_3[0]   regs_wr_en_o_2_iv_3_0_ stratix_lcell 
Inst: regs_wr_en_o_2_iv_3_a[0]   regs_wr_en_o_2_iv_3_a_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_7[0]   alu_cmd_o_3_iv_7_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_7_a[0]   alu_cmd_o_3_iv_7_a_0_ stratix_lcell 
Inst: un1_s_intblock_93_4   un1_s_intblock_93_4_cZ stratix_lcell 
Inst: un1_s_intblock_93_4_a   un1_s_intblock_93_4_a_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_c_1[3]   alu_cmd_o_3_iv_i_a2_c_1_3_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_c_1_a[3]   alu_cmd_o_3_iv_i_a2_c_1_a_3_ stratix_lcell 
Inst: un10_s_intblock_m_3   un10_s_intblock_m_3_cZ stratix_lcell 
Inst: un10_s_intblock_m_3_a   un10_s_intblock_m_3_a_cZ stratix_lcell 
Inst: help_en_o_1_iv[3]   help_en_o_1_iv_3_ stratix_lcell 
Inst: state_i_m_3[3]   state_i_m_3_3_ stratix_lcell 
Inst: state_i_m_3_a[3]   state_i_m_3_a_3_ stratix_lcell 
Inst: un1_state_i_227_0_0_a2   un1_state_i_227_0_0_a2_cZ stratix_lcell 
Inst: un1_state_i_227_0_0_a2_a   un1_state_i_227_0_0_a2_a_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_1_10[3]   alu_cmd_o_3_iv_i_a2_1_10_3_ stratix_lcell 
Inst: p_state.un4_s_intblock_0_0   p_state_un4_s_intblock_0_0 stratix_lcell 
Inst: p_state.un4_s_intblock_0   p_state_un4_s_intblock_0 stratix_lcell 
Inst: s_adr_mux_91_m[3]   s_adr_mux_91_m_3_ stratix_lcell 
Inst: p_state.un100_s_intblock_m_1   p_state_un100_s_intblock_m_1 stratix_lcell 
Inst: p_state.un100_s_intblock_m_1_a   p_state_un100_s_intblock_m_1_a stratix_lcell 
Inst: state_i_m_26[2]   state_i_m_26_2_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2   alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_a   alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_a_cZ stratix_lcell 
Inst: pc_inc_en_o_2_iv_6[0]   pc_inc_en_o_2_iv_6_0_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_8[1]   regs_wr_en_o_3_iv_8_1_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_7[2]   regs_wr_en_o_3_iv_7_2_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_7_a[2]   regs_wr_en_o_3_iv_7_a_2_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_4[2]   regs_wr_en_o_3_iv_4_2_ stratix_lcell 
Inst: adr_mux_o_2_iv_2[1]   adr_mux_o_2_iv_2_1_ stratix_lcell 
Inst: adr_mux_o_2_iv_1[0]   adr_mux_o_2_iv_1_0_ stratix_lcell 
Inst: adr_mux_o_2_iv_1_a[0]   adr_mux_o_2_iv_1_a_0_ stratix_lcell 
Inst: un1_s_intblock_111_6   un1_s_intblock_111_6_cZ stratix_lcell 
Inst: un1_s_intblock_111_6_a   un1_s_intblock_111_6_a_cZ stratix_lcell 
Inst: data_mux_o_2_iv_0[0]   data_mux_o_2_iv_0_0_ stratix_lcell 
Inst: data_mux_o_2_iv_0_a[0]   data_mux_o_2_iv_0_a_0_ stratix_lcell 
Inst: data_mux_o_2_iv_3[2]   data_mux_o_2_iv_3_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_5[2]   alu_cmd_o_2_iv_i_i_5_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_5_0_1[1]   alu_cmd_o_2_iv_i_i_a2_5_0_1_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_5_0_1_a[1]   alu_cmd_o_2_iv_i_i_a2_5_0_1_a_1_ stratix_lcell 
Inst: alu_cmd_o_3_iv_12[0]   alu_cmd_o_3_iv_12_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_12_a[0]   alu_cmd_o_3_iv_12_a_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_9[0]   alu_cmd_o_3_iv_9_0_ stratix_lcell 
Inst: data_mux_o_1_iv_0_4[3]   data_mux_o_1_iv_0_4_3_ stratix_lcell 
Inst: un1_s_intblock_102_i_o2_2_6   un1_s_intblock_102_i_o2_2_6_cZ stratix_lcell 
Inst: help_en_o_1_iv_2[1]   help_en_o_1_iv_2_1_ stratix_lcell 
Inst: help_en_o_1_iv_2_a[1]   help_en_o_1_iv_2_a_1_ stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_o2_8   NoName_un1_un9339_s_instr_category_2_0_o2_8 stratix_lcell 
Inst: help_en_o_1_iv[2]   help_en_o_1_iv_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_2_0[4]   alu_cmd_o_2_iv_0_o2_2_0_4_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_2_0_a[4]   alu_cmd_o_2_iv_0_o2_2_0_a_4_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1]   pc_inc_en_o_1_iv_i_a3_0_1_i_a2_1_ stratix_lcell 
Inst: regs_wr_en_o_1[1]   regs_wr_en_o_1_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_10_0[1]   alu_cmd_o_2_iv_i_i_a2_10_0_1_ stratix_lcell 
Inst: state_i_m[1]   state_i_m_1_ stratix_lcell 
Inst: data_mux_o_2_iv_5[0]   data_mux_o_2_iv_5_0_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_1[2]   alu_cmd_o_2_iv_i_i_a2_1_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_1_a[2]   alu_cmd_o_2_iv_i_i_a2_1_a_2_ stratix_lcell 
Inst: adr_mux_o_2_iv_5[2]   adr_mux_o_2_iv_5_2_ stratix_lcell 
Inst: un1_state_i_53   un1_state_i_53_cZ stratix_lcell 
Inst: un1_state_i_53_a   un1_state_i_53_a_cZ stratix_lcell 
Inst: data_mux_o_1[0]   data_mux_o_1_0_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_6_2_m8_0_a3   alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_cZ stratix_lcell 
Inst: pc_inc_en_o_2_iv_3[0]   pc_inc_en_o_2_iv_3_0_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_6[1]   regs_wr_en_o_3_iv_6_1_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_6_a[1]   regs_wr_en_o_3_iv_6_a_1_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_1[1]   regs_wr_en_o_3_iv_1_1_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_2[2]   regs_wr_en_o_3_iv_2_2_ stratix_lcell 
Inst: regs_wr_en_o_3_iv_2_a[2]   regs_wr_en_o_3_iv_2_a_2_ stratix_lcell 
Inst: adr_mux_o_2_iv_1[1]   adr_mux_o_2_iv_1_1_ stratix_lcell 
Inst: adr_mux_o_2_iv_1_a[1]   adr_mux_o_2_iv_1_a_1_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_1[0]   bdata_mux_o_1_iv_0_1_0_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_1_a[0]   bdata_mux_o_1_iv_0_1_a_0_ stratix_lcell 
Inst: adr_mux_o_2_iv_1[3]   adr_mux_o_2_iv_1_3_ stratix_lcell 
Inst: data_mux_o_2_iv_4[1]   data_mux_o_2_iv_4_1_ stratix_lcell 
Inst: alu_cmd_o_3_iv_8[0]   alu_cmd_o_3_iv_8_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_8_a[0]   alu_cmd_o_3_iv_8_a_0_ stratix_lcell 
Inst: data_mux_o_1_iv_0_3[3]   data_mux_o_1_iv_0_3_3_ stratix_lcell 
Inst: data_mux_o_1_iv_0_2[3]   data_mux_o_1_iv_0_2_3_ stratix_lcell 
Inst: state_i_m_0[3]   state_i_m_0_3_ stratix_lcell 
Inst: un1_s_intblock_92_1   un1_s_intblock_92_1_cZ stratix_lcell 
Inst: help_en_o_1_iv_0_4[0]   help_en_o_1_iv_0_4_0_ stratix_lcell 
Inst: adr_mux_o_2_iv_3_1[0]   adr_mux_o_2_iv_3_1_0_ stratix_lcell 
Inst: adr_mux_o_2_iv_3_1_a[0]   adr_mux_o_2_iv_3_1_a_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_1_10_0[3]   alu_cmd_o_3_iv_i_a2_1_10_0_3_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_3_3[4]   alu_cmd_o_2_iv_0_o2_3_3_4_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_3_3_a[4]   alu_cmd_o_2_iv_0_o2_3_3_a_4_ stratix_lcell 
Inst: help_en_o_1_iv_2[2]   help_en_o_1_iv_2_2_ stratix_lcell 
Inst: help_en_o_1_iv_2_a[2]   help_en_o_1_iv_2_a_2_ stratix_lcell 
Inst: un1_s_intblock_102_i_o2_2_4   un1_s_intblock_102_i_o2_2_4_cZ stratix_lcell 
Inst: NoName.un1_un462_s_instr_category_1_3   NoName_un1_un462_s_instr_category_1_3 stratix_lcell 
Inst: NoName.un1_un462_s_instr_category_1_3_a   NoName_un1_un462_s_instr_category_1_3_a stratix_lcell 
Inst: NoName.un1_un462_s_instr_category_1_2   NoName_un1_un462_s_instr_category_1_2 stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0[1]   pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0_a[1]   pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0_a_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i[2]   pc_inc_en_o_1_iv_i_i_2_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_a[2]   pc_inc_en_o_1_iv_i_i_a_2_ stratix_lcell 
Inst: NoName.un1_un161_s_instr_category_1_0   NoName_un1_un161_s_instr_category_1_0 stratix_lcell 
Inst: NoName.un1_un4253_s_instr_category   NoName_un1_un4253_s_instr_category stratix_lcell 
Inst: NoName.un1_un4253_s_instr_category_a   NoName_un1_un4253_s_instr_category_a stratix_lcell 
Inst: un1_state_i_34_0   un1_state_i_34_0_cZ stratix_lcell 
Inst: un1_state_i_227_0_0_o2_2   un1_state_i_227_0_0_o2_2_cZ stratix_lcell 
Inst: un1_state_i_227_0_0_o2_2_a   un1_state_i_227_0_0_o2_2_a_cZ stratix_lcell 
Inst: un1_s_intblock_87   un1_s_intblock_87_cZ stratix_lcell 
Inst: un1_s_intblock_88   un1_s_intblock_88_cZ stratix_lcell 
Inst: state_i_m_13_d[2]   state_i_m_13_d_2_ stratix_lcell 
Inst: state_i_m_13_d_a[2]   state_i_m_13_d_a_2_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_o2_2[3]   alu_cmd_o_3_iv_i_o2_2_3_ stratix_lcell 
Inst: state_i_m_4[3]   state_i_m_4_3_ stratix_lcell 
Inst: state_i_m_4_a[3]   state_i_m_4_a_3_ stratix_lcell 
Inst: state_i_m_1[2]   state_i_m_1_2_ stratix_lcell 
Inst: state_i_m_3[1]   state_i_m_3_1_ stratix_lcell 
Inst: un1_s_intblock_77   un1_s_intblock_77_cZ stratix_lcell 
Inst: un1_s_intblock_77_a   un1_s_intblock_77_a_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_6_0_a2[0]   alu_cmd_o_3_iv_6_0_a2_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_6_0_a2_a[0]   alu_cmd_o_3_iv_6_0_a2_a_0_ stratix_lcell 
Inst: un1_s_intblock_107   un1_s_intblock_107_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_a6_0   un1_s_intblock_102_i_a6_0_cZ stratix_lcell 
Inst: un10_s_intblock_m_2   un10_s_intblock_m_2_cZ stratix_lcell 
Inst: un1_state_i_29   un1_state_i_29_cZ stratix_lcell 
Inst: un1_state_i_29_a   un1_state_i_29_a_cZ stratix_lcell 
Inst: un1_state_i_26   un1_state_i_26_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_5_m6_i_0   alu_cmd_o_2_iv_0_5_m6_i_0_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0tt_5_m3_0_a2_0   alu_cmd_o_2_iv_0tt_5_m3_0_a2_0_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1   alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1_a   alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1_a_cZ stratix_lcell 
Inst: regs_wr_en_o_3_iv_0[1]   regs_wr_en_o_3_iv_0_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_1[2]   alu_cmd_o_2_iv_i_i_1_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_1_a[2]   alu_cmd_o_2_iv_i_i_1_a_2_ stratix_lcell 
Inst: alu_cmd_o_3_iv_6[0]   alu_cmd_o_3_iv_6_0_ stratix_lcell 
Inst: data_mux_o_1_iv_0_1[3]   data_mux_o_1_iv_0_1_3_ stratix_lcell 
Inst: data_mux_o_1_iv_0_1_a[3]   data_mux_o_1_iv_0_1_a_3_ stratix_lcell 
Inst: un1_s_intblock_92_0   un1_s_intblock_92_0_cZ stratix_lcell 
Inst: un1_s_intblock_87_3   un1_s_intblock_87_3_cZ stratix_lcell 
Inst: un1_s_intblock_87_3_a   un1_s_intblock_87_3_a_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_10_sub_6[1]   alu_cmd_o_2_iv_i_i_a2_10_sub_6_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_3_4[4]   alu_cmd_o_2_iv_0_o2_3_4_4_ stratix_lcell 
Inst: un1_s_intblock_102_i_o2_2_2   un1_s_intblock_102_i_o2_2_2_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_o2_2_2_a   un1_s_intblock_102_i_o2_2_2_a_cZ stratix_lcell 
Inst: NoName.un1_s_instr_category_5_4   NoName_un1_s_instr_category_5_4 stratix_lcell 
Inst: bdata_mux_o_2_iv_0_0_0[2]   bdata_mux_o_2_iv_0_0_0_2_ stratix_lcell 
Inst: bdata_mux_o_2_iv_0_0_0_a[2]   bdata_mux_o_2_iv_0_0_0_a_2_ stratix_lcell 
Inst: un1_state_i_227_0_0_a2_1_1   un1_state_i_227_0_0_a2_1_1_cZ stratix_lcell 
Inst: un1_state_i_227_0_0_a2_1_1_a   un1_state_i_227_0_0_a2_1_1_a_cZ stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_o2_6   NoName_un1_un9339_s_instr_category_2_0_o2_6 stratix_lcell 
Inst: state_i_m_23_i_5[2]   state_i_m_23_i_5_2_ stratix_lcell 
Inst: state_i_m_23_i_5_a[2]   state_i_m_23_i_5_a_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_o2_2[2]   alu_cmd_o_2_iv_i_i_o2_2_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_o2_2_a[2]   alu_cmd_o_2_iv_i_i_o2_2_a_2_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0[3]   bdata_mux_o_1_iv_0_3_ stratix_lcell 
Inst: un1_s_intblock_85_0   un1_s_intblock_85_0_0 stratix_lcell 
Inst: un1_s_intblock_85_0_a   un1_s_intblock_85_0_a_cZ stratix_lcell 
Inst: un1_state_i_52_0   un1_state_i_52_0_cZ stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_3_0   NoName_un1_un15_s_instr_category_3_0 stratix_lcell 
Inst: un1_s_intblock_102_i_o6_1_0   un1_s_intblock_102_i_o6_1_0_cZ stratix_lcell 
Inst: un1_s_intblock_111_5_a   un1_s_intblock_111_5_a_cZ stratix_lcell 
Inst: help_en_o_1_iv_0_o2[0]   help_en_o_1_iv_0_o2_0_ stratix_lcell 
Inst: help_en_o_1_iv_0_o2_a[0]   help_en_o_1_iv_0_o2_a_0_ stratix_lcell 
Inst: NoName.un1_state_i_4_0   NoName_un1_state_i_4_0 stratix_lcell 
Inst: NoName.un1_state_i_4_0_a   NoName_un1_state_i_4_0_a stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_4[2]   alu_cmd_o_2_iv_i_i_a2_4_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_6[2]   alu_cmd_o_2_iv_i_i_a2_6_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_6_a[2]   alu_cmd_o_2_iv_i_i_a2_6_a_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_o2_3[1]   alu_cmd_o_2_iv_i_i_o2_3_1_ stratix_lcell 
Inst: un1_s_intblock_72   un1_s_intblock_72_cZ stratix_lcell 
Inst: un1_s_intblock_72_a   un1_s_intblock_72_a_cZ stratix_lcell 
Inst: inthigh_en_o_0_iv_i   inthigh_en_o_0_iv_i_0 stratix_lcell 
Inst: un1_state_i_49   un1_state_i_49_cZ stratix_lcell 
Inst: pc_inc_en_o_0_iv_0[3]   pc_inc_en_o_0_iv_0_3_ stratix_lcell 
Inst: pc_inc_en_o_0_iv_0_a[3]   pc_inc_en_o_0_iv_0_a_3_ stratix_lcell 
Inst: un1_state_i_54   un1_state_i_54_cZ stratix_lcell 
Inst: un1_state_i_54_a   un1_state_i_54_a_cZ stratix_lcell 
Inst: un1_s_intblock_71   un1_s_intblock_71_cZ stratix_lcell 
Inst: un1_state_i_17   un1_state_i_17_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_2_0_1_4_m2   alu_cmd_o_2_iv_0_o2_2_0_1_4_m2_cZ stratix_lcell 
Inst: s_pc_inc_en_38_m_2[0]   s_pc_inc_en_38_m_2_0_ stratix_lcell 
Inst: s_pc_inc_en_38_m_2_a[0]   s_pc_inc_en_38_m_2_a_0_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_o2_0_0[1]   pc_inc_en_o_1_iv_i_i_o2_0_0_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_o2_0_0_a[1]   pc_inc_en_o_1_iv_i_i_o2_0_0_a_1_ stratix_lcell 
Inst: data_mux_o_2_iv_0[1]   data_mux_o_2_iv_0_1_ stratix_lcell 
Inst: data_mux_o_2_iv_0_a[1]   data_mux_o_2_iv_0_a_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_0[2]   alu_cmd_o_2_iv_i_i_0_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_0_a[2]   alu_cmd_o_2_iv_i_i_0_a_2_ stratix_lcell 
Inst: alu_cmd_o_3_iv_2[0]   alu_cmd_o_3_iv_2_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_1[0]   alu_cmd_o_3_iv_1_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_1_a[0]   alu_cmd_o_3_iv_1_a_0_ stratix_lcell 
Inst: s_pc_inc_en_46_m_0[0]   s_pc_inc_en_46_m_0_0_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_1_3[3]   alu_cmd_o_3_iv_i_a2_1_3_3_ stratix_lcell 
Inst: help_en_o_1_iv_0_1[0]   help_en_o_1_iv_0_1_0_ stratix_lcell 
Inst: help_en_o_1_iv_0_1_a[0]   help_en_o_1_iv_0_1_a_0_ stratix_lcell 
Inst: help_en_o_1_iv_1[1]   help_en_o_1_iv_1_1_ stratix_lcell 
Inst: help_en_o_1_iv_1_a[1]   help_en_o_1_iv_1_a_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_10_sub_3[1]   alu_cmd_o_2_iv_i_i_a2_10_sub_3_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_10_sub_3_a[1]   alu_cmd_o_2_iv_i_i_a2_10_sub_3_a_1_ stratix_lcell 
Inst: NoName.un1_un333_s_instr_category_1_3   NoName_un1_un333_s_instr_category_1_3 stratix_lcell 
Inst: NoName.un1_un333_s_instr_category_1_3_a   NoName_un1_un333_s_instr_category_1_3_a stratix_lcell 
Inst: un1_state_i_227_0_0_a3_2_0   un1_state_i_227_0_0_a3_2_0_cZ stratix_lcell 
Inst: un1_state_i_227_0_0_a3_2_0_a   un1_state_i_227_0_0_a3_2_0_a_cZ stratix_lcell 
Inst: help_en_o_1_iv_0[2]   help_en_o_1_iv_0_2_ stratix_lcell 
Inst: help_en_o_1_iv_0_a[2]   help_en_o_1_iv_0_a_2_ stratix_lcell 
Inst: NoName.un1_un2025_s_instr_category_0_0   NoName_un1_un2025_s_instr_category_0_0 stratix_lcell 
Inst: NoName.un1_un2025_s_instr_category_0_0_a   NoName_un1_un2025_s_instr_category_0_0_a stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_o2_1_3[2]   alu_cmd_o_2_iv_i_i_o2_1_3_2_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_o2_1_3_a[2]   alu_cmd_o_2_iv_i_i_o2_1_3_a_2_ stratix_lcell 
Inst: un1_state_i_34_0_0   un1_state_i_34_0_0_cZ stratix_lcell 
Inst: un1_state_i_34_0_0_a   un1_state_i_34_0_0_a_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_o2_2_3   un1_s_intblock_102_i_o2_2_3_cZ stratix_lcell 
Inst: regs_wr_en_o_2_0[2]   regs_wr_en_o_2_0_2_ stratix_lcell 
Inst: NoName.un1_un161_s_instr_category_1_0_1   NoName_un1_un161_s_instr_category_1_0_1 stratix_lcell 
Inst: NoName.un1_un161_s_instr_category_1_0_1_a   NoName_un1_un161_s_instr_category_1_0_1_a stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_3_0_1   NoName_un1_un15_s_instr_category_3_0_1 stratix_lcell 
Inst: un1_s_intblock_88_0   un1_s_intblock_88_0_cZ stratix_lcell 
Inst: un1_s_intblock_88_0_a   un1_s_intblock_88_0_a_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o4_6[5]   alu_cmd_o_2_iv_0_o4_6_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o4_1[5]   alu_cmd_o_2_iv_0_o4_1_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o4_0_0[5]   alu_cmd_o_2_iv_0_o4_0_0_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o4_0_0_a[5]   alu_cmd_o_2_iv_0_o4_0_0_a_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_o2_8_0[1]   alu_cmd_o_2_iv_i_i_o2_8_0_1_ stratix_lcell 
Inst: un1_state_i_52_0_1   un1_state_i_52_0_1_cZ stratix_lcell 
Inst: NoName.un1_un26_s_instr_category_4   NoName_un1_un26_s_instr_category_4 stratix_lcell 
Inst: NoName.un1_un26_s_instr_category_4_a   NoName_un1_un26_s_instr_category_4_a stratix_lcell 
Inst: NoName.un1_un3334_s_instr_category_0   NoName_un1_un3334_s_instr_category_0 stratix_lcell 
Inst: un1_state_i_227_0_0_a2_4_0   un1_state_i_227_0_0_a2_4_0_cZ stratix_lcell 
Inst: un1_state_i_227_0_0_a2_4_0_a   un1_state_i_227_0_0_a2_4_0_a_cZ stratix_lcell 
Inst: un1_state_i_27_i_a2_1   un1_state_i_27_i_a2_1_cZ stratix_lcell 
Inst: un1_state_i_27_i_a2_1_a   un1_state_i_27_i_a2_1_a_cZ stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_o2_3   NoName_un1_un9339_s_instr_category_2_0_o2_3 stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_o2_3_a   NoName_un1_un9339_s_instr_category_2_0_o2_3_a stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_o2_1   NoName_un1_un9339_s_instr_category_2_0_o2_1 stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_o2_1_a   NoName_un1_un9339_s_instr_category_2_0_o2_1_a stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_o2_0   NoName_un1_un9339_s_instr_category_2_0_o2_0 stratix_lcell 
Inst: NoName.un1_un4253_s_instr_category_0   NoName_un1_un4253_s_instr_category_0 stratix_lcell 
Inst: NoName.un1_un294_s_instr_category_1_0_0   NoName_un1_un294_s_instr_category_1_0_0 stratix_lcell 
Inst: NoName.un1_un294_s_instr_category_1_0_0_a   NoName_un1_un294_s_instr_category_1_0_0_a stratix_lcell 
Inst: un1_state_i_9_m_3_0_a2   un1_state_i_9_m_3_0_a2_cZ stratix_lcell 
Inst: un1_state_i_9_m_3_0_a2_a   un1_state_i_9_m_3_0_a2_a_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_11_0_o2_0_a2_0[1]   alu_cmd_o_2_iv_11_0_o2_0_a2_0_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_11_0_o2_0_a2_0_a[1]   alu_cmd_o_2_iv_11_0_o2_0_a2_0_a_1_ stratix_lcell 
Inst: NoName.un1_un190_s_instr_category_1   NoName_un1_un190_s_instr_category_1 stratix_lcell 
Inst: NoName.un1_un190_s_instr_category_1_a   NoName_un1_un190_s_instr_category_1_a stratix_lcell 
Inst: un1_s_intblock_75_i_i2_i_a2   un1_s_intblock_75_i_i2_i_a2_cZ stratix_lcell 
Inst: un1_s_intblock_75_i_i2_i_a2_a   un1_s_intblock_75_i_i2_i_a2_a_cZ stratix_lcell 
Inst: NoName.un1_un1406_s_instr_category_1   NoName_un1_un1406_s_instr_category_1 stratix_lcell 
Inst: pc_inc_en_o_0_iv_0_a2_0[3]   pc_inc_en_o_0_iv_0_a2_0_3_ stratix_lcell 
Inst: pc_inc_en_o_0_iv_0_a2_0_a[3]   pc_inc_en_o_0_iv_0_a2_0_a_3_ stratix_lcell 
Inst: NoName.un1_un15_s_instr_category   NoName_un1_un15_s_instr_category stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_a   NoName_un1_un15_s_instr_category_a stratix_lcell 
Inst: un1_s_intblock_102_i_a6   un1_s_intblock_102_i_a6_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_o2_7_0[3]   alu_cmd_o_3_iv_i_o2_7_0_3_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_o2_7_0_a[3]   alu_cmd_o_3_iv_i_o2_7_0_a_3_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_4_c_0[3]   alu_cmd_o_3_iv_i_a2_4_c_0_3_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_4_c_0_a[3]   alu_cmd_o_3_iv_i_a2_4_c_0_a_3_ stratix_lcell 
Inst: adr_mux_o_1_0[2]   adr_mux_o_1_0_2_ stratix_lcell 
Inst: data_mux_o_1_iv_0_a2_1[3]   data_mux_o_1_iv_0_a2_1_3_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a4_0[5]   alu_cmd_o_2_iv_0_a4_0_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a4_0_a[5]   alu_cmd_o_2_iv_0_a4_0_a_5_ stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_2_0_a4_0   NoName_un1_un15_s_instr_category_2_0_a4_0 stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_2_0_a4_0_a   NoName_un1_un15_s_instr_category_2_0_a4_0_a stratix_lcell 
Inst: alu_cmd_o_3_iv_i_o2_8[3]   alu_cmd_o_3_iv_i_o2_8_3_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_o2_8_a[3]   alu_cmd_o_3_iv_i_o2_8_a_3_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a2_10[4]   alu_cmd_o_2_iv_0_a2_10_4_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a2_10_a[4]   alu_cmd_o_2_iv_0_a2_10_a_4_ stratix_lcell 
Inst: un1_un145_state_m_1_0   un1_un145_state_m_1_0_cZ stratix_lcell 
Inst: un1_un145_state_m_1_0_a   un1_un145_state_m_1_0_a_cZ stratix_lcell 
Inst: help16_en_o_1_iv_0_0[1]   help16_en_o_1_iv_0_0_1_ stratix_lcell 
Inst: help16_en_o_1_iv_0_0_a[1]   help16_en_o_1_iv_0_0_a_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_3[2]   alu_cmd_o_2_iv_i_i_a2_3_2_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_a2_1_1[1]   pc_inc_en_o_1_iv_i_i_a2_1_1_1_ stratix_lcell 
Inst: help_en_o_1_iv_0_a2[0]   help_en_o_1_iv_0_a2_0_ stratix_lcell 
Inst: help_en_o_1_iv_0_a2_a[0]   help_en_o_1_iv_0_a2_a_0_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_0[4]   alu_cmd_o_2_iv_0_o2_0_4_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_0_a[4]   alu_cmd_o_2_iv_0_o2_0_a_4_ stratix_lcell 
Inst: un1_state_i_209_0_a2   un1_state_i_209_0_a2_cZ stratix_lcell 
Inst: data_mux_o_1[1]   data_mux_o_1_1_ stratix_lcell 
Inst: data_mux_o_1_a[1]   data_mux_o_1_a_1_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_0   alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_0_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_3_0[5]   alu_cmd_o_2_iv_0_o2_3_0_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_3_0_a[5]   alu_cmd_o_2_iv_0_o2_3_0_a_5_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1[1]   pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1_a[1]   pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1_a_1_ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_1_1[3]   alu_cmd_o_3_iv_i_a2_1_1_3_ stratix_lcell 
Inst: un1_s_intblock_92_4   un1_s_intblock_92_4_cZ stratix_lcell 
Inst: un1_s_intblock_87_1   un1_s_intblock_87_1_cZ stratix_lcell 
Inst: un1_s_intblock_87_1_a   un1_s_intblock_87_1_a_cZ stratix_lcell 
Inst: regs_wr_en_o_1_0[1]   regs_wr_en_o_1_0_1_ stratix_lcell 
Inst: NoName.un1_un161_s_instr_category_1_0_2   NoName_un1_un161_s_instr_category_1_0_2 stratix_lcell 
Inst: NoName.un1_un161_s_instr_category_1_0_2_a   NoName_un1_un161_s_instr_category_1_0_2_a stratix_lcell 
Inst: NoName.un1_un333_s_instr_category_1_0   NoName_un1_un333_s_instr_category_1_0 stratix_lcell 
Inst: NoName.un1_un333_s_instr_category_1_0_a   NoName_un1_un333_s_instr_category_1_0_a stratix_lcell 
Inst: NoName.un1_un333_s_instr_category_0   NoName_un1_un333_s_instr_category_0 stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_2   NoName_un1_un781_s_instr_category_1_0_2 stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_2_a   NoName_un1_un781_s_instr_category_1_0_2_a stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_3_0_0   NoName_un1_un15_s_instr_category_3_0_0 stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_3_0_0_a   NoName_un1_un15_s_instr_category_3_0_0_a stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o4_3[5]   alu_cmd_o_2_iv_0_o4_3_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o4_3_a[5]   alu_cmd_o_2_iv_0_o4_3_a_5_ stratix_lcell 
Inst: un1_state_i_227_0_0_o2_2_2   un1_state_i_227_0_0_o2_2_2_cZ stratix_lcell 
Inst: un1_state_i_227_0_0_o2_2_0   un1_state_i_227_0_0_o2_2_0_cZ stratix_lcell 
Inst: un1_state_i_227_0_0_o2_2_0_a   un1_state_i_227_0_0_o2_2_0_a_cZ stratix_lcell 
Inst: un1_state_i_27_i_a2_2   un1_state_i_27_i_a2_2_cZ stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_o2_4   NoName_un1_un9339_s_instr_category_2_0_o2_4 stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_o2_4_a   NoName_un1_un9339_s_instr_category_2_0_o2_4_a stratix_lcell 
Inst: NoName.un1_un294_s_instr_category_1   NoName_un1_un294_s_instr_category_1 stratix_lcell 
Inst: NoName.un1_un294_s_instr_category_0   NoName_un1_un294_s_instr_category_0 stratix_lcell 
Inst: un1_s_intblock_102_i_o6_1_0_0   un1_s_intblock_102_i_o6_1_0_0_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_o6_1_0_0_a   un1_s_intblock_102_i_o6_1_0_0_a_cZ stratix_lcell 
Inst: un1_state_i_115_0_a2_0   un1_state_i_115_0_a2_0_cZ stratix_lcell 
Inst: un1_state_i_106_1   un1_state_i_106_1_cZ stratix_lcell 
Inst: state_i_m_23_i_3[2]   state_i_m_23_i_3_2_ stratix_lcell 
Inst: state_i_m_23_i_3_a[2]   state_i_m_23_i_3_a_2_ stratix_lcell 
Inst: bdata_mux_o_2_iv_0_0_a2_1_2[2]   bdata_mux_o_2_iv_0_0_a2_1_2_2_ stratix_lcell 
Inst: bdata_mux_o_2_iv_0_0_a2_1_2_a[2]   bdata_mux_o_2_iv_0_0_a2_1_2_a_2_ stratix_lcell 
Inst: intlow_en_o_0_iv_0_a3_0_4   intlow_en_o_0_iv_0_a3_0_4_cZ stratix_lcell 
Inst: intlow_en_o_0_iv_0_a3_0_4_a   intlow_en_o_0_iv_0_a3_0_4_a_cZ stratix_lcell 
Inst: un11741_s_instr_category_0_a3   un11741_s_instr_category_0_a3_cZ stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_3_0_a5   NoName_un1_un15_s_instr_category_3_0_a5 stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_3_0_a5_a   NoName_un1_un15_s_instr_category_3_0_a5_a stratix_lcell 
Inst: un1_s_intblock_102_i_a2_9   un1_s_intblock_102_i_a2_9_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_a2_9_a   un1_s_intblock_102_i_a2_9_a_cZ stratix_lcell 
Inst: data_mux_o_1_iv_0_a2_0[3]   data_mux_o_1_iv_0_a2_0_3_ stratix_lcell 
Inst: data_mux_o_1_iv_0_a2_0_a[3]   data_mux_o_1_iv_0_a2_0_a_3_ stratix_lcell 
Inst: wrx_mux_o_0_a3_0_a2   wrx_mux_o_0_a3_0_a2_0 stratix_lcell 
Inst: wrx_mux_o_0_a3_0_a2_a   wrx_mux_o_0_a3_0_a2_a_cZ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_a2_5[1]   pc_inc_en_o_1_iv_i_i_a2_5_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_i_a2_5_a[1]   pc_inc_en_o_1_iv_i_i_a2_5_a_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_11_0_o2_0_a2[1]   alu_cmd_o_2_iv_11_0_o2_0_a2_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_11_0_o2_0_a2_a[1]   alu_cmd_o_2_iv_11_0_o2_0_a2_a_1_ stratix_lcell 
Inst: un4987_s_instr_category_0_a2   un4987_s_instr_category_0_a2_cZ stratix_lcell 
Inst: un12444_s_instr_category_0_a3_0_a2   un12444_s_instr_category_0_a3_0_a2_cZ stratix_lcell 
Inst: un1_s_intblock_10   un1_s_intblock_10_cZ stratix_lcell 
Inst: un1_s_intblock_10_a   un1_s_intblock_10_a_cZ stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_a6_3   NoName_un1_un781_s_instr_category_1_0_a6_3 stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_a6_3_a   NoName_un1_un781_s_instr_category_1_0_a6_3_a stratix_lcell 
Inst: bdata_mux_o_1_iv_0_0_a2_0[1]   bdata_mux_o_1_iv_0_0_a2_0_1_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_0_a2_0_a[1]   bdata_mux_o_1_iv_0_0_a2_0_a_1_ stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_a6   NoName_un1_un781_s_instr_category_1_0_a6 stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_a6_a   NoName_un1_un781_s_instr_category_1_0_a6_a stratix_lcell 
Inst: un1_state_i_226_i_0_o3_0   un1_state_i_226_i_0_o3_0_0 stratix_lcell 
Inst: help_en_o_1_iv_0_a2_6[0]   help_en_o_1_iv_0_a2_6_0_ stratix_lcell 
Inst: un1_s_intblock_102_i_a6_2   un1_s_intblock_102_i_a6_2_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_a6_2_a   un1_s_intblock_102_i_a6_2_a_cZ stratix_lcell 
Inst: adrx_mux_o_0_a2_1_a2_0_a2[0]   adrx_mux_o_0_a2_1_a2_0_a2_0_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_o2_7_0[1]   alu_cmd_o_2_iv_i_o2_7_0_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_o2_7_0_a[1]   alu_cmd_o_2_iv_i_o2_7_0_a_1_ stratix_lcell 
Inst: un1_state_i_34_0_a2_2_0   un1_state_i_34_0_a2_2_0_0 stratix_lcell 
Inst: NoName.un1_state_i_4_0_a2_1   NoName_un1_state_i_4_0_a2_1 stratix_lcell 
Inst: un1_s_intblock_47   un1_s_intblock_47_cZ stratix_lcell 
Inst: un1_s_intblock_18   un1_s_intblock_18_cZ stratix_lcell 
Inst: un1_s_intblock_18_a   un1_s_intblock_18_a_cZ stratix_lcell 
Inst: NoName.un1_un1251_s_instr_category   NoName_un1_un1251_s_instr_category stratix_lcell 
Inst: NoName.un1_un1251_s_instr_category_a   NoName_un1_un1251_s_instr_category_a stratix_lcell 
Inst: un1_un8929_s_instr_category_2   un1_un8929_s_instr_category_2_cZ stratix_lcell 
Inst: state_i_m_4[2]   state_i_m_4_2_ stratix_lcell 
Inst: state_i_m_4_a[2]   state_i_m_4_a_2_ stratix_lcell 
Inst: NoName.un1_s_instr_category_5_1   NoName_un1_s_instr_category_5_1 stratix_lcell 
Inst: NoName.un1_s_instr_category_5_1_a   NoName_un1_s_instr_category_5_1_a stratix_lcell 
Inst: help_en_o_1_iv_0_o2_1[0]   help_en_o_1_iv_0_o2_1_0_ stratix_lcell 
Inst: help_en_o_1_iv_0_o2_1_a[0]   help_en_o_1_iv_0_o2_1_a_0_ stratix_lcell 
Inst: un1_un6645_s_instr_category_1_0_a2   un1_un6645_s_instr_category_1_0_a2_cZ stratix_lcell 
Inst: help16_en_o_1_iv_0[0]   help16_en_o_1_iv_0_0_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_o2_5[1]   alu_cmd_o_2_iv_i_i_o2_5_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_o2_5_a[1]   alu_cmd_o_2_iv_i_i_o2_5_a_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_o2_4[1]   alu_cmd_o_2_iv_i_i_o2_4_1_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_0_a2_1_1[1]   bdata_mux_o_1_iv_0_0_a2_1_1_1_ stratix_lcell 
Inst: un1_state_i_133_0_a2_0_a2_1   un1_state_i_133_0_a2_0_a2_1_cZ stratix_lcell 
Inst: un1_state_i_46_i   un1_state_i_46_i_cZ stratix_lcell 
Inst: un1_state_i_46_i_a   un1_state_i_46_i_a_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_o6_2   un1_s_intblock_102_i_o6_2_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_o6_2_a   un1_s_intblock_102_i_o6_2_a_cZ stratix_lcell 
Inst: un1_state_i_51_0   un1_state_i_51_0_cZ stratix_lcell 
Inst: un1_state_i_51_0_a   un1_state_i_51_0_a_cZ stratix_lcell 
Inst: un1_un6645_s_instr_category_2_0_a2   un1_un6645_s_instr_category_2_0_a2_cZ stratix_lcell 
Inst: data_mux_o_1_iv_0_o2[3]   data_mux_o_1_iv_0_o2_3_ stratix_lcell 
Inst: data_mux_o_1_iv_0_o2_a[3]   data_mux_o_1_iv_0_o2_a_3_ stratix_lcell 
Inst: un1_state_i_13   un1_state_i_13_cZ stratix_lcell 
Inst: un1_state_i_13_a   un1_state_i_13_a_cZ stratix_lcell 
Inst: un1_un8929_s_instr_category_1   un1_un8929_s_instr_category_1_cZ stratix_lcell 
Inst: inthigh_en_o_0_iv_i_a2_0   inthigh_en_o_0_iv_i_a2_0_cZ stratix_lcell 
Inst: help_en_o_1_iv_0_a2_2[0]   help_en_o_1_iv_0_a2_2_0_ stratix_lcell 
Inst: help_en_o_1_iv_0_a2_3[0]   help_en_o_1_iv_0_a2_3_0_ stratix_lcell 
Inst: NoName.un1_un294_s_instr_category_1_0_a4   NoName_un1_un294_s_instr_category_1_0_a4 stratix_lcell 
Inst: NoName.un1_un294_s_instr_category_1_0_a4_a   NoName_un1_un294_s_instr_category_1_0_a4_a stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_5_3_m6_i_0tt_m1_e   alu_cmd_o_3_iv_i_a2_5_3_m6_i_0tt_m1_e_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e   alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_10_sub_4_a1[1]   alu_cmd_o_2_iv_i_i_a2_10_sub_4_a1_1_ stratix_lcell 
Inst: data_mux_o_2_iv_2[1]   data_mux_o_2_iv_2_1_ stratix_lcell 
Inst: data_mux_o_2_iv_2_a[1]   data_mux_o_2_iv_2_a_1_ stratix_lcell 
Inst: adrx_mux_o_0_a2_1_a2_0_a2_0_0[0]   adrx_mux_o_0_a2_1_a2_0_a2_0_0_0_ stratix_lcell 
Inst: adrx_mux_o_0_a2_1_a2_0_a2_0_0_a[0]   adrx_mux_o_0_a2_1_a2_0_a2_0_0_a_0_ stratix_lcell 
Inst: state_i_m_28_2[2]   state_i_m_28_2_2_ stratix_lcell 
Inst: state_i_m_28_2_a[2]   state_i_m_28_2_a_2_ stratix_lcell 
Inst: un1_s_intblock_92_2   un1_s_intblock_92_2_cZ stratix_lcell 
Inst: un1_s_intblock_92_2_a   un1_s_intblock_92_2_a_cZ stratix_lcell 
Inst: un1_state_i_19_0_a2_2   un1_state_i_19_0_a2_2_cZ stratix_lcell 
Inst: un1_state_i_19_0_a2_2_a   un1_state_i_19_0_a2_2_a_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_10_sub_1[1]   alu_cmd_o_2_iv_i_i_a2_10_sub_1_1_ stratix_lcell 
Inst: un1_state_i_227_0_0_a3_1_1_0   un1_state_i_227_0_0_a3_1_1_0_cZ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_0_2[0]   bdata_mux_o_1_iv_0_a2_0_2_0_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_0_2_a[0]   bdata_mux_o_1_iv_0_a2_0_2_a_0_ stratix_lcell 
Inst: data_mux_o_1_iv_0_a2_2_1[3]   data_mux_o_1_iv_0_a2_2_1_3_ stratix_lcell 
Inst: un1_s_intblock_31_0_a2_0_a2_0   un1_s_intblock_31_0_a2_0_a2_0_cZ stratix_lcell 
Inst: data_mux_o_1_iv_0_a2_3_0[3]   data_mux_o_1_iv_0_a2_3_0_3_ stratix_lcell 
Inst: un1_state_i_34_0_a2_0_0_0   un1_state_i_34_0_a2_0_0_0_cZ stratix_lcell 
Inst: un1_s_intblock_38_0   un1_s_intblock_38_0_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_a2_13_2   un1_s_intblock_102_i_a2_13_2_cZ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_1_0_0[3]   bdata_mux_o_1_iv_0_a2_1_0_0_3_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_1_0_0_a[3]   bdata_mux_o_1_iv_0_a2_1_0_0_a_3_ stratix_lcell 
Inst: un1_s_intblock_102_i_a2_12_2   un1_s_intblock_102_i_a2_12_2_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a3_5_1[5]   alu_cmd_o_2_iv_0_a3_5_1_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a3_5_1_a[5]   alu_cmd_o_2_iv_0_a3_5_1_a_5_ stratix_lcell 
Inst: un1_s_intblock_85_0_a2_0_2   un1_s_intblock_85_0_a2_0_2_cZ stratix_lcell 
Inst: un1_s_intblock_85_0_a2_0_2_a   un1_s_intblock_85_0_a2_0_2_a_cZ stratix_lcell 
Inst: N_832_i_i_0   N_832_i_i_0_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_o6_1_0_a2_1_0   un1_s_intblock_102_i_o6_1_0_a2_1_0_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_o6_1_0_a2_1_0_a   un1_s_intblock_102_i_o6_1_0_a2_1_0_a_cZ stratix_lcell 
Inst: un12444_s_instr_category_0_a3_0_a2_1   un12444_s_instr_category_0_a3_0_a2_1_cZ stratix_lcell 
Inst: un12444_s_instr_category_0_a3_0_a2_1_a   un12444_s_instr_category_0_a3_0_a2_1_a_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a3_4_1[5]   alu_cmd_o_2_iv_0_a3_4_1_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a3_2_0[5]   alu_cmd_o_2_iv_0_a3_2_0_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a3_2_0_a[5]   alu_cmd_o_2_iv_0_a3_2_0_a_5_ stratix_lcell 
Inst: un4987_s_instr_category_0_a2_1_1   un4987_s_instr_category_0_a2_1_1_cZ stratix_lcell 
Inst: un4987_s_instr_category_0_a2_1_1_a   un4987_s_instr_category_0_a2_1_1_a_cZ stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_1_0_a3_0_1   NoName_un1_un15_s_instr_category_1_0_a3_0_1 stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_a12_9_1   NoName_un1_un9339_s_instr_category_2_0_a12_9_1 stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_a12_1_1   NoName_un1_un9339_s_instr_category_2_0_a12_1_1 stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_a12_1_1_a   NoName_un1_un9339_s_instr_category_2_0_a12_1_1_a stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a2_12_1[4]   alu_cmd_o_2_iv_0_a2_12_1_4_ stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_a12_2   NoName_un1_un9339_s_instr_category_2_0_a12_2 stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_a12_0   NoName_un1_un9339_s_instr_category_2_0_a12_0 stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_a12_0_a   NoName_un1_un9339_s_instr_category_2_0_a12_0_a stratix_lcell 
Inst: un1_s_intblock_102_i_a2_14   un1_s_intblock_102_i_a2_14_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_a2_14_a   un1_s_intblock_102_i_a2_14_a_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_a2_10   un1_s_intblock_102_i_a2_10_cZ stratix_lcell 
Inst: un1_s_intblock_102_i_a2_10_a   un1_s_intblock_102_i_a2_10_a_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a3_0[5]   alu_cmd_o_2_iv_0_a3_0_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a3_0_a[5]   alu_cmd_o_2_iv_0_a3_0_a_5_ stratix_lcell 
Inst: un109_s_instr_category_0_a2_1_a3   un109_s_instr_category_0_a2_1_a3_cZ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2[3]   bdata_mux_o_1_iv_0_a2_3_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_a[3]   bdata_mux_o_1_iv_0_a2_a_3_ stratix_lcell 
Inst: NoName.un1_un161_s_instr_category_1_0_2_0_a2   NoName_un1_un161_s_instr_category_1_0_2_0_a2 stratix_lcell 
Inst: NoName.un1_un161_s_instr_category_1_0_2_0_a2_a   NoName_un1_un161_s_instr_category_1_0_2_0_a2_a stratix_lcell 
Inst: un1_un14433_s_instr_category_1_91_i_a2   un1_un14433_s_instr_category_1_91_i_a2_cZ stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_2_0_a4_1   NoName_un1_un15_s_instr_category_2_0_a4_1 stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_2_0_a4_1_a   NoName_un1_un15_s_instr_category_2_0_a4_1_a stratix_lcell 
Inst: adrx_mux_o_0_a2_0_a3_0_a2[1]   adrx_mux_o_0_a2_0_a3_0_a2_1_ stratix_lcell 
Inst: adrx_mux_o_0_a2_0_a3_0_a2_a[1]   adrx_mux_o_0_a2_0_a3_0_a2_a_1_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_0_a2[1]   bdata_mux_o_1_iv_0_0_a2_1_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_0_a2_a[1]   bdata_mux_o_1_iv_0_0_a2_a_1_ stratix_lcell 
Inst: un1_state_i_224_0_a3   un1_state_i_224_0_a3_cZ stratix_lcell 
Inst: NoName.un1_state_i_2_0_a2   NoName_un1_state_i_2_0_a2 stratix_lcell 
Inst: un1_state_i_5_0_a2   un1_state_i_5_0_a2_cZ stratix_lcell 
Inst: un1_state_i_5_0_a2_a   un1_state_i_5_0_a2_a_cZ stratix_lcell 
Inst: un1_state_i_52_0_a2_0   un1_state_i_52_0_a2_0_cZ stratix_lcell 
Inst: un1_state_i_52_0_a2_0_a   un1_state_i_52_0_a2_0_a_cZ stratix_lcell 
Inst: un1_state_i_52_0_a2_1   un1_state_i_52_0_a2_1_cZ stratix_lcell 
Inst: un1_state_i_52_0_a2_1_a   un1_state_i_52_0_a2_1_a_cZ stratix_lcell 
Inst: un3214_s_instr_category_0_a3   un3214_s_instr_category_0_a3_cZ stratix_lcell 
Inst: un3214_s_instr_category_0_a3_a   un3214_s_instr_category_0_a3_a_cZ stratix_lcell 
Inst: un9757_s_instr_category_0_a2   un9757_s_instr_category_0_a2_cZ stratix_lcell 
Inst: un9757_s_instr_category_0_a2_a   un9757_s_instr_category_0_a2_a_cZ stratix_lcell 
Inst: un1_state_i_225_0_a3   un1_state_i_225_0_a3_cZ stratix_lcell 
Inst: un1_state_i_225_0_a3_a   un1_state_i_225_0_a3_a_cZ stratix_lcell 
Inst: NoName.un1_un1488_s_instr_category_1_0_a2   NoName_un1_un1488_s_instr_category_1_0_a2 stratix_lcell 
Inst: NoName.un1_un1488_s_instr_category_1_0_a2_a   NoName_un1_un1488_s_instr_category_1_0_a2_a stratix_lcell 
Inst: un4685_s_instr_category_0_a2   un4685_s_instr_category_0_a2_cZ stratix_lcell 
Inst: un4685_s_instr_category_0_a2_a   un4685_s_instr_category_0_a2_a_cZ stratix_lcell 
Inst: un1_state_i_40_i_a2   un1_state_i_40_i_a2_cZ stratix_lcell 
Inst: alu_cmd_o_3_iv_i_a2_3[3]   alu_cmd_o_3_iv_i_a2_3_3_ stratix_lcell 
Inst: un3334_s_instr_category_0_a3   un3334_s_instr_category_0_a3_cZ stratix_lcell 
Inst: un7747_s_instr_category_i_i_a3   un7747_s_instr_category_i_i_a3_cZ stratix_lcell 
Inst: un12684_s_instr_category_0_a3_0_a2   un12684_s_instr_category_0_a3_0_a2_cZ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_a3_0_1_i_m2[1]   pc_inc_en_o_1_iv_i_a3_0_1_i_m2_1_ stratix_lcell 
Inst: pc_inc_en_o_1_iv_i_a3_0_1_i_m2_a[1]   pc_inc_en_o_1_iv_i_a3_0_1_i_m2_a_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_o2_6[1]   alu_cmd_o_2_iv_i_i_o2_6_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_o2_6_a[1]   alu_cmd_o_2_iv_i_i_o2_6_a_1_ stratix_lcell 
Inst: un5299_s_instr_category_0_a2_0_0_0_a2_i_o2   un5299_s_instr_category_0_a2_0_0_0_a2_i_o2_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_17_1[2]   alu_cmd_o_2_iv_i_i_a2_17_1_2_ stratix_lcell 
Inst: un52_s_instr_category_0_a3   un52_s_instr_category_0_a3_cZ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_0[3]   bdata_mux_o_1_iv_0_a2_0_3_ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_0_a[3]   bdata_mux_o_1_iv_0_a2_0_a_3_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_o2_5_0_o2[4]   alu_cmd_o_2_iv_0_o2_5_0_o2_4_ stratix_lcell 
Inst: un4394_s_instr_category_0_a3_0_a2   un4394_s_instr_category_0_a3_0_a2_cZ stratix_lcell 
Inst: un14433_s_instr_category_0_a3   un14433_s_instr_category_0_a3_cZ stratix_lcell 
Inst: NoName.un1_un1488_s_instr_category   NoName_un1_un1488_s_instr_category stratix_lcell 
Inst: help16_en_o_1_iv_0_a2[0]   help16_en_o_1_iv_0_a2_0_ stratix_lcell 
Inst: un1_state_i_11_i_0_o2   un1_state_i_11_i_0_o2_cZ stratix_lcell 
Inst: un88_s_instr_category_0_a2_0_a3   un88_s_instr_category_0_a2_0_a3_cZ stratix_lcell 
Inst: un1_state_i_50_0_0_a2   un1_state_i_50_0_0_a2_cZ stratix_lcell 
Inst: un1_state_i_52_0_a2_2   un1_state_i_52_0_a2_2_cZ stratix_lcell 
Inst: un1_state_i_52_0_a2_2_a   un1_state_i_52_0_a2_2_a_cZ stratix_lcell 
Inst: un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2   un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2_cZ stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_1_0_a3   NoName_un1_un15_s_instr_category_1_0_a3 stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_1_0_a3_a   NoName_un1_un15_s_instr_category_1_0_a3_a stratix_lcell 
Inst: un1_state_i_24_i_a2_i   un1_state_i_24_i_a2_i_cZ stratix_lcell 
Inst: un8929_s_instr_category_0_a3   un8929_s_instr_category_0_a3_cZ stratix_lcell 
Inst: NoName.un1_un1178_s_instr_category_2_0_0   NoName_un1_un1178_s_instr_category_2_0_0 stratix_lcell 
Inst: NoName.un1_un1178_s_instr_category_2_0_0_a   NoName_un1_un1178_s_instr_category_2_0_0_a stratix_lcell 
Inst: un9547_s_instr_category_0_a2_0   un9547_s_instr_category_0_a2_0_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a3_0_1[5]   alu_cmd_o_2_iv_0_a3_0_1_5_ stratix_lcell 
Inst: un1_s_intblock_68_0   un1_s_intblock_68_0_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a4_1_1[5]   alu_cmd_o_2_iv_0_a4_1_1_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a4_1_1_a[5]   alu_cmd_o_2_iv_0_a4_1_1_a_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0[1]   alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0_1_ stratix_lcell 
Inst: alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0_a[1]   alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0_a_1_ stratix_lcell 
Inst: help_en_o_1_iv_0_a2_6_0[0]   help_en_o_1_iv_0_a2_6_0_0_ stratix_lcell 
Inst: un1_state_i_51_0_a2_0_1   un1_state_i_51_0_a2_0_1_cZ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_0_0[0]   bdata_mux_o_1_iv_0_a2_0_0_0_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a3_6_1[5]   alu_cmd_o_2_iv_0_a3_6_1_5_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a3_3_1[5]   alu_cmd_o_2_iv_0_a3_3_1_5_ stratix_lcell 
Inst: un1_s_intblock_102_i_a2_11_0   un1_s_intblock_102_i_a2_11_0_cZ stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_o6_0   NoName_un1_un781_s_instr_category_1_0_o6_0 stratix_lcell 
Inst: un1_un14433_s_instr_category_1_91_i_a2_0_0   un1_un14433_s_instr_category_1_91_i_a2_0_0_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_11_0_o2_0_a2_2_0[1]   alu_cmd_o_2_iv_11_0_o2_0_a2_2_0_1_ stratix_lcell 
Inst: un11512_s_instr_category_0_a3   un11512_s_instr_category_0_a3_cZ stratix_lcell 
Inst: NoName.N_2438_i_i_o2   NoName_N_2438_i_i_o2 stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_a6_4   NoName_un1_un781_s_instr_category_1_0_a6_4 stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_1[0]   bdata_mux_o_1_iv_0_a2_1_0_ stratix_lcell 
Inst: p_state.un145_state_0_a2   p_state_un145_state_0_a2 stratix_lcell 
Inst: p_state.un145_state_0_a2_a   p_state_un145_state_0_a2_a stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[1]   bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2_1_ stratix_lcell 
Inst: un1_state_i_222_0_a3   un1_state_i_222_0_a3_cZ stratix_lcell 
Inst: alu_cmd_o_1_0[0]   alu_cmd_o_1_0_0_ stratix_lcell 
Inst: alu_cmd_o_1_0_a[0]   alu_cmd_o_1_0_a_0_ stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_a12_0_1   NoName_un1_un9339_s_instr_category_2_0_a12_0_1 stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a2_12[4]   alu_cmd_o_2_iv_0_a2_12_4_ stratix_lcell 
Inst: un1_s_intblock_12   un1_s_intblock_12_0 stratix_lcell 
Inst: un7186_s_instr_category_i_i_a3   un7186_s_instr_category_i_i_a3_cZ stratix_lcell 
Inst: p_state.un100_s_intblock_m_0   p_state_un100_s_intblock_m_0 stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_2_0_a4   NoName_un1_un15_s_instr_category_2_0_a4 stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_a6_0_4   NoName_un1_un781_s_instr_category_1_0_a6_0_4 stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_3_0_o5_1_0   NoName_un1_un15_s_instr_category_3_0_o5_1_0 stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_3_0_o5_1_0_a   NoName_un1_un15_s_instr_category_3_0_o5_1_0_a stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3]   bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3_3_ stratix_lcell 
Inst: data_mux_o_1_iv_0_a2_10[3]   data_mux_o_1_iv_0_a2_10_3_ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a2_6_0_a2_1[4]   alu_cmd_o_2_iv_0_a2_6_0_a2_1_4_ stratix_lcell 
Inst: un1_s_intblock_86_0_o2_0_o2   un1_s_intblock_86_0_o2_0_o2_cZ stratix_lcell 
Inst: un1_s_intblock_86_0_o2_0_o2_a   un1_s_intblock_86_0_o2_0_o2_a_cZ stratix_lcell 
Inst: un2429_s_instr_category_0_i2_0_a2_i_o2   un2429_s_instr_category_0_i2_0_a2_i_o2_0 stratix_lcell 
Inst: un1_state_i_24_i_a2_i_a2_0   un1_state_i_24_i_a2_i_a2_0_cZ stratix_lcell 
Inst: un1_state_i_24_i_a2_i_a2_0_a   un1_state_i_24_i_a2_i_a2_0_a_cZ stratix_lcell 
Inst: NoName.un1_un13418_s_instr_category_i_o2_0_m2   NoName_un1_un13418_s_instr_category_i_o2_0_m2 stratix_lcell 
Inst: un1_state_i_6_i_0_o2   un1_state_i_6_i_0_o2_cZ stratix_lcell 
Inst: un1_state_i_20_0_a2_0_a2_0   un1_state_i_20_0_a2_0_a2_0_cZ stratix_lcell 
Inst: un4253_s_instr_category_0_a3   un4253_s_instr_category_0_a3_cZ stratix_lcell 
Inst: un37_s_instr_category_0_a2_1_a3_0_a2_1   un37_s_instr_category_0_a2_1_a3_0_a2_1_cZ stratix_lcell 
Inst: un11060_s_instr_category_0_a3   un11060_s_instr_category_0_a3_cZ stratix_lcell 
Inst: un1_state_i_4_0_a2   un1_state_i_4_0_a2_cZ stratix_lcell 
Inst: N_2386_i_i_o2   N_2386_i_i_o2_0 stratix_lcell 
Inst: un1_un14433_s_instr_category_1_98_i_o2   un1_un14433_s_instr_category_1_98_i_o2_cZ stratix_lcell 
Inst: un8929_s_instr_category_0_a3_1   un8929_s_instr_category_0_a3_1_cZ stratix_lcell 
Inst: un8929_s_instr_category_0_a3_1_a   un8929_s_instr_category_0_a3_1_a_cZ stratix_lcell 
Inst: un1_state_i_39_0_0_o2_0_o2   un1_state_i_39_0_0_o2_0_o2_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0   alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0_cZ stratix_lcell 
Inst: un7558_s_instr_category_0_a2_0_a2_s   un7558_s_instr_category_0_a2_0_a2_s_cZ stratix_lcell 
Inst: state_i_m_28_1[2]   state_i_m_28_1_2_ stratix_lcell 
Inst: s_pc_inc_en_28_m_0[0]   s_pc_inc_en_28_m_0_0_ stratix_lcell 
Inst: un1_s_intblock_102_i_a3_1_0   un1_s_intblock_102_i_a3_1_0_cZ stratix_lcell 
Inst: un1_state_i_52_0_a2_1_0_0_0   un1_state_i_52_0_a2_1_0_0_0_cZ stratix_lcell 
Inst: un1_un14433_s_instr_category_1_91_i_a2_1_0   un1_un14433_s_instr_category_1_91_i_a2_1_0_cZ stratix_lcell 
Inst: un1_state_i_184_0   un1_state_i_184_0_cZ stratix_lcell 
Inst: un1_state_i_195_0   un1_state_i_195_0_cZ stratix_lcell 
Inst: un1_state_i_34_0_a2_1_0   un1_state_i_34_0_a2_1_0_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_0_a3_1_0[5]   alu_cmd_o_2_iv_0_a3_1_0_5_ stratix_lcell 
Inst: un1_s_intblock_102_i_a2_0_0   un1_s_intblock_102_i_a2_0_0_cZ stratix_lcell 
Inst: NoName.un1_un9339_s_instr_category_2_0_a12_6_0   NoName_un1_un9339_s_instr_category_2_0_a12_6_0 stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_2_0_a4_3_0   NoName_un1_un15_s_instr_category_2_0_a4_3_0 stratix_lcell 
Inst: p_state.un340_state_0_a2_4   p_state_un340_state_0_a2_4 stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_a6_1   NoName_un1_un781_s_instr_category_1_0_a6_1 stratix_lcell 
Inst: p_state.un56_s_intblock   p_state_un56_s_intblock stratix_lcell 
Inst: p_state.un6_s_intblock_0   p_state_un6_s_intblock_0 stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_a6_0_4_s_0   NoName_un1_un781_s_instr_category_1_0_a6_0_4_s_0 stratix_lcell 
Inst: N_2377_i_0_a2_s   N_2377_i_0_a2_s_cZ stratix_lcell 
Inst: un7186_s_instr_category_i_i_a3_1_s   un7186_s_instr_category_i_i_a3_1_s_cZ stratix_lcell 
Inst: pc_inc_en_o_0_iv_0_a2_0_0[3]   pc_inc_en_o_0_iv_0_a2_0_0_3_ stratix_lcell 
Inst: un1_state_i_226_i_0_0   un1_state_i_226_i_0_0_0 stratix_lcell 
Inst: un4685_s_instr_category_0_a2_0   un4685_s_instr_category_0_a2_0_cZ stratix_lcell 
Inst: NoName.un1_un781_s_instr_category_1_0_a2_2_0   NoName_un1_un781_s_instr_category_1_0_a2_2_0 stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_3_0_o5_2_0_a3_0_1   NoName_un1_un15_s_instr_category_3_0_o5_2_0_a3_0_1 stratix_lcell 
Inst: NoName.un1_s_instr_category_7_i_a6_0_1   NoName_un1_s_instr_category_7_i_a6_0_1 stratix_lcell 
Inst: un1_s_intblock_102_i_o6_1_0_a2_2_1   un1_s_intblock_102_i_o6_1_0_a2_2_1_0 stratix_lcell 
Inst: un1_s_intblock_102_i_a6_1   un1_s_intblock_102_i_a6_1_cZ stratix_lcell 
Inst: un7186_s_instr_category_i_i_a3_1   un7186_s_instr_category_i_i_a3_1_cZ stratix_lcell 
Inst: NoName.un1_un294_s_instr_category_1_0_a2_1_1   NoName_un1_un294_s_instr_category_1_0_a2_1_1 stratix_lcell 
Inst: un1_state_i_220_0_a3   un1_state_i_220_0_a3_cZ stratix_lcell 
Inst: un1_state_i_39_i_a2_i_a2   un1_state_i_39_i_a2_i_a2_cZ stratix_lcell 
Inst: un7939_s_instr_category_0_a3   un7939_s_instr_category_0_a3_cZ stratix_lcell 
Inst: un1_un145_state_m_1_0_a2_2_0_a2   un1_un145_state_m_1_0_a2_2_0_a2_cZ stratix_lcell 
Inst: data_mux_o_1_iv_0_a2_8[3]   data_mux_o_1_iv_0_a2_8_3_ stratix_lcell 
Inst: un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2   un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2_cZ stratix_lcell 
Inst: un611_s_instr_category_2_0_a2_0_0_a2_i   un611_s_instr_category_2_0_a2_0_0_a2_i_cZ stratix_lcell 
Inst: N_2453_i_i_o2   N_2453_i_i_o2_0 stratix_lcell 
Inst: N_2435_i_i_o2   N_2435_i_i_o2_cZ stratix_lcell 
Inst: adrx_mux_o_0_a2_0_a3_1_i_o2[1]   adrx_mux_o_0_a2_0_a3_1_i_o2_1_ stratix_lcell 
Inst: un1_state_i_227_0_0_a3_1_0   un1_state_i_227_0_0_a3_1_0_cZ stratix_lcell 
Inst: alu_cmd_o_2_iv_i_i_a2_11[2]   alu_cmd_o_2_iv_i_i_a2_11_2_ stratix_lcell 
Inst: N_2446_i_i_o2   N_2446_i_i_o2_cZ stratix_lcell 
Inst: bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2[2]   bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_2_ stratix_lcell 
Inst: un1_state_i_226_i_0_o3   un1_state_i_226_i_0_o3_1 stratix_lcell 
Inst: adrx_mux_o_0_a2_0_a3_1_i[1]   adrx_mux_o_0_a2_0_a3_1_i_1_ stratix_lcell 
Inst: p_state.un100_s_intblock   p_state_un100_s_intblock stratix_lcell 
Inst: un1_state_i_11_i_0_a2   un1_state_i_11_i_0_a2_cZ stratix_lcell 
Inst: un1_state_i_226_1   un1_state_i_226_1_0 stratix_lcell 
Inst: un12926_s_instr_category_0_a3_0_a2   un12926_s_instr_category_0_a3_0_a2_cZ stratix_lcell 
Inst: un1_state_i_50_0_0_a2_0   un1_state_i_50_0_0_a2_0_cZ stratix_lcell 
Inst: un509_s_instr_category_0_a2_0_a2_i_2_0_o2   un509_s_instr_category_0_a2_0_a2_i_2_0_o2_cZ stratix_lcell 
Inst: intpre2_en_o_i_i_i   intpre2_en_o_i_i_i_0 stratix_lcell 
Inst: N_2442_i_i_o2   N_2442_i_i_o2_cZ stratix_lcell 
Inst: bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3]   bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2_3_ stratix_lcell 
Inst: N_2399_i_i_o2   N_2399_i_i_o2_cZ stratix_lcell 
Inst: un1251_s_instr_category_0_a2_0_i_o3_i_o2   un1251_s_instr_category_0_a2_0_i_o3_i_o2_cZ stratix_lcell 
Inst: N_2380_i_i_o2   N_2380_i_i_o2_0 stratix_lcell 
Inst: N_2433_i_i   N_2433_i_i_0 stratix_lcell 
Inst: un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2   un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2_0 stratix_lcell 
Inst: p_state.un145_state_0_a2_2   p_state_un145_state_0_a2_2 stratix_lcell 
Inst: NoName.un1_un15_s_instr_category_2_0_a4_3   NoName_un1_un15_s_instr_category_2_0_a4_3 stratix_lcell 
Inst: un1_s_intblock_102_i_a2_13_0   un1_s_intblock_102_i_a2_13_0_cZ stratix_lcell 
Inst: state_i_m_12_1[2]   state_i_m_12_1_2_ stratix_lcell 
Inst: state_i_m_4_1[3]   state_i_m_4_1_3_ stratix_lcell 
Inst: un1_s_intblock_47_1   un1_s_intblock_47_1_cZ stratix_lcell 
Inst: wrx_mux_o_0_a2_0_a2   wrx_mux_o_0_a2_0_a2_cZ stratix_lcell 
Inst: un1_state_i_45   un1_state_i_45_cZ stratix_lcell 
Inst: s_adr_mux_91_i_a2[3]   s_adr_mux_91_i_a2_3_ stratix_lcell 
Inst: un1_state_i_226_i_0_o2_0   un1_state_i_226_i_0_o2_0_0 stratix_lcell 
Inst: NoName.un1_un2025_s_instr_category_0_a2_1_0_a2   NoName_un1_un2025_s_instr_category_0_a2_1_0_a2 stratix_lcell 
Inst: N_2397_i_i_o2   N_2397_i_i_o2_cZ stratix_lcell 
Inst: N_2413_i_i_o2   N_2413_i_i_o2_cZ stratix_lcell 
Net:  pc_inc_en_o_1_iv_i_i_1[1]   pc_inc_en_o_1_iv_i_i_1_Z[1] 
Net:  adr_mux_o_2_iv_1[2]   adr_mux_o_2_iv_1_Z[2] 
Net:  adr_mux_o_2_iv_2[0]   adr_mux_o_2_iv_2_Z[0] 
Net:  data_mux_o_2_iv_2[2]   data_mux_o_2_iv_2_Z[2] 
Net:  adr_mux_o_2_iv_1[1]   adr_mux_o_2_iv_1_Z[1] 
Net:  adr_mux_o_2_iv_2[1]   adr_mux_o_2_iv_2_Z[1] 
Net:  adr_mux_o_2_iv_1[3]   adr_mux_o_2_iv_1_Z[3] 
Net:  data_mux_o_2_iv_2[0]   data_mux_o_2_iv_2_Z[0] 
Net:  data_mux_o_2_iv_0[0]   data_mux_o_2_iv_0_Z[0] 
Net:  data_mux_o_2_iv_0[1]   data_mux_o_2_iv_0_Z[1] 
Net:  regs_wr_en_o_3_iv_0[1]   regs_wr_en_o_3_iv_0_Z[1] 
Net:  pc_inc_en_o_2_iv_0[0]   pc_inc_en_o_2_iv_0_Z[0] 
Net:  data_mux_o_2_iv_1[2]   data_mux_o_2_iv_1_Z[2] 
Net:  help_en_o_1_iv_2[1]   help_en_o_1_iv_2_Z[1] 
Net:  help_en_o_1_iv_1[1]   help_en_o_1_iv_1_Z[1] 
Net:  regs_wr_en_o_3_iv_1[1]   regs_wr_en_o_3_iv_1_Z[1] 
Net:  adr_mux_o_2_iv_1[0]   adr_mux_o_2_iv_1_Z[0] 
Net:  help_en_o_1_iv_2[2]   help_en_o_1_iv_2_Z[2] 
Net:  data_mux_o_2_iv_2[1]   data_mux_o_2_iv_2_Z[1] 
Net:  alu_cmd_o_2_iv_i_i_0[2]   alu_cmd_o_2_iv_i_i_0_Z[2] 
Net:  help_en_o_1_iv_0[2]   help_en_o_1_iv_0_Z[2] 
EndView control_fsm NoName

BeginView control_mem NoName
Inst: s_ri_h2[0]   s_ri_h2_0__Z stratix_lcell_ff 
Inst: s_tf0_h2[0]   s_tf0_h2_0__Z stratix_lcell_ff 
Inst: s_ti_h2[0]   s_ti_h2_0__Z stratix_lcell_ff 
Inst: s_int0_h3_i[0]   s_int0_h3_i_0__Z stratix_lcell_ff 
Inst: s_int1_h3_i[0]   s_int1_h3_i_0__Z stratix_lcell_ff 
Inst: ssel[0]   ssel_0__Z stratix_lcell_ff 
Inst: ssel[1]   ssel_1__Z stratix_lcell_ff 
Inst: ssel[2]   ssel_2__Z stratix_lcell_ff 
Inst: ssel[3]   ssel_3__Z stratix_lcell_ff 
Inst: ssel[4]   ssel_4__Z stratix_lcell_ff 
Inst: ssel[5]   ssel_5__Z stratix_lcell_ff 
Inst: ssel[6]   ssel_6__Z stratix_lcell_ff 
Inst: ssel[7]   ssel_7__Z stratix_lcell_ff 
Inst: tsel[0]   tsel_0__Z stratix_lcell_ff 
Inst: tsel[1]   tsel_1__Z stratix_lcell_ff 
Inst: tsel[2]   tsel_2__Z stratix_lcell_ff 
Inst: tsel[3]   tsel_3__Z stratix_lcell_ff 
Inst: tsel[7]   tsel_7__Z stratix_lcell_ff 
Inst: pcon[0]   pcon_0__Z stratix_lcell_ff 
Inst: pcon[1]   pcon_1__Z stratix_lcell_ff 
Inst: pcon[2]   pcon_2__Z stratix_lcell_ff 
Inst: pcon[3]   pcon_3__Z stratix_lcell_ff 
Inst: state_o_0[3]   state_o_0_3__Z stratix_lcell_ff 
Inst: state_o[0]   state_o_0__Z stratix_lcell_ff 
Inst: state_o[1]   state_o_1__Z stratix_lcell_ff 
Inst: state_o[2]   state_o_2__Z stratix_lcell_ff 
Inst: state_o[3]   state_o_3__Z stratix_lcell_ff 
Inst: state_o_i[4]   state_o_i_4__Z stratix_lcell_ff 
Inst: s_p0_i[7]   s_p0_i_7__Z stratix_lcell_ff 
Inst: s_p0_i[6]   s_p0_i_6__Z stratix_lcell_ff 
Inst: s_p0_i[5]   s_p0_i_5__Z stratix_lcell_ff 
Inst: s_p0_i[4]   s_p0_i_4__Z stratix_lcell_ff 
Inst: s_p0_i[3]   s_p0_i_3__Z stratix_lcell_ff 
Inst: s_p0_i[2]   s_p0_i_2__Z stratix_lcell_ff 
Inst: s_p0_i[1]   s_p0_i_1__Z stratix_lcell_ff 
Inst: s_p0_i[0]   s_p0_i_0__Z stratix_lcell_ff 
Inst: s_p1_i[7]   s_p1_i_7__Z stratix_lcell_ff 
Inst: s_p1_i[6]   s_p1_i_6__Z stratix_lcell_ff 
Inst: s_p1_i[5]   s_p1_i_5__Z stratix_lcell_ff 
Inst: s_p1_i[4]   s_p1_i_4__Z stratix_lcell_ff 
Inst: s_p1_i[3]   s_p1_i_3__Z stratix_lcell_ff 
Inst: s_p1_i[2]   s_p1_i_2__Z stratix_lcell_ff 
Inst: s_p1_i[1]   s_p1_i_1__Z stratix_lcell_ff 
Inst: s_p1_i[0]   s_p1_i_0__Z stratix_lcell_ff 
Inst: s_p2_i[7]   s_p2_i_7__Z stratix_lcell_ff 
Inst: s_p2_i[6]   s_p2_i_6__Z stratix_lcell_ff 
Inst: s_p2_i[5]   s_p2_i_5__Z stratix_lcell_ff 
Inst: s_p2_i[4]   s_p2_i_4__Z stratix_lcell_ff 
Inst: s_p2_i[3]   s_p2_i_3__Z stratix_lcell_ff 
Inst: s_p2_i[2]   s_p2_i_2__Z stratix_lcell_ff 
Inst: s_p2_i[1]   s_p2_i_1__Z stratix_lcell_ff 
Inst: s_p2_i[0]   s_p2_i_0__Z stratix_lcell_ff 
Inst: s_p3_i[7]   s_p3_i_7__Z stratix_lcell_ff 
Inst: s_p3_i[6]   s_p3_i_6__Z stratix_lcell_ff 
Inst: s_p3_i[5]   s_p3_i_5__Z stratix_lcell_ff 
Inst: s_p3_i[4]   s_p3_i_4__Z stratix_lcell_ff 
Inst: s_p3_i[3]   s_p3_i_3__Z stratix_lcell_ff 
Inst: s_p3_i[2]   s_p3_i_2__Z stratix_lcell_ff 
Inst: s_p3_i[1]   s_p3_i_1__Z stratix_lcell_ff 
Inst: s_p3_i[0]   s_p3_i_0__Z stratix_lcell_ff 
Inst: s_ir[7]   s_ir_7__Z stratix_lcell_ff 
Inst: s_ir[6]   s_ir_6__Z stratix_lcell_ff 
Inst: s_ir[5]   s_ir_5__Z stratix_lcell_ff 
Inst: s_ir[4]   s_ir_4__Z stratix_lcell_ff 
Inst: s_ir[3]   s_ir_3__Z stratix_lcell_ff 
Inst: s_ir[2]   s_ir_2__Z stratix_lcell_ff 
Inst: s_ir[1]   s_ir_1__Z stratix_lcell_ff 
Inst: s_ir[0]   s_ir_0__Z stratix_lcell_ff 
Inst: pc[15]   pc_15__Z stratix_lcell_ff 
Inst: pc[14]   pc_14__Z stratix_lcell_ff 
Inst: pc[13]   pc_13__Z stratix_lcell_ff 
Inst: pc[12]   pc_12__Z stratix_lcell_ff 
Inst: pc[11]   pc_11__Z stratix_lcell_ff 
Inst: pc[10]   pc_10__Z stratix_lcell_ff 
Inst: pc[9]   pc_9__Z stratix_lcell_ff 
Inst: pc[8]   pc_8__Z stratix_lcell_ff 
Inst: pc[7]   pc_7__Z stratix_lcell_ff 
Inst: pc[6]   pc_6__Z stratix_lcell_ff 
Inst: pc[5]   pc_5__Z stratix_lcell_ff 
Inst: pc[4]   pc_4__Z stratix_lcell_ff 
Inst: pc[3]   pc_3__Z stratix_lcell_ff 
Inst: pc[2]   pc_2__Z stratix_lcell_ff 
Inst: pc[1]   pc_1__Z stratix_lcell_ff 
Inst: pc[0]   pc_0__Z stratix_lcell_ff 
Inst: s_preadr[7]   s_preadr_7__Z stratix_lcell_ff 
Inst: s_preadr[6]   s_preadr_6__Z stratix_lcell_ff 
Inst: s_preadr[5]   s_preadr_5__Z stratix_lcell_ff 
Inst: s_preadr[4]   s_preadr_4__Z stratix_lcell_ff 
Inst: s_preadr[3]   s_preadr_3__Z stratix_lcell_ff 
Inst: s_preadr[2]   s_preadr_2__Z stratix_lcell_ff 
Inst: s_preadr[1]   s_preadr_1__Z stratix_lcell_ff 
Inst: s_preadr[0]   s_preadr_0__Z stratix_lcell_ff 
Inst: scon_0[7]   scon_0_7__Z stratix_lcell_ff 
Inst: scon_0[6]   scon_0_6__Z stratix_lcell_ff 
Inst: scon_0[5]   scon_0_5__Z stratix_lcell_ff 
Inst: scon_0[4]   scon_0_4__Z stratix_lcell_ff 
Inst: scon_0[3]   scon_0_3__Z stratix_lcell_ff 
Inst: scon_0[2]   scon_0_2__Z stratix_lcell_ff 
Inst: scon_0[1]   scon_0_1__Z stratix_lcell_ff 
Inst: scon_0[0]   scon_0_0__Z stratix_lcell_ff 
Inst: tcon_0[7]   tcon_0_7__Z stratix_lcell_ff 
Inst: tcon_0[6]   tcon_0_6__Z stratix_lcell_ff 
Inst: tcon_0[5]   tcon_0_5__Z stratix_lcell_ff 
Inst: tcon_0[4]   tcon_0_4__Z stratix_lcell_ff 
Inst: tcon_0[3]   tcon_0_3__Z stratix_lcell_ff 
Inst: tcon_0[2]   tcon_0_2__Z stratix_lcell_ff 
Inst: tcon_0[1]   tcon_0_1__Z stratix_lcell_ff 
Inst: tcon_0[0]   tcon_0_0__Z stratix_lcell_ff 
Inst: psw_o[7]   psw_o_7__Z stratix_lcell_ff 
Inst: psw_o[6]   psw_o_6__Z stratix_lcell_ff 
Inst: psw_o[5]   psw_o_5__Z stratix_lcell_ff 
Inst: psw_o[4]   psw_o_4__Z stratix_lcell_ff 
Inst: psw_o[3]   psw_o_3__Z stratix_lcell_ff 
Inst: psw_o[2]   psw_o_2__Z stratix_lcell_ff 
Inst: psw_o[1]   psw_o_1__Z stratix_lcell_ff 
Inst: psw_o[0]   psw_o_0__Z stratix_lcell_ff 
Inst: sp[7]   sp_7__Z stratix_lcell_ff 
Inst: sp[6]   sp_6__Z stratix_lcell_ff 
Inst: sp[5]   sp_5__Z stratix_lcell_ff 
Inst: sp[4]   sp_4__Z stratix_lcell_ff 
Inst: sp[3]   sp_3__Z stratix_lcell_ff 
Inst: sp_i[2]   sp_i_2__Z stratix_lcell_ff 
Inst: sp_i_0[1]   sp_i_0_1__Z stratix_lcell_ff 
Inst: sp_i_0[0]   sp_i_0_0__Z stratix_lcell_ff 
Inst: s_reload_0[7]   s_reload_0_7__Z stratix_lcell_ff 
Inst: s_reload_0[6]   s_reload_0_6__Z stratix_lcell_ff 
Inst: s_reload_0[5]   s_reload_0_5__Z stratix_lcell_ff 
Inst: s_reload_0[4]   s_reload_0_4__Z stratix_lcell_ff 
Inst: s_reload_0[3]   s_reload_0_3__Z stratix_lcell_ff 
Inst: s_reload_0[2]   s_reload_0_2__Z stratix_lcell_ff 
Inst: s_reload_0[1]   s_reload_0_1__Z stratix_lcell_ff 
Inst: s_reload_0[0]   s_reload_0_0__Z stratix_lcell_ff 
Inst: s_wt_0[1]   s_wt_0_1__Z stratix_lcell_ff 
Inst: s_wt_0[0]   s_wt_0_0__Z stratix_lcell_ff 
Inst: gprbit_15[7]   gprbit_15_7__Z stratix_lcell_ff 
Inst: gprbit_15[6]   gprbit_15_6__Z stratix_lcell_ff 
Inst: gprbit_15[5]   gprbit_15_5__Z stratix_lcell_ff 
Inst: gprbit_15[4]   gprbit_15_4__Z stratix_lcell_ff 
Inst: gprbit_15[3]   gprbit_15_3__Z stratix_lcell_ff 
Inst: gprbit_15[2]   gprbit_15_2__Z stratix_lcell_ff 
Inst: gprbit_15[1]   gprbit_15_1__Z stratix_lcell_ff 
Inst: gprbit_15[0]   gprbit_15_0__Z stratix_lcell_ff 
Inst: gprbit_14[7]   gprbit_14_7__Z stratix_lcell_ff 
Inst: gprbit_14[6]   gprbit_14_6__Z stratix_lcell_ff 
Inst: gprbit_14[5]   gprbit_14_5__Z stratix_lcell_ff 
Inst: gprbit_14[4]   gprbit_14_4__Z stratix_lcell_ff 
Inst: gprbit_14[3]   gprbit_14_3__Z stratix_lcell_ff 
Inst: gprbit_14[2]   gprbit_14_2__Z stratix_lcell_ff 
Inst: gprbit_14[1]   gprbit_14_1__Z stratix_lcell_ff 
Inst: gprbit_14[0]   gprbit_14_0__Z stratix_lcell_ff 
Inst: gprbit_13[7]   gprbit_13_7__Z stratix_lcell_ff 
Inst: gprbit_13[6]   gprbit_13_6__Z stratix_lcell_ff 
Inst: gprbit_13[5]   gprbit_13_5__Z stratix_lcell_ff 
Inst: gprbit_13[4]   gprbit_13_4__Z stratix_lcell_ff 
Inst: gprbit_13[3]   gprbit_13_3__Z stratix_lcell_ff 
Inst: gprbit_13[2]   gprbit_13_2__Z stratix_lcell_ff 
Inst: gprbit_13[1]   gprbit_13_1__Z stratix_lcell_ff 
Inst: gprbit_13[0]   gprbit_13_0__Z stratix_lcell_ff 
Inst: gprbit_12[7]   gprbit_12_7__Z stratix_lcell_ff 
Inst: gprbit_12[6]   gprbit_12_6__Z stratix_lcell_ff 
Inst: gprbit_12[5]   gprbit_12_5__Z stratix_lcell_ff 
Inst: gprbit_12[4]   gprbit_12_4__Z stratix_lcell_ff 
Inst: gprbit_12[3]   gprbit_12_3__Z stratix_lcell_ff 
Inst: gprbit_12[2]   gprbit_12_2__Z stratix_lcell_ff 
Inst: gprbit_12[1]   gprbit_12_1__Z stratix_lcell_ff 
Inst: gprbit_12[0]   gprbit_12_0__Z stratix_lcell_ff 
Inst: gprbit_11[7]   gprbit_11_7__Z stratix_lcell_ff 
Inst: gprbit_11[6]   gprbit_11_6__Z stratix_lcell_ff 
Inst: gprbit_11[5]   gprbit_11_5__Z stratix_lcell_ff 
Inst: gprbit_11[4]   gprbit_11_4__Z stratix_lcell_ff 
Inst: gprbit_11[3]   gprbit_11_3__Z stratix_lcell_ff 
Inst: gprbit_11[2]   gprbit_11_2__Z stratix_lcell_ff 
Inst: gprbit_11[1]   gprbit_11_1__Z stratix_lcell_ff 
Inst: gprbit_11[0]   gprbit_11_0__Z stratix_lcell_ff 
Inst: gprbit_10[7]   gprbit_10_7__Z stratix_lcell_ff 
Inst: gprbit_10[6]   gprbit_10_6__Z stratix_lcell_ff 
Inst: gprbit_10[5]   gprbit_10_5__Z stratix_lcell_ff 
Inst: gprbit_10[4]   gprbit_10_4__Z stratix_lcell_ff 
Inst: gprbit_10[3]   gprbit_10_3__Z stratix_lcell_ff 
Inst: gprbit_10[2]   gprbit_10_2__Z stratix_lcell_ff 
Inst: gprbit_10[1]   gprbit_10_1__Z stratix_lcell_ff 
Inst: gprbit_10[0]   gprbit_10_0__Z stratix_lcell_ff 
Inst: gprbit_9[7]   gprbit_9_7__Z stratix_lcell_ff 
Inst: gprbit_9[6]   gprbit_9_6__Z stratix_lcell_ff 
Inst: gprbit_9[5]   gprbit_9_5__Z stratix_lcell_ff 
Inst: gprbit_9[4]   gprbit_9_4__Z stratix_lcell_ff 
Inst: gprbit_9[3]   gprbit_9_3__Z stratix_lcell_ff 
Inst: gprbit_9[2]   gprbit_9_2__Z stratix_lcell_ff 
Inst: gprbit_9[1]   gprbit_9_1__Z stratix_lcell_ff 
Inst: gprbit_9[0]   gprbit_9_0__Z stratix_lcell_ff 
Inst: gprbit_8[7]   gprbit_8_7__Z stratix_lcell_ff 
Inst: gprbit_8[6]   gprbit_8_6__Z stratix_lcell_ff 
Inst: gprbit_8[5]   gprbit_8_5__Z stratix_lcell_ff 
Inst: gprbit_8[4]   gprbit_8_4__Z stratix_lcell_ff 
Inst: gprbit_8[3]   gprbit_8_3__Z stratix_lcell_ff 
Inst: gprbit_8[2]   gprbit_8_2__Z stratix_lcell_ff 
Inst: gprbit_8[1]   gprbit_8_1__Z stratix_lcell_ff 
Inst: gprbit_8[0]   gprbit_8_0__Z stratix_lcell_ff 
Inst: gprbit_7[7]   gprbit_7_7__Z stratix_lcell_ff 
Inst: gprbit_7[6]   gprbit_7_6__Z stratix_lcell_ff 
Inst: gprbit_7[5]   gprbit_7_5__Z stratix_lcell_ff 
Inst: gprbit_7[4]   gprbit_7_4__Z stratix_lcell_ff 
Inst: gprbit_7[3]   gprbit_7_3__Z stratix_lcell_ff 
Inst: gprbit_7[2]   gprbit_7_2__Z stratix_lcell_ff 
Inst: gprbit_7[1]   gprbit_7_1__Z stratix_lcell_ff 
Inst: gprbit_7[0]   gprbit_7_0__Z stratix_lcell_ff 
Inst: gprbit_6[7]   gprbit_6_7__Z stratix_lcell_ff 
Inst: gprbit_6[6]   gprbit_6_6__Z stratix_lcell_ff 
Inst: gprbit_6[5]   gprbit_6_5__Z stratix_lcell_ff 
Inst: gprbit_6[4]   gprbit_6_4__Z stratix_lcell_ff 
Inst: gprbit_6[3]   gprbit_6_3__Z stratix_lcell_ff 
Inst: gprbit_6[2]   gprbit_6_2__Z stratix_lcell_ff 
Inst: gprbit_6[1]   gprbit_6_1__Z stratix_lcell_ff 
Inst: gprbit_6[0]   gprbit_6_0__Z stratix_lcell_ff 
Inst: gprbit_5[7]   gprbit_5_7__Z stratix_lcell_ff 
Inst: gprbit_5[6]   gprbit_5_6__Z stratix_lcell_ff 
Inst: gprbit_5[5]   gprbit_5_5__Z stratix_lcell_ff 
Inst: gprbit_5[4]   gprbit_5_4__Z stratix_lcell_ff 
Inst: gprbit_5[3]   gprbit_5_3__Z stratix_lcell_ff 
Inst: gprbit_5[2]   gprbit_5_2__Z stratix_lcell_ff 
Inst: gprbit_5[1]   gprbit_5_1__Z stratix_lcell_ff 
Inst: gprbit_5[0]   gprbit_5_0__Z stratix_lcell_ff 
Inst: gprbit_4[7]   gprbit_4_7__Z stratix_lcell_ff 
Inst: gprbit_4[6]   gprbit_4_6__Z stratix_lcell_ff 
Inst: gprbit_4[5]   gprbit_4_5__Z stratix_lcell_ff 
Inst: gprbit_4[4]   gprbit_4_4__Z stratix_lcell_ff 
Inst: gprbit_4[3]   gprbit_4_3__Z stratix_lcell_ff 
Inst: gprbit_4[2]   gprbit_4_2__Z stratix_lcell_ff 
Inst: gprbit_4[1]   gprbit_4_1__Z stratix_lcell_ff 
Inst: gprbit_4[0]   gprbit_4_0__Z stratix_lcell_ff 
Inst: gprbit_3[7]   gprbit_3_7__Z stratix_lcell_ff 
Inst: gprbit_3[6]   gprbit_3_6__Z stratix_lcell_ff 
Inst: gprbit_3[5]   gprbit_3_5__Z stratix_lcell_ff 
Inst: gprbit_3[4]   gprbit_3_4__Z stratix_lcell_ff 
Inst: gprbit_3[3]   gprbit_3_3__Z stratix_lcell_ff 
Inst: gprbit_3[2]   gprbit_3_2__Z stratix_lcell_ff 
Inst: gprbit_3[1]   gprbit_3_1__Z stratix_lcell_ff 
Inst: gprbit_3[0]   gprbit_3_0__Z stratix_lcell_ff 
Inst: gprbit_2[7]   gprbit_2_7__Z stratix_lcell_ff 
Inst: gprbit_2[6]   gprbit_2_6__Z stratix_lcell_ff 
Inst: gprbit_2[5]   gprbit_2_5__Z stratix_lcell_ff 
Inst: gprbit_2[4]   gprbit_2_4__Z stratix_lcell_ff 
Inst: gprbit_2[3]   gprbit_2_3__Z stratix_lcell_ff 
Inst: gprbit_2[2]   gprbit_2_2__Z stratix_lcell_ff 
Inst: gprbit_2[1]   gprbit_2_1__Z stratix_lcell_ff 
Inst: gprbit_2[0]   gprbit_2_0__Z stratix_lcell_ff 
Inst: gprbit_1[7]   gprbit_1_7__Z stratix_lcell_ff 
Inst: gprbit_1[6]   gprbit_1_6__Z stratix_lcell_ff 
Inst: gprbit_1[5]   gprbit_1_5__Z stratix_lcell_ff 
Inst: gprbit_1[4]   gprbit_1_4__Z stratix_lcell_ff 
Inst: gprbit_1[3]   gprbit_1_3__Z stratix_lcell_ff 
Inst: gprbit_1[2]   gprbit_1_2__Z stratix_lcell_ff 
Inst: gprbit_1[1]   gprbit_1_1__Z stratix_lcell_ff 
Inst: gprbit_1[0]   gprbit_1_0__Z stratix_lcell_ff 
Inst: gprbit_0[7]   gprbit_0_7__Z stratix_lcell_ff 
Inst: gprbit_0[6]   gprbit_0_6__Z stratix_lcell_ff 
Inst: gprbit_0[5]   gprbit_0_5__Z stratix_lcell_ff 
Inst: gprbit_0[4]   gprbit_0_4__Z stratix_lcell_ff 
Inst: gprbit_0[3]   gprbit_0_3__Z stratix_lcell_ff 
Inst: gprbit_0[2]   gprbit_0_2__Z stratix_lcell_ff 
Inst: gprbit_0[1]   gprbit_0_1__Z stratix_lcell_ff 
Inst: gprbit_0[0]   gprbit_0_0__Z stratix_lcell_ff 
Inst: s_r1_b3[7]   s_r1_b3_7__Z stratix_lcell_ff 
Inst: s_r1_b3[6]   s_r1_b3_6__Z stratix_lcell_ff 
Inst: s_r1_b3[5]   s_r1_b3_5__Z stratix_lcell_ff 
Inst: s_r1_b3[4]   s_r1_b3_4__Z stratix_lcell_ff 
Inst: s_r1_b3[3]   s_r1_b3_3__Z stratix_lcell_ff 
Inst: s_r1_b3[2]   s_r1_b3_2__Z stratix_lcell_ff 
Inst: s_r1_b3[1]   s_r1_b3_1__Z stratix_lcell_ff 
Inst: s_r1_b3[0]   s_r1_b3_0__Z stratix_lcell_ff 
Inst: s_r1_b2[7]   s_r1_b2_7__Z stratix_lcell_ff 
Inst: s_r1_b2[6]   s_r1_b2_6__Z stratix_lcell_ff 
Inst: s_r1_b2[5]   s_r1_b2_5__Z stratix_lcell_ff 
Inst: s_r1_b2[4]   s_r1_b2_4__Z stratix_lcell_ff 
Inst: s_r1_b2[3]   s_r1_b2_3__Z stratix_lcell_ff 
Inst: s_r1_b2[2]   s_r1_b2_2__Z stratix_lcell_ff 
Inst: s_r1_b2[1]   s_r1_b2_1__Z stratix_lcell_ff 
Inst: s_r1_b2[0]   s_r1_b2_0__Z stratix_lcell_ff 
Inst: s_r1_b1[7]   s_r1_b1_7__Z stratix_lcell_ff 
Inst: s_r1_b1[6]   s_r1_b1_6__Z stratix_lcell_ff 
Inst: s_r1_b1[5]   s_r1_b1_5__Z stratix_lcell_ff 
Inst: s_r1_b1[4]   s_r1_b1_4__Z stratix_lcell_ff 
Inst: s_r1_b1[3]   s_r1_b1_3__Z stratix_lcell_ff 
Inst: s_r1_b1[2]   s_r1_b1_2__Z stratix_lcell_ff 
Inst: s_r1_b1[1]   s_r1_b1_1__Z stratix_lcell_ff 
Inst: s_r1_b1[0]   s_r1_b1_0__Z stratix_lcell_ff 
Inst: s_r1_b0[7]   s_r1_b0_7__Z stratix_lcell_ff 
Inst: s_r1_b0[6]   s_r1_b0_6__Z stratix_lcell_ff 
Inst: s_r1_b0[5]   s_r1_b0_5__Z stratix_lcell_ff 
Inst: s_r1_b0[4]   s_r1_b0_4__Z stratix_lcell_ff 
Inst: s_r1_b0[3]   s_r1_b0_3__Z stratix_lcell_ff 
Inst: s_r1_b0[2]   s_r1_b0_2__Z stratix_lcell_ff 
Inst: s_r1_b0[1]   s_r1_b0_1__Z stratix_lcell_ff 
Inst: s_r1_b0[0]   s_r1_b0_0__Z stratix_lcell_ff 
Inst: s_r0_b3[7]   s_r0_b3_7__Z stratix_lcell_ff 
Inst: s_r0_b3[6]   s_r0_b3_6__Z stratix_lcell_ff 
Inst: s_r0_b3[5]   s_r0_b3_5__Z stratix_lcell_ff 
Inst: s_r0_b3[4]   s_r0_b3_4__Z stratix_lcell_ff 
Inst: s_r0_b3[3]   s_r0_b3_3__Z stratix_lcell_ff 
Inst: s_r0_b3[2]   s_r0_b3_2__Z stratix_lcell_ff 
Inst: s_r0_b3[1]   s_r0_b3_1__Z stratix_lcell_ff 
Inst: s_r0_b3[0]   s_r0_b3_0__Z stratix_lcell_ff 
Inst: s_r0_b2[7]   s_r0_b2_7__Z stratix_lcell_ff 
Inst: s_r0_b2[6]   s_r0_b2_6__Z stratix_lcell_ff 
Inst: s_r0_b2[5]   s_r0_b2_5__Z stratix_lcell_ff 
Inst: s_r0_b2[4]   s_r0_b2_4__Z stratix_lcell_ff 
Inst: s_r0_b2[3]   s_r0_b2_3__Z stratix_lcell_ff 
Inst: s_r0_b2[2]   s_r0_b2_2__Z stratix_lcell_ff 
Inst: s_r0_b2[1]   s_r0_b2_1__Z stratix_lcell_ff 
Inst: s_r0_b2[0]   s_r0_b2_0__Z stratix_lcell_ff 
Inst: s_r0_b1[7]   s_r0_b1_7__Z stratix_lcell_ff 
Inst: s_r0_b1[6]   s_r0_b1_6__Z stratix_lcell_ff 
Inst: s_r0_b1[5]   s_r0_b1_5__Z stratix_lcell_ff 
Inst: s_r0_b1[4]   s_r0_b1_4__Z stratix_lcell_ff 
Inst: s_r0_b1[3]   s_r0_b1_3__Z stratix_lcell_ff 
Inst: s_r0_b1[2]   s_r0_b1_2__Z stratix_lcell_ff 
Inst: s_r0_b1[1]   s_r0_b1_1__Z stratix_lcell_ff 
Inst: s_r0_b1[0]   s_r0_b1_0__Z stratix_lcell_ff 
Inst: s_r0_b0[7]   s_r0_b0_7__Z stratix_lcell_ff 
Inst: s_r0_b0[6]   s_r0_b0_6__Z stratix_lcell_ff 
Inst: s_r0_b0[5]   s_r0_b0_5__Z stratix_lcell_ff 
Inst: s_r0_b0[4]   s_r0_b0_4__Z stratix_lcell_ff 
Inst: s_r0_b0[3]   s_r0_b0_3__Z stratix_lcell_ff 
Inst: s_r0_b0[2]   s_r0_b0_2__Z stratix_lcell_ff 
Inst: s_r0_b0[1]   s_r0_b0_1__Z stratix_lcell_ff 
Inst: s_r0_b0[0]   s_r0_b0_0__Z stratix_lcell_ff 
Inst: dpl[7]   dpl_7__Z stratix_lcell_ff 
Inst: dpl[6]   dpl_6__Z stratix_lcell_ff 
Inst: dpl[5]   dpl_5__Z stratix_lcell_ff 
Inst: dpl[4]   dpl_4__Z stratix_lcell_ff 
Inst: dpl[3]   dpl_3__Z stratix_lcell_ff 
Inst: dpl[2]   dpl_2__Z stratix_lcell_ff 
Inst: dpl[1]   dpl_1__Z stratix_lcell_ff 
Inst: dpl[0]   dpl_0__Z stratix_lcell_ff 
Inst: dph[7]   dph_7__Z stratix_lcell_ff 
Inst: dph[6]   dph_6__Z stratix_lcell_ff 
Inst: dph[5]   dph_5__Z stratix_lcell_ff 
Inst: dph[4]   dph_4__Z stratix_lcell_ff 
Inst: dph[3]   dph_3__Z stratix_lcell_ff 
Inst: dph[2]   dph_2__Z stratix_lcell_ff 
Inst: dph[1]   dph_1__Z stratix_lcell_ff 
Inst: dph[0]   dph_0__Z stratix_lcell_ff 
Inst: tsel[6]   tsel_6__Z stratix_lcell_ff 
Inst: tsel[5]   tsel_5__Z stratix_lcell_ff 
Inst: tsel[4]   tsel_4__Z stratix_lcell_ff 
Inst: tmod_0[7]   tmod_0_7__Z stratix_lcell_ff 
Inst: tmod_0[6]   tmod_0_6__Z stratix_lcell_ff 
Inst: tmod_0[5]   tmod_0_5__Z stratix_lcell_ff 
Inst: tmod_0[4]   tmod_0_4__Z stratix_lcell_ff 
Inst: tmod_0[3]   tmod_0_3__Z stratix_lcell_ff 
Inst: tmod_0[2]   tmod_0_2__Z stratix_lcell_ff 
Inst: tmod_0[1]   tmod_0_1__Z stratix_lcell_ff 
Inst: tmod_0[0]   tmod_0_0__Z stratix_lcell_ff 
Inst: sbuf_0[7]   sbuf_0_7__Z stratix_lcell_ff 
Inst: sbuf_0[6]   sbuf_0_6__Z stratix_lcell_ff 
Inst: sbuf_0[5]   sbuf_0_5__Z stratix_lcell_ff 
Inst: sbuf_0[4]   sbuf_0_4__Z stratix_lcell_ff 
Inst: sbuf_0[3]   sbuf_0_3__Z stratix_lcell_ff 
Inst: sbuf_0[2]   sbuf_0_2__Z stratix_lcell_ff 
Inst: sbuf_0[1]   sbuf_0_1__Z stratix_lcell_ff 
Inst: sbuf_0[0]   sbuf_0_0__Z stratix_lcell_ff 
Inst: s_help[7]   s_help_7__Z stratix_lcell_ff 
Inst: s_help[6]   s_help_6__Z stratix_lcell_ff 
Inst: s_help[5]   s_help_5__Z stratix_lcell_ff 
Inst: s_help[4]   s_help_4__Z stratix_lcell_ff 
Inst: s_help[3]   s_help_3__Z stratix_lcell_ff 
Inst: s_help[2]   s_help_2__Z stratix_lcell_ff 
Inst: s_help[1]   s_help_1__Z stratix_lcell_ff 
Inst: s_help[0]   s_help_0__Z stratix_lcell_ff 
Inst: s_help16[15]   s_help16_15__Z stratix_lcell_ff 
Inst: s_help16[14]   s_help16_14__Z stratix_lcell_ff 
Inst: s_help16[13]   s_help16_13__Z stratix_lcell_ff 
Inst: s_help16[12]   s_help16_12__Z stratix_lcell_ff 
Inst: s_help16[11]   s_help16_11__Z stratix_lcell_ff 
Inst: s_help16[10]   s_help16_10__Z stratix_lcell_ff 
Inst: s_help16[9]   s_help16_9__Z stratix_lcell_ff 
Inst: s_help16[8]   s_help16_8__Z stratix_lcell_ff 
Inst: s_help16[7]   s_help16_7__Z stratix_lcell_ff 
Inst: s_help16[6]   s_help16_6__Z stratix_lcell_ff 
Inst: s_help16[5]   s_help16_5__Z stratix_lcell_ff 
Inst: s_help16[4]   s_help16_4__Z stratix_lcell_ff 
Inst: s_help16[3]   s_help16_3__Z stratix_lcell_ff 
Inst: s_help16[2]   s_help16_2__Z stratix_lcell_ff 
Inst: s_help16[1]   s_help16_1__Z stratix_lcell_ff 
Inst: s_help16[0]   s_help16_0__Z stratix_lcell_ff 
Inst: inthigh_o   inthigh_o_0_Z stratix_lcell_ff 
Inst: intlow_o   intlow_o_0_Z stratix_lcell_ff 
Inst: intpre2_o   intpre2_o_0_Z stratix_lcell_ff 
Inst: s_helpb   s_helpb_Z stratix_lcell_ff 
Inst: intblock_o   intblock_o_0_Z stratix_lcell_ff 
Inst: s_smodreg[0]   s_smodreg_0__Z stratix_lcell_ff 
Inst: b[0]   b_0__Z stratix_lcell_ff 
Inst: ie[0]   ie_0__Z stratix_lcell_ff 
Inst: ip[0]   ip_0__Z stratix_lcell_ff 
Inst: p0_i[0]   p0_i_0__Z stratix_lcell_ff 
Inst: p1_i[0]   p1_i_0__Z stratix_lcell_ff 
Inst: p2_i[0]   p2_i_0__Z stratix_lcell_ff 
Inst: p3_i[0]   p3_i_0__Z stratix_lcell_ff 
Inst: b[1]   b_1__Z stratix_lcell_ff 
Inst: ie[1]   ie_1__Z stratix_lcell_ff 
Inst: ip[1]   ip_1__Z stratix_lcell_ff 
Inst: p0_i[1]   p0_i_1__Z stratix_lcell_ff 
Inst: p1_i[1]   p1_i_1__Z stratix_lcell_ff 
Inst: p2_i[1]   p2_i_1__Z stratix_lcell_ff 
Inst: p3_i[1]   p3_i_1__Z stratix_lcell_ff 
Inst: b[2]   b_2__Z stratix_lcell_ff 
Inst: ie[2]   ie_2__Z stratix_lcell_ff 
Inst: ip[2]   ip_2__Z stratix_lcell_ff 
Inst: p0_i[2]   p0_i_2__Z stratix_lcell_ff 
Inst: p1_i[2]   p1_i_2__Z stratix_lcell_ff 
Inst: p2_i[2]   p2_i_2__Z stratix_lcell_ff 
Inst: p3_i[2]   p3_i_2__Z stratix_lcell_ff 
Inst: b[3]   b_3__Z stratix_lcell_ff 
Inst: ie[3]   ie_3__Z stratix_lcell_ff 
Inst: ip[3]   ip_3__Z stratix_lcell_ff 
Inst: p0_i[3]   p0_i_3__Z stratix_lcell_ff 
Inst: p1_i[3]   p1_i_3__Z stratix_lcell_ff 
Inst: p2_i[3]   p2_i_3__Z stratix_lcell_ff 
Inst: p3_i[3]   p3_i_3__Z stratix_lcell_ff 
Inst: b[4]   b_4__Z stratix_lcell_ff 
Inst: ie[4]   ie_4__Z stratix_lcell_ff 
Inst: ip[4]   ip_4__Z stratix_lcell_ff 
Inst: p0_i[4]   p0_i_4__Z stratix_lcell_ff 
Inst: p1_i[4]   p1_i_4__Z stratix_lcell_ff 
Inst: p2_i[4]   p2_i_4__Z stratix_lcell_ff 
Inst: p3_i[4]   p3_i_4__Z stratix_lcell_ff 
Inst: b[5]   b_5__Z stratix_lcell_ff 
Inst: ie[5]   ie_5__Z stratix_lcell_ff 
Inst: ip[5]   ip_5__Z stratix_lcell_ff 
Inst: p0_i[5]   p0_i_5__Z stratix_lcell_ff 
Inst: p1_i[5]   p1_i_5__Z stratix_lcell_ff 
Inst: p2_i[5]   p2_i_5__Z stratix_lcell_ff 
Inst: p3_i[5]   p3_i_5__Z stratix_lcell_ff 
Inst: b[6]   b_6__Z stratix_lcell_ff 
Inst: ie[6]   ie_6__Z stratix_lcell_ff 
Inst: ip[6]   ip_6__Z stratix_lcell_ff 
Inst: p0_i[6]   p0_i_6__Z stratix_lcell_ff 
Inst: p1_i[6]   p1_i_6__Z stratix_lcell_ff 
Inst: p2_i[6]   p2_i_6__Z stratix_lcell_ff 
Inst: p3_i[6]   p3_i_6__Z stratix_lcell_ff 
Inst: b[7]   b_7__Z stratix_lcell_ff 
Inst: ie[7]   ie_7__Z stratix_lcell_ff 
Inst: ip[7]   ip_7__Z stratix_lcell_ff 
Inst: p0_i[7]   p0_i_7__Z stratix_lcell_ff 
Inst: p1_i[7]   p1_i_7__Z stratix_lcell_ff 
Inst: p2_i[7]   p2_i_7__Z stratix_lcell_ff 
Inst: p3_i[7]   p3_i_7__Z stratix_lcell_ff 
Inst: acc[0]   acc_0__Z stratix_lcell_ff 
Inst: acc[1]   acc_1__Z stratix_lcell_ff 
Inst: acc[2]   acc_2__Z stratix_lcell_ff 
Inst: acc[3]   acc_3__Z stratix_lcell_ff 
Inst: acc[4]   acc_4__Z stratix_lcell_ff 
Inst: acc[5]   acc_5__Z stratix_lcell_ff 
Inst: acc[6]   acc_6__Z stratix_lcell_ff 
Inst: acc[7]   acc_7__Z stratix_lcell_ff 
Inst: all_wt_en_o[0]   all_wt_en_o_0__Z stratix_lcell_ff 
Inst: all_trans_o[0]   all_trans_o_0__Z stratix_lcell_ff 
Inst: s_int1_h2_i_0[0]   s_int1_h2_i_0_0__Z stratix_lcell_ff 
Inst: s_int0_h2_i_0[0]   s_int0_h2_i_0_0__Z stratix_lcell_ff 
Inst: s_tf1_h2[0]   s_tf1_h2_0__Z stratix_lcell_ff 
Inst: s_int1_h1_i_0[0]   s_int1_h1_i_0_0__Z stratix_lcell_ff 
Inst: s_int0_h1_i_0[0]   s_int0_h1_i_0_0__Z stratix_lcell_ff 
Inst: s_ti_h1[0]   s_ti_h1_0__Z stratix_lcell_ff 
Inst: s_tf0_h1[0]   s_tf0_h1_0__Z stratix_lcell_ff 
Inst: s_ri_h1[0]   s_ri_h1_0__Z stratix_lcell_ff 
Inst: psw_31_2_a[7]   psw_31_2_a_7_ stratix_lcell 
Inst: psw_31_3[2]   psw_31_3_2_ stratix_lcell 
Inst: s_adr_1_iv_7_3_a[3]   s_adr_1_iv_7_3_a_3_ stratix_lcell 
Inst: s_bit_data_5_3_0   s_bit_data_5_3_0_cZ stratix_lcell 
Inst: s_bit_data_5_3_0_c   s_bit_data_5_3_0_c_cZ stratix_lcell 
Inst: un156_s_bit_data_13[3]   un156_s_bit_data_13_3_ stratix_lcell 
Inst: un156_s_bit_data_13_c[3]   un156_s_bit_data_13_c_3_ stratix_lcell 
Inst: un156_s_bit_data_13[7]   un156_s_bit_data_13_7_ stratix_lcell 
Inst: un156_s_bit_data_13_c[7]   un156_s_bit_data_13_c_7_ stratix_lcell 
Inst: s_bit_data_5_6_0   s_bit_data_5_6_0_cZ stratix_lcell 
Inst: s_bit_data_5_6_0_c   s_bit_data_5_6_0_c_cZ stratix_lcell 
Inst: s_reg_data_35_14_0_i_m4[1]   s_reg_data_35_14_0_i_m4_1_ stratix_lcell 
Inst: s_reg_data_35_14_0_i_m4_c[1]   s_reg_data_35_14_0_i_m4_c_1_ stratix_lcell 
Inst: pc_comb_9[10]   pc_comb_9_10_ stratix_lcell 
Inst: pc_comb_9_c[10]   pc_comb_9_c_10_ stratix_lcell 
Inst: s_reg_data_35_6_0[5]   s_reg_data_35_6_0_5_ stratix_lcell 
Inst: s_reg_data_35_6_0_c[5]   s_reg_data_35_6_0_c_5_ stratix_lcell 
Inst: s_reg_data_35_13_0[0]   s_reg_data_35_13_0_0_ stratix_lcell 
Inst: s_reg_data_35_13_0_c[0]   s_reg_data_35_13_0_c_0_ stratix_lcell 
Inst: s_reg_data_17[5]   s_reg_data_17_5_ stratix_lcell 
Inst: s_reg_data_17_c[5]   s_reg_data_17_c_5_ stratix_lcell 
Inst: un156_s_bit_data_10_0[0]   un156_s_bit_data_10_0_0_ stratix_lcell 
Inst: un156_s_bit_data_10_0_c[0]   un156_s_bit_data_10_0_c_0_ stratix_lcell 
Inst: un156_s_bit_data_6[3]   un156_s_bit_data_6_3_ stratix_lcell 
Inst: un156_s_bit_data_6_c[3]   un156_s_bit_data_6_c_3_ stratix_lcell 
Inst: pc_comb_3[9]   pc_comb_3_9_ stratix_lcell 
Inst: pc_comb_3_c[9]   pc_comb_3_c_9_ stratix_lcell 
Inst: un156_s_bit_data_6[5]   un156_s_bit_data_6_5_ stratix_lcell 
Inst: un156_s_bit_data_6_c[5]   un156_s_bit_data_6_c_5_ stratix_lcell 
Inst: s_reg_data_19[7]   s_reg_data_19_7_ stratix_lcell 
Inst: s_reg_data_19_c[7]   s_reg_data_19_c_7_ stratix_lcell 
Inst: s_reg_data_17[6]   s_reg_data_17_6_ stratix_lcell 
Inst: s_reg_data_17_c[6]   s_reg_data_17_c_6_ stratix_lcell 
Inst: s_reg_data_20[7]   s_reg_data_20_7_ stratix_lcell 
Inst: s_reg_data_20_c[7]   s_reg_data_20_c_7_ stratix_lcell 
Inst: un156_s_bit_data_13[6]   un156_s_bit_data_13_6_ stratix_lcell 
Inst: un156_s_bit_data_13_c[6]   un156_s_bit_data_13_c_6_ stratix_lcell 
Inst: s_reg_data_21_i_m3_c[2]   s_reg_data_21_i_m3_c_2_ stratix_lcell 
Inst: ramout_3[6]   ramout_3_6_ stratix_lcell 
Inst: ramout_3_c[6]   ramout_3_c_6_ stratix_lcell 
Inst: s_reg_data_16[5]   s_reg_data_16_5_ stratix_lcell 
Inst: s_reg_data_16_c[5]   s_reg_data_16_c_5_ stratix_lcell 
Inst: un156_s_bit_data_6[4]   un156_s_bit_data_6_4_ stratix_lcell 
Inst: un156_s_bit_data_6_c[4]   un156_s_bit_data_6_c_4_ stratix_lcell 
Inst: un156_s_bit_data_3[7]   un156_s_bit_data_3_7_ stratix_lcell 
Inst: un156_s_bit_data_3_c[7]   un156_s_bit_data_3_c_7_ stratix_lcell 
Inst: s_reg_data_35_3_0[5]   s_reg_data_35_3_0_5_ stratix_lcell 
Inst: s_reg_data_35_3_0_c[5]   s_reg_data_35_3_0_c_5_ stratix_lcell 
Inst: pc_comb_3[11]   pc_comb_3_11_ stratix_lcell 
Inst: pc_comb_3_c[11]   pc_comb_3_c_11_ stratix_lcell 
Inst: un156_s_bit_data_13[4]   un156_s_bit_data_13_4_ stratix_lcell 
Inst: un156_s_bit_data_13_c[4]   un156_s_bit_data_13_c_4_ stratix_lcell 
Inst: ramout_6[6]   ramout_6_6_ stratix_lcell 
Inst: ramout_6_c[6]   ramout_6_c_6_ stratix_lcell 
Inst: ramout_3[5]   ramout_3_5_ stratix_lcell 
Inst: ramout_3_c[5]   ramout_3_c_5_ stratix_lcell 
Inst: s_bit_data_1_6_0   s_bit_data_1_6_0_cZ stratix_lcell 
Inst: s_bit_data_1_6_0_c   s_bit_data_1_6_0_c_cZ stratix_lcell 
Inst: s_reg_data_17[3]   s_reg_data_17_3_ stratix_lcell 
Inst: s_reg_data_17_c[3]   s_reg_data_17_c_3_ stratix_lcell 
Inst: ramout_3[7]   ramout_3_7_ stratix_lcell 
Inst: ramout_3_c[7]   ramout_3_c_7_ stratix_lcell 
Inst: un156_s_bit_data_3[1]   un156_s_bit_data_3_1_ stratix_lcell 
Inst: un156_s_bit_data_3_c[1]   un156_s_bit_data_3_c_1_ stratix_lcell 
Inst: s_reg_data_35_10_0[3]   s_reg_data_35_10_0_3_ stratix_lcell 
Inst: s_reg_data_35_10_0_c[3]   s_reg_data_35_10_0_c_3_ stratix_lcell 
Inst: s_bit_data_8_3_0_i_m3   s_bit_data_8_3_0_i_m3_cZ stratix_lcell 
Inst: s_bit_data_8_3_0_i_m3_c   s_bit_data_8_3_0_i_m3_c_cZ stratix_lcell 
Inst: un156_s_bit_data_6[1]   un156_s_bit_data_6_1_ stratix_lcell 
Inst: un156_s_bit_data_6_c[1]   un156_s_bit_data_6_c_1_ stratix_lcell 
Inst: ramout_3[2]   ramout_3_2_ stratix_lcell 
Inst: ramout_3_c[2]   ramout_3_c_2_ stratix_lcell 
Inst: s_reg_data_18_c[7]   s_reg_data_18_c_7_ stratix_lcell 
Inst: s_reg_data_21_c[1]   s_reg_data_21_c_1_ stratix_lcell 
Inst: un156_s_bit_data_6[7]   un156_s_bit_data_6_7_ stratix_lcell 
Inst: un156_s_bit_data_6_c[7]   un156_s_bit_data_6_c_7_ stratix_lcell 
Inst: un156_s_bit_data_3[3]   un156_s_bit_data_3_3_ stratix_lcell 
Inst: un156_s_bit_data_3_c[3]   un156_s_bit_data_3_c_3_ stratix_lcell 
Inst: pc_comb_9[8]   pc_comb_9_8_ stratix_lcell 
Inst: pc_comb_9_c[8]   pc_comb_9_c_8_ stratix_lcell 
Inst: s_reg_data_35_6_0[7]   s_reg_data_35_6_0_7_ stratix_lcell 
Inst: s_reg_data_35_6_0_c[7]   s_reg_data_35_6_0_c_7_ stratix_lcell 
Inst: s_bit_data_3_6_0   s_bit_data_3_6_0_cZ stratix_lcell 
Inst: s_bit_data_3_6_0_c   s_bit_data_3_6_0_c_cZ stratix_lcell 
Inst: s_reg_data_18[6]   s_reg_data_18_6_ stratix_lcell 
Inst: s_reg_data_18_c[6]   s_reg_data_18_c_6_ stratix_lcell 
Inst: s_reg_data_35_6_0[1]   s_reg_data_35_6_0_1_ stratix_lcell 
Inst: s_reg_data_35_6_0_c[1]   s_reg_data_35_6_0_c_1_ stratix_lcell 
Inst: s_reg_data_21_c[0]   s_reg_data_21_c_0_ stratix_lcell 
Inst: un156_s_bit_data_10[1]   un156_s_bit_data_10_1_ stratix_lcell 
Inst: un156_s_bit_data_10_c[1]   un156_s_bit_data_10_c_1_ stratix_lcell 
Inst: s_reg_data_35_13_0[5]   s_reg_data_35_13_0_5_ stratix_lcell 
Inst: s_reg_data_35_13_0_c[5]   s_reg_data_35_13_0_c_5_ stratix_lcell 
Inst: un156_s_bit_data_6[2]   un156_s_bit_data_6_2_ stratix_lcell 
Inst: un156_s_bit_data_6_c[2]   un156_s_bit_data_6_c_2_ stratix_lcell 
Inst: ramout_3[1]   ramout_3_1_ stratix_lcell 
Inst: ramout_3_c[1]   ramout_3_c_1_ stratix_lcell 
Inst: s_reg_data_20[3]   s_reg_data_20_3_ stratix_lcell 
Inst: s_reg_data_20_c[3]   s_reg_data_20_c_3_ stratix_lcell 
Inst: s_reg_data_35_10_0[2]   s_reg_data_35_10_0_2_ stratix_lcell 
Inst: s_reg_data_35_10_0_c[2]   s_reg_data_35_10_0_c_2_ stratix_lcell 
Inst: un156_s_bit_data_3[2]   un156_s_bit_data_3_2_ stratix_lcell 
Inst: un156_s_bit_data_3_c[2]   un156_s_bit_data_3_c_2_ stratix_lcell 
Inst: s_reg_data_21_c[3]   s_reg_data_21_c_3_ stratix_lcell 
Inst: s_bit_data_1_3_0   s_bit_data_1_3_0_cZ stratix_lcell 
Inst: s_bit_data_1_3_0_c   s_bit_data_1_3_0_c_cZ stratix_lcell 
Inst: ramout_6[3]   ramout_6_3_ stratix_lcell 
Inst: ramout_6_c[3]   ramout_6_c_3_ stratix_lcell 
Inst: pc_comb_3[14]   pc_comb_3_14_ stratix_lcell 
Inst: pc_comb_3_c[14]   pc_comb_3_c_14_ stratix_lcell 
Inst: un156_s_bit_data_13[1]   un156_s_bit_data_13_1_ stratix_lcell 
Inst: un156_s_bit_data_13_c[1]   un156_s_bit_data_13_c_1_ stratix_lcell 
Inst: s_reg_data_35_10_0[7]   s_reg_data_35_10_0_7_ stratix_lcell 
Inst: s_reg_data_35_10_0_c[7]   s_reg_data_35_10_0_c_7_ stratix_lcell 
Inst: s_reg_data_19[5]   s_reg_data_19_5_ stratix_lcell 
Inst: s_reg_data_19_c[5]   s_reg_data_19_c_5_ stratix_lcell 
Inst: s_reg_data_17[0]   s_reg_data_17_0_ stratix_lcell 
Inst: s_reg_data_17_c[0]   s_reg_data_17_c_0_ stratix_lcell 
Inst: s_reg_data_20_i_m3[2]   s_reg_data_20_i_m3_2_ stratix_lcell 
Inst: s_reg_data_20_i_m3_c[2]   s_reg_data_20_i_m3_c_2_ stratix_lcell 
Inst: s_data_9_0[3]   s_data_9_0_3_ stratix_lcell 
Inst: s_data_9_0_c[3]   s_data_9_0_c_3_ stratix_lcell 
Inst: s_reg_data_17[7]   s_reg_data_17_7_ stratix_lcell 
Inst: s_reg_data_17_c[7]   s_reg_data_17_c_7_ stratix_lcell 
Inst: ramout_3[3]   ramout_3_3_ stratix_lcell 
Inst: ramout_3_c[3]   ramout_3_c_3_ stratix_lcell 
Inst: s_bit_data_3_3_0   s_bit_data_3_3_0_cZ stratix_lcell 
Inst: s_bit_data_3_3_0_c   s_bit_data_3_3_0_c_cZ stratix_lcell 
Inst: s_reg_data_35_3_0[6]   s_reg_data_35_3_0_6_ stratix_lcell 
Inst: s_reg_data_35_3_0_c[6]   s_reg_data_35_3_0_c_6_ stratix_lcell 
Inst: s_bit_data_12_6_0   s_bit_data_12_6_0_cZ stratix_lcell 
Inst: s_bit_data_12_6_0_c   s_bit_data_12_6_0_c_cZ stratix_lcell 
Inst: un156_s_bit_data_3[5]   un156_s_bit_data_3_5_ stratix_lcell 
Inst: un156_s_bit_data_3_c[5]   un156_s_bit_data_3_c_5_ stratix_lcell 
Inst: s_reg_data_19[1]   s_reg_data_19_1_ stratix_lcell 
Inst: s_reg_data_19_c[1]   s_reg_data_19_c_1_ stratix_lcell 
Inst: s_reg_data_24_i_m2_1[4]   s_reg_data_24_i_m2_1_4_ stratix_lcell 
Inst: s_reg_data_24_i_m2_1_c[4]   s_reg_data_24_i_m2_1_c_4_ stratix_lcell 
Inst: s_reg_data_18[5]   s_reg_data_18_5_ stratix_lcell 
Inst: s_reg_data_18_c[5]   s_reg_data_18_c_5_ stratix_lcell 
Inst: un156_s_bit_data_6_0_i_m2[0]   un156_s_bit_data_6_0_i_m2_0_ stratix_lcell 
Inst: un156_s_bit_data_6_0_i_m2_c[0]   un156_s_bit_data_6_0_i_m2_c_0_ stratix_lcell 
Inst: s_reg_data_19[3]   s_reg_data_19_3_ stratix_lcell 
Inst: s_reg_data_19_c[3]   s_reg_data_19_c_3_ stratix_lcell 
Inst: ramout_6[2]   ramout_6_2_ stratix_lcell 
Inst: ramout_6_c[2]   ramout_6_c_2_ stratix_lcell 
Inst: s_bit_data_8_6_0   s_bit_data_8_6_0_cZ stratix_lcell 
Inst: s_bit_data_8_6_0_c   s_bit_data_8_6_0_c_cZ stratix_lcell 
Inst: s_reg_data_17[2]   s_reg_data_17_2_ stratix_lcell 
Inst: s_reg_data_17_c[2]   s_reg_data_17_c_2_ stratix_lcell 
Inst: un156_s_bit_data_13[2]   un156_s_bit_data_13_2_ stratix_lcell 
Inst: un156_s_bit_data_13_c[2]   un156_s_bit_data_13_c_2_ stratix_lcell 
Inst: ramout_6[7]   ramout_6_7_ stratix_lcell 
Inst: ramout_6_c[7]   ramout_6_c_7_ stratix_lcell 
Inst: s_reg_data_35_6_0[3]   s_reg_data_35_6_0_3_ stratix_lcell 
Inst: s_reg_data_35_6_0_c[3]   s_reg_data_35_6_0_c_3_ stratix_lcell 
Inst: s_bit_data_10_6_0   s_bit_data_10_6_0_cZ stratix_lcell 
Inst: s_bit_data_10_6_0_c   s_bit_data_10_6_0_c_cZ stratix_lcell 
Inst: s_reg_data_20[5]   s_reg_data_20_5_ stratix_lcell 
Inst: s_reg_data_20_c[5]   s_reg_data_20_c_5_ stratix_lcell 
Inst: s_reg_data_18_i_m3_c[2]   s_reg_data_18_i_m3_c_2_ stratix_lcell 
Inst: un156_s_bit_data_3_0[0]   un156_s_bit_data_3_0_0_ stratix_lcell 
Inst: un156_s_bit_data_3_0_c[0]   un156_s_bit_data_3_0_c_0_ stratix_lcell 
Inst: s_reg_data_35_3_0[0]   s_reg_data_35_3_0_0_ stratix_lcell 
Inst: s_reg_data_35_3_0_c[0]   s_reg_data_35_3_0_c_0_ stratix_lcell 
Inst: s_reg_data_35_13_0[3]   s_reg_data_35_13_0_3_ stratix_lcell 
Inst: s_reg_data_35_13_0_c[3]   s_reg_data_35_13_0_c_3_ stratix_lcell 
Inst: s_reg_data_35_6_0[4]   s_reg_data_35_6_0_4_ stratix_lcell 
Inst: s_reg_data_35_6_0_c[4]   s_reg_data_35_6_0_c_4_ stratix_lcell 
Inst: s_reg_data_35_10_0[0]   s_reg_data_35_10_0_0_ stratix_lcell 
Inst: s_reg_data_35_10_0_c[0]   s_reg_data_35_10_0_c_0_ stratix_lcell 
Inst: s_reg_data_16[6]   s_reg_data_16_6_ stratix_lcell 
Inst: s_reg_data_16_c[6]   s_reg_data_16_c_6_ stratix_lcell 
Inst: ramout_3[4]   ramout_3_4_ stratix_lcell 
Inst: ramout_3_c[4]   ramout_3_c_4_ stratix_lcell 
Inst: un156_s_bit_data_6[6]   un156_s_bit_data_6_6_ stratix_lcell 
Inst: un156_s_bit_data_6_c[6]   un156_s_bit_data_6_c_6_ stratix_lcell 
Inst: s_reg_data_19_i_m3[2]   s_reg_data_19_i_m3_2_ stratix_lcell 
Inst: s_reg_data_19_i_m3_c[2]   s_reg_data_19_i_m3_c_2_ stratix_lcell 
Inst: s_bit_data_9_3_0   s_bit_data_9_3_0_cZ stratix_lcell 
Inst: s_bit_data_9_3_0_c   s_bit_data_9_3_0_c_cZ stratix_lcell 
Inst: s_reg_data_35_13_0[7]   s_reg_data_35_13_0_7_ stratix_lcell 
Inst: s_reg_data_35_13_0_c[7]   s_reg_data_35_13_0_c_7_ stratix_lcell 
Inst: un156_s_bit_data_10[2]   un156_s_bit_data_10_2_ stratix_lcell 
Inst: un156_s_bit_data_10_c[2]   un156_s_bit_data_10_c_2_ stratix_lcell 
Inst: s_reg_data_17[1]   s_reg_data_17_1_ stratix_lcell 
Inst: s_reg_data_17_c[1]   s_reg_data_17_c_1_ stratix_lcell 
Inst: s_reg_data_18_c[1]   s_reg_data_18_c_1_ stratix_lcell 
Inst: un156_s_bit_data_10[7]   un156_s_bit_data_10_7_ stratix_lcell 
Inst: un156_s_bit_data_10_c[7]   un156_s_bit_data_10_c_7_ stratix_lcell 
Inst: s_bit_data_2_3_0   s_bit_data_2_3_0_cZ stratix_lcell 
Inst: s_bit_data_2_3_0_c   s_bit_data_2_3_0_c_cZ stratix_lcell 
Inst: s_reg_data_35_10_0[6]   s_reg_data_35_10_0_6_ stratix_lcell 
Inst: s_reg_data_35_10_0_c[6]   s_reg_data_35_10_0_c_6_ stratix_lcell 
Inst: s_reg_data_35_6_0[2]   s_reg_data_35_6_0_2_ stratix_lcell 
Inst: s_reg_data_35_6_0_c[2]   s_reg_data_35_6_0_c_2_ stratix_lcell 
Inst: s_bit_data_7_6_0   s_bit_data_7_6_0_cZ stratix_lcell 
Inst: s_bit_data_7_6_0_c   s_bit_data_7_6_0_c_cZ stratix_lcell 
Inst: un156_s_bit_data_13_0_i_m2[0]   un156_s_bit_data_13_0_i_m2_0_ stratix_lcell 
Inst: un156_s_bit_data_13_0_i_m2_c[0]   un156_s_bit_data_13_0_i_m2_c_0_ stratix_lcell 
Inst: s_reg_data_20[4]   s_reg_data_20_4_ stratix_lcell 
Inst: s_reg_data_20_c[4]   s_reg_data_20_c_4_ stratix_lcell 
Inst: ramout_6[4]   ramout_6_4_ stratix_lcell 
Inst: ramout_6_c[4]   ramout_6_c_4_ stratix_lcell 
Inst: s_reg_data_35_14_0_i_m4_0[1]   s_reg_data_35_14_0_i_m4_0_1_ stratix_lcell 
Inst: s_reg_data_35_14_0_i_m4_0_c[1]   s_reg_data_35_14_0_i_m4_0_c_1_ stratix_lcell 
Inst: s_reg_data_20[1]   s_reg_data_20_1_ stratix_lcell 
Inst: s_reg_data_20_c[1]   s_reg_data_20_c_1_ stratix_lcell 
Inst: s_reg_data_18_c[0]   s_reg_data_18_c_0_ stratix_lcell 
Inst: s_reg_data_20[0]   s_reg_data_20_0_ stratix_lcell 
Inst: s_reg_data_20_c[0]   s_reg_data_20_c_0_ stratix_lcell 
Inst: s_bit_data_9_6_0   s_bit_data_9_6_0_cZ stratix_lcell 
Inst: s_bit_data_9_6_0_c   s_bit_data_9_6_0_c_cZ stratix_lcell 
Inst: un156_s_bit_data_13[5]   un156_s_bit_data_13_5_ stratix_lcell 
Inst: un156_s_bit_data_13_c[5]   un156_s_bit_data_13_c_5_ stratix_lcell 
Inst: s_reg_data_35_6_0[0]   s_reg_data_35_6_0_0_ stratix_lcell 
Inst: s_reg_data_35_6_0_c[0]   s_reg_data_35_6_0_c_0_ stratix_lcell 
Inst: un156_s_bit_data_10[5]   un156_s_bit_data_10_5_ stratix_lcell 
Inst: un156_s_bit_data_10_c[5]   un156_s_bit_data_10_c_5_ stratix_lcell 
Inst: ramout_3[0]   ramout_3_0_ stratix_lcell 
Inst: ramout_3_c[0]   ramout_3_c_0_ stratix_lcell 
Inst: s_reg_data_35_10_0[4]   s_reg_data_35_10_0_4_ stratix_lcell 
Inst: s_reg_data_35_10_0_c[4]   s_reg_data_35_10_0_c_4_ stratix_lcell 
Inst: s_reg_data_35_13_0[4]   s_reg_data_35_13_0_4_ stratix_lcell 
Inst: s_reg_data_35_13_0_c[4]   s_reg_data_35_13_0_c_4_ stratix_lcell 
Inst: s_reg_data_35_3_0[1]   s_reg_data_35_3_0_1_ stratix_lcell 
Inst: s_reg_data_35_3_0_c[1]   s_reg_data_35_3_0_c_1_ stratix_lcell 
Inst: s_reg_data_18[4]   s_reg_data_18_4_ stratix_lcell 
Inst: s_reg_data_18_c[4]   s_reg_data_18_c_4_ stratix_lcell 
Inst: s_bit_data_12_3_0   s_bit_data_12_3_0_cZ stratix_lcell 
Inst: s_bit_data_12_3_0_c   s_bit_data_12_3_0_c_cZ stratix_lcell 
Inst: s_reg_data_35_3_0[2]   s_reg_data_35_3_0_2_ stratix_lcell 
Inst: s_reg_data_35_3_0_c[2]   s_reg_data_35_3_0_c_2_ stratix_lcell 
Inst: s_reg_data_35_6_0[6]   s_reg_data_35_6_0_6_ stratix_lcell 
Inst: s_reg_data_35_6_0_c[6]   s_reg_data_35_6_0_c_6_ stratix_lcell 
Inst: s_bit_data_11_6_0   s_bit_data_11_6_0_cZ stratix_lcell 
Inst: s_bit_data_11_6_0_c   s_bit_data_11_6_0_c_cZ stratix_lcell 
Inst: pc_comb_3[10]   pc_comb_3_10_ stratix_lcell 
Inst: pc_comb_3_c[10]   pc_comb_3_c_10_ stratix_lcell 
Inst: s_bit_data_10_3_0   s_bit_data_10_3_0_cZ stratix_lcell 
Inst: s_bit_data_10_3_0_c   s_bit_data_10_3_0_c_cZ stratix_lcell 
Inst: pc_comb_3[12]   pc_comb_3_12_ stratix_lcell 
Inst: pc_comb_3_c[12]   pc_comb_3_c_12_ stratix_lcell 
Inst: s_bit_data_7_3_0   s_bit_data_7_3_0_cZ stratix_lcell 
Inst: s_bit_data_7_3_0_c   s_bit_data_7_3_0_c_cZ stratix_lcell 
Inst: s_reg_data_35_10_0[5]   s_reg_data_35_10_0_5_ stratix_lcell 
Inst: s_reg_data_35_10_0_c[5]   s_reg_data_35_10_0_c_5_ stratix_lcell 
Inst: ramout_6[1]   ramout_6_1_ stratix_lcell 
Inst: ramout_6_c[1]   ramout_6_c_1_ stratix_lcell 
Inst: s_reg_data_35_3_0[3]   s_reg_data_35_3_0_3_ stratix_lcell 
Inst: s_reg_data_35_3_0_c[3]   s_reg_data_35_3_0_c_3_ stratix_lcell 
Inst: ramout_6[5]   ramout_6_5_ stratix_lcell 
Inst: ramout_6_c[5]   ramout_6_c_5_ stratix_lcell 
Inst: s_reg_data_21[7]   s_reg_data_21_7_ stratix_lcell 
Inst: s_reg_data_21_c[7]   s_reg_data_21_c_7_ stratix_lcell 
Inst: un156_s_bit_data_3[4]   un156_s_bit_data_3_4_ stratix_lcell 
Inst: un156_s_bit_data_3_c[4]   un156_s_bit_data_3_c_4_ stratix_lcell 
Inst: s_bit_data_2_6_0   s_bit_data_2_6_0_cZ stratix_lcell 
Inst: s_bit_data_2_6_0_c   s_bit_data_2_6_0_c_cZ stratix_lcell 
Inst: s_reg_data_35_3_0[4]   s_reg_data_35_3_0_4_ stratix_lcell 
Inst: s_reg_data_35_3_0_c[4]   s_reg_data_35_3_0_c_4_ stratix_lcell 
Inst: s_reg_data_18_c[3]   s_reg_data_18_c_3_ stratix_lcell 
Inst: s_reg_data_35_13_0[2]   s_reg_data_35_13_0_2_ stratix_lcell 
Inst: s_reg_data_35_13_0_c[2]   s_reg_data_35_13_0_c_2_ stratix_lcell 
Inst: s_reg_data_35_3_0[7]   s_reg_data_35_3_0_7_ stratix_lcell 
Inst: s_reg_data_35_3_0_c[7]   s_reg_data_35_3_0_c_7_ stratix_lcell 
Inst: pc_comb_3[15]   pc_comb_3_15_ stratix_lcell 
Inst: pc_comb_3_c[15]   pc_comb_3_c_15_ stratix_lcell 
Inst: s_reg_data_24_i_m2_0[4]   s_reg_data_24_i_m2_0_4_ stratix_lcell 
Inst: s_reg_data_24_i_m2_0_c[4]   s_reg_data_24_i_m2_0_c_4_ stratix_lcell 
Inst: s_reg_data_19_i_m2[4]   s_reg_data_19_i_m2_4_ stratix_lcell 
Inst: s_reg_data_19_i_m2_c[4]   s_reg_data_19_i_m2_c_4_ stratix_lcell 
Inst: s_data_9_0[2]   s_data_9_0_2_ stratix_lcell 
Inst: s_data_9_0_c[2]   s_data_9_0_c_2_ stratix_lcell 
Inst: un156_s_bit_data_3[6]   un156_s_bit_data_3_6_ stratix_lcell 
Inst: un156_s_bit_data_3_c[6]   un156_s_bit_data_3_c_6_ stratix_lcell 
Inst: pc_comb_3[13]   pc_comb_3_13_ stratix_lcell 
Inst: pc_comb_3_c[13]   pc_comb_3_c_13_ stratix_lcell 
Inst: ramout_6[0]   ramout_6_0_ stratix_lcell 
Inst: ramout_6_c[0]   ramout_6_c_0_ stratix_lcell 
Inst: pc_comb_3[8]   pc_comb_3_8_ stratix_lcell 
Inst: pc_comb_3_c[8]   pc_comb_3_c_8_ stratix_lcell 
Inst: un156_s_bit_data_10[6]   un156_s_bit_data_10_6_ stratix_lcell 
Inst: un156_s_bit_data_10_c[6]   un156_s_bit_data_10_c_6_ stratix_lcell 
Inst: s_data_9_0[1]   s_data_9_0_1_ stratix_lcell 
Inst: s_data_9_0_c[1]   s_data_9_0_c_1_ stratix_lcell 
Inst: un156_s_bit_data_10[3]   un156_s_bit_data_10_3_ stratix_lcell 
Inst: un156_s_bit_data_10_c[3]   un156_s_bit_data_10_c_3_ stratix_lcell 
Inst: un156_s_bit_data_10[4]   un156_s_bit_data_10_4_ stratix_lcell 
Inst: un156_s_bit_data_10_c[4]   un156_s_bit_data_10_c_4_ stratix_lcell 
Inst: pc_comb_9[9]   pc_comb_9_9_ stratix_lcell 
Inst: pc_comb_9_c[9]   pc_comb_9_c_9_ stratix_lcell 
Inst: s_reg_data_27_i_m2_1[0]   s_reg_data_27_i_m2_1_0_ stratix_lcell 
Inst: s_reg_data_27_i_m2_1_c[0]   s_reg_data_27_i_m2_1_c_0_ stratix_lcell 
Inst: s_reg_data_35_13_0[6]   s_reg_data_35_13_0_6_ stratix_lcell 
Inst: s_reg_data_35_13_0_c[6]   s_reg_data_35_13_0_c_6_ stratix_lcell 
Inst: s_reg_data_28[0]   s_reg_data_28_0_ stratix_lcell 
Inst: s_reg_data_28_c[0]   s_reg_data_28_c_0_ stratix_lcell 
Inst: s_reg_data_25[6]   s_reg_data_25_6_ stratix_lcell 
Inst: s_reg_data_25_c[6]   s_reg_data_25_c_6_ stratix_lcell 
Inst: s_reg_data_28[3]   s_reg_data_28_3_ stratix_lcell 
Inst: s_reg_data_28_c[3]   s_reg_data_28_c_3_ stratix_lcell 
Inst: s_reg_data_28[1]   s_reg_data_28_1_ stratix_lcell 
Inst: s_reg_data_28_c[1]   s_reg_data_28_c_1_ stratix_lcell 
Inst: s_bit_data_11_7_0   s_bit_data_11_7_0_cZ stratix_lcell 
Inst: s_bit_data_11_7_0_c   s_bit_data_11_7_0_c_cZ stratix_lcell 
Inst: s_reg_data_28[2]   s_reg_data_28_2_ stratix_lcell 
Inst: s_reg_data_28_c[2]   s_reg_data_28_c_2_ stratix_lcell 
Inst: s_reg_data_28[7]   s_reg_data_28_7_ stratix_lcell 
Inst: s_reg_data_28_c[7]   s_reg_data_28_c_7_ stratix_lcell 
Inst: bit_data_o_2   bit_data_o_2_cZ stratix_lcell 
Inst: bit_data_o_2_c   bit_data_o_2_c_cZ stratix_lcell 
Inst: bit_data_o_1   bit_data_o_1_cZ stratix_lcell 
Inst: bit_data_o_1_c   bit_data_o_1_c_cZ stratix_lcell 
Inst: s_reg_data_35_15_0[3]   s_reg_data_35_15_0_3_ stratix_lcell 
Inst: s_reg_data_35_15_0_c[3]   s_reg_data_35_15_0_c_3_ stratix_lcell 
Inst: un156_s_bit_data_15[6]   un156_s_bit_data_15_6_ stratix_lcell 
Inst: un156_s_bit_data_15_c[6]   un156_s_bit_data_15_c_6_ stratix_lcell 
Inst: bit_data_o_3   bit_data_o_3_cZ stratix_lcell 
Inst: bit_data_o_3_c   bit_data_o_3_c_cZ stratix_lcell 
Inst: s_reg_data_35_15_0[6]   s_reg_data_35_15_0_6_ stratix_lcell 
Inst: s_reg_data_35_15_0_c[6]   s_reg_data_35_15_0_c_6_ stratix_lcell 
Inst: s_reg_data_35_15_0_i_m3[2]   s_reg_data_35_15_0_i_m3_2_ stratix_lcell 
Inst: s_reg_data_35_15_0_i_m3_c[2]   s_reg_data_35_15_0_i_m3_c_2_ stratix_lcell 
Inst: s_reg_data_35_15_0[5]   s_reg_data_35_15_0_5_ stratix_lcell 
Inst: s_reg_data_35_15_0_c[5]   s_reg_data_35_15_0_c_5_ stratix_lcell 
Inst: un156_s_bit_data_15[3]   un156_s_bit_data_15_3_ stratix_lcell 
Inst: un156_s_bit_data_15_c[3]   un156_s_bit_data_15_c_3_ stratix_lcell 
Inst: s_reg_data_35_15_0_i_m2[0]   s_reg_data_35_15_0_i_m2_0_ stratix_lcell 
Inst: s_reg_data_35_15_0_i_m2_c[0]   s_reg_data_35_15_0_i_m2_c_0_ stratix_lcell 
Inst: un156_s_bit_data_15_0[0]   un156_s_bit_data_15_0_0_ stratix_lcell 
Inst: un156_s_bit_data_15_0_c[0]   un156_s_bit_data_15_0_c_0_ stratix_lcell 
Inst: s_bit_data_16_2_0   s_bit_data_16_2_0_cZ stratix_lcell 
Inst: s_bit_data_16_2_0_c   s_bit_data_16_2_0_c_cZ stratix_lcell 
Inst: s_bit_data_16_7_0   s_bit_data_16_7_0_cZ stratix_lcell 
Inst: s_bit_data_16_7_0_c   s_bit_data_16_7_0_c_cZ stratix_lcell 
Inst: pc_comb_3[5]   pc_comb_3_5_ stratix_lcell 
Inst: pc_comb_3_c[5]   pc_comb_3_c_5_ stratix_lcell 
Inst: s_data_10_0[6]   s_data_10_0_6_ stratix_lcell 
Inst: s_data_10_0_c[6]   s_data_10_0_c_6_ stratix_lcell 
Inst: s_data_10_0[5]   s_data_10_0_5_ stratix_lcell 
Inst: s_data_10_0_c[5]   s_data_10_0_c_5_ stratix_lcell 
Inst: pc_comb_3[4]   pc_comb_3_4_ stratix_lcell 
Inst: pc_comb_3_c[4]   pc_comb_3_c_4_ stratix_lcell 
Inst: pc_comb_3[6]   pc_comb_3_6_ stratix_lcell 
Inst: pc_comb_3_c[6]   pc_comb_3_c_6_ stratix_lcell 
Inst: s_data_10_0[4]   s_data_10_0_4_ stratix_lcell 
Inst: s_data_10_0_c[4]   s_data_10_0_c_4_ stratix_lcell 
Inst: s_data_5_0[3]   s_data_5_0_3_ stratix_lcell 
Inst: s_data_5_0_c[3]   s_data_5_0_c_3_ stratix_lcell 
Inst: pc_comb_3[2]   pc_comb_3_2_ stratix_lcell 
Inst: pc_comb_3_c[2]   pc_comb_3_c_2_ stratix_lcell 
Inst: s_data_5_0[1]   s_data_5_0_1_ stratix_lcell 
Inst: s_data_5_0_c[1]   s_data_5_0_c_1_ stratix_lcell 
Inst: pc_comb_3[1]   pc_comb_3_1_ stratix_lcell 
Inst: pc_comb_3_c[1]   pc_comb_3_c_1_ stratix_lcell 
Inst: s_data_5_0[0]   s_data_5_0_0_ stratix_lcell 
Inst: s_data_5_0_c[0]   s_data_5_0_c_0_ stratix_lcell 
Inst: s_data_15_0_c[4]   s_data_15_0_c_4_ stratix_lcell 
Inst: s_data_15_0_c[5]   s_data_15_0_c_5_ stratix_lcell 
Inst: s_data_5_0[2]   s_data_5_0_2_ stratix_lcell 
Inst: s_data_5_0_c[2]   s_data_5_0_c_2_ stratix_lcell 
Inst: s_data_10_0[7]   s_data_10_0_7_ stratix_lcell 
Inst: s_data_10_0_c[7]   s_data_10_0_c_7_ stratix_lcell 
Inst: pc_comb_3[7]   pc_comb_3_7_ stratix_lcell 
Inst: pc_comb_3_c[7]   pc_comb_3_c_7_ stratix_lcell 
Inst: s_data_15_0_c[6]   s_data_15_0_c_6_ stratix_lcell 
Inst: pc_comb_3[3]   pc_comb_3_3_ stratix_lcell 
Inst: pc_comb_3_c[3]   pc_comb_3_c_3_ stratix_lcell 
Inst: s_data_15_0_c[7]   s_data_15_0_c_7_ stratix_lcell 
Inst: s_bdata_12_0   s_bdata_12_0_cZ stratix_lcell 
Inst: s_bdata_12_0_a   s_bdata_12_0_a_cZ stratix_lcell 
Inst: un1_psw_o_m_d_0_2[7]   un1_psw_o_m_d_0_2_7_ stratix_lcell 
Inst: un1_psw_o_m_d_0_2_a[7]   un1_psw_o_m_d_0_2_a_7_ stratix_lcell 
Inst: psw_o_i_m_d_0_2[2]   psw_o_i_m_d_0_2_2_ stratix_lcell 
Inst: s_bdata_11_0   s_bdata_11_0_cZ stratix_lcell 
Inst: s_bdata_11_0_a   s_bdata_11_0_a_cZ stratix_lcell 
Inst: s_bdata_7_0   s_bdata_7_0_cZ stratix_lcell 
Inst: s_bdata_7_0_a   s_bdata_7_0_a_cZ stratix_lcell 
Inst: un1_psw_o_m_d_0_0[7]   un1_psw_o_m_d_0_0_7_ stratix_lcell 
Inst: un1_psw_o_m_d_0_0_a[7]   un1_psw_o_m_d_0_0_a_7_ stratix_lcell 
Inst: psw_o_i_m_d_0_0[2]   psw_o_i_m_d_0_0_2_ stratix_lcell 
Inst: psw_o_i_m_d_0_0_a[2]   psw_o_i_m_d_0_0_a_2_ stratix_lcell 
Inst: s_help_11_a[7]   s_help_11_a_7_ stratix_lcell 
Inst: s_bdata_6_0   s_bdata_6_0_cZ stratix_lcell 
Inst: s_bdata_6_0_a   s_bdata_6_0_a_cZ stratix_lcell 
Inst: s_help_11_3[7]   s_help_11_3_7_ stratix_lcell 
Inst: s_help_11_3_a[7]   s_help_11_3_a_7_ stratix_lcell 
Inst: s_data_13_0[7]   s_data_13_0_7_ stratix_lcell 
Inst: s_data_13_0_a[7]   s_data_13_0_a_7_ stratix_lcell 
Inst: s_help_11_a[6]   s_help_11_a_6_ stratix_lcell 
Inst: s_help_11_3[6]   s_help_11_3_6_ stratix_lcell 
Inst: s_help_11_3_a[6]   s_help_11_3_a_6_ stratix_lcell 
Inst: s_data_13_0[6]   s_data_13_0_6_ stratix_lcell 
Inst: s_data_13_0_a[6]   s_data_13_0_a_6_ stratix_lcell 
Inst: s_help_11_a[5]   s_help_11_a_5_ stratix_lcell 
Inst: s_data_13_0[5]   s_data_13_0_5_ stratix_lcell 
Inst: s_data_13_0_a[5]   s_data_13_0_a_5_ stratix_lcell 
Inst: s_help_11_a[4]   s_help_11_a_4_ stratix_lcell 
Inst: s_help_11_3[5]   s_help_11_3_5_ stratix_lcell 
Inst: s_help_11_3_a[5]   s_help_11_3_a_5_ stratix_lcell 
Inst: s_help_11_3[4]   s_help_11_3_4_ stratix_lcell 
Inst: s_help_11_3_a[4]   s_help_11_3_a_4_ stratix_lcell 
Inst: s_data_13_0[4]   s_data_13_0_4_ stratix_lcell 
Inst: s_data_13_0_a[4]   s_data_13_0_a_4_ stratix_lcell 
Inst: s_help_11_2[4]   s_help_11_2_4_ stratix_lcell 
Inst: s_adr_1_iv_0[6]   s_adr_1_iv_0_6_ stratix_lcell 
Inst: s_adr_1_iv_0_a[6]   s_adr_1_iv_0_a_6_ stratix_lcell 
Inst: gprbit_2_6_i_0_o2[0]   gprbit_2_6_i_0_o2_0_ stratix_lcell 
Inst: s_adr_1_iv[4]   s_adr_1_iv_4_ stratix_lcell 
Inst: s_adr_1_iv_a[4]   s_adr_1_iv_a_4_ stratix_lcell 
Inst: s_adr_0_iv_5_m8_0_a2_a   s_adr_0_iv_5_m8_0_a2_a_cZ stratix_lcell 
Inst: scon_0_10_a[0]   scon_0_10_a_0_ stratix_lcell 
Inst: gprbit_5_6_a[0]   gprbit_5_6_a_0_ stratix_lcell 
Inst: gprbit_1_6_a[0]   gprbit_1_6_a_0_ stratix_lcell 
Inst: s_help_11_sn_m7_i   s_help_11_sn_m7_i_cZ stratix_lcell 
Inst: gprbit_8_6_a[0]   gprbit_8_6_a_0_ stratix_lcell 
Inst: gprbit_13_6_a[0]   gprbit_13_6_a_0_ stratix_lcell 
Inst: gprbit_9_6_a[0]   gprbit_9_6_a_0_ stratix_lcell 
Inst: gprbit_12_6_a[0]   gprbit_12_6_a_0_ stratix_lcell 
Inst: gprbit_4_6_a[0]   gprbit_4_6_a_0_ stratix_lcell 
Inst: gprbit_0_6_a[0]   gprbit_0_6_a_0_ stratix_lcell 
Inst: s_help_11_sn_m4_0_a3   s_help_11_sn_m4_0_a3_cZ stratix_lcell 
Inst: p_wr_internal_reg.s_help32   p_wr_internal_reg_s_help32 stratix_lcell 
Inst: s_data_14_0_a[0]   s_data_14_0_a_0_ stratix_lcell 
Inst: s_adr_1_iv_0_0[6]   s_adr_1_iv_0_0_6_ stratix_lcell 
Inst: s_adr_1_iv_0_0_a[6]   s_adr_1_iv_0_0_a_6_ stratix_lcell 
Inst: s_help_11_a[3]   s_help_11_a_3_ stratix_lcell 
Inst: s_help_11_a[2]   s_help_11_a_2_ stratix_lcell 
Inst: s_help_11_a[1]   s_help_11_a_1_ stratix_lcell 
Inst: s_help_11_a[0]   s_help_11_a_0_ stratix_lcell 
Inst: psw_o_i_m_0_2[6]   psw_o_i_m_0_2_6_ stratix_lcell 
Inst: psw_o_i_m_0_2_a[6]   psw_o_i_m_0_2_a_6_ stratix_lcell 
Inst: s_adr_1_iv_1[4]   s_adr_1_iv_1_4_ stratix_lcell 
Inst: s_adr_1_iv_1_a[4]   s_adr_1_iv_1_a_4_ stratix_lcell 
Inst: s_adr_0_iv_5_m8_0_a2_0   s_adr_0_iv_5_m8_0_a2_0_cZ stratix_lcell 
Inst: s_data_3_0[5]   s_data_3_0_5_ stratix_lcell 
Inst: s_data_3_0_a[5]   s_data_3_0_a_5_ stratix_lcell 
Inst: s_help_11_3[0]   s_help_11_3_0_ stratix_lcell 
Inst: s_help_11_3[3]   s_help_11_3_3_ stratix_lcell 
Inst: s_help_11_3_a[3]   s_help_11_3_a_3_ stratix_lcell 
Inst: s_help_11_3[2]   s_help_11_3_2_ stratix_lcell 
Inst: s_help_11_3[1]   s_help_11_3_1_ stratix_lcell 
Inst: s_data_3_0[4]   s_data_3_0_4_ stratix_lcell 
Inst: s_data_3_0_a[4]   s_data_3_0_a_4_ stratix_lcell 
Inst: s_data_9_0[0]   s_data_9_0_0_ stratix_lcell 
Inst: s_data_9_0_a[0]   s_data_9_0_a_0_ stratix_lcell 
Inst: s_data_3_0[6]   s_data_3_0_6_ stratix_lcell 
Inst: s_data_3_0_a[6]   s_data_3_0_a_6_ stratix_lcell 
Inst: psw_o_i_m_d[1]   psw_o_i_m_d_1_ stratix_lcell 
Inst: p_wr_internal_reg.s_help32_2   p_wr_internal_reg_s_help32_2 stratix_lcell 
Inst: un1_regs_wr_en_i_4   un1_regs_wr_en_i_4_cZ stratix_lcell 
Inst: un1_regs_wr_en_i_4_a   un1_regs_wr_en_i_4_a_cZ stratix_lcell 
Inst: psw_o_i_m_c_d_0_s[6]   psw_o_i_m_c_d_0_s_6_ stratix_lcell 
Inst: psw_31_0_iv_0_8[3]   psw_31_0_iv_0_8_3_ stratix_lcell 
Inst: un1_gprbit_1528_90_a   un1_gprbit_1528_90_a_cZ stratix_lcell 
Inst: psw_31_1[5]   psw_31_1_5_ stratix_lcell 
Inst: psw_o_i_m_d_c[2]   psw_o_i_m_d_c_2_ stratix_lcell 
Inst: s_reg_data_u[4]   s_reg_data_u_4_ stratix_lcell 
Inst: s_reg_data_u_a[4]   s_reg_data_u_a_4_ stratix_lcell 
Inst: s_reg_data_u[6]   s_reg_data_u_6_ stratix_lcell 
Inst: s_reg_data_u_a[6]   s_reg_data_u_a_6_ stratix_lcell 
Inst: s_reg_data_u[5]   s_reg_data_u_5_ stratix_lcell 
Inst: s_reg_data_u_a[5]   s_reg_data_u_a_5_ stratix_lcell 
Inst: psw_31_1_0_0[5]   psw_31_1_0_0_5_ stratix_lcell 
Inst: psw_o_i_m_0_1[5]   psw_o_i_m_0_1_5_ stratix_lcell 
Inst: psw_o_i_m_0_1[4]   psw_o_i_m_0_1_4_ stratix_lcell 
Inst: psw_31_0_iv_0_6[3]   psw_31_0_iv_0_6_3_ stratix_lcell 
Inst: psw_31_0_iv_0_6_a[3]   psw_31_0_iv_0_6_a_3_ stratix_lcell 
Inst: psw_31_4_2[1]   psw_31_4_2_1_ stratix_lcell 
Inst: un1_regs_wr_en_i_5_0_1   un1_regs_wr_en_i_5_0_1_cZ stratix_lcell 
Inst: un1_regs_wr_en_i_5_0_1_a   un1_regs_wr_en_i_5_0_1_a_cZ stratix_lcell 
Inst: psw_31_0_iv_1tt_6_m1_e   psw_31_0_iv_1tt_6_m1_e_cZ stratix_lcell 
Inst: s_adr_1_iv_7[3]   s_adr_1_iv_7_3_ stratix_lcell 
Inst: psw_31_6_490_i_a2_0   psw_31_6_490_i_a2_0_cZ stratix_lcell 
Inst: s_reg_data_u[3]   s_reg_data_u_3_ stratix_lcell 
Inst: s_reg_data_u_a[3]   s_reg_data_u_a_3_ stratix_lcell 
Inst: s_reg_data_u[7]   s_reg_data_u_7_ stratix_lcell 
Inst: s_reg_data_u_a[7]   s_reg_data_u_a_7_ stratix_lcell 
Inst: s_reg_data_30[4]   s_reg_data_30_4_ stratix_lcell 
Inst: s_reg_data_30_a[4]   s_reg_data_30_a_4_ stratix_lcell 
Inst: s_reg_data_30[6]   s_reg_data_30_6_ stratix_lcell 
Inst: s_reg_data_30_a[6]   s_reg_data_30_a_6_ stratix_lcell 
Inst: s_reg_data_u[0]   s_reg_data_u_0_ stratix_lcell 
Inst: s_reg_data_u_a[0]   s_reg_data_u_a_0_ stratix_lcell 
Inst: s_reg_data_u[1]   s_reg_data_u_1_ stratix_lcell 
Inst: s_reg_data_u_a[1]   s_reg_data_u_a_1_ stratix_lcell 
Inst: s_reg_data_u[2]   s_reg_data_u_2_ stratix_lcell 
Inst: s_reg_data_u_a[2]   s_reg_data_u_a_2_ stratix_lcell 
Inst: un1_gprbit_1527_67_0_a   un1_gprbit_1527_67_0_a_cZ stratix_lcell 
Inst: bit_data_o_u   bit_data_o_u_0 stratix_lcell 
Inst: bit_data_o_u_a   bit_data_o_u_a_cZ stratix_lcell 
Inst: s_reg_data_30[5]   s_reg_data_30_5_ stratix_lcell 
Inst: s_reg_data_30_a[5]   s_reg_data_30_a_5_ stratix_lcell 
Inst: intpre_o_1_0   intpre_o_1_0_0 stratix_lcell 
Inst: s_bdata_3_0   s_bdata_3_0_cZ stratix_lcell 
Inst: psw_o_i_m_0_0[5]   psw_o_i_m_0_0_5_ stratix_lcell 
Inst: psw_o_i_m_0_0[4]   psw_o_i_m_0_0_4_ stratix_lcell 
Inst: psw_31_1_0[5]   psw_31_1_0_5_ stratix_lcell 
Inst: psw_31_0_iv_1tt_6_m1_e_2   psw_31_0_iv_1tt_6_m1_e_2_cZ stratix_lcell 
Inst: psw_31_0_iv_1tt_6_m1_e_2_a   psw_31_0_iv_1tt_6_m1_e_2_a_cZ stratix_lcell 
Inst: s_adr_2_iv_i_o3_1[1]   s_adr_2_iv_i_o3_1_1_ stratix_lcell 
Inst: s_adr_2_iv_i_o3_1_a[1]   s_adr_2_iv_i_o3_1_a_1_ stratix_lcell 
Inst: un1_gprbit_1527_93_a   un1_gprbit_1527_93_a_cZ stratix_lcell 
Inst: psw_o_m[7]   psw_o_m_7_ stratix_lcell 
Inst: psw_31_1[6]   psw_31_1_6_ stratix_lcell 
Inst: un1_un49_sp_1_0_a5_2   un1_un49_sp_1_0_a5_2_cZ stratix_lcell 
Inst: un1_un49_sp_1_0_a5_2_a   un1_un49_sp_1_0_a5_2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_47_0_o4_0   un1_gprbit_1527_47_0_o4_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_47_0_o4_0_a   un1_gprbit_1527_47_0_o4_0_a_cZ stratix_lcell 
Inst: psw_o_i_m_d_d[2]   psw_o_i_m_d_d_2_ stratix_lcell 
Inst: psw_o_i_m_d_d_a[2]   psw_o_i_m_d_d_a_2_ stratix_lcell 
Inst: un1_psw_o_m_d_d[7]   un1_psw_o_m_d_d_7_ stratix_lcell 
Inst: un1_psw_o_m_d_c[7]   un1_psw_o_m_d_c_7_ stratix_lcell 
Inst: un1_psw_o_m_d_c_a[7]   un1_psw_o_m_d_c_a_7_ stratix_lcell 
Inst: psw_o_i_m_c[1]   psw_o_i_m_c_1_ stratix_lcell 
Inst: un1_psw_o_m_c[7]   un1_psw_o_m_c_7_ stratix_lcell 
Inst: psw_o_i_m_c[2]   psw_o_i_m_c_2_ stratix_lcell 
Inst: intpre_o_1_0_a2   intpre_o_1_0_a2_cZ stratix_lcell 
Inst: intpre_o_1_0_a2_a   intpre_o_1_0_a2_a_cZ stratix_lcell 
Inst: psw_31_2[2]   psw_31_2_2_ stratix_lcell 
Inst: s_reg_data_31[3]   s_reg_data_31_3_ stratix_lcell 
Inst: s_reg_data_31[7]   s_reg_data_31_7_ stratix_lcell 
Inst: s_reg_data_31[0]   s_reg_data_31_0_ stratix_lcell 
Inst: s_reg_data_31[1]   s_reg_data_31_1_ stratix_lcell 
Inst: s_reg_data_31[2]   s_reg_data_31_2_ stratix_lcell 
Inst: bit_data_o_10   bit_data_o_10_cZ stratix_lcell 
Inst: bit_data_o_10_a   bit_data_o_10_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_74_0_0_a   un1_gprbit_1527_74_0_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1524_2   un1_gprbit_1524_2_cZ stratix_lcell 
Inst: intblock_o_0_a   intblock_o_0_a_cZ stratix_lcell 
Inst: psw_31_0_iv_0_3[3]   psw_31_0_iv_0_3_3_ stratix_lcell 
Inst: psw_31_0_iv_0_3_a[3]   psw_31_0_iv_0_3_a_3_ stratix_lcell 
Inst: s_adr_1_iv_7_3[3]   s_adr_1_iv_7_3_3_ stratix_lcell 
Inst: un1_gprbit_1527_23_i   un1_gprbit_1527_23_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_99_i   un1_gprbit_1527_99_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_99_i_a   un1_gprbit_1527_99_i_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_1   un1_gprbit_1527_1_cZ stratix_lcell 
Inst: un1_gprbit_1527_3   un1_gprbit_1527_3_cZ stratix_lcell 
Inst: un1_gprbit_1527_92_0_a2   un1_gprbit_1527_92_0_a2_cZ stratix_lcell 
Inst: ram_wr_o_i_i   ram_wr_o_i_i_0 stratix_lcell 
Inst: ram_wr_o_i_i_a   ram_wr_o_i_i_a_cZ stratix_lcell 
Inst: s_reg_data_sn_m38_0_2   s_reg_data_sn_m38_0_2_cZ stratix_lcell 
Inst: s_reg_data_sn_b14_0_2   s_reg_data_sn_b14_0_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_67_0_o4   un1_gprbit_1527_67_0_o4_cZ stratix_lcell 
Inst: psw_31_0[5]   psw_31_0_5_ stratix_lcell 
Inst: psw_31_0_a[5]   psw_31_0_a_5_ stratix_lcell 
Inst: un1_gprbit_1528_89   un1_gprbit_1528_89_cZ stratix_lcell 
Inst: un1_gprbit_1528_89_a   un1_gprbit_1528_89_a_cZ stratix_lcell 
Inst: scon_0_10_a[1]   scon_0_10_a_1_ stratix_lcell 
Inst: scon_0_10_a[2]   scon_0_10_a_2_ stratix_lcell 
Inst: scon_0_10_a[3]   scon_0_10_a_3_ stratix_lcell 
Inst: scon_0_10_a[4]   scon_0_10_a_4_ stratix_lcell 
Inst: scon_0_10_a[6]   scon_0_10_a_6_ stratix_lcell 
Inst: scon_0_10_a[7]   scon_0_10_a_7_ stratix_lcell 
Inst: s_reg_data_29[3]   s_reg_data_29_3_ stratix_lcell 
Inst: s_reg_data_29_a[3]   s_reg_data_29_a_3_ stratix_lcell 
Inst: s_reg_data_29[7]   s_reg_data_29_7_ stratix_lcell 
Inst: s_reg_data_29_a[7]   s_reg_data_29_a_7_ stratix_lcell 
Inst: s_reg_data_sn_m37_1   s_reg_data_sn_m37_1_cZ stratix_lcell 
Inst: s_reg_data_sn_m37_1_a   s_reg_data_sn_m37_1_a_cZ stratix_lcell 
Inst: s_reg_data_29[0]   s_reg_data_29_0_ stratix_lcell 
Inst: s_reg_data_29_a[0]   s_reg_data_29_a_0_ stratix_lcell 
Inst: s_reg_data_29[1]   s_reg_data_29_1_ stratix_lcell 
Inst: s_reg_data_29_a[1]   s_reg_data_29_a_1_ stratix_lcell 
Inst: s_reg_data_29[2]   s_reg_data_29_2_ stratix_lcell 
Inst: s_reg_data_29_a[2]   s_reg_data_29_a_2_ stratix_lcell 
Inst: un1_gprbit_1527_49_0_a3   un1_gprbit_1527_49_0_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_73_0_a3   un1_gprbit_1527_73_0_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_73_0_a3_a   un1_gprbit_1527_73_0_a3_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_91_0_a3   un1_gprbit_1527_91_0_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_91_0_a3_a   un1_gprbit_1527_91_0_a3_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_114_0_a3   un1_gprbit_1527_114_0_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_114_0_a3_a   un1_gprbit_1527_114_0_a3_a_cZ stratix_lcell 
Inst: gprbit_2_6_i_o2[1]   gprbit_2_6_i_o2_1_ stratix_lcell 
Inst: gprbit_2_6_i_o2_a[1]   gprbit_2_6_i_o2_a_1_ stratix_lcell 
Inst: gprbit_2_6_i_o2[3]   gprbit_2_6_i_o2_3_ stratix_lcell 
Inst: un1_gprbit_1527_61_0_a3_0_a2   un1_gprbit_1527_61_0_a3_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_61_0_a3_0_a2_a   un1_gprbit_1527_61_0_a3_0_a2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_62_0_a3_0_a2   un1_gprbit_1527_62_0_a3_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_58_0_a3   un1_gprbit_1527_58_0_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_44_i_i_a2   un1_gprbit_1527_44_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_72_i_i_a2   un1_gprbit_1527_72_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_77_0_0_a   un1_gprbit_1527_77_0_0_a_cZ stratix_lcell 
Inst: tcon_0_13_a[7]   tcon_0_13_a_7_ stratix_lcell 
Inst: tcon_0_13_a[4]   tcon_0_13_a_4_ stratix_lcell 
Inst: tcon_0_13_a[1]   tcon_0_13_a_1_ stratix_lcell 
Inst: gprbit_2_6_i_o2[2]   gprbit_2_6_i_o2_2_ stratix_lcell 
Inst: bit_data_o_8   bit_data_o_8_cZ stratix_lcell 
Inst: bit_data_o_8_a   bit_data_o_8_a_cZ stratix_lcell 
Inst: s_reg_data_sn_m23_1   s_reg_data_sn_m23_1_cZ stratix_lcell 
Inst: s_reg_data_sn_m23_1_a   s_reg_data_sn_m23_1_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_83_i   un1_gprbit_1527_83_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_83_i_a   un1_gprbit_1527_83_i_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_102_i   un1_gprbit_1527_102_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_102_i_a   un1_gprbit_1527_102_i_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_64_0_a3_0_a2   un1_gprbit_1527_64_0_a3_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_75_0_a3   un1_gprbit_1527_75_0_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_63_0_a3   un1_gprbit_1527_63_0_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_48_0_a3   un1_gprbit_1527_48_0_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_85_0_0_a   un1_gprbit_1527_85_0_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_53_0_a   un1_gprbit_1527_53_0_a_cZ stratix_lcell 
Inst: p_write_ram.b41_i_o3   p_write_ram_b41_i_o3 stratix_lcell 
Inst: un1_regs_wr_en_i_6_i_o2_d_s   un1_regs_wr_en_i_6_i_o2_d_s_cZ stratix_lcell 
Inst: un1_regs_wr_en_i_6_i_o2_d_s_a   un1_regs_wr_en_i_6_i_o2_d_s_a_cZ stratix_lcell 
Inst: psw_31_0_iv_0_5[3]   psw_31_0_iv_0_5_3_ stratix_lcell 
Inst: psw_31_0_iv_0_5_a[3]   psw_31_0_iv_0_5_a_3_ stratix_lcell 
Inst: un1_un49_sp_1_0_a5_2_1   un1_un49_sp_1_0_a5_2_1_cZ stratix_lcell 
Inst: un1_un49_sp_1_0_a5_2_1_a   un1_un49_sp_1_0_a5_2_1_a_cZ stratix_lcell 
Inst: psw_31_1_s_0[7]   psw_31_1_s_0_7_ stratix_lcell 
Inst: psw_31_1_s_0[2]   psw_31_1_s_0_2_ stratix_lcell 
Inst: psw_31_1_s_0_a[2]   psw_31_1_s_0_a_2_ stratix_lcell 
Inst: un1_gprbit_1527_67_0_a3_2   un1_gprbit_1527_67_0_a3_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_67_0_a3_2_a   un1_gprbit_1527_67_0_a3_2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_23_i_2   un1_gprbit_1527_23_i_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_23_i_2_a   un1_gprbit_1527_23_i_2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_116_0_a2_0_0   un1_gprbit_1527_116_0_a2_0_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_116_0_a2_0_0_a   un1_gprbit_1527_116_0_a2_0_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_110_0_a2_0_0   un1_gprbit_1527_110_0_a2_0_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_110_0_a2_0_0_a   un1_gprbit_1527_110_0_a2_0_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_98_0_a2_2   un1_gprbit_1527_98_0_a2_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_98_0_a2_2_a   un1_gprbit_1527_98_0_a2_2_a_cZ stratix_lcell 
Inst: s_adr_2_iv_5[0]   s_adr_2_iv_5_0_ stratix_lcell 
Inst: s_adr_2_iv_5_a[0]   s_adr_2_iv_5_a_0_ stratix_lcell 
Inst: s_adr_1_iv_7_5[3]   s_adr_1_iv_7_5_3_ stratix_lcell 
Inst: s_adr_2_iv_5[2]   s_adr_2_iv_5_2_ stratix_lcell 
Inst: s_adr_2_iv_5_a[2]   s_adr_2_iv_5_a_2_ stratix_lcell 
Inst: s_reg_data_sn_b14_0_2_2   s_reg_data_sn_b14_0_2_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_14   un1_gprbit_1527_14_cZ stratix_lcell 
Inst: un1_gprbit_1527_14_a   un1_gprbit_1527_14_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_5_i   un1_gprbit_1527_5_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_5_i_a   un1_gprbit_1527_5_i_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_19   un1_gprbit_1527_19_cZ stratix_lcell 
Inst: un1_gprbit_1527_19_a   un1_gprbit_1527_19_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_82_i_i_a2   un1_gprbit_1527_82_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_82_i_i_a2_a   un1_gprbit_1527_82_i_i_a2_a_cZ stratix_lcell 
Inst: un1_regs_wr_en_i_5_0_a2_2   un1_regs_wr_en_i_5_0_a2_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_25_0_a3   un1_gprbit_1527_25_0_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_25_0_a3_a   un1_gprbit_1527_25_0_a3_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_35_0_a3   un1_gprbit_1527_35_0_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_35_0_a3_a   un1_gprbit_1527_35_0_a3_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_95_i   un1_gprbit_1527_95_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_95_i_a   un1_gprbit_1527_95_i_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_37_i_i_a2   un1_gprbit_1527_37_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_37_i_i_a2_a   un1_gprbit_1527_37_i_i_a2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_98_0_a2_0   un1_gprbit_1527_98_0_a2_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_98_0_a2_0_a   un1_gprbit_1527_98_0_a2_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_74_0_0_a2_1_a2   un1_gprbit_1527_74_0_0_a2_1_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_74_0_0_a2_1_a2_a   un1_gprbit_1527_74_0_0_a2_1_a2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_10   un1_gprbit_1527_10_cZ stratix_lcell 
Inst: un1_gprbit_1527_10_a   un1_gprbit_1527_10_a_cZ stratix_lcell 
Inst: p_write_ram.b42   p_write_ram_b42 stratix_lcell 
Inst: p_write_ram.b42_a   p_write_ram_b42_a stratix_lcell 
Inst: p_write_ram.un9_s_command   p_write_ram_un9_s_command stratix_lcell 
Inst: p_write_ram.un9_s_command_a   p_write_ram_un9_s_command_a stratix_lcell 
Inst: p_write_ram.un1_command_o_4   p_write_ram_un1_command_o_4 stratix_lcell 
Inst: p_write_ram.un1_command_o_4_a   p_write_ram_un1_command_o_4_a stratix_lcell 
Inst: psw_31_0_iv_1_6_m4_e   psw_31_0_iv_1_6_m4_e_cZ stratix_lcell 
Inst: un1_gprbit_1527_112_0_a2   un1_gprbit_1527_112_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_112_0_a2_a   un1_gprbit_1527_112_0_a2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_78_i   un1_gprbit_1527_78_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_78_i_a   un1_gprbit_1527_78_i_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_94_i   un1_gprbit_1527_94_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_94_i_a   un1_gprbit_1527_94_i_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_108_i_i_a2   un1_gprbit_1527_108_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_108_i_i_a2_a   un1_gprbit_1527_108_i_i_a2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_104_i   un1_gprbit_1527_104_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_104_i_a   un1_gprbit_1527_104_i_a_cZ stratix_lcell 
Inst: scon_0_10_0[5]   scon_0_10_0_5_ stratix_lcell 
Inst: scon_0_10_0_a[5]   scon_0_10_0_a_5_ stratix_lcell 
Inst: sp_11_a[1]   sp_11_a_1_ stratix_lcell 
Inst: sp_11_a[2]   sp_11_a_2_ stratix_lcell 
Inst: sp_11_a[3]   sp_11_a_3_ stratix_lcell 
Inst: s_bdata_i_m   s_bdata_i_m_cZ stratix_lcell 
Inst: rom_data_i_m[0]   rom_data_i_m_0_ stratix_lcell 
Inst: rom_data_i_m_a[0]   rom_data_i_m_a_0_ stratix_lcell 
Inst: s_reg_data_27[3]   s_reg_data_27_3_ stratix_lcell 
Inst: s_reg_data_27[7]   s_reg_data_27_7_ stratix_lcell 
Inst: s_reg_data_27[1]   s_reg_data_27_1_ stratix_lcell 
Inst: s_reg_data_27[2]   s_reg_data_27_2_ stratix_lcell 
Inst: gprbit_4_6_a[1]   gprbit_4_6_a_1_ stratix_lcell 
Inst: gprbit_4_6_a[2]   gprbit_4_6_a_2_ stratix_lcell 
Inst: gprbit_5_6_a[1]   gprbit_5_6_a_1_ stratix_lcell 
Inst: gprbit_5_6_a[2]   gprbit_5_6_a_2_ stratix_lcell 
Inst: gprbit_5_6_a[3]   gprbit_5_6_a_3_ stratix_lcell 
Inst: gprbit_8_6_a[1]   gprbit_8_6_a_1_ stratix_lcell 
Inst: gprbit_8_6_a[3]   gprbit_8_6_a_3_ stratix_lcell 
Inst: gprbit_9_6_a[1]   gprbit_9_6_a_1_ stratix_lcell 
Inst: gprbit_9_6_a[2]   gprbit_9_6_a_2_ stratix_lcell 
Inst: gprbit_9_6_a[3]   gprbit_9_6_a_3_ stratix_lcell 
Inst: gprbit_13_6_a[1]   gprbit_13_6_a_1_ stratix_lcell 
Inst: gprbit_13_6_a[2]   gprbit_13_6_a_2_ stratix_lcell 
Inst: gprbit_13_6_a[3]   gprbit_13_6_a_3_ stratix_lcell 
Inst: gprbit_0_6_a[1]   gprbit_0_6_a_1_ stratix_lcell 
Inst: gprbit_0_6_a[3]   gprbit_0_6_a_3_ stratix_lcell 
Inst: gprbit_1_6_a[1]   gprbit_1_6_a_1_ stratix_lcell 
Inst: gprbit_1_6_a[2]   gprbit_1_6_a_2_ stratix_lcell 
Inst: gprbit_1_6_a[3]   gprbit_1_6_a_3_ stratix_lcell 
Inst: s_reg_data_27_i_m2[0]   s_reg_data_27_i_m2_0_ stratix_lcell 
Inst: un1_gprbit_1527_34_i_i_a2   un1_gprbit_1527_34_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_28_i_i_a2   un1_gprbit_1527_28_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_52_i   un1_gprbit_1527_52_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_52_i_a   un1_gprbit_1527_52_i_a_cZ stratix_lcell 
Inst: rom_data_i_m[2]   rom_data_i_m_2_ stratix_lcell 
Inst: rom_data_i_m_a[2]   rom_data_i_m_a_2_ stratix_lcell 
Inst: psw_31_1_513_0_a2   psw_31_1_513_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1528_46_0_a2   un1_gprbit_1528_46_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_30   un1_gprbit_1527_30_cZ stratix_lcell 
Inst: s_data_i_m[1]   s_data_i_m_1_ stratix_lcell 
Inst: un1_gprbit_1527_47_0_o4   un1_gprbit_1527_47_0_o4_cZ stratix_lcell 
Inst: un1_gprbit_1527_88_i   un1_gprbit_1527_88_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_88_i_a   un1_gprbit_1527_88_i_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_50_a   un1_gprbit_1527_50_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_46_a   un1_gprbit_1527_46_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_52_i_o3   un1_gprbit_1527_52_i_o3_cZ stratix_lcell 
Inst: un1_gprbit_1527_43_a   un1_gprbit_1527_43_a_cZ stratix_lcell 
Inst: tcon_0_13_0[6]   tcon_0_13_0_6_ stratix_lcell 
Inst: tcon_0_13_0_a[6]   tcon_0_13_0_a_6_ stratix_lcell 
Inst: tcon_0_13_0[5]   tcon_0_13_0_5_ stratix_lcell 
Inst: tcon_0_13_0_a[5]   tcon_0_13_0_a_5_ stratix_lcell 
Inst: tcon_0_13_0[3]   tcon_0_13_0_3_ stratix_lcell 
Inst: tcon_0_13_0_a[3]   tcon_0_13_0_a_3_ stratix_lcell 
Inst: tcon_0_13_0[2]   tcon_0_13_0_2_ stratix_lcell 
Inst: tcon_0_13_0_a[2]   tcon_0_13_0_a_2_ stratix_lcell 
Inst: tcon_0_13_0[0]   tcon_0_13_0_0_ stratix_lcell 
Inst: tcon_0_13_0_a[0]   tcon_0_13_0_a_0_ stratix_lcell 
Inst: bit_data_o_7   bit_data_o_7_cZ stratix_lcell 
Inst: s_reg_data_sn_m29   s_reg_data_sn_m29_cZ stratix_lcell 
Inst: s_reg_data_sn_m29_a   s_reg_data_sn_m29_a_cZ stratix_lcell 
Inst: un1_gprbit_1528_70_0_a2   un1_gprbit_1528_70_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_107_i   un1_gprbit_1527_107_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_107_i_a   un1_gprbit_1527_107_i_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_48_0_o4   un1_gprbit_1527_48_0_o4_cZ stratix_lcell 
Inst: un1_gprbit_1527_113_i   un1_gprbit_1527_113_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_113_i_a   un1_gprbit_1527_113_i_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_65_a   un1_gprbit_1527_65_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_69_0_a   un1_gprbit_1527_69_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_97_0_a   un1_gprbit_1527_97_0_a_cZ stratix_lcell 
Inst: gprbit_8_6_a[2]   gprbit_8_6_a_2_ stratix_lcell 
Inst: intpre_o_1_0_a4_1   intpre_o_1_0_a4_1_cZ stratix_lcell 
Inst: intpre_o_1_0_a4_1_a   intpre_o_1_0_a4_1_a_cZ stratix_lcell 
Inst: gprbit_12_6_a[3]   gprbit_12_6_a_3_ stratix_lcell 
Inst: gprbit_12_6_a[2]   gprbit_12_6_a_2_ stratix_lcell 
Inst: gprbit_12_6_a[1]   gprbit_12_6_a_1_ stratix_lcell 
Inst: gprbit_4_6_a[3]   gprbit_4_6_a_3_ stratix_lcell 
Inst: un1_gprbit_1527_81_0_a   un1_gprbit_1527_81_0_a_cZ stratix_lcell 
Inst: psw_31_2[7]   psw_31_2_7_ stratix_lcell 
Inst: gprbit_0_6_a[2]   gprbit_0_6_a_2_ stratix_lcell 
Inst: s_bdata_i_m_0   s_bdata_i_m_0_cZ stratix_lcell 
Inst: s_bdata_i_m_0_a   s_bdata_i_m_0_a_cZ stratix_lcell 
Inst: un1_regs_wr_en_i_6_i_o2_c_s   un1_regs_wr_en_i_6_i_o2_c_s_cZ stratix_lcell 
Inst: un1_gprbit_1528_23_0   un1_gprbit_1528_23_0_cZ stratix_lcell 
Inst: un1_gprbit_1528_23_0_a   un1_gprbit_1528_23_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_74_0_0_a2_0_1   un1_gprbit_1527_74_0_0_a2_0_1_cZ stratix_lcell 
Inst: un1_gprbit_1527_74_0_0_a2_0_1_a   un1_gprbit_1527_74_0_0_a2_0_1_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_92_0_a2_0_0   un1_gprbit_1527_92_0_a2_0_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_92_0_a2_0_0_a   un1_gprbit_1527_92_0_a2_0_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_99_i_2   un1_gprbit_1527_99_i_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_99_i_2_a   un1_gprbit_1527_99_i_2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_1_1_2   un1_gprbit_1527_1_1_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_110_0_a2_0_0_0   un1_gprbit_1527_110_0_a2_0_0_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_110_0_a2_0_0_0_a   un1_gprbit_1527_110_0_a2_0_0_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_112_0_a2_0_1   un1_gprbit_1527_112_0_a2_0_1_cZ stratix_lcell 
Inst: un1_gprbit_1527_112_0_a2_0_1_a   un1_gprbit_1527_112_0_a2_0_1_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_116_0_a2_0_1   un1_gprbit_1527_116_0_a2_0_1_cZ stratix_lcell 
Inst: un1_gprbit_1527_116_0_a2_0_1_a   un1_gprbit_1527_116_0_a2_0_1_a_cZ stratix_lcell 
Inst: un1_gprbit_1528_4_1   un1_gprbit_1528_4_1_cZ stratix_lcell 
Inst: un1_gprbit_1528_4_1_a   un1_gprbit_1528_4_1_a_cZ stratix_lcell 
Inst: s_adr_1_iv_3[4]   s_adr_1_iv_3_4_ stratix_lcell 
Inst: s_adr_1_iv_2[4]   s_adr_1_iv_2_4_ stratix_lcell 
Inst: s_adr_1_iv_2_a[4]   s_adr_1_iv_2_a_4_ stratix_lcell 
Inst: s_adr_2_iv_2[0]   s_adr_2_iv_2_0_ stratix_lcell 
Inst: s_adr_2_iv_1[0]   s_adr_2_iv_1_0_ stratix_lcell 
Inst: s_adr_0_iv_5_m8_0_a2_1   s_adr_0_iv_5_m8_0_a2_1_cZ stratix_lcell 
Inst: s_adr_1_iv_7_2[3]   s_adr_1_iv_7_2_3_ stratix_lcell 
Inst: s_adr_1_iv_7_2_a[3]   s_adr_1_iv_7_2_a_3_ stratix_lcell 
Inst: s_adr_1_iv_7_1[3]   s_adr_1_iv_7_1_3_ stratix_lcell 
Inst: s_adr_1_iv_7_1_a[3]   s_adr_1_iv_7_1_a_3_ stratix_lcell 
Inst: s_adr_2_iv_2[2]   s_adr_2_iv_2_2_ stratix_lcell 
Inst: s_adr_2_iv_1[2]   s_adr_2_iv_1_2_ stratix_lcell 
Inst: s_adr_2_iv_i_o3_2[1]   s_adr_2_iv_i_o3_2_1_ stratix_lcell 
Inst: un1_gprbit_1527_67_0_o4_2   un1_gprbit_1527_67_0_o4_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_67_0_o4_2_a   un1_gprbit_1527_67_0_o4_2_a_cZ stratix_lcell 
Inst: s_reg_data_sn_m38_0_2_0   s_reg_data_sn_m38_0_2_0_cZ stratix_lcell 
Inst: s_reg_data_sn_m38_0_2_0_a   s_reg_data_sn_m38_0_2_0_a_cZ stratix_lcell 
Inst: psw_31_0_iv_0_o3_0[3]   psw_31_0_iv_0_o3_0_3_ stratix_lcell 
Inst: psw_31_0_iv_0_o3_0_a[3]   psw_31_0_iv_0_o3_0_a_3_ stratix_lcell 
Inst: un1_gprbit_1528_75_0_a2   un1_gprbit_1528_75_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_85_0_0_a2_0   un1_gprbit_1527_85_0_0_a2_0_cZ stratix_lcell 
Inst: G_368   G_368_cZ stratix_lcell 
Inst: G_368_a   G_368_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_27_0_a2   un1_gprbit_1527_27_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1528_58_0_a2   un1_gprbit_1528_58_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_20   un1_gprbit_1527_20_cZ stratix_lcell 
Inst: un1_gprbit_1527_20_a   un1_gprbit_1527_20_a_cZ stratix_lcell 
Inst: un1_gprbit_1528_44   un1_gprbit_1528_44_cZ stratix_lcell 
Inst: un1_gprbit_1527_95_i_1   un1_gprbit_1527_95_i_1_cZ stratix_lcell 
Inst: s_reg_data_sn_m26_0   s_reg_data_sn_m26_0_cZ stratix_lcell 
Inst: s_reg_data_sn_m26_0_a   s_reg_data_sn_m26_0_a_cZ stratix_lcell 
Inst: s_reg_data_sn_b14_0_a5   s_reg_data_sn_b14_0_a5_cZ stratix_lcell 
Inst: s_reg_data_sn_b14_0_a5_a   s_reg_data_sn_b14_0_a5_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_4_i   un1_gprbit_1527_4_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_41_0_a2   un1_gprbit_1527_41_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_111_0_a2   un1_gprbit_1527_111_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_111_0_a2_a   un1_gprbit_1527_111_0_a2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_24_i_i_a2   un1_gprbit_1527_24_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_24_i_i_a2_a   un1_gprbit_1527_24_i_i_a2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_105_i_i_a2   un1_gprbit_1527_105_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_105_i_i_a2_a   un1_gprbit_1527_105_i_i_a2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_36_0_a3_0_a2   un1_gprbit_1527_36_0_a3_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_36_0_a3_0_a2_a   un1_gprbit_1527_36_0_a3_0_a2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_33_i_i_a2   un1_gprbit_1527_33_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_33_i_i_a2_a   un1_gprbit_1527_33_i_i_a2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_29_i_i_a2   un1_gprbit_1527_29_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_61_0_a2   un1_gprbit_1527_61_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_67_0_o2_2   un1_gprbit_1527_67_0_o2_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_66_i_i_a2   un1_gprbit_1527_66_i_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_66_i_i_a2_a   un1_gprbit_1527_66_i_i_a2_a_cZ stratix_lcell 
Inst: un1_gprbit_1528_55_0_a2   un1_gprbit_1528_55_0_a2_cZ stratix_lcell 
Inst: p_readram.un52_s_preadr   p_readram_un52_s_preadr stratix_lcell 
Inst: p_readram.un52_s_preadr_a   p_readram_un52_s_preadr_a stratix_lcell 
Inst: un1_gprbit_1527_15   un1_gprbit_1527_15_cZ stratix_lcell 
Inst: un1_gprbit_1527_15_a   un1_gprbit_1527_15_a_cZ stratix_lcell 
Inst: p_write_ram.sp17   p_write_ram_sp17 stratix_lcell 
Inst: p_write_ram.sp17_a   p_write_ram_sp17_a stratix_lcell 
Inst: un1_s_reti   un1_s_reti_1 stratix_lcell 
Inst: un1_regs_wr_en_i_6_i_a2_0   un1_regs_wr_en_i_6_i_a2_0_cZ stratix_lcell 
Inst: un1_regs_wr_en_i_6_i_a2_0_a   un1_regs_wr_en_i_6_i_a2_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_2_0_a2   un1_gprbit_1527_2_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_2_0_a2_a   un1_gprbit_1527_2_0_a2_a_cZ stratix_lcell 
Inst: s_reg_data_sn_b11_0_2   s_reg_data_sn_b11_0_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_48_0_a2   un1_gprbit_1527_48_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_26_i_i_a2   un1_gprbit_1527_26_i_i_a2_cZ stratix_lcell 
Inst: pc_comb_11_a[5]   pc_comb_11_a_5_ stratix_lcell 
Inst: pc_comb_11_a[10]   pc_comb_11_a_10_ stratix_lcell 
Inst: pc_comb_11_a[13]   pc_comb_11_a_13_ stratix_lcell 
Inst: s_reg_data_22[3]   s_reg_data_22_3_ stratix_lcell 
Inst: s_reg_data_22_a[3]   s_reg_data_22_a_3_ stratix_lcell 
Inst: s_reg_data_21[4]   s_reg_data_21_4_ stratix_lcell 
Inst: s_reg_data_21_a[4]   s_reg_data_21_a_4_ stratix_lcell 
Inst: s_reg_data_21[6]   s_reg_data_21_6_ stratix_lcell 
Inst: s_reg_data_21_a[6]   s_reg_data_21_a_6_ stratix_lcell 
Inst: s_reg_data_22[1]   s_reg_data_22_1_ stratix_lcell 
Inst: s_reg_data_22_a[1]   s_reg_data_22_a_1_ stratix_lcell 
Inst: gprbit_4_6_a[4]   gprbit_4_6_a_4_ stratix_lcell 
Inst: gprbit_4_6_a[5]   gprbit_4_6_a_5_ stratix_lcell 
Inst: gprbit_4_6_a[7]   gprbit_4_6_a_7_ stratix_lcell 
Inst: gprbit_5_6_a[4]   gprbit_5_6_a_4_ stratix_lcell 
Inst: gprbit_5_6_a[5]   gprbit_5_6_a_5_ stratix_lcell 
Inst: gprbit_5_6_a[6]   gprbit_5_6_a_6_ stratix_lcell 
Inst: gprbit_5_6_a[7]   gprbit_5_6_a_7_ stratix_lcell 
Inst: gprbit_8_6_a[4]   gprbit_8_6_a_4_ stratix_lcell 
Inst: gprbit_8_6_a[6]   gprbit_8_6_a_6_ stratix_lcell 
Inst: gprbit_9_6_a[4]   gprbit_9_6_a_4_ stratix_lcell 
Inst: gprbit_9_6_a[5]   gprbit_9_6_a_5_ stratix_lcell 
Inst: gprbit_9_6_a[6]   gprbit_9_6_a_6_ stratix_lcell 
Inst: gprbit_9_6_a[7]   gprbit_9_6_a_7_ stratix_lcell 
Inst: gprbit_13_6_a[4]   gprbit_13_6_a_4_ stratix_lcell 
Inst: gprbit_13_6_a[5]   gprbit_13_6_a_5_ stratix_lcell 
Inst: gprbit_13_6_a[6]   gprbit_13_6_a_6_ stratix_lcell 
Inst: gprbit_13_6_a[7]   gprbit_13_6_a_7_ stratix_lcell 
Inst: gprbit_0_6_a[4]   gprbit_0_6_a_4_ stratix_lcell 
Inst: gprbit_1_6_a[4]   gprbit_1_6_a_4_ stratix_lcell 
Inst: gprbit_1_6_a[6]   gprbit_1_6_a_6_ stratix_lcell 
Inst: gprbit_1_6_a[7]   gprbit_1_6_a_7_ stratix_lcell 
Inst: G_370   G_370_cZ stratix_lcell 
Inst: G_371   G_371_cZ stratix_lcell 
Inst: G_371_a   G_371_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_54_i   un1_gprbit_1527_54_i_cZ stratix_lcell 
Inst: gprbit_2_6_i_o2[7]   gprbit_2_6_i_o2_7_ stratix_lcell 
Inst: gprbit_2_6_i_m3_a[4]   gprbit_2_6_i_m3_a_4_ stratix_lcell 
Inst: gprbit_2_6_i_m3_a[5]   gprbit_2_6_i_m3_a_5_ stratix_lcell 
Inst: gprbit_2_6_i_m3_a[6]   gprbit_2_6_i_m3_a_6_ stratix_lcell 
Inst: gprbit_3_6_i_m3_a[4]   gprbit_3_6_i_m3_a_4_ stratix_lcell 
Inst: gprbit_3_6_i_m3_a[6]   gprbit_3_6_i_m3_a_6_ stratix_lcell 
Inst: gprbit_6_6_i_m3_a[4]   gprbit_6_6_i_m3_a_4_ stratix_lcell 
Inst: gprbit_6_6_i_m3_a[5]   gprbit_6_6_i_m3_a_5_ stratix_lcell 
Inst: gprbit_6_6_i_m3_a[6]   gprbit_6_6_i_m3_a_6_ stratix_lcell 
Inst: gprbit_7_6_i_m3_a[4]   gprbit_7_6_i_m3_a_4_ stratix_lcell 
Inst: gprbit_7_6_i_m3_a[6]   gprbit_7_6_i_m3_a_6_ stratix_lcell 
Inst: gprbit_10_6_i_m3_a[4]   gprbit_10_6_i_m3_a_4_ stratix_lcell 
Inst: gprbit_10_6_i_m3_a[5]   gprbit_10_6_i_m3_a_5_ stratix_lcell 
Inst: gprbit_10_6_i_m3_a[6]   gprbit_10_6_i_m3_a_6_ stratix_lcell 
Inst: gprbit_11_6_i_m3_a[4]   gprbit_11_6_i_m3_a_4_ stratix_lcell 
Inst: gprbit_11_6_i_m3_a[5]   gprbit_11_6_i_m3_a_5_ stratix_lcell 
Inst: gprbit_11_6_i_m3_a[6]   gprbit_11_6_i_m3_a_6_ stratix_lcell 
Inst: gprbit_14_6_i_m3_a[4]   gprbit_14_6_i_m3_a_4_ stratix_lcell 
Inst: gprbit_14_6_i_m3_a[5]   gprbit_14_6_i_m3_a_5_ stratix_lcell 
Inst: gprbit_14_6_i_m3_a[6]   gprbit_14_6_i_m3_a_6_ stratix_lcell 
Inst: gprbit_15_6_i_m3_a[4]   gprbit_15_6_i_m3_a_4_ stratix_lcell 
Inst: gprbit_15_6_i_m3_a[6]   gprbit_15_6_i_m3_a_6_ stratix_lcell 
Inst: s_reg_data_22_i_m3[2]   s_reg_data_22_i_m3_2_ stratix_lcell 
Inst: s_reg_data_22_i_m3_a[2]   s_reg_data_22_i_m3_a_2_ stratix_lcell 
Inst: s_reg_data_27_i_m2_0[0]   s_reg_data_27_i_m2_0_0_ stratix_lcell 
Inst: s_reg_data_27_i_m2_0_a[0]   s_reg_data_27_i_m2_0_a_0_ stratix_lcell 
Inst: G_365   G_365_cZ stratix_lcell 
Inst: G_362   G_362_cZ stratix_lcell 
Inst: G_362_a   G_362_a_cZ stratix_lcell 
Inst: pc_comb_11_a[12]   pc_comb_11_a_12_ stratix_lcell 
Inst: s_data_14_0_a[1]   s_data_14_0_a_1_ stratix_lcell 
Inst: s_data_14_0_a[3]   s_data_14_0_a_3_ stratix_lcell 
Inst: s_data_14_0_a[2]   s_data_14_0_a_2_ stratix_lcell 
Inst: bit_data_o_11   bit_data_o_11_cZ stratix_lcell 
Inst: bit_data_o_11_a   bit_data_o_11_a_cZ stratix_lcell 
Inst: bit_data_o_4   bit_data_o_4_cZ stratix_lcell 
Inst: bit_data_o_4_a   bit_data_o_4_a_cZ stratix_lcell 
Inst: s_reg_data_22[7]   s_reg_data_22_7_ stratix_lcell 
Inst: s_reg_data_22_a[7]   s_reg_data_22_a_7_ stratix_lcell 
Inst: s_reg_data_21[5]   s_reg_data_21_5_ stratix_lcell 
Inst: s_reg_data_21_a[5]   s_reg_data_21_a_5_ stratix_lcell 
Inst: gprbit_15_6_i_m3_a[5]   gprbit_15_6_i_m3_a_5_ stratix_lcell 
Inst: gprbit_7_6_i_m3_a[5]   gprbit_7_6_i_m3_a_5_ stratix_lcell 
Inst: gprbit_3_6_i_m3_a[5]   gprbit_3_6_i_m3_a_5_ stratix_lcell 
Inst: gprbit_1_6_a[5]   gprbit_1_6_a_5_ stratix_lcell 
Inst: s_reg_data_sn_m20_1   s_reg_data_sn_m20_1_cZ stratix_lcell 
Inst: s_reg_data_sn_m20_1_a   s_reg_data_sn_m20_1_a_cZ stratix_lcell 
Inst: gprbit_0_6_a[5]   gprbit_0_6_a_5_ stratix_lcell 
Inst: gprbit_12_6_a[5]   gprbit_12_6_a_5_ stratix_lcell 
Inst: gprbit_8_6_a[5]   gprbit_8_6_a_5_ stratix_lcell 
Inst: pc_comb_11_a[7]   pc_comb_11_a_7_ stratix_lcell 
Inst: s_adr_2_iv_i_m3[1]   s_adr_2_iv_i_m3_1_ stratix_lcell 
Inst: s_adr_2_iv_i_m3_a[1]   s_adr_2_iv_i_m3_a_1_ stratix_lcell 
Inst: gprbit_12_6_a[7]   gprbit_12_6_a_7_ stratix_lcell 
Inst: gprbit_12_6_a[6]   gprbit_12_6_a_6_ stratix_lcell 
Inst: gprbit_12_6_a[4]   gprbit_12_6_a_4_ stratix_lcell 
Inst: gprbit_4_6_a[6]   gprbit_4_6_a_6_ stratix_lcell 
Inst: pc_comb_11_a[4]   pc_comb_11_a_4_ stratix_lcell 
Inst: pc_comb_11_a[8]   pc_comb_11_a_8_ stratix_lcell 
Inst: pc_comb_11_a[0]   pc_comb_11_a_0_ stratix_lcell 
Inst: pc_comb_11_a[2]   pc_comb_11_a_2_ stratix_lcell 
Inst: pc_comb_11_a[11]   pc_comb_11_a_11_ stratix_lcell 
Inst: pc_comb_11_a[9]   pc_comb_11_a_9_ stratix_lcell 
Inst: pc_comb_11_a[6]   pc_comb_11_a_6_ stratix_lcell 
Inst: pc_comb_11_a[1]   pc_comb_11_a_1_ stratix_lcell 
Inst: p_write_ram.un1_command_o_2   p_write_ram_un1_command_o_2 stratix_lcell 
Inst: p_write_ram.un1_command_o_2_a   p_write_ram_un1_command_o_2_a stratix_lcell 
Inst: gprbit_0_6_a[7]   gprbit_0_6_a_7_ stratix_lcell 
Inst: gprbit_0_6_a[6]   gprbit_0_6_a_6_ stratix_lcell 
Inst: gprbit_8_6_a[7]   gprbit_8_6_a_7_ stratix_lcell 
Inst: pc_comb_11_a[3]   pc_comb_11_a_3_ stratix_lcell 
Inst: pc_comb_10[14]   pc_comb_10_14_ stratix_lcell 
Inst: pc_comb_10_a[14]   pc_comb_10_a_14_ stratix_lcell 
Inst: pc_comb_10[15]   pc_comb_10_15_ stratix_lcell 
Inst: pc_comb_10_a[15]   pc_comb_10_a_15_ stratix_lcell 
Inst: G_367_s   G_367_s_cZ stratix_lcell 
Inst: G_367_s_a   G_367_s_a_cZ stratix_lcell 
Inst: G_373_s   G_373_s_cZ stratix_lcell 
Inst: G_373_s_a   G_373_s_a_cZ stratix_lcell 
Inst: un1_gprbit_1528_46_0_a2_0_s   un1_gprbit_1528_46_0_a2_0_s_cZ stratix_lcell 
Inst: psw_31_0_iv_0_0[3]   psw_31_0_iv_0_0_3_ stratix_lcell 
Inst: un1_regs_wr_en_i_5_0_a2_2_1   un1_regs_wr_en_i_5_0_a2_2_1_cZ stratix_lcell 
Inst: un1_regs_wr_en_i_6_i_o2_1_0   un1_regs_wr_en_i_6_i_o2_1_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_82_i_i_a2_0   un1_gprbit_1527_82_i_i_a2_0_cZ stratix_lcell 
Inst: G_369_0   G_369_0_cZ stratix_lcell 
Inst: G_369_0_a   G_369_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_77_0_0_a2_0   un1_gprbit_1527_77_0_0_a2_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_77_0_0_a2_0_a   un1_gprbit_1527_77_0_0_a2_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_27_0_a2_0   un1_gprbit_1527_27_0_a2_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_97_0_a2_0_2   un1_gprbit_1527_97_0_a2_0_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_97_0_a2_0_2_a   un1_gprbit_1527_97_0_a2_0_2_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_69_0_a2_0_0   un1_gprbit_1527_69_0_a2_0_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_69_0_a2_0_0_a   un1_gprbit_1527_69_0_a2_0_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_100_0_a2_0_0_0   un1_gprbit_1527_100_0_a2_0_0_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_100_0_a2_0_0_0_a   un1_gprbit_1527_100_0_a2_0_0_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_81_0_a2_0_1   un1_gprbit_1527_81_0_a2_0_1_cZ stratix_lcell 
Inst: un1_gprbit_1527_81_0_a2_0_1_a   un1_gprbit_1527_81_0_a2_0_1_a_cZ stratix_lcell 
Inst: un1_gprbit_1520_1_0_a5_3   un1_gprbit_1520_1_0_a5_3_cZ stratix_lcell 
Inst: s_adr_1_iv_0_1[6]   s_adr_1_iv_0_1_6_ stratix_lcell 
Inst: un1_s_reti_0   un1_s_reti_0_cZ stratix_lcell 
Inst: un1_s_reti_0_a   un1_s_reti_0_a_cZ stratix_lcell 
Inst: s_reg_data_sn_m38_0_a5_0   s_reg_data_sn_m38_0_a5_0_cZ stratix_lcell 
Inst: s_reg_data_sn_m38_0_a5_0_a   s_reg_data_sn_m38_0_a5_0_a_cZ stratix_lcell 
Inst: s_p_a   s_p_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_53_0_a4   un1_gprbit_1527_53_0_a4_cZ stratix_lcell 
Inst: s_reg_data_sn_m38_0_a5_0_3   s_reg_data_sn_m38_0_a5_0_3_cZ stratix_lcell 
Inst: s_reg_data_sn_m38_0_a5_0_3_a   s_reg_data_sn_m38_0_a5_0_3_a_cZ stratix_lcell 
Inst: s_reg_data_sn_b14_0_a5_0_3   s_reg_data_sn_b14_0_a5_0_3_cZ stratix_lcell 
Inst: un1_gprbit_1527_55_i   un1_gprbit_1527_55_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_71_i   un1_gprbit_1527_71_i_cZ stratix_lcell 
Inst: un3_s_ieip_0_a2   un3_s_ieip_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_47_0_a2_0   un1_gprbit_1527_47_0_a2_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_47_0_a2_0_a   un1_gprbit_1527_47_0_a2_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1528_38_3_i_i_a2   un1_gprbit_1528_38_3_i_i_a2_cZ stratix_lcell 
Inst: s_reg_data_sn_b14_0_a5_2_3   s_reg_data_sn_b14_0_a5_2_3_cZ stratix_lcell 
Inst: s_reg_data_sn_b11_0_a5_0_3   s_reg_data_sn_b11_0_a5_0_3_cZ stratix_lcell 
Inst: psw_31_1[1]   psw_31_1_1_ stratix_lcell 
Inst: N_3453_i_0_a2   N_3453_i_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1528_58_3_0_a3_0_a2   un1_gprbit_1528_58_3_0_a3_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1528_70_3_0_a3_0_a2   un1_gprbit_1528_70_3_0_a3_0_a2_cZ stratix_lcell 
Inst: s_adr_1_iv_0_a2[6]   s_adr_1_iv_0_a2_6_ stratix_lcell 
Inst: un1_gprbit_1527_44_i_i_o4   un1_gprbit_1527_44_i_i_o4_cZ stratix_lcell 
Inst: pc_comb_6[10]   pc_comb_6_10_ stratix_lcell 
Inst: pc_comb_6_a[10]   pc_comb_6_a_10_ stratix_lcell 
Inst: pc_comb_6[13]   pc_comb_6_13_ stratix_lcell 
Inst: pc_comb_6_a[13]   pc_comb_6_a_13_ stratix_lcell 
Inst: pc_comb_10[5]   pc_comb_10_5_ stratix_lcell 
Inst: s_reg_data_9[7]   s_reg_data_9_7_ stratix_lcell 
Inst: s_reg_data_4[4]   s_reg_data_4_4_ stratix_lcell 
Inst: s_reg_data_4[6]   s_reg_data_4_6_ stratix_lcell 
Inst: s_help16_6_a[13]   s_help16_6_a_13_ stratix_lcell 
Inst: s_reg_data_9[1]   s_reg_data_9_1_ stratix_lcell 
Inst: adrx_o_3[0]   adrx_o_3_0_ stratix_lcell 
Inst: adrx_o_3[2]   adrx_o_3_2_ stratix_lcell 
Inst: un1_gprbit_1527_79_i   un1_gprbit_1527_79_i_cZ stratix_lcell 
Inst: gprbit_2_6_i_a4[2]   gprbit_2_6_i_a4_2_ stratix_lcell 
Inst: gprbit_2_6_i_a4[3]   gprbit_2_6_i_a4_3_ stratix_lcell 
Inst: gprbit_2_6_i_a4[7]   gprbit_2_6_i_a4_7_ stratix_lcell 
Inst: gprbit_2_6_i_a4[1]   gprbit_2_6_i_a4_1_ stratix_lcell 
Inst: adrx_o_3_0[1]   adrx_o_3_0_1_ stratix_lcell 
Inst: adrx_o_3_0_a[1]   adrx_o_3_0_a_1_ stratix_lcell 
Inst: adrx_o_3_0[3]   adrx_o_3_0_3_ stratix_lcell 
Inst: adrx_o_3_0[5]   adrx_o_3_0_5_ stratix_lcell 
Inst: adrx_o_3_0_a[5]   adrx_o_3_0_a_5_ stratix_lcell 
Inst: adrx_o_3_0[7]   adrx_o_3_0_7_ stratix_lcell 
Inst: p_write_ram.sp23_i_0_o5_1_i_a2   p_write_ram_sp23_i_0_o5_1_i_a2 stratix_lcell 
Inst: adrx_o_3_0_0[4]   adrx_o_3_0_0_4_ stratix_lcell 
Inst: adrx_o_3_0_0[6]   adrx_o_3_0_0_6_ stratix_lcell 
Inst: gprbit_2_6_i_0_a2_2[0]   gprbit_2_6_i_0_a2_2_0_ stratix_lcell 
Inst: N_3447_i_0_a2   N_3447_i_0_a2_cZ stratix_lcell 
Inst: N_3445_i_0_a2   N_3445_i_0_a2_cZ stratix_lcell 
Inst: un1_gprbit_1528_42_3_i   un1_gprbit_1528_42_3_i_cZ stratix_lcell 
Inst: un1_gprbit_1527_55_i_o3_i_a2   un1_gprbit_1527_55_i_o3_i_a2_cZ stratix_lcell 
Inst: pc_comb_6[12]   pc_comb_6_12_ stratix_lcell 
Inst: pc_comb_6_a[12]   pc_comb_6_a_12_ stratix_lcell 
Inst: s_help16_6_a[11]   s_help16_6_a_11_ stratix_lcell 
Inst: s_data_6_0[3]   s_data_6_0_3_ stratix_lcell 
Inst: s_data_6_0_a[3]   s_data_6_0_a_3_ stratix_lcell 
Inst: s_data_6_0[1]   s_data_6_0_1_ stratix_lcell 
Inst: s_data_6_0_a[1]   s_data_6_0_a_1_ stratix_lcell 
Inst: s_data_6_0[2]   s_data_6_0_2_ stratix_lcell 
Inst: s_data_6_0_a[2]   s_data_6_0_a_2_ stratix_lcell 
Inst: s_bit_data_16_5_0   s_bit_data_16_5_0_cZ stratix_lcell 
Inst: s_bit_data_16_4_0   s_bit_data_16_4_0_cZ stratix_lcell 
Inst: s_bit_data_16_1_0   s_bit_data_16_1_0_cZ stratix_lcell 
Inst: s_reg_data_sn_m13   s_reg_data_sn_m13_cZ stratix_lcell 
Inst: s_reg_data_4[5]   s_reg_data_4_5_ stratix_lcell 
Inst: un1_gprbit_1527_53_0_a4_0   un1_gprbit_1527_53_0_a4_0_cZ stratix_lcell 
Inst: pc_comb_6[15]   pc_comb_6_15_ stratix_lcell 
Inst: pc_comb_6_a[15]   pc_comb_6_a_15_ stratix_lcell 
Inst: pc_comb_10[7]   pc_comb_10_7_ stratix_lcell 
Inst: pc_comb_6[8]   pc_comb_6_8_ stratix_lcell 
Inst: pc_comb_6_a[8]   pc_comb_6_a_8_ stratix_lcell 
Inst: pc_comb_10[4]   pc_comb_10_4_ stratix_lcell 
Inst: pc_comb_6[0]   pc_comb_6_0_ stratix_lcell 
Inst: pc_comb_6_a[0]   pc_comb_6_a_0_ stratix_lcell 
Inst: pc_comb_10[2]   pc_comb_10_2_ stratix_lcell 
Inst: pc_comb_10[6]   pc_comb_10_6_ stratix_lcell 
Inst: pc_comb_10[1]   pc_comb_10_1_ stratix_lcell 
Inst: pc_comb_6[14]   pc_comb_6_14_ stratix_lcell 
Inst: pc_comb_6_a[14]   pc_comb_6_a_14_ stratix_lcell 
Inst: pc_comb_6[11]   pc_comb_6_11_ stratix_lcell 
Inst: pc_comb_6_a[11]   pc_comb_6_a_11_ stratix_lcell 
Inst: pc_comb_6[9]   pc_comb_6_9_ stratix_lcell 
Inst: pc_comb_6_a[9]   pc_comb_6_a_9_ stratix_lcell 
Inst: un1_gprbit_1527_44_i_o3_i_a2   un1_gprbit_1527_44_i_o3_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1529   un1_gprbit_1529_cZ stratix_lcell 
Inst: s_help16_6_a[7]   s_help16_6_a_7_ stratix_lcell 
Inst: s_help16_6_a[4]   s_help16_6_a_4_ stratix_lcell 
Inst: s_help16_6_a[1]   s_help16_6_a_1_ stratix_lcell 
Inst: s_help16_6_a[2]   s_help16_6_a_2_ stratix_lcell 
Inst: s_help16_6_a[8]   s_help16_6_a_8_ stratix_lcell 
Inst: s_help16_6_a[9]   s_help16_6_a_9_ stratix_lcell 
Inst: s_help16_6_a[15]   s_help16_6_a_15_ stratix_lcell 
Inst: s_help16_6_a[14]   s_help16_6_a_14_ stratix_lcell 
Inst: s_help16_6_a[12]   s_help16_6_a_12_ stratix_lcell 
Inst: s_help16_6_a[10]   s_help16_6_a_10_ stratix_lcell 
Inst: s_help16_6_a[6]   s_help16_6_a_6_ stratix_lcell 
Inst: s_help16_6_a[5]   s_help16_6_a_5_ stratix_lcell 
Inst: s_help16_6_a[3]   s_help16_6_a_3_ stratix_lcell 
Inst: pc_comb_10[3]   pc_comb_10_3_ stratix_lcell 
Inst: pc_comb_10_d[14]   pc_comb_10_d_14_ stratix_lcell 
Inst: pc_comb_10_d_a[14]   pc_comb_10_d_a_14_ stratix_lcell 
Inst: pc_comb_10_d[15]   pc_comb_10_d_15_ stratix_lcell 
Inst: pc_comb_10_d_a[15]   pc_comb_10_d_a_15_ stratix_lcell 
Inst: p_write_ram.un112_s_adr_i_i_a2_0   p_write_ram_un112_s_adr_i_i_a2_0 stratix_lcell 
Inst: un1_gprbit_1527_24_i_i_a2_0   un1_gprbit_1527_24_i_i_a2_0_cZ stratix_lcell 
Inst: un1_gprbit_1528_44_0   un1_gprbit_1528_44_0_cZ stratix_lcell 
Inst: un1_gprbit_1528_75_0_a2_0   un1_gprbit_1528_75_0_a2_0_cZ stratix_lcell 
Inst: un1_gprbit_1527_81_0_a4_0   un1_gprbit_1527_81_0_a4_0_cZ stratix_lcell 
Inst: un1_gprbit_1528_69_0   un1_gprbit_1528_69_0_cZ stratix_lcell 
Inst: intpre_o_1_0_a2_0_0   intpre_o_1_0_a2_0_0_cZ stratix_lcell 
Inst: un1_s_adr_9   un1_s_adr_9_cZ stratix_lcell 
Inst: p_write_ram.gprbit_1524   p_write_ram_gprbit_1524 stratix_lcell 
Inst: un1_gprbit_1527_4_i_2   un1_gprbit_1527_4_i_2_cZ stratix_lcell 
Inst: un1_s_adr_17   un1_s_adr_17_cZ stratix_lcell 
Inst: un1_gprbit_1528_68_s   un1_gprbit_1528_68_s_cZ stratix_lcell 
Inst: un1_gprbit_1528_76_s   un1_gprbit_1528_76_s_cZ stratix_lcell 
Inst: psw_31_0_iv_0_o3_s[3]   psw_31_0_iv_0_o3_s_3_ stratix_lcell 
Inst: s_adr_2_iv_i_a3_7_0[1]   s_adr_2_iv_i_a3_7_0_1_ stratix_lcell 
Inst: un1_s_adr_15   un1_s_adr_15_cZ stratix_lcell 
Inst: psw_31_0_iv_0_a2_7_1[3]   psw_31_0_iv_0_a2_7_1_3_ stratix_lcell 
Inst: p_write_ram.un1_command_o_4_2_0   p_write_ram_un1_command_o_4_2_0 stratix_lcell 
Inst: p_multiplexer.un1_adr_mux_i_0_a5_i   p_multiplexer_un1_adr_mux_i_0_a5_i stratix_lcell 
Inst: sp_11_a[4]   sp_11_a_4_ stratix_lcell 
Inst: sp_11_a[5]   sp_11_a_5_ stratix_lcell 
Inst: sp_11_a[6]   sp_11_a_6_ stratix_lcell 
Inst: sp_11_a[7]   sp_11_a_7_ stratix_lcell 
Inst: s_data_6_0[5]   s_data_6_0_5_ stratix_lcell 
Inst: s_data_6_0_a[5]   s_data_6_0_a_5_ stratix_lcell 
Inst: pc_comb_5[1]   pc_comb_5_1_ stratix_lcell 
Inst: pc_comb_5_a[1]   pc_comb_5_a_1_ stratix_lcell 
Inst: pc_comb_5[5]   pc_comb_5_5_ stratix_lcell 
Inst: pc_comb_5_a[5]   pc_comb_5_a_5_ stratix_lcell 
Inst: pc_comb_9[5]   pc_comb_9_5_ stratix_lcell 
Inst: pc_comb_9_a[5]   pc_comb_9_a_5_ stratix_lcell 
Inst: pc_comb_9[13]   pc_comb_9_13_ stratix_lcell 
Inst: pc_comb_9_a[13]   pc_comb_9_a_13_ stratix_lcell 
Inst: s_reg_data_30[3]   s_reg_data_30_3_ stratix_lcell 
Inst: s_reg_data_30_a[3]   s_reg_data_30_a_3_ stratix_lcell 
Inst: s_reg_data_30[7]   s_reg_data_30_7_ stratix_lcell 
Inst: s_reg_data_30_a[7]   s_reg_data_30_a_7_ stratix_lcell 
Inst: s_reg_data_22[4]   s_reg_data_22_4_ stratix_lcell 
Inst: s_reg_data_23[4]   s_reg_data_23_4_ stratix_lcell 
Inst: s_reg_data_23_a[4]   s_reg_data_23_a_4_ stratix_lcell 
Inst: s_reg_data_28[4]   s_reg_data_28_4_ stratix_lcell 
Inst: s_reg_data_28_a[4]   s_reg_data_28_a_4_ stratix_lcell 
Inst: s_reg_data_22[6]   s_reg_data_22_6_ stratix_lcell 
Inst: s_reg_data_23[6]   s_reg_data_23_6_ stratix_lcell 
Inst: s_reg_data_23_a[6]   s_reg_data_23_a_6_ stratix_lcell 
Inst: s_reg_data_28[6]   s_reg_data_28_6_ stratix_lcell 
Inst: s_reg_data_28_a[6]   s_reg_data_28_a_6_ stratix_lcell 
Inst: s_data_12_0[1]   s_data_12_0_1_ stratix_lcell 
Inst: s_data_12_0_a[1]   s_data_12_0_a_1_ stratix_lcell 
Inst: s_reg_data_30[0]   s_reg_data_30_0_ stratix_lcell 
Inst: s_reg_data_30_a[0]   s_reg_data_30_a_0_ stratix_lcell 
Inst: s_reg_data_30[1]   s_reg_data_30_1_ stratix_lcell 
Inst: s_reg_data_30_a[1]   s_reg_data_30_a_1_ stratix_lcell 
Inst: s_reg_data_30[2]   s_reg_data_30_2_ stratix_lcell 
Inst: s_reg_data_30_a[2]   s_reg_data_30_a_2_ stratix_lcell 
Inst: s_reg_data_sn_m16_i_3   s_reg_data_sn_m16_i_3_cZ stratix_lcell 
Inst: s_reg_data_35_15_0[1]   s_reg_data_35_15_0_1_ stratix_lcell 
Inst: s_reg_data_35_15_0_a[1]   s_reg_data_35_15_0_a_1_ stratix_lcell 
Inst: s_reg_data_35_15_0[4]   s_reg_data_35_15_0_4_ stratix_lcell 
Inst: s_reg_data_35_15_0_a[4]   s_reg_data_35_15_0_a_4_ stratix_lcell 
Inst: s_reg_data_35_15_0[7]   s_reg_data_35_15_0_7_ stratix_lcell 
Inst: s_reg_data_35_15_0_a[7]   s_reg_data_35_15_0_a_7_ stratix_lcell 
Inst: un156_s_bit_data_15[2]   un156_s_bit_data_15_2_ stratix_lcell 
Inst: un156_s_bit_data_15_a[2]   un156_s_bit_data_15_a_2_ stratix_lcell 
Inst: un156_s_bit_data_15[4]   un156_s_bit_data_15_4_ stratix_lcell 
Inst: un156_s_bit_data_15_a[4]   un156_s_bit_data_15_a_4_ stratix_lcell 
Inst: un156_s_bit_data_15[7]   un156_s_bit_data_15_7_ stratix_lcell 
Inst: un156_s_bit_data_15_a[7]   un156_s_bit_data_15_a_7_ stratix_lcell 
Inst: s_bit_data_13_6_0   s_bit_data_13_6_0_cZ stratix_lcell 
Inst: s_bit_data_13_6_0_a   s_bit_data_13_6_0_a_cZ stratix_lcell 
Inst: un1_gprbit_1527_55_i_o4_i_a2   un1_gprbit_1527_55_i_o4_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1528_38_3_i_o3_0_i_a3   un1_gprbit_1528_38_3_i_o3_0_i_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_3_4_i_i_a2_0   un1_gprbit_1527_3_4_i_i_a2_0_cZ stratix_lcell 
Inst: un1_s_adr_3_i_i_a3   un1_s_adr_3_i_i_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_34_i_i_a2_1   un1_gprbit_1527_34_i_i_a2_1_cZ stratix_lcell 
Inst: un1_gprbit_1527_28_i_i_a2_1   un1_gprbit_1527_28_i_i_a2_1_cZ stratix_lcell 
Inst: un1_gprbit_1527_36_0_a3_0_a2_2   un1_gprbit_1527_36_0_a3_0_a2_2_cZ stratix_lcell 
Inst: p_write_ram.un92_s_adr_5_i_i_o3   p_write_ram_un92_s_adr_5_i_i_o3 stratix_lcell 
Inst: un3_s_ieip_0_a4   un3_s_ieip_0_a4_cZ stratix_lcell 
Inst: un1_s_adr_5_0_0_a3   un1_s_adr_5_0_0_a3_cZ stratix_lcell 
Inst: s_reg_data_sn_m7_0_a5   s_reg_data_sn_m7_0_a5_cZ stratix_lcell 
Inst: pc_comb_9[12]   pc_comb_9_12_ stratix_lcell 
Inst: pc_comb_9_a[12]   pc_comb_9_a_12_ stratix_lcell 
Inst: s_data_3_0[7]   s_data_3_0_7_ stratix_lcell 
Inst: s_data_3_0_a[7]   s_data_3_0_a_7_ stratix_lcell 
Inst: s_data_6_0[7]   s_data_6_0_7_ stratix_lcell 
Inst: s_data_6_0_a[7]   s_data_6_0_a_7_ stratix_lcell 
Inst: pc_comb_9[11]   pc_comb_9_11_ stratix_lcell 
Inst: pc_comb_9_a[11]   pc_comb_9_a_11_ stratix_lcell 
Inst: s_data_6_0[4]   s_data_6_0_4_ stratix_lcell 
Inst: s_data_6_0_a[4]   s_data_6_0_a_4_ stratix_lcell 
Inst: s_data_3_0[0]   s_data_3_0_0_ stratix_lcell 
Inst: s_data_12_0[0]   s_data_12_0_0_ stratix_lcell 
Inst: s_data_12_0_a[0]   s_data_12_0_a_0_ stratix_lcell 
Inst: s_data_6_0[6]   s_data_6_0_6_ stratix_lcell 
Inst: s_data_6_0_a[6]   s_data_6_0_a_6_ stratix_lcell 
Inst: s_data_12_0[3]   s_data_12_0_3_ stratix_lcell 
Inst: s_data_12_0_a[3]   s_data_12_0_a_3_ stratix_lcell 
Inst: s_data_12_0[2]   s_data_12_0_2_ stratix_lcell 
Inst: s_data_12_0_a[2]   s_data_12_0_a_2_ stratix_lcell 
Inst: bit_data_o_5   bit_data_o_5_cZ stratix_lcell 
Inst: bit_data_o_5_a   bit_data_o_5_a_cZ stratix_lcell 
Inst: s_reg_data_22[5]   s_reg_data_22_5_ stratix_lcell 
Inst: s_reg_data_23[5]   s_reg_data_23_5_ stratix_lcell 
Inst: s_reg_data_23_a[5]   s_reg_data_23_a_5_ stratix_lcell 
Inst: s_reg_data_sn_m18_1   s_reg_data_sn_m18_1_cZ stratix_lcell 
Inst: s_reg_data_28[5]   s_reg_data_28_5_ stratix_lcell 
Inst: s_reg_data_28_a[5]   s_reg_data_28_a_5_ stratix_lcell 
Inst: un1_gprbit_1527_7_1_0_i_2_0_i_a3   un1_gprbit_1527_7_1_0_i_2_0_i_a3_cZ stratix_lcell 
Inst: un1_gprbit_1527_41_0_a4   un1_gprbit_1527_41_0_a4_cZ stratix_lcell 
Inst: pc_comb_5[7]   pc_comb_5_7_ stratix_lcell 
Inst: pc_comb_5_a[7]   pc_comb_5_a_7_ stratix_lcell 
Inst: pc_comb_9[7]   pc_comb_9_7_ stratix_lcell 
Inst: pc_comb_9_a[7]   pc_comb_9_a_7_ stratix_lcell 
Inst: p_multiplexer.un1_adr_mux_i_9_0_a2_0   p_multiplexer_un1_adr_mux_i_9_0_a2_0 stratix_lcell 
Inst: p_multiplexer.un1_adr_mux_i_8_0_a5_i   p_multiplexer_un1_adr_mux_i_8_0_a5_i stratix_lcell 
Inst: p_multiplexer.un1_adr_mux_i_10_0_a5_0_a2   p_multiplexer_un1_adr_mux_i_10_0_a5_0_a2 stratix_lcell 
Inst: p_multiplexer.un1_adr_mux_i_6_0_a5_0_a2   p_multiplexer_un1_adr_mux_i_6_0_a5_0_a2 stratix_lcell 
Inst: s_adr_1_iv_0_a2_0[6]   s_adr_1_iv_0_a2_0_6_ stratix_lcell 
Inst: intpre_o_1_0_a4_3   intpre_o_1_0_a4_3_0 stratix_lcell 
Inst: intpre_o_1_0_a4_0   intpre_o_1_0_a4_0_0 stratix_lcell 
Inst: p_write_ram.gprbit_1528_0_a5_0_a2_0_a2   p_write_ram_gprbit_1528_0_a5_0_a2_0_a2 stratix_lcell 
Inst: s_r0_m[5]   s_r0_m_5_ stratix_lcell 
Inst: pc_comb_5[4]   pc_comb_5_4_ stratix_lcell 
Inst: pc_comb_5_a[4]   pc_comb_5_a_4_ stratix_lcell 
Inst: pc_comb_5[6]   pc_comb_5_6_ stratix_lcell 
Inst: pc_comb_5_a[6]   pc_comb_5_a_6_ stratix_lcell 
Inst: pc_comb_9[4]   pc_comb_9_4_ stratix_lcell 
Inst: pc_comb_9_a[4]   pc_comb_9_a_4_ stratix_lcell 
Inst: pc_comb_3[0]   pc_comb_3_0_ stratix_lcell 
Inst: pc_comb_3_a[0]   pc_comb_3_a_0_ stratix_lcell 
Inst: pc_comb_5[2]   pc_comb_5_2_ stratix_lcell 
Inst: pc_comb_5_a[2]   pc_comb_5_a_2_ stratix_lcell 
Inst: pc_comb_9[0]   pc_comb_9_0_ stratix_lcell 
Inst: pc_comb_9_a[0]   pc_comb_9_a_0_ stratix_lcell 
Inst: pc_comb_9[2]   pc_comb_9_2_ stratix_lcell 
Inst: pc_comb_9_a[2]   pc_comb_9_a_2_ stratix_lcell 
Inst: pc_comb_9[6]   pc_comb_9_6_ stratix_lcell 
Inst: pc_comb_9_a[6]   pc_comb_9_a_6_ stratix_lcell 
Inst: pc_comb_9[1]   pc_comb_9_1_ stratix_lcell 
Inst: pc_comb_9_a[1]   pc_comb_9_a_1_ stratix_lcell 
Inst: un1_gprbit_1527_67_0_x2   un1_gprbit_1527_67_0_x2_cZ stratix_lcell 
Inst: p_write_ram.un1_command_o_4_2   p_write_ram_un1_command_o_4_2 stratix_lcell 
Inst: p_write_ram.un1_command_o_2_2   p_write_ram_un1_command_o_2_2 stratix_lcell 
Inst: p_write_ram.un9_s_command_1   p_write_ram_un9_s_command_1 stratix_lcell 
Inst: all_trans_o_5_i_o5_0_i_a2   all_trans_o_5_i_o5_0_i_a2_cZ stratix_lcell 
Inst: un1_gprbit_1527_82_i_i_a4   un1_gprbit_1527_82_i_i_a4_cZ stratix_lcell 
Inst: pc_comb_9[3]   pc_comb_9_3_ stratix_lcell 
Inst: pc_comb_9_a[3]   pc_comb_9_a_3_ stratix_lcell 
Inst: pc_comb_5[3]   pc_comb_5_3_ stratix_lcell 
Inst: pc_comb_5_a[3]   pc_comb_5_a_3_ stratix_lcell 
Inst: un1_gprbit_1528_4_2   un1_gprbit_1528_4_2_cZ stratix_lcell 
Inst: un1_gprbit_1527_2_0_a2_0_0   un1_gprbit_1527_2_0_a2_0_0_cZ stratix_lcell 
Inst: s_p_0   s_p_0_cZ stratix_lcell 
Inst: un1_s_adr_9_1   un1_s_adr_9_1_cZ stratix_lcell 
Inst: intpre_o_1_0_a2_0_2   intpre_o_1_0_a2_0_2_cZ stratix_lcell 
Inst: adrx_o[12]   adrx_o_12_ stratix_lcell 
Inst: adrx_o[11]   adrx_o_11_ stratix_lcell 
Inst: adrx_o[10]   adrx_o_10_ stratix_lcell 
Inst: adrx_o[9]   adrx_o_9_ stratix_lcell 
Inst: adrx_o[8]   adrx_o_8_ stratix_lcell 
Inst: s_reg_data_1[3]   s_reg_data_1_3_ stratix_lcell 
Inst: s_reg_data_6[3]   s_reg_data_6_3_ stratix_lcell 
Inst: s_reg_data_10[3]   s_reg_data_10_3_ stratix_lcell 
Inst: s_reg_data_12[3]   s_reg_data_12_3_ stratix_lcell 
Inst: s_reg_data_sn_b14_0_o5   s_reg_data_sn_b14_0_o5_cZ stratix_lcell 
Inst: s_reg_data_1[7]   s_reg_data_1_7_ stratix_lcell 
Inst: s_reg_data_3[4]   s_reg_data_3_4_ stratix_lcell 
Inst: s_reg_data_25[4]   s_reg_data_25_4_ stratix_lcell 
Inst: s_reg_data_1[0]   s_reg_data_1_0_ stratix_lcell 
Inst: s_reg_data_6[0]   s_reg_data_6_0_ stratix_lcell 
Inst: s_reg_data_12[0]   s_reg_data_12_0_ stratix_lcell 
Inst: s_reg_data_1[1]   s_reg_data_1_1_ stratix_lcell 
Inst: s_reg_data_6[1]   s_reg_data_6_1_ stratix_lcell 
Inst: s_reg_data_35_7_0[1]   s_reg_data_35_7_0_1_ stratix_lcell 
Inst: s_reg_data_35_7_0[4]   s_reg_data_35_7_0_4_ stratix_lcell 
Inst: s_reg_data_35_7_0[7]   s_reg_data_35_7_0_7_ stratix_lcell 
Inst: un156_s_bit_data_7[1]   un156_s_bit_data_7_1_ stratix_lcell 
Inst: un156_s_bit_data_7[2]   un156_s_bit_data_7_2_ stratix_lcell 
Inst: un156_s_bit_data_7[4]   un156_s_bit_data_7_4_ stratix_lcell 
Inst: un156_s_bit_data_7[5]   un156_s_bit_data_7_5_ stratix_lcell 
Inst: un156_s_bit_data_14[1]   un156_s_bit_data_14_1_ stratix_lcell 
Inst: un156_s_bit_data_14[3]   un156_s_bit_data_14_3_ stratix_lcell 
Inst: s_bit_data_13_1_0   s_bit_data_13_1_0_cZ stratix_lcell 
Inst: ramout_7[0]   ramout_7_0_ stratix_lcell 
Inst: ramout_7[2]   ramout_7_2_ stratix_lcell 
Inst: ramout_7[3]   ramout_7_3_ stratix_lcell 
Inst: ramout_7[4]   ramout_7_4_ stratix_lcell 
Inst: ramout_7[6]   ramout_7_6_ stratix_lcell 
Inst: ramout_7[7]   ramout_7_7_ stratix_lcell 
Inst: p_readram.un52_s_preadr_4   p_readram_un52_s_preadr_4 stratix_lcell 
Inst: un1_gprbit_1527_82_i_o3_i_a4   un1_gprbit_1527_82_i_o3_i_a4_cZ stratix_lcell 
Inst: psw_31_0_iv_0_a2_11[3]   psw_31_0_iv_0_a2_11_3_ stratix_lcell 
Inst: s_reg_data_22_i_m2[2]   s_reg_data_22_i_m2_2_ stratix_lcell 
Inst: s_reg_data_24_i_m2_0[2]   s_reg_data_24_i_m2_0_2_ stratix_lcell 
Inst: p_write_ram.gprbit_1527_i_0_i_a3_0_a2   p_write_ram_gprbit_1527_i_0_i_a3_0_a2 stratix_lcell 
Inst: s_reg_data_27_i_m2_5[0]   s_reg_data_27_i_m2_5_0_ stratix_lcell 
Inst: un1_gprbit_1527_98_0_a2_0_1   un1_gprbit_1527_98_0_a2_0_1_cZ stratix_lcell 
Inst: un1_gprbit_1527_53_0_a2_0_1   un1_gprbit_1527_53_0_a2_0_1_cZ stratix_lcell 
Inst: un1_gprbit_1528_56_3_i_o3_i_a3   un1_gprbit_1528_56_3_i_o3_i_a3_cZ stratix_lcell 
Inst: s_bit_data_11_4_0   s_bit_data_11_4_0_cZ stratix_lcell 
Inst: s_bit_data_13_5_0   s_bit_data_13_5_0_cZ stratix_lcell 
Inst: s_reg_data_6[7]   s_reg_data_6_7_ stratix_lcell 
Inst: s_tf1_edge[0]   s_tf1_edge_0_ stratix_lcell 
Inst: s_bit_data_5_7_0   s_bit_data_5_7_0_cZ stratix_lcell 
Inst: s_reg_data_23_i_m2[2]   s_reg_data_23_i_m2_2_ stratix_lcell 
Inst: s_reg_data_12[6]   s_reg_data_12_6_ stratix_lcell 
Inst: s_reg_data_8[6]   s_reg_data_8_6_ stratix_lcell 
Inst: s_reg_data_sn_m11   s_reg_data_sn_m11_cZ stratix_lcell 
Inst: s_reg_data_5_i_m2[5]   s_reg_data_5_i_m2_5_ stratix_lcell 
Inst: s_reg_data_sn_m38_0_a5_1_0   s_reg_data_sn_m38_0_a5_1_0_cZ stratix_lcell 
Inst: un156_s_bit_data_14[5]   un156_s_bit_data_14_5_ stratix_lcell 
Inst: s_reg_data_6[6]   s_reg_data_6_6_ stratix_lcell 
Inst: s_reg_data_5[6]   s_reg_data_5_6_ stratix_lcell 
Inst: s_reg_data_1[6]   s_reg_data_1_6_ stratix_lcell 
Inst: s_reg_data_25[5]   s_reg_data_25_5_ stratix_lcell 
Inst: s_reg_data_3[5]   s_reg_data_3_5_ stratix_lcell 
Inst: s_reg_data_5[4]   s_reg_data_5_4_ stratix_lcell 
Inst: s_reg_data_3[6]   s_reg_data_3_6_ stratix_lcell 
Inst: s_bit_data_8_7_0   s_bit_data_8_7_0_cZ stratix_lcell 
Inst: p_multiplexer.un1_adr_mux_i_0_a5_i_o2   p_multiplexer_un1_adr_mux_i_0_a5_i_o2 stratix_lcell 
Inst: command_o[4]   command_o_4_ stratix_lcell 
Inst: command_o[7]   command_o_7_ stratix_lcell 
Inst: command_o[6]   command_o_6_ stratix_lcell 
Inst: command_o[5]   command_o_5_ stratix_lcell 
Inst: command_o[3]   command_o_3_ stratix_lcell 
Inst: command_o[2]   command_o_2_ stratix_lcell 
Inst: command_o[1]   command_o_1_ stratix_lcell 
Inst: command_o[0]   command_o_0_ stratix_lcell 
Inst: p_write_ram.gprbit_1529_0_a2_0   p_write_ram_gprbit_1529_0_a2_0 stratix_lcell 
Inst: p_multiplexer.un1_s_regs_wr_en   p_multiplexer_un1_s_regs_wr_en stratix_lcell 
Inst: pc_comb_2[0]   pc_comb_2_0_ stratix_lcell 
Inst: p_wr_internal_reg.un1_help16_en_i_1   p_wr_internal_reg_un1_help16_en_i_1 stratix_lcell 
Inst: un43_s_adr[7]   un43_s_adr_7_ stratix_lcell 
Inst: un43_s_adr[6]   un43_s_adr_6_ stratix_lcell 
Inst: un43_s_adr[5]   un43_s_adr_5_ stratix_lcell 
Inst: un43_s_adr[4]   un43_s_adr_4_ stratix_lcell 
Inst: un43_s_adr[3]   un43_s_adr_3_ stratix_lcell 
Inst: un43_s_adr[2]   un43_s_adr_2_ stratix_lcell 
Inst: un43_s_adr[1]   un43_s_adr_1_ stratix_lcell 
Inst: un43_s_adr[0]   un43_s_adr_0_ stratix_lcell 
Inst: un4_pc_plus2[15]   un4_pc_plus2_15_ stratix_lcell 
Inst: un4_pc_plus2[14]   un4_pc_plus2_14_ stratix_lcell 
Inst: un4_pc_plus2[13]   un4_pc_plus2_13_ stratix_lcell 
Inst: un4_pc_plus2[12]   un4_pc_plus2_12_ stratix_lcell 
Inst: un4_pc_plus2[11]   un4_pc_plus2_11_ stratix_lcell 
Inst: un4_pc_plus2[10]   un4_pc_plus2_10_ stratix_lcell 
Inst: un4_pc_plus2[9]   un4_pc_plus2_9_ stratix_lcell 
Inst: un4_pc_plus2[8]   un4_pc_plus2_8_ stratix_lcell 
Inst: un4_pc_plus2[7]   un4_pc_plus2_7_ stratix_lcell 
Inst: un4_pc_plus2[6]   un4_pc_plus2_6_ stratix_lcell 
Inst: un4_pc_plus2[5]   un4_pc_plus2_5_ stratix_lcell 
Inst: un4_pc_plus2[4]   un4_pc_plus2_4_ stratix_lcell 
Inst: un4_pc_plus2[3]   un4_pc_plus2_3_ stratix_lcell 
Inst: un4_pc_plus2[2]   un4_pc_plus2_2_ stratix_lcell 
Inst: un4_pc_plus2[1]   un4_pc_plus2_1_ stratix_lcell 
Inst: un51_pc_comb_add15   un51_pc_comb_add15_cZ stratix_lcell 
Inst: un51_pc_comb_add14   un51_pc_comb_add14_cZ stratix_lcell 
Inst: un51_pc_comb_add13   un51_pc_comb_add13_cZ stratix_lcell 
Inst: un51_pc_comb_add12   un51_pc_comb_add12_cZ stratix_lcell 
Inst: un51_pc_comb_add11   un51_pc_comb_add11_cZ stratix_lcell 
Inst: un51_pc_comb_add10   un51_pc_comb_add10_cZ stratix_lcell 
Inst: un51_pc_comb_add9   un51_pc_comb_add9_cZ stratix_lcell 
Inst: un51_pc_comb_add8   un51_pc_comb_add8_cZ stratix_lcell 
Inst: un51_pc_comb_add7   un51_pc_comb_add7_cZ stratix_lcell 
Inst: un51_pc_comb_add6   un51_pc_comb_add6_cZ stratix_lcell 
Inst: un51_pc_comb_add5   un51_pc_comb_add5_cZ stratix_lcell 
Inst: un51_pc_comb_add4   un51_pc_comb_add4_cZ stratix_lcell 
Inst: un51_pc_comb_add3   un51_pc_comb_add3_cZ stratix_lcell 
Inst: un51_pc_comb_add2   un51_pc_comb_add2_cZ stratix_lcell 
Inst: un51_pc_comb_add1   un51_pc_comb_add1_cZ stratix_lcell 
Inst: un51_pc_comb_add0   un51_pc_comb_add0_cZ stratix_lcell 
Inst: un5_pc_comb_add15   un5_pc_comb_add15_cZ stratix_lcell 
Inst: un5_pc_comb_add14   un5_pc_comb_add14_cZ stratix_lcell 
Inst: un5_pc_comb_add13   un5_pc_comb_add13_cZ stratix_lcell 
Inst: un5_pc_comb_add12   un5_pc_comb_add12_cZ stratix_lcell 
Inst: un5_pc_comb_add11   un5_pc_comb_add11_cZ stratix_lcell 
Inst: un5_pc_comb_add10   un5_pc_comb_add10_cZ stratix_lcell 
Inst: un5_pc_comb_add9   un5_pc_comb_add9_cZ stratix_lcell 
Inst: un5_pc_comb_add8   un5_pc_comb_add8_cZ stratix_lcell 
Inst: un5_pc_comb_add7   un5_pc_comb_add7_cZ stratix_lcell 
Inst: un5_pc_comb_add6   un5_pc_comb_add6_cZ stratix_lcell 
Inst: un5_pc_comb_add5   un5_pc_comb_add5_cZ stratix_lcell 
Inst: un5_pc_comb_add4   un5_pc_comb_add4_cZ stratix_lcell 
Inst: un5_pc_comb_add3   un5_pc_comb_add3_cZ stratix_lcell 
Inst: un5_pc_comb_add2   un5_pc_comb_add2_cZ stratix_lcell 
Inst: un5_pc_comb_add1   un5_pc_comb_add1_cZ stratix_lcell 
Inst: un5_pc_comb_add0   un5_pc_comb_add0_cZ stratix_lcell 
Inst: un7_s_help16[15]   un7_s_help16_15_ stratix_lcell 
Inst: un7_s_help16[14]   un7_s_help16_14_ stratix_lcell 
Inst: un7_s_help16[13]   un7_s_help16_13_ stratix_lcell 
Inst: un7_s_help16[12]   un7_s_help16_12_ stratix_lcell 
Inst: un7_s_help16[11]   un7_s_help16_11_ stratix_lcell 
Inst: un7_s_help16[10]   un7_s_help16_10_ stratix_lcell 
Inst: un7_s_help16[9]   un7_s_help16_9_ stratix_lcell 
Inst: un7_s_help16[8]   un7_s_help16_8_ stratix_lcell 
Inst: un7_s_help16[7]   un7_s_help16_7_ stratix_lcell 
Inst: un7_s_help16[6]   un7_s_help16_6_ stratix_lcell 
Inst: un7_s_help16[5]   un7_s_help16_5_ stratix_lcell 
Inst: un7_s_help16[4]   un7_s_help16_4_ stratix_lcell 
Inst: un7_s_help16[3]   un7_s_help16_3_ stratix_lcell 
Inst: un7_s_help16[2]   un7_s_help16_2_ stratix_lcell 
Inst: un7_s_help16[1]   un7_s_help16_1_ stratix_lcell 
Inst: un7_s_help16[0]   un7_s_help16_0_ stratix_lcell 
Inst: un33_pc_comb_add15   un33_pc_comb_add15_cZ stratix_lcell 
Inst: un33_pc_comb_add14   un33_pc_comb_add14_cZ stratix_lcell 
Inst: un33_pc_comb_add13   un33_pc_comb_add13_cZ stratix_lcell 
Inst: un33_pc_comb_add12   un33_pc_comb_add12_cZ stratix_lcell 
Inst: un33_pc_comb_add11   un33_pc_comb_add11_cZ stratix_lcell 
Inst: un33_pc_comb_add10   un33_pc_comb_add10_cZ stratix_lcell 
Inst: un33_pc_comb_add9   un33_pc_comb_add9_cZ stratix_lcell 
Inst: un33_pc_comb_add8   un33_pc_comb_add8_cZ stratix_lcell 
Inst: un33_pc_comb_add7   un33_pc_comb_add7_cZ stratix_lcell 
Inst: un33_pc_comb_add6   un33_pc_comb_add6_cZ stratix_lcell 
Inst: un33_pc_comb_add5   un33_pc_comb_add5_cZ stratix_lcell 
Inst: un33_pc_comb_add4   un33_pc_comb_add4_cZ stratix_lcell 
Inst: un33_pc_comb_add3   un33_pc_comb_add3_cZ stratix_lcell 
Inst: un33_pc_comb_add2   un33_pc_comb_add2_cZ stratix_lcell 
Inst: un33_pc_comb_add1   un33_pc_comb_add1_cZ stratix_lcell 
Inst: un33_pc_comb_add0   un33_pc_comb_add0_cZ stratix_lcell 
Inst: un4_pc_plus1[15]   un4_pc_plus1_15_ stratix_lcell 
Inst: un4_pc_plus1[14]   un4_pc_plus1_14_ stratix_lcell 
Inst: un4_pc_plus1[13]   un4_pc_plus1_13_ stratix_lcell 
Inst: un4_pc_plus1[12]   un4_pc_plus1_12_ stratix_lcell 
Inst: un4_pc_plus1[11]   un4_pc_plus1_11_ stratix_lcell 
Inst: un4_pc_plus1[10]   un4_pc_plus1_10_ stratix_lcell 
Inst: un4_pc_plus1[9]   un4_pc_plus1_9_ stratix_lcell 
Inst: un4_pc_plus1[8]   un4_pc_plus1_8_ stratix_lcell 
Inst: un4_pc_plus1[7]   un4_pc_plus1_7_ stratix_lcell 
Inst: un4_pc_plus1[6]   un4_pc_plus1_6_ stratix_lcell 
Inst: un4_pc_plus1[5]   un4_pc_plus1_5_ stratix_lcell 
Inst: un4_pc_plus1[4]   un4_pc_plus1_4_ stratix_lcell 
Inst: un4_pc_plus1[3]   un4_pc_plus1_3_ stratix_lcell 
Inst: un4_pc_plus1[2]   un4_pc_plus1_2_ stratix_lcell 
Inst: un4_pc_plus1[1]   un4_pc_plus1_1_ stratix_lcell 
Inst: un4_pc_plus1[0]   un4_pc_plus1_0_ stratix_lcell 
Inst: p_write_ram.sp_4[7]   p_write_ram_sp_4_7_ stratix_lcell 
Inst: p_write_ram.sp_4[6]   p_write_ram_sp_4_6_ stratix_lcell 
Inst: p_write_ram.sp_4[5]   p_write_ram_sp_4_5_ stratix_lcell 
Inst: p_write_ram.sp_4[4]   p_write_ram_sp_4_4_ stratix_lcell 
Inst: p_write_ram.sp_4[3]   p_write_ram_sp_4_3_ stratix_lcell 
Inst: p_write_ram.sp_4[2]   p_write_ram_sp_4_2_ stratix_lcell 
Inst: p_write_ram.sp_4[1]   p_write_ram_sp_4_1_ stratix_lcell 
Inst: p_write_ram.sp_4[0]   p_write_ram_sp_4_0_ stratix_lcell 
Inst: p0_i_i[0]   p0_i_i_0_ inv 
Inst: p0_i_i[1]   p0_i_i_1_ inv 
Inst: p0_i_i[2]   p0_i_i_2_ inv 
Inst: p0_i_i[3]   p0_i_i_3_ inv 
Inst: p0_i_i[4]   p0_i_i_4_ inv 
Inst: p0_i_i[5]   p0_i_i_5_ inv 
Inst: p0_i_i[6]   p0_i_i_6_ inv 
Inst: p0_i_i[7]   p0_i_i_7_ inv 
Inst: p1_i_i[0]   p1_i_i_0_ inv 
Inst: p1_i_i[1]   p1_i_i_1_ inv 
Inst: p1_i_i[2]   p1_i_i_2_ inv 
Inst: p1_i_i[3]   p1_i_i_3_ inv 
Inst: p1_i_i[4]   p1_i_i_4_ inv 
Inst: p1_i_i[5]   p1_i_i_5_ inv 
Inst: p1_i_i[6]   p1_i_i_6_ inv 
Inst: p1_i_i[7]   p1_i_i_7_ inv 
Inst: p2_i_i[0]   p2_i_i_0_ inv 
Inst: p2_i_i[1]   p2_i_i_1_ inv 
Inst: p2_i_i[2]   p2_i_i_2_ inv 
Inst: p2_i_i[3]   p2_i_i_3_ inv 
Inst: p2_i_i[4]   p2_i_i_4_ inv 
Inst: p2_i_i[5]   p2_i_i_5_ inv 
Inst: p2_i_i[6]   p2_i_i_6_ inv 
Inst: p2_i_i[7]   p2_i_i_7_ inv 
Inst: p3_i_i[0]   p3_i_i_0_ inv 
Inst: p3_i_i[1]   p3_i_i_1_ inv 
Inst: p3_i_i[2]   p3_i_i_2_ inv 
Inst: p3_i_i[3]   p3_i_i_3_ inv 
Inst: p3_i_i[4]   p3_i_i_4_ inv 
Inst: p3_i_i[5]   p3_i_i_5_ inv 
Inst: p3_i_i[6]   p3_i_i_6_ inv 
Inst: p3_i_i[7]   p3_i_i_7_ inv 
Net:  scon_0_1[0]   scon_0_1_Z[0] 
Net:  tcon_0_5[5]   tcon_0_5_Z[5] 
Net:  tcon_0_5[1]   tcon_0_5_Z[1] 
Net:  tcon_0_5[3]   tcon_0_5_Z[3] 
Net:  state_o_0[3]   state_o_0_Z[3] 
Net:  s_adr_2_iv_2[2]   s_adr_2_iv_2_Z[2] 
Net:  s_adr_2_iv_2[0]   s_adr_2_iv_2_Z[0] 
Net:  s_adr_1_iv_0_0[6]   s_adr_1_iv_0_0_Z[6] 
Net:  sp_4[1]   sp_4_Z[1] 
Net:  sp_4[2]   sp_4_Z[2] 
Net:  sp_4[3]   sp_4_Z[3] 
Net:  sp_4[4]   sp_4_Z[4] 
Net:  sp_4[5]   sp_4_Z[5] 
Net:  sp_4[6]   sp_4_Z[6] 
Net:  sp_4[7]   sp_4_Z[7] 
EndView control_mem NoName

BeginView mc8051_alu NoName
Inst: gen_dcml_adj.i_dcml_adjust   gen_dcml_adj_i_dcml_adjust dcml_adjust 
EndView mc8051_alu NoName

BeginView alumux NoName
Inst: addsub_o_1_rom_x   addsub_o_1_rom_x_0 stratix_lcell 
Inst: alu_cmd_o_1_3_0__rom_2   alu_cmd_o_1_3_0__rom_2_0 stratix_lcell 
Inst: alu_cmd_o_1_3_0__rom_1_c_x   alu_cmd_o_1_3_0__rom_1_c_x_cZ stratix_lcell 
Inst: op_a_o_iv_0_0_o2_3_a[0]   op_a_o_iv_0_0_o2_3_a_0_ stratix_lcell 
Inst: op_a_o_iv_0_0_o2_0_0_m9_i_a7_a   op_a_o_iv_0_0_o2_0_0_m9_i_a7_a_cZ stratix_lcell 
Inst: alu_cmd_o_1_3_0__rom_1_x   alu_cmd_o_1_3_0__rom_1_x_0 stratix_lcell 
Inst: alu_cmd_o_1_3_0__rom   alu_cmd_o_1_3_0__rom_1 stratix_lcell 
Inst: alu_cmd_o_1_3_0__rom_c   alu_cmd_o_1_3_0__rom_c_cZ stratix_lcell 
Inst: alu_cmd_o_1_3_0__rom_0   alu_cmd_o_1_3_0__rom_0_0 stratix_lcell 
Inst: alu_cmd_o_1_3_0__rom_0_c   alu_cmd_o_1_3_0__rom_0_c_cZ stratix_lcell 
Inst: ov_o_iv_0   ov_o_iv_0_0 stratix_lcell 
Inst: ov_o_iv_0_a   ov_o_iv_0_a_cZ stratix_lcell 
Inst: cy_o_iv_0_a[1]   cy_o_iv_0_a_1_ stratix_lcell 
Inst: ov_o_iv_0_a2_0   ov_o_iv_0_a2_0_cZ stratix_lcell 
Inst: ov_o_iv_0_a2_0_a   ov_o_iv_0_a2_0_a_cZ stratix_lcell 
Inst: result_a_o_iv_0_0[7]   result_a_o_iv_0_0_7_ stratix_lcell 
Inst: result_a_o_iv_0_0_a[7]   result_a_o_iv_0_0_a_7_ stratix_lcell 
Inst: result_a_o_iv_0_0_6_m6_i_m6_i   result_a_o_iv_0_0_6_m6_i_m6_i_0 stratix_lcell 
Inst: op_a_o_iv_0_0[1]   op_a_o_iv_0_0_1_ stratix_lcell 
Inst: op_a_o_iv_0_0_a2_0_0[1]   op_a_o_iv_0_0_a2_0_0_1_ stratix_lcell 
Inst: op_a_o_iv_0_0_a2_0_0_a[1]   op_a_o_iv_0_0_a2_0_0_a_1_ stratix_lcell 
Inst: result_a_o_iv_0_0_6_m6_i_m6_i_a4_0   result_a_o_iv_0_0_6_m6_i_m6_i_a4_0_0 stratix_lcell 
Inst: result_a_o_iv_0_0_6_m6_i_m6_i_a4_0_a   result_a_o_iv_0_0_6_m6_i_m6_i_a4_0_a_cZ stratix_lcell 
Inst: op_a_o_iv_0_0_o2_0_0_m9_i   op_a_o_iv_0_0_o2_0_0_m9_i_cZ stratix_lcell 
Inst: result_a_o_iv_0_0[5]   result_a_o_iv_0_0_5_ stratix_lcell 
Inst: result_a_o_iv_0_0_a[5]   result_a_o_iv_0_0_a_5_ stratix_lcell 
Inst: op_b_o_1_0_o2[0]   op_b_o_1_0_o2_0_ stratix_lcell 
Inst: op_b_o_1_0_o2_a[0]   op_b_o_1_0_o2_a_0_ stratix_lcell 
Inst: op_b_o_1_0_o2_0[0]   op_b_o_1_0_o2_0_0_ stratix_lcell 
Inst: op_b_o_1_0_o2_0_a[0]   op_b_o_1_0_o2_0_a_0_ stratix_lcell 
Inst: result_a_o_iv_0_0_1[4]   result_a_o_iv_0_0_1_4_ stratix_lcell 
Inst: addsub_cy_o_0   addsub_cy_o_0_0 stratix_lcell 
Inst: addsub_cy_o_0_a   addsub_cy_o_0_a_cZ stratix_lcell 
Inst: op_a_o_iv_0_0_o2_0_0_m9_i_1_0   op_a_o_iv_0_0_o2_0_0_m9_i_1_0_cZ stratix_lcell 
Inst: op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a   op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a_cZ stratix_lcell 
Inst: op_b_o_1_0_o2_0_1[0]   op_b_o_1_0_o2_0_1_0_ stratix_lcell 
Inst: op_b_o_1_0_o2_0_1_a[0]   op_b_o_1_0_o2_0_1_a_0_ stratix_lcell 
Inst: opa_o_1_0_o2_s_0[0]   opa_o_1_0_o2_s_0_0_ stratix_lcell 
Inst: op_a_o_iv_0_0_o2[0]   op_a_o_iv_0_0_o2_0_ stratix_lcell 
Inst: opb_o_0_iv_0_o2[1]   opb_o_0_iv_0_o2_1_ stratix_lcell 
Inst: opb_o_0_iv_0_a2_3[1]   opb_o_0_iv_0_a2_3_1_ stratix_lcell 
Inst: opb_o_0_iv_0_a2_3_a[1]   opb_o_0_iv_0_a2_3_a_1_ stratix_lcell 
Inst: result_a_o_iv_0_0_6_m6_i_m6_i_m4   result_a_o_iv_0_0_6_m6_i_m6_i_m4_0 stratix_lcell 
Inst: op_a_o_iv_0_0_o2_0_0_m9_i_0   op_a_o_iv_0_0_o2_0_0_m9_i_0_cZ stratix_lcell 
Inst: op_a_o_iv_0_0_o2_0_0_m9_i_0_a   op_a_o_iv_0_0_o2_0_0_m9_i_0_a_cZ stratix_lcell 
Inst: op_a_o_iv_0_0_a2_3[0]   op_a_o_iv_0_0_a2_3_0_ stratix_lcell 
Inst: op_a_o_iv_0_0_a2_3_a[0]   op_a_o_iv_0_0_a2_3_a_0_ stratix_lcell 
Inst: result_a_o_iv_0_0_0[4]   result_a_o_iv_0_0_0_4_ stratix_lcell 
Inst: result_a_o_iv_0_0_0_a[4]   result_a_o_iv_0_0_0_a_4_ stratix_lcell 
Inst: opb_o_0_iv_0_a2_5[1]   opb_o_0_iv_0_a2_5_1_ stratix_lcell 
Inst: cy_o_0_iv_0_a2_4[0]   cy_o_0_iv_0_a2_4_0_ stratix_lcell 
Inst: cy_o_0_iv_0_a2_4_a[0]   cy_o_0_iv_0_a2_4_a_0_ stratix_lcell 
Inst: opb_o_iv_0_a2_3[0]   opb_o_iv_0_a2_3_0_ stratix_lcell 
Inst: cy_o_0_iv_0_a2_8[0]   cy_o_0_iv_0_a2_8_0_ stratix_lcell 
Inst: op_a_o_iv_0_0[4]   op_a_o_iv_0_0_4_ stratix_lcell 
Inst: op_a_o_iv_0_0_a[4]   op_a_o_iv_0_0_a_4_ stratix_lcell 
Inst: op_a_o_iv_0_0[6]   op_a_o_iv_0_0_6_ stratix_lcell 
Inst: op_a_o_iv_0_0_a[6]   op_a_o_iv_0_0_a_6_ stratix_lcell 
Inst: op_a_o_iv_0_0[5]   op_a_o_iv_0_0_5_ stratix_lcell 
Inst: op_a_o_iv_0_0_a[5]   op_a_o_iv_0_0_a_5_ stratix_lcell 
Inst: opb_o_0_iv_0[5]   opb_o_0_iv_0_5_ stratix_lcell 
Inst: opb_o_0_iv_0_0[6]   opb_o_0_iv_0_0_6_ stratix_lcell 
Inst: op_b_o_1_0[4]   op_b_o_1_0_4_ stratix_lcell 
Inst: op_b_o_1_0[5]   op_b_o_1_0_5_ stratix_lcell 
Inst: op_b_o_1_0[6]   op_b_o_1_0_6_ stratix_lcell 
Inst: opa_o_1_0[5]   opa_o_1_0_5_ stratix_lcell 
Inst: opa_o_1_0[6]   opa_o_1_0_6_ stratix_lcell 
Inst: opb_o_0_iv_0[4]   opb_o_0_iv_0_4_ stratix_lcell 
Inst: opa_o_1_0[4]   opa_o_1_0_4_ stratix_lcell 
Inst: result_a_o_iv_0_0[0]   result_a_o_iv_0_0_0_ stratix_lcell 
Inst: result_a_o_iv_0_0_a[0]   result_a_o_iv_0_0_a_0_ stratix_lcell 
Inst: result_a_o_iv_0_0_2_m5_0_a2   result_a_o_iv_0_0_2_m5_0_a2_0 stratix_lcell 
Inst: result_a_o_iv_0_0_2_m5_0_a2_a   result_a_o_iv_0_0_2_m5_0_a2_a_cZ stratix_lcell 
Inst: result_a_o_iv_0_0_1_m5_0_a2   result_a_o_iv_0_0_1_m5_0_a2_1 stratix_lcell 
Inst: result_a_o_iv_0_0_1_m5_0_a2_a   result_a_o_iv_0_0_1_m5_0_a2_a_cZ stratix_lcell 
Inst: result_a_o_iv_0_0_3_m5_0_a2   result_a_o_iv_0_0_3_m5_0_a2_1 stratix_lcell 
Inst: result_a_o_iv_0_0_a2_1[7]   result_a_o_iv_0_0_a2_1_7_ stratix_lcell 
Inst: op_a_o_iv_0_0[3]   op_a_o_iv_0_0_3_ stratix_lcell 
Inst: op_a_o_iv_0_0_a[3]   op_a_o_iv_0_0_a_3_ stratix_lcell 
Inst: op_a_o_iv_0_0[7]   op_a_o_iv_0_0_7_ stratix_lcell 
Inst: op_a_o_iv_0_0_a[7]   op_a_o_iv_0_0_a_7_ stratix_lcell 
Inst: result_a_o_iv_0_0_a2_1[6]   result_a_o_iv_0_0_a2_1_6_ stratix_lcell 
Inst: opa_o_1_0_a2_1_1[2]   opa_o_1_0_a2_1_1_2_ stratix_lcell 
Inst: opa_o_1_0_a2_1_1_a[2]   opa_o_1_0_a2_1_1_a_2_ stratix_lcell 
Inst: opa_o_1_0_a2_1_1[1]   opa_o_1_0_a2_1_1_1_ stratix_lcell 
Inst: opa_o_1_0_a2_1_1_a[1]   opa_o_1_0_a2_1_1_a_1_ stratix_lcell 
Inst: op_a_o_iv_0_0_0_m5   op_a_o_iv_0_0_0_m5_0 stratix_lcell 
Inst: op_a_o_iv_0_0_0_m5_a   op_a_o_iv_0_0_0_m5_a_cZ stratix_lcell 
Inst: result_a_o_iv_0_0_1_m5_0_a2_0   result_a_o_iv_0_0_1_m5_0_a2_0_cZ stratix_lcell 
Inst: result_a_o_iv_0_0_1_m5_0_a2_0_a   result_a_o_iv_0_0_1_m5_0_a2_0_a_cZ stratix_lcell 
Inst: op_a_o_iv_0_0[2]   op_a_o_iv_0_0_2_ stratix_lcell 
Inst: op_a_o_iv_0_0_a[2]   op_a_o_iv_0_0_a_2_ stratix_lcell 
Inst: opb_o_iv_0[0]   opb_o_iv_0_0_ stratix_lcell 
Inst: opb_o_iv_0_a[0]   opb_o_iv_0_a_0_ stratix_lcell 
Inst: opa_o_1_0_a2_1[3]   opa_o_1_0_a2_1_3_ stratix_lcell 
Inst: opa_o_1_0_a2_1_a[3]   opa_o_1_0_a2_1_a_3_ stratix_lcell 
Inst: result_a_o_iv_0_0_3_m5_0_a2_0   result_a_o_iv_0_0_3_m5_0_a2_0_0 stratix_lcell 
Inst: result_a_o_iv_0_0_3_m5_0_a2_0_a   result_a_o_iv_0_0_3_m5_0_a2_0_a_cZ stratix_lcell 
Inst: result_a_o_iv_0_0_3_m5_0_m3   result_a_o_iv_0_0_3_m5_0_m3_0 stratix_lcell 
Inst: opa_o_1_0[7]   opa_o_1_0_7_ stratix_lcell 
Inst: opa_o_1_0_a2_3[0]   opa_o_1_0_a2_3_0_ stratix_lcell 
Inst: result_a_o_iv_0_0_a2_1[5]   result_a_o_iv_0_0_a2_1_5_ stratix_lcell 
Inst: result_a_o_iv_0_0_a2_1[2]   result_a_o_iv_0_0_a2_1_2_ stratix_lcell 
Inst: cy_o_0_iv_0_o2_0[0]   cy_o_0_iv_0_o2_0_0_ stratix_lcell 
Inst: cy_o_0_iv_0_o2_0_a[0]   cy_o_0_iv_0_o2_0_a_0_ stratix_lcell 
Inst: opa_o_1_0_o2[0]   opa_o_1_0_o2_0_ stratix_lcell 
Inst: opa_o_1_0_o2_a[0]   opa_o_1_0_o2_a_0_ stratix_lcell 
Inst: ov_o_iv_0_o2   ov_o_iv_0_o2_cZ stratix_lcell 
Inst: result_a_o_iv_0_0_a2_1[4]   result_a_o_iv_0_0_a2_1_4_ stratix_lcell 
Inst: op_b_o_1_0_o2_0_2[0]   op_b_o_1_0_o2_0_2_0_ stratix_lcell 
Inst: op_b_o_1_0_o2_0_2_a[0]   op_b_o_1_0_o2_0_2_a_0_ stratix_lcell 
Inst: opa_o_1_0_a2_2[0]   opa_o_1_0_a2_2_0_ stratix_lcell 
Inst: opa_o_1_0_a2_2_a[0]   opa_o_1_0_a2_2_a_0_ stratix_lcell 
Inst: opa_o_1_0_a2_1[0]   opa_o_1_0_a2_1_0_ stratix_lcell 
Inst: opa_o_1_0_a2_c[0]   opa_o_1_0_a2_c_0_ stratix_lcell 
Inst: opa_o_1_0_a2_c_a[0]   opa_o_1_0_a2_c_a_0_ stratix_lcell 
Inst: opa_o_1_0_a2_0[0]   opa_o_1_0_a2_0_0_ stratix_lcell 
Inst: opa_o_1_0_a2_0_a[0]   opa_o_1_0_a2_0_a_0_ stratix_lcell 
Inst: op_a_o_iv_0_0_o2_3[0]   op_a_o_iv_0_0_o2_3_0_ stratix_lcell 
Inst: cy_o_iv_0_a2[1]   cy_o_iv_0_a2_1_ stratix_lcell 
Inst: cy_o_iv_0_a2_a[1]   cy_o_iv_0_a2_a_1_ stratix_lcell 
Inst: op_a_o_iv_0_0_o2_0_0_m9_i_a7   op_a_o_iv_0_0_o2_0_0_m9_i_a7_cZ stratix_lcell 
Inst: opb_o_iv_0_a2_0_1[0]   opb_o_iv_0_a2_0_1_0_ stratix_lcell 
Inst: addsub_cy_o_0_a2_0_0   addsub_cy_o_0_a2_0_0_cZ stratix_lcell 
Inst: op_b_o_1_0_a2_1[0]   op_b_o_1_0_a2_1_0_ stratix_lcell 
Inst: opb_o_iv_0_a2[0]   opb_o_iv_0_a2_0_ stratix_lcell 
Inst: opb_o_iv_0_a2_a[0]   opb_o_iv_0_a2_a_0_ stratix_lcell 
Inst: op_a_o_iv_0_0_a2_2[0]   op_a_o_iv_0_0_a2_2_0_ stratix_lcell 
Inst: op_a_o_iv_0_0_a2_2_a[0]   op_a_o_iv_0_0_a2_2_a_0_ stratix_lcell 
Inst: opb_o_iv_0_a2_2[0]   opb_o_iv_0_a2_2_0_ stratix_lcell 
Inst: opb_o_iv_0_a2_2_a[0]   opb_o_iv_0_a2_2_a_0_ stratix_lcell 
Inst: ov_o_iv_0_o2_0   ov_o_iv_0_o2_0_cZ stratix_lcell 
Inst: cy_o_0_iv_0_a2_3[0]   cy_o_0_iv_0_a2_3_0_ stratix_lcell 
Inst: op_b_o_1_0_0[0]   op_b_o_1_0_0_0_ stratix_lcell 
Inst: opb_o_0_iv_0_0[2]   opb_o_0_iv_0_0_2_ stratix_lcell 
Inst: opb_o_0_iv_0_0[1]   opb_o_0_iv_0_0_1_ stratix_lcell 
Inst: cy_o_0_iv_0_o2_0_0[0]   cy_o_0_iv_0_o2_0_0_0_ stratix_lcell 
Inst: op_a_o_iv_0_0_a2_11[0]   op_a_o_iv_0_0_a2_11_0_ stratix_lcell 
Inst: op_b_o_1_0[1]   op_b_o_1_0_1_ stratix_lcell 
Inst: op_b_o_1_0[2]   op_b_o_1_0_2_ stratix_lcell 
Inst: op_b_o_1_0[3]   op_b_o_1_0_3_ stratix_lcell 
Inst: op_b_o_1_0[7]   op_b_o_1_0_7_ stratix_lcell 
Inst: opb_o_0_iv_0[3]   opb_o_0_iv_0_3_ stratix_lcell 
Inst: opb_o_0_iv_0_0[7]   opb_o_0_iv_0_0_7_ stratix_lcell 
Inst: result_a_o_iv_0_0_4_m2_0_a2_0   result_a_o_iv_0_0_4_m2_0_a2_0_cZ stratix_lcell 
Inst: result_a_o_iv_0_0tt_3_m3_0_m2   result_a_o_iv_0_0tt_3_m3_0_m2_cZ stratix_lcell 
Inst: result_a_o_iv_0_0tt_2_m3_0_m2   result_a_o_iv_0_0tt_2_m3_0_m2_cZ stratix_lcell 
Inst: dcml_data_o_0_a2_0_a2[7]   dcml_data_o_0_a2_0_a2_7_ stratix_lcell 
Inst: result_a_o_iv_0_0_a2_0[0]   result_a_o_iv_0_0_a2_0_0_ stratix_lcell 
Inst: alu_cmd_o_1_3_0__romlut_10   alu_cmd_o_1_3_0__romlut_10_cZ stratix_lcell 
Inst: alu_cmd_o_1_3_0__romlut_9   alu_cmd_o_1_3_0__romlut_9_cZ stratix_lcell 
Inst: alu_cmd_o_1_3_0__romlut_7   alu_cmd_o_1_3_0__romlut_7_cZ stratix_lcell 
Inst: alu_cmd_o_1_3_0__romlut_5   alu_cmd_o_1_3_0__romlut_5_cZ stratix_lcell 
Inst: alu_cmd_o_1_3_0__romlut_4   alu_cmd_o_1_3_0__romlut_4_cZ stratix_lcell 
Inst: alu_cmd_o_1_3_0__romlut_3   alu_cmd_o_1_3_0__romlut_3_cZ stratix_lcell 
Inst: alu_cmd_o_1_3_0__romlut_1   alu_cmd_o_1_3_0__romlut_1_cZ stratix_lcell 
Inst: alu_cmd_o_1_3_0__romlut_0   alu_cmd_o_1_3_0__romlut_0_cZ stratix_lcell 
Inst: addsub_o_1_romlut_0   addsub_o_1_romlut_0_cZ stratix_lcell 
Inst: addsub_o_1_romlut   addsub_o_1_romlut_cZ stratix_lcell 
Net:  result_a_o_iv_0_0_0[4]   result_a_o_iv_0_0_0_Z[4] 
Net:  cy_o_0_iv_0_o2_0_0[0]   cy_o_0_iv_0_o2_0_0_Z[0] 
EndView alumux NoName

BeginView alucore NoName
Inst: p_alu.un1_op_a_i.I_8_term   p_alu_un1_op_a_i_I_8_term stratix_lcell 
Inst: p_alu.un1_op_a_i.lt6   p_alu_un1_op_a_i_lt6 stratix_lcell 
Inst: p_alu.un1_op_a_i.lt3   p_alu_un1_op_a_i_lt3 stratix_lcell 
Inst: result_o_7[5]   result_o_7_5_ stratix_lcell 
Inst: result_o_7_a[5]   result_o_7_a_5_ stratix_lcell 
Inst: result_o_7[6]   result_o_7_6_ stratix_lcell 
Inst: result_o_7_a[6]   result_o_7_a_6_ stratix_lcell 
Inst: result_o_5[5]   result_o_5_5_ stratix_lcell 
Inst: result_o_5_a[5]   result_o_5_a_5_ stratix_lcell 
Inst: result_o_5[6]   result_o_5_6_ stratix_lcell 
Inst: result_o_5_a[6]   result_o_5_a_6_ stratix_lcell 
Inst: result_o_7[1]   result_o_7_1_ stratix_lcell 
Inst: result_o_7_a[1]   result_o_7_a_1_ stratix_lcell 
Inst: result_o_7[2]   result_o_7_2_ stratix_lcell 
Inst: result_o_7_a[2]   result_o_7_a_2_ stratix_lcell 
Inst: result_o_7[3]   result_o_7_3_ stratix_lcell 
Inst: result_o_7_a[3]   result_o_7_a_3_ stratix_lcell 
Inst: result_o_7[7]   result_o_7_7_ stratix_lcell 
Inst: result_o_7[0]   result_o_7_0_ stratix_lcell 
Inst: result_o_5[1]   result_o_5_1_ stratix_lcell 
Inst: result_o_5_a[1]   result_o_5_a_1_ stratix_lcell 
Inst: result_o_5[2]   result_o_5_2_ stratix_lcell 
Inst: result_o_5_a[2]   result_o_5_a_2_ stratix_lcell 
Inst: result_o_5[3]   result_o_5_3_ stratix_lcell 
Inst: result_o_5_a[3]   result_o_5_a_3_ stratix_lcell 
Inst: result_o_5[7]   result_o_5_7_ stratix_lcell 
Inst: result_o_5_a[7]   result_o_5_a_7_ stratix_lcell 
Inst: result_o_5[0]   result_o_5_0_ stratix_lcell 
Inst: result_o_5_a[0]   result_o_5_a_0_ stratix_lcell 
Inst: result_o_sn_m5   result_o_sn_m5_0 stratix_lcell 
Inst: m5   m5_0 stratix_lcell 
Inst: result_o_sn_m9   result_o_sn_m9_0 stratix_lcell 
Inst: result_o_6[7]   result_o_6_7_ stratix_lcell 
Inst: result_o_6_a[7]   result_o_6_a_7_ stratix_lcell 
Inst: result_o_sn_m13   result_o_sn_m13_0 stratix_lcell 
Inst: result_o_6[0]   result_o_6_0_ stratix_lcell 
Inst: result_o_6_a[0]   result_o_6_a_0_ stratix_lcell 
Inst: cy_o_2[1]   cy_o_2_1_ stratix_lcell 
Inst: cy_o_2_a[1]   cy_o_2_a_1_ stratix_lcell 
Inst: result_o_sn_m6   result_o_sn_m6_0 stratix_lcell 
Inst: p_alu.un1_op_a_i.lt7   p_alu_un1_op_a_i_lt7 stratix_lcell 
Inst: p_alu.un1_op_a_i.I_8   p_alu_un1_op_a_i_I_8 stratix_lcell 
Inst: p_alu.un1_op_a_i.I_7   p_alu_un1_op_a_i_I_7 stratix_lcell 
Inst: p_alu.un1_op_a_i.I_6   p_alu_un1_op_a_i_I_6 stratix_lcell 
Inst: p_alu.un1_op_a_i.I_5   p_alu_un1_op_a_i_I_5 stratix_lcell 
Inst: p_alu.un1_op_a_i.I_4   p_alu_un1_op_a_i_I_4 stratix_lcell 
Inst: p_alu.un1_op_a_i.I_3   p_alu_un1_op_a_i_I_3 stratix_lcell 
Inst: p_alu.un1_op_a_i.I_2   p_alu_un1_op_a_i_I_2 stratix_lcell 
Inst: p_alu.un1_op_a_i.I_1   p_alu_un1_op_a_i_I_1 stratix_lcell 
EndView alucore NoName

BeginView addsub_core NoName
Inst: gen_greater_four.gen_addsub.gen_addsub.4.gen_nibble_addsub.i_addsub_cy   gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy addsub_cy 
Inst: gen_greater_four.gen_addsub.gen_addsub.5.gen_last_addsub.i_addsub_ovcy   gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy addsub_ovcy 
EndView addsub_core NoName

BeginView addsub_cy NoName
Inst: p_addsub.v_result_2_add4_term   p_addsub_v_result_2_add4_term stratix_lcell 
Inst: p_addsub.v_result_2_add1_start   p_addsub_v_result_2_add1_start stratix_lcell 
Inst: v_result_1[5]   v_result_1_5_ stratix_lcell 
Inst: un3_v_result_add4   un3_v_result_add4_0 stratix_lcell 
Inst: un3_v_result_add3   un3_v_result_add3_0 stratix_lcell 
Inst: un3_v_result_add2   un3_v_result_add2_0 stratix_lcell 
Inst: un3_v_result_add1   un3_v_result_add1_0 stratix_lcell 
Inst: p_addsub.v_result_2_add4   p_addsub_v_result_2_add4 stratix_lcell 
Inst: p_addsub.v_result_2_add3   p_addsub_v_result_2_add3 stratix_lcell 
Inst: p_addsub.v_result_2_add2   p_addsub_v_result_2_add2 stratix_lcell 
Inst: p_addsub.v_result_2_add1   p_addsub_v_result_2_add1 stratix_lcell 
EndView addsub_cy NoName

BeginView addsub_ovcy NoName
Inst: v_lresult_1[2]   v_lresult_1_2_ stratix_lcell 
Inst: v_lresult_1_a[2]   v_lresult_1_a_2_ stratix_lcell 
Inst: v_lresult_1[1]   v_lresult_1_1_ stratix_lcell 
Inst: un4_v_result_c3   un4_v_result_c3_0 stratix_lcell 
Inst: gen_greater_one.p_addsub_ov.v_result_2_c3   gen_greater_one_p_addsub_ov_v_result_2_c3 stratix_lcell 
Inst: gen_greater_one.p_addsub_ov.v_result_2_c3_a   gen_greater_one_p_addsub_ov_v_result_2_c3_a stratix_lcell 
Inst: gen_greater_one.p_addsub_ov.v_result_2_c2   gen_greater_one_p_addsub_ov_v_result_2_c2 stratix_lcell 
Inst: v_result_1[2]   v_result_1_2_ stratix_lcell 
Inst: un4_v_result_bnc2_0   un4_v_result_bnc2_0_0 stratix_lcell 
Inst: un4_v_result_bnc2_0_a   un4_v_result_bnc2_0_a_cZ stratix_lcell 
Inst: un4_v_result_anc2   un4_v_result_anc2_0 stratix_lcell 
Inst: gen_greater_one.p_addsub_ov.v_result_2_bnc2   gen_greater_one_p_addsub_ov_v_result_2_bnc2 stratix_lcell 
Inst: gen_greater_one.p_addsub_ov.v_result_2_bnc2_a   gen_greater_one_p_addsub_ov_v_result_2_bnc2_a stratix_lcell 
Inst: gen_greater_one.p_addsub_ov.v_result_2_bnc2_d   gen_greater_one_p_addsub_ov_v_result_2_bnc2_d stratix_lcell 
Inst: un4_v_result_c1   un4_v_result_c1_cZ stratix_lcell 
Inst: un4_v_result_c1_a   un4_v_result_c1_a_cZ stratix_lcell 
Inst: gen_greater_one.p_addsub_ov.v_result_2_c1   gen_greater_one_p_addsub_ov_v_result_2_c1 stratix_lcell 
Inst: gen_greater_one.p_addsub_ov.v_result_2_c1_a   gen_greater_one_p_addsub_ov_v_result_2_c1_a stratix_lcell 
Inst: un4_v_result_sum2_0   un4_v_result_sum2_0_cZ stratix_lcell 
Inst: un4_v_result_sum2_0_a   un4_v_result_sum2_0_a_cZ stratix_lcell 
Inst: v_lresult_2_sum1_0   v_lresult_2_sum1_0_cZ stratix_lcell 
EndView addsub_ovcy NoName

BeginView dcml_adjust NoName
Inst: p_calc_adjst.1.un33_v_cy   p_calc_adjst_1_un33_v_cy stratix_lcell 
Inst: un28_v_tmpda_c1   un28_v_tmpda_c1_0 stratix_lcell 
Inst: un28_v_tmpda_c1_a   un28_v_tmpda_c1_a_cZ stratix_lcell 
Inst: un17_v_tmpda_sum3   un17_v_tmpda_sum3_0 stratix_lcell 
Inst: un17_v_tmpda_anc2   un17_v_tmpda_anc2_cZ stratix_lcell 
Inst: un17_v_tmpda_anc2_a   un17_v_tmpda_anc2_a_cZ stratix_lcell 
Inst: un17_v_tmpda_sum2   un17_v_tmpda_sum2_0 stratix_lcell 
Inst: un17_v_tmpda_sum2_a   un17_v_tmpda_sum2_a_cZ stratix_lcell 
Inst: un17_v_tmpda_sum1   un17_v_tmpda_sum1_0 stratix_lcell 
Inst: un17_v_tmpda_sum1_a   un17_v_tmpda_sum1_a_cZ stratix_lcell 
Inst: p_calc_adjst.0.un5_v_cy   p_calc_adjst_0_un5_v_cy stratix_lcell 
Inst: un9_v_tmpda1_c1   un9_v_tmpda1_c1_0 stratix_lcell 
EndView dcml_adjust NoName

BeginView mc8051_siu NoName
Inst: s_rxpre_count[0]   s_rxpre_count_0__Z stratix_lcell_ff 
Inst: s_rxpre_count[1]   s_rxpre_count_1__Z stratix_lcell_ff 
Inst: s_rxpre_count[2]   s_rxpre_count_2__Z stratix_lcell_ff 
Inst: s_rxpre_count[3]   s_rxpre_count_3__Z stratix_lcell_ff 
Inst: s_rxpre_count[4]   s_rxpre_count_4__Z stratix_lcell_ff 
Inst: s_rxpre_count[5]   s_rxpre_count_5__Z stratix_lcell_ff 
Inst: s_txpre_count[0]   s_txpre_count_0__Z stratix_lcell_ff 
Inst: s_txpre_count[1]   s_txpre_count_1__Z stratix_lcell_ff 
Inst: s_txpre_count[2]   s_txpre_count_2__Z stratix_lcell_ff 
Inst: s_txpre_count[3]   s_txpre_count_3__Z stratix_lcell_ff 
Inst: s_txpre_count[4]   s_txpre_count_4__Z stratix_lcell_ff 
Inst: s_txpre_count[5]   s_txpre_count_5__Z stratix_lcell_ff 
Inst: s_tran_state[3]   s_tran_state_3__Z stratix_lcell_ff 
Inst: s_tran_state[2]   s_tran_state_2__Z stratix_lcell_ff 
Inst: s_tran_state[1]   s_tran_state_1__Z stratix_lcell_ff 
Inst: s_tran_state[0]   s_tran_state_0__Z stratix_lcell_ff 
Inst: s_recv_state[3]   s_recv_state_3__Z stratix_lcell_ff 
Inst: s_recv_state[2]   s_recv_state_2__Z stratix_lcell_ff 
Inst: s_recv_state[1]   s_recv_state_1__Z stratix_lcell_ff 
Inst: s_recv_state[0]   s_recv_state_0__Z stratix_lcell_ff 
Inst: s_recv_sh[7]   s_recv_sh_7__Z stratix_lcell_ff 
Inst: s_recv_sh[6]   s_recv_sh_6__Z stratix_lcell_ff 
Inst: s_recv_sh[5]   s_recv_sh_5__Z stratix_lcell_ff 
Inst: s_recv_sh[4]   s_recv_sh_4__Z stratix_lcell_ff 
Inst: s_recv_sh[3]   s_recv_sh_3__Z stratix_lcell_ff 
Inst: s_recv_sh[2]   s_recv_sh_2__Z stratix_lcell_ff 
Inst: s_recv_sh[1]   s_recv_sh_1__Z stratix_lcell_ff 
Inst: s_recv_sh[0]   s_recv_sh_0__Z stratix_lcell_ff 
Inst: s_tran_sh[10]   s_tran_sh_10__Z stratix_lcell_ff 
Inst: s_tran_sh[9]   s_tran_sh_9__Z stratix_lcell_ff 
Inst: s_tran_sh[8]   s_tran_sh_8__Z stratix_lcell_ff 
Inst: s_tran_sh[7]   s_tran_sh_7__Z stratix_lcell_ff 
Inst: s_tran_sh[6]   s_tran_sh_6__Z stratix_lcell_ff 
Inst: s_tran_sh[5]   s_tran_sh_5__Z stratix_lcell_ff 
Inst: s_tran_sh[4]   s_tran_sh_4__Z stratix_lcell_ff 
Inst: s_tran_sh[3]   s_tran_sh_3__Z stratix_lcell_ff 
Inst: s_tran_sh[2]   s_tran_sh_2__Z stratix_lcell_ff 
Inst: s_tran_sh[1]   s_tran_sh_1__Z stratix_lcell_ff 
Inst: s_recv_buf[7]   s_recv_buf_7__Z stratix_lcell_ff 
Inst: s_recv_buf[6]   s_recv_buf_6__Z stratix_lcell_ff 
Inst: s_recv_buf[5]   s_recv_buf_5__Z stratix_lcell_ff 
Inst: s_recv_buf[4]   s_recv_buf_4__Z stratix_lcell_ff 
Inst: s_recv_buf[3]   s_recv_buf_3__Z stratix_lcell_ff 
Inst: s_recv_buf[2]   s_recv_buf_2__Z stratix_lcell_ff 
Inst: s_recv_buf[1]   s_recv_buf_1__Z stratix_lcell_ff 
Inst: s_recv_buf[0]   s_recv_buf_0__Z stratix_lcell_ff 
Inst: rxdwr_o   rxdwr_o_0_Z stratix_lcell_ff 
Inst: s_rb8   s_rb8_0_Z stratix_lcell_ff 
Inst: s_trans   s_trans_Z stratix_lcell_ff 
Inst: rxd_o_i   rxd_o_i_Z stratix_lcell_ff 
Inst: s_det_ff0   s_det_ff0_Z stratix_lcell_ff 
Inst: s_det_ff1   s_det_ff1_Z stratix_lcell_ff 
Inst: s_rxd_ff0   s_rxd_ff0_Z stratix_lcell_ff 
Inst: s_rxd_ff1   s_rxd_ff1_Z stratix_lcell_ff 
Inst: s_rxd_ff2   s_rxd_ff2_Z stratix_lcell_ff 
Inst: s_tran_done   s_tran_done_0_Z stratix_lcell_ff 
Inst: txd_o_i   txd_o_i_Z stratix_lcell_ff 
Inst: s_recv_done   s_recv_done_0_Z stratix_lcell_ff 
Inst: s_txm13_ff0   s_txm13_ff0_Z stratix_lcell_ff 
Inst: s_rxm13_ff0   s_rxm13_ff0_Z stratix_lcell_ff 
Inst: s_txm13_ff1   s_txm13_ff1_Z stratix_lcell_ff 
Inst: s_rxm13_ff1   s_rxm13_ff1_Z stratix_lcell_ff 
Inst: s_ff0   s_ff0_0_Z stratix_lcell_ff 
Inst: s_recv_state_2_0_a2_a[3]   s_recv_state_2_0_a2_a_3_ stratix_lcell 
Inst: s_recv_state_2_0_a2_a[2]   s_recv_state_2_0_a2_a_2_ stratix_lcell 
Inst: s_tran_state_4_i_a[3]   s_tran_state_4_i_a_3_ stratix_lcell 
Inst: s_txdm0_42_iv_0_a2   s_txdm0_42_iv_0_a2_cZ stratix_lcell 
Inst: v_rxstep_62_0_iv_0_m2[0]   v_rxstep_62_0_iv_0_m2_0_ stratix_lcell 
Inst: v_rxstep_62_0_iv_0_m2_a[0]   v_rxstep_62_0_iv_0_m2_a_0_ stratix_lcell 
Inst: v_rxstep_62_0_iv_0_o3[0]   v_rxstep_62_0_iv_0_o3_0_ stratix_lcell 
Inst: v_rxstep_62_0_iv_0_o3_a[0]   v_rxstep_62_0_iv_0_o3_a_0_ stratix_lcell 
Inst: s_recv_state_2_0_o3[0]   s_recv_state_2_0_o3_0_ stratix_lcell 
Inst: s_txdm0_42_iv_0_o3_0   s_txdm0_42_iv_0_o3_0_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_o3_0_a   s_txdm0_42_iv_0_o3_0_a_cZ stratix_lcell 
Inst: un1_un22_s_mode_35_0_o3_a   un1_un22_s_mode_35_0_o3_a_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_a2_1   s_txdm0_42_iv_0_a2_1_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_a2_1_a   s_txdm0_42_iv_0_a2_1_a_cZ stratix_lcell 
Inst: un1_un22_s_mode_42_0   un1_un22_s_mode_42_0_cZ stratix_lcell 
Inst: v_rxstep_62_0_iv_0_o3_2[0]   v_rxstep_62_0_iv_0_o3_2_0_ stratix_lcell 
Inst: v_rxstep_62_0_iv_0_o3_2_a[0]   v_rxstep_62_0_iv_0_o3_2_a_0_ stratix_lcell 
Inst: s_recv_state_2_0_o3_2[0]   s_recv_state_2_0_o3_2_0_ stratix_lcell 
Inst: un1_s_recv_state_14_0_o3   un1_s_recv_state_14_0_o3_cZ stratix_lcell 
Inst: un1_un22_s_mode_48_0   un1_un22_s_mode_48_0_cZ stratix_lcell 
Inst: v_txstep_45_iv_i[0]   v_txstep_45_iv_i_0_ stratix_lcell 
Inst: un1_un22_s_mode_51_i_a2_2   un1_un22_s_mode_51_i_a2_2_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_a2_2_a   un1_un22_s_mode_51_i_a2_2_a_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_a2   un1_un22_s_mode_51_i_a2_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_a2_a   un1_un22_s_mode_51_i_a2_a_cZ stratix_lcell 
Inst: un1_s_recv_state_14_0_o3_7   un1_s_recv_state_14_0_o3_7_cZ stratix_lcell 
Inst: un1_s_recv_state_14_0_o3_7_a   un1_s_recv_state_14_0_o3_7_a_cZ stratix_lcell 
Inst: s_tran_sh_53_0_iv_0_a2[9]   s_tran_sh_53_0_iv_0_a2_9_ stratix_lcell 
Inst: un1_s_recv_state_12_0   un1_s_recv_state_12_0_cZ stratix_lcell 
Inst: un1_s_recv_state_12_0_a   un1_s_recv_state_12_0_a_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_a3_5   s_txdm0_42_iv_0_a3_5_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_a2_0   s_txdm0_42_iv_0_a2_0_cZ stratix_lcell 
Inst: un1_un22_s_mode_38_0_a   un1_un22_s_mode_38_0_a_cZ stratix_lcell 
Inst: un1_un22_s_mode_28_0_a3   un1_un22_s_mode_28_0_a3_cZ stratix_lcell 
Inst: un1_un22_s_mode_28_0_a3_a   un1_un22_s_mode_28_0_a3_a_cZ stratix_lcell 
Inst: v_rxstep_62_0_iv_0_o3_0_0[0]   v_rxstep_62_0_iv_0_o3_0_0_0_ stratix_lcell 
Inst: v_rxstep_62_0_iv_0_o3_0_0_a[0]   v_rxstep_62_0_iv_0_o3_0_0_a_0_ stratix_lcell 
Inst: un1_un22_s_mode_51_i_o3_1_0   un1_un22_s_mode_51_i_o3_1_0_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_o3_1_0_a   un1_un22_s_mode_51_i_o3_1_0_a_cZ stratix_lcell 
Inst: un1_un22_s_mode_35_0_o3_1   un1_un22_s_mode_35_0_o3_1_cZ stratix_lcell 
Inst: un1_un22_s_mode_35_0_o3_1_a   un1_un22_s_mode_35_0_o3_1_a_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_o3_0_0   s_txdm0_42_iv_0_o3_0_0_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_o3_0_0_a   s_txdm0_42_iv_0_o3_0_0_a_cZ stratix_lcell 
Inst: v_txstep_45_iv_i_4[0]   v_txstep_45_iv_i_4_0_ stratix_lcell 
Inst: v_txstep_45_iv_i_4_a[0]   v_txstep_45_iv_i_4_a_0_ stratix_lcell 
Inst: v_txstep_45_iv_i_2[0]   v_txstep_45_iv_i_2_0_ stratix_lcell 
Inst: v_txstep_45_iv_i_2_a[0]   v_txstep_45_iv_i_2_a_0_ stratix_lcell 
Inst: s_recv_sh_59_iv_0_o3_1[7]   s_recv_sh_59_iv_0_o3_1_7_ stratix_lcell 
Inst: s_recv_sh_59_iv_0_o3_1_a[7]   s_recv_sh_59_iv_0_o3_1_a_7_ stratix_lcell 
Inst: s_tran_sh_53_0_iv_0_a2_1[9]   s_tran_sh_53_0_iv_0_a2_1_9_ stratix_lcell 
Inst: s_tran_sh_53_0_iv_0_a2_1_a[9]   s_tran_sh_53_0_iv_0_a2_1_a_9_ stratix_lcell 
Inst: un1_s_recv_state_14_0_o3_6   un1_s_recv_state_14_0_o3_6_cZ stratix_lcell 
Inst: un1_s_recv_state_14_0_o3_6_a   un1_s_recv_state_14_0_o3_6_a_cZ stratix_lcell 
Inst: s_recv_state_2_0_a3_3[0]   s_recv_state_2_0_a3_3_0_ stratix_lcell 
Inst: s_recv_state_2_0_a3_3_a[0]   s_recv_state_2_0_a3_3_a_0_ stratix_lcell 
Inst: un1_un22_s_mode_35_0_o3_0   un1_un22_s_mode_35_0_o3_0_cZ stratix_lcell 
Inst: un1_un22_s_mode_35_0_o3_0_a   un1_un22_s_mode_35_0_o3_0_a_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_o3   s_txdm0_42_iv_0_o3_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_o3_a   s_txdm0_42_iv_0_o3_a_cZ stratix_lcell 
Inst: un1_un22_s_mode_38_0_1_a   un1_un22_s_mode_38_0_1_a_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_0   un1_un22_s_mode_51_i_0_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_0_a   un1_un22_s_mode_51_i_0_a_cZ stratix_lcell 
Inst: s_recv_state_2_0_o3_0[0]   s_recv_state_2_0_o3_0_0_ stratix_lcell 
Inst: s_recv_state_2_0_o3_0_a[0]   s_recv_state_2_0_o3_0_a_0_ stratix_lcell 
Inst: un1_un22_s_mode_48_0_2   un1_un22_s_mode_48_0_2_cZ stratix_lcell 
Inst: un1_un22_s_mode_48_0_2_a   un1_un22_s_mode_48_0_2_a_cZ stratix_lcell 
Inst: un1_un22_s_mode_48_0_1   un1_un22_s_mode_48_0_1_cZ stratix_lcell 
Inst: un1_un22_s_mode_48_0_1_a   un1_un22_s_mode_48_0_1_a_cZ stratix_lcell 
Inst: v_txstep_45_iv_i_1[0]   v_txstep_45_iv_i_1_0_ stratix_lcell 
Inst: v_txstep_45_iv_i_1_a[0]   v_txstep_45_iv_i_1_a_0_ stratix_lcell 
Inst: un1_s_recv_state_14_0_o3_1_0   un1_s_recv_state_14_0_o3_1_0_cZ stratix_lcell 
Inst: un1_s_recv_state_14_0_o3_1_0_a   un1_s_recv_state_14_0_o3_1_0_a_cZ stratix_lcell 
Inst: un1_s_recv_state_14_0_o3_0_0   un1_s_recv_state_14_0_o3_0_0_cZ stratix_lcell 
Inst: un1_s_recv_state_14_0_o3_0_0_a   un1_s_recv_state_14_0_o3_0_0_a_cZ stratix_lcell 
Inst: s_recv_state_2_0_a3_2[0]   s_recv_state_2_0_a3_2_0_ stratix_lcell 
Inst: s_recv_state_2_0_a3_2_a[0]   s_recv_state_2_0_a3_2_a_0_ stratix_lcell 
Inst: un1_un22_s_mode_51_i_a2_1   un1_un22_s_mode_51_i_a2_1_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_a2_1_a   un1_un22_s_mode_51_i_a2_1_a_cZ stratix_lcell 
Inst: un1_un22_s_mode_28_0_a3_0   un1_un22_s_mode_28_0_a3_0_cZ stratix_lcell 
Inst: un1_un22_s_mode_28_0_a3_0_a   un1_un22_s_mode_28_0_a3_0_a_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_o3_1   s_txdm0_42_iv_0_o3_1_cZ stratix_lcell 
Inst: un1_un22_s_mode_42_0_o2   un1_un22_s_mode_42_0_o2_cZ stratix_lcell 
Inst: un1_un22_s_mode_42_0_o2_a   un1_un22_s_mode_42_0_o2_a_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_a3_6   s_txdm0_42_iv_0_a3_6_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_o3_2   un1_un22_s_mode_51_i_o3_2_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_o3_2_a   un1_un22_s_mode_51_i_o3_2_a_cZ stratix_lcell 
Inst: un1_un18_s_mode_19_0_o3_1   un1_un18_s_mode_19_0_o3_1_cZ stratix_lcell 
Inst: un1_un18_s_mode_19_0_o3_1_a   un1_un18_s_mode_19_0_o3_1_a_cZ stratix_lcell 
Inst: s_rxm13_ff0_3_0_a   s_rxm13_ff0_3_0_a_cZ stratix_lcell 
Inst: un1_un18_s_mode_19_0_a2_0_2   un1_un18_s_mode_19_0_a2_0_2_cZ stratix_lcell 
Inst: un1_un18_s_mode_19_0_a2_0_2_a   un1_un18_s_mode_19_0_a2_0_2_a_cZ stratix_lcell 
Inst: un1_un18_s_mode_19_0_a2_0_0   un1_un18_s_mode_19_0_a2_0_0_cZ stratix_lcell 
Inst: un1_s_recv_state_12_0_a2_0_0   un1_s_recv_state_12_0_a2_0_0_cZ stratix_lcell 
Inst: s_recv_state_2_0_a3_1[0]   s_recv_state_2_0_a3_1_0_ stratix_lcell 
Inst: s_recv_state_2_0_a3_1_a[0]   s_recv_state_2_0_a3_1_a_0_ stratix_lcell 
Inst: s_recv_state_2_0_a3[0]   s_recv_state_2_0_a3_0_ stratix_lcell 
Inst: s_recv_state_2_0_a3_a[0]   s_recv_state_2_0_a3_a_0_ stratix_lcell 
Inst: v_rxstep_62_0_iv_0_a2[0]   v_rxstep_62_0_iv_0_a2_0_ stratix_lcell 
Inst: v_rxstep_62_0_iv_0_a2_a[0]   v_rxstep_62_0_iv_0_a2_a_0_ stratix_lcell 
Inst: v_txstep_45_iv_i_o3[0]   v_txstep_45_iv_i_o3_0_ stratix_lcell 
Inst: un1_s_recv_state_14_0_a3_0   un1_s_recv_state_14_0_a3_0_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_a3   un1_un22_s_mode_51_i_a3_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_a2_2   s_txdm0_42_iv_0_a2_2_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_a2_2_a   s_txdm0_42_iv_0_a2_2_a_cZ stratix_lcell 
Inst: un1_un22_s_mode_48_0_a2_1   un1_un22_s_mode_48_0_a2_1_cZ stratix_lcell 
Inst: un1_un22_s_mode_27_i_x3   un1_un22_s_mode_27_i_x3_cZ stratix_lcell 
Inst: un1_un22_s_mode_38_0_a2_0_1   un1_un22_s_mode_38_0_a2_0_1_cZ stratix_lcell 
Inst: s_txdm0_42_iv_0_o3_3   s_txdm0_42_iv_0_o3_3_cZ stratix_lcell 
Inst: un1_un22_s_mode_4_i_o3   un1_un22_s_mode_4_i_o3_cZ stratix_lcell 
Inst: un1_un22_s_mode_42_0_a3_0   un1_un22_s_mode_42_0_a3_0_cZ stratix_lcell 
Inst: un1_un22_s_mode_38_0_a3   un1_un22_s_mode_38_0_a3_cZ stratix_lcell 
Inst: un1_s_recv_state_12_0_o3   un1_s_recv_state_12_0_o3_cZ stratix_lcell 
Inst: s_recv_sh_59_i_a3[0]   s_recv_sh_59_i_a3_0_ stratix_lcell 
Inst: un1_scon_i_7_i_0   un1_scon_i_7_i_0_cZ stratix_lcell 
Inst: un1_un22_s_mode_35_0_a3_3   un1_un22_s_mode_35_0_a3_3_cZ stratix_lcell 
Inst: s_tran_sh_53_0_iv_0_a3[9]   s_tran_sh_53_0_iv_0_a3_9_ stratix_lcell 
Inst: v_txstep_45_iv_i_a2_1[0]   v_txstep_45_iv_i_a2_1_0_ stratix_lcell 
Inst: un1_trans_i_1_i_a3_0_0   un1_trans_i_1_i_a3_0_0_cZ stratix_lcell 
Inst: un1_s_recv_state_12_0_a3   un1_s_recv_state_12_0_a3_cZ stratix_lcell 
Inst: un1_un22_s_mode_38_0_a3_0   un1_un22_s_mode_38_0_a3_0_cZ stratix_lcell 
Inst: un1_un18_s_mode_19_0_o3_3   un1_un18_s_mode_19_0_o3_3_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_a3_2   un1_un22_s_mode_51_i_a3_2_cZ stratix_lcell 
Inst: un1_un22_s_mode_51_i_a3_6   un1_un22_s_mode_51_i_a3_6_cZ stratix_lcell 
Inst: s_recv_sh_59_i_a3_0[0]   s_recv_sh_59_i_a3_0_0_ stratix_lcell 
Inst: un1_s_recv_state_12_0_o3_0   un1_s_recv_state_12_0_o3_0_cZ stratix_lcell 
Inst: v_txstep_45_iv_i_o3_0[0]   v_txstep_45_iv_i_o3_0_0_ stratix_lcell 
Inst: rxd_o_i_i   rxd_o_i_i_0 inv 
Inst: txd_o_i_i   txd_o_i_i_0 inv 
EndView mc8051_siu NoName

BeginView mc8051_tmrctr NoName
Inst: s_int1_sync   s_int1_sync_Z stratix_lcell_ff 
Inst: s_t1ff2   s_t1ff2_Z stratix_lcell_ff 
Inst: s_t0ff2   s_t0ff2_Z stratix_lcell_ff 
Inst: p_tmr_ctr.un38_wt_i_0   p_tmr_ctr_un38_wt_i_0 stratix_lcell 
Inst: un2_s_tmr_ctr0_en_0_a2_0   un2_s_tmr_ctr0_en_0_a2_0_cZ stratix_lcell 
Inst: s_counth0[0]   s_counth0_0__Z stratix_lcell_ff 
Inst: s_counth0[1]   s_counth0_1__Z stratix_lcell_ff 
Inst: s_counth0[2]   s_counth0_2__Z stratix_lcell_ff 
Inst: s_counth0[3]   s_counth0_3__Z stratix_lcell_ff 
Inst: s_counth0[4]   s_counth0_4__Z stratix_lcell_ff 
Inst: s_counth0[5]   s_counth0_5__Z stratix_lcell_ff 
Inst: s_counth0[6]   s_counth0_6__Z stratix_lcell_ff 
Inst: s_counth0[7]   s_counth0_7__Z stratix_lcell_ff 
Inst: s_counth1[0]   s_counth1_0__Z stratix_lcell_ff 
Inst: s_counth1[1]   s_counth1_1__Z stratix_lcell_ff 
Inst: s_counth1[2]   s_counth1_2__Z stratix_lcell_ff 
Inst: s_counth1[3]   s_counth1_3__Z stratix_lcell_ff 
Inst: s_counth1[4]   s_counth1_4__Z stratix_lcell_ff 
Inst: s_counth1[5]   s_counth1_5__Z stratix_lcell_ff 
Inst: s_counth1[6]   s_counth1_6__Z stratix_lcell_ff 
Inst: s_counth1[7]   s_counth1_7__Z stratix_lcell_ff 
Inst: s_countl1[0]   s_countl1_0__Z stratix_lcell_ff 
Inst: s_countl1[1]   s_countl1_1__Z stratix_lcell_ff 
Inst: s_countl1[2]   s_countl1_2__Z stratix_lcell_ff 
Inst: s_countl1[3]   s_countl1_3__Z stratix_lcell_ff 
Inst: s_countl1[4]   s_countl1_4__Z stratix_lcell_ff 
Inst: s_countl1[5]   s_countl1_5__Z stratix_lcell_ff 
Inst: s_countl1[6]   s_countl1_6__Z stratix_lcell_ff 
Inst: s_countl1[7]   s_countl1_7__Z stratix_lcell_ff 
Inst: s_countl0[0]   s_countl0_0__Z stratix_lcell_ff 
Inst: s_countl0[1]   s_countl0_1__Z stratix_lcell_ff 
Inst: s_countl0[2]   s_countl0_2__Z stratix_lcell_ff 
Inst: s_countl0[3]   s_countl0_3__Z stratix_lcell_ff 
Inst: s_countl0[4]   s_countl0_4__Z stratix_lcell_ff 
Inst: s_countl0[5]   s_countl0_5__Z stratix_lcell_ff 
Inst: s_countl0[6]   s_countl0_6__Z stratix_lcell_ff 
Inst: s_countl0[7]   s_countl0_7__Z stratix_lcell_ff 
Inst: s_pre_count[3]   s_pre_count_3__Z stratix_lcell_ff 
Inst: s_pre_count[2]   s_pre_count_2__Z stratix_lcell_ff 
Inst: s_pre_count[1]   s_pre_count_1__Z stratix_lcell_ff 
Inst: s_pre_count[0]   s_pre_count_0__Z stratix_lcell_ff 
Inst: s_t0ff0   s_t0ff0_Z stratix_lcell_ff 
Inst: s_t1ff0   s_t1ff0_Z stratix_lcell_ff 
Inst: s_t0ff1   s_t0ff1_Z stratix_lcell_ff 
Inst: s_t1ff1   s_t1ff1_Z stratix_lcell_ff 
Inst: tf0_o   tf0_o_0_Z stratix_lcell_ff 
Inst: tf1_o   tf1_o_0_Z stratix_lcell_ff 
Inst: s_int0_sync   s_int0_sync_Z stratix_lcell_ff 
Inst: un1_s_tf115_13   un1_s_tf115_13_cZ stratix_lcell 
Inst: un1_tmod_i_31   un1_tmod_i_31_cZ stratix_lcell 
Inst: un1_s_tf115_10_i   un1_s_tf115_10_i_cZ stratix_lcell 
Inst: un1_s_tf115_13_4   un1_s_tf115_13_4_cZ stratix_lcell 
Inst: un1_s_tf115_13_4_a   un1_s_tf115_13_4_a_cZ stratix_lcell 
Inst: un1_un23_s_tmr_ctr1_en_5_1   un1_un23_s_tmr_ctr1_en_5_1_cZ stratix_lcell 
Inst: un1_un23_s_tmr_ctr1_en_5_1_a   un1_un23_s_tmr_ctr1_en_5_1_a_cZ stratix_lcell 
Inst: un1_tmod_i_28   un1_tmod_i_28_cZ stratix_lcell 
Inst: un1_tmod_i_28_a   un1_tmod_i_28_a_cZ stratix_lcell 
Inst: un1_wt_i_7   un1_wt_i_7_cZ stratix_lcell 
Inst: un2_s_tmr_ctr1_en_9_i   un2_s_tmr_ctr1_en_9_i_cZ stratix_lcell 
Inst: s_countl0_33_u_i_0[2]   s_countl0_33_u_i_0_2_ stratix_lcell 
Inst: s_countl0_33_u_i_0_a[2]   s_countl0_33_u_i_0_a_2_ stratix_lcell 
Inst: un1_tmod_i_29   un1_tmod_i_29_cZ stratix_lcell 
Inst: un1_tmod_i_29_a   un1_tmod_i_29_a_cZ stratix_lcell 
Inst: un1_un23_s_tmr_ctr1_en_3   un1_un23_s_tmr_ctr1_en_3_cZ stratix_lcell 
Inst: un1_un23_s_tmr_ctr1_en_3_a   un1_un23_s_tmr_ctr1_en_3_a_cZ stratix_lcell 
Inst: un1_s_tf115_10_i_o2   un1_s_tf115_10_i_o2_cZ stratix_lcell 
Inst: un1_s_tf115_10_i_o2_a   un1_s_tf115_10_i_o2_a_cZ stratix_lcell 
Inst: un1_tmod_i_31_1   un1_tmod_i_31_1_cZ stratix_lcell 
Inst: un1_tmod_i_31_1_a   un1_tmod_i_31_1_a_cZ stratix_lcell 
Inst: un1_tmod_i_26_0_0   un1_tmod_i_26_0_0_cZ stratix_lcell 
Inst: un1_s_tf115_12_i_a   un1_s_tf115_12_i_a_cZ stratix_lcell 
Inst: un1_s_tf115_10_i_a2_2   un1_s_tf115_10_i_a2_2_cZ stratix_lcell 
Inst: un1_s_tf115_10_i_a2_2_a   un1_s_tf115_10_i_a2_2_a_cZ stratix_lcell 
Inst: un1_tmod_i_24   un1_tmod_i_24_cZ stratix_lcell 
Inst: un1_tmod_i_26_0_a2   un1_tmod_i_26_0_a2_cZ stratix_lcell 
Inst: un1_tmod_i_26_0_a2_a   un1_tmod_i_26_0_a2_a_cZ stratix_lcell 
Inst: s_countl0_33_u_i_o2_0[0]   s_countl0_33_u_i_o2_0_0_ stratix_lcell 
Inst: un2_s_tmr_ctr1_en_9_i_a2_0   un2_s_tmr_ctr1_en_9_i_a2_0_cZ stratix_lcell 
Inst: un1_s_tf115_13_0   un1_s_tf115_13_0_cZ stratix_lcell 
Inst: un1_un96_s_tmr_ctr0_en_2_0   un1_un96_s_tmr_ctr0_en_2_0_cZ stratix_lcell 
Inst: un1_un24_s_tmr_ctr0_en_1_0   un1_un24_s_tmr_ctr0_en_1_0_cZ stratix_lcell 
Inst: un2_s_tmr_ctr1_en_2_1   un2_s_tmr_ctr1_en_2_1_cZ stratix_lcell 
Inst: un1_s_tf115_12_i_a2_1   un1_s_tf115_12_i_a2_1_cZ stratix_lcell 
Inst: un1_un38_wt_i_1   un1_un38_wt_i_1_cZ stratix_lcell 
Inst: un1_un34_wt_i_1   un1_un34_wt_i_1_cZ stratix_lcell 
Inst: un2_s_tmr_ctr1_en_9_i_o2   un2_s_tmr_ctr1_en_9_i_o2_cZ stratix_lcell 
Inst: un2_s_tmr_ctr1_en_9_i_a2_1   un2_s_tmr_ctr1_en_9_i_a2_1_cZ stratix_lcell 
Inst: un1_tmod_i_26_0_a2_0_1   un1_tmod_i_26_0_a2_0_1_cZ stratix_lcell 
Inst: p_tmr_ctr.un33_s_tmr_ctr1_en_0_a2   p_tmr_ctr_un33_s_tmr_ctr1_en_0_a2 stratix_lcell 
Inst: p_tmr_ctr.un86_s_tmr_ctr1_en_14_0_a2   p_tmr_ctr_un86_s_tmr_ctr1_en_14_0_a2 stratix_lcell 
Inst: un2_s_tmr_ctr0_en_0_a2   un2_s_tmr_ctr0_en_0_a2_cZ stratix_lcell 
Inst: p_tmr_ctr.un86_s_tmr_ctr1_en_0_a2   p_tmr_ctr_un86_s_tmr_ctr1_en_0_a2 stratix_lcell 
Inst: s_countl0_33_u_i[0]   s_countl0_33_u_i_0_ stratix_lcell 
Inst: s_countl0_33_u_i[1]   s_countl0_33_u_i_1_ stratix_lcell 
Inst: s_countl0_33_u_i[2]   s_countl0_33_u_i_2_ stratix_lcell 
Inst: s_countl0_33_u_i[3]   s_countl0_33_u_i_3_ stratix_lcell 
Inst: s_countl0_33_u_i[4]   s_countl0_33_u_i_4_ stratix_lcell 
Inst: p_tmr_ctr.un86_s_tmr_ctr1_en_14_0_a2_1   p_tmr_ctr_un86_s_tmr_ctr1_en_14_0_a2_1 stratix_lcell 
Inst: p_tmr_ctr.un86_s_tmr_ctr1_en_14_0_a2_1_a   p_tmr_ctr_un86_s_tmr_ctr1_en_14_0_a2_1_a stratix_lcell 
Inst: s_countl0_33_u_i[7]   s_countl0_33_u_i_7_ stratix_lcell 
Inst: s_countl0_33_u_i[6]   s_countl0_33_u_i_6_ stratix_lcell 
Inst: un1_s_tf115_10_i_a2   un1_s_tf115_10_i_a2_cZ stratix_lcell 
Inst: un1_s_tf115_10_i_a2_a   un1_s_tf115_10_i_a2_a_cZ stratix_lcell 
Inst: s_countl0_33_u_i[5]   s_countl0_33_u_i_5_ stratix_lcell 
Inst: s_countl0_33_u_i_o2_1[0]   s_countl0_33_u_i_o2_1_0_ stratix_lcell 
Inst: s_countl0_33_u_i_o2_1_a[0]   s_countl0_33_u_i_o2_1_a_0_ stratix_lcell 
Inst: un1_s_tf115_5_2_i_i_a2   un1_s_tf115_5_2_i_i_a2_cZ stratix_lcell 
Inst: un1_un24_s_pre_count_1_0_a2   un1_un24_s_pre_count_1_0_a2_cZ stratix_lcell 
Inst: s_countl0_33_u_i_a2_3[0]   s_countl0_33_u_i_a2_3_0_ stratix_lcell 
Inst: un1_un24_s_pre_count   un1_un24_s_pre_count_cZ stratix_lcell 
Inst: p_tmr_ctr.un86_s_tmr_ctr1_en_13_5   p_tmr_ctr_un86_s_tmr_ctr1_en_13_5 stratix_lcell 
Inst: p_tmr_ctr.un86_s_tmr_ctr1_en_13_4   p_tmr_ctr_un86_s_tmr_ctr1_en_13_4 stratix_lcell 
Inst: p_tmr_ctr.un96_s_tmr_ctr0_en_0_o2_0   p_tmr_ctr_un96_s_tmr_ctr0_en_0_o2_0 stratix_lcell 
Inst: p_tmr_ctr.un24_s_tmr_ctr0_en_i_i_a2_0   p_tmr_ctr_un24_s_tmr_ctr0_en_i_i_a2_0 stratix_lcell 
Inst: s_pre_count_3_i_a2[2]   s_pre_count_3_i_a2_2_ stratix_lcell 
Inst: s_countl1_25_u[5]   s_countl1_25_u_5_ stratix_lcell 
Inst: s_countl1_25_u[1]   s_countl1_25_u_1_ stratix_lcell 
Inst: s_countl1_25_u[3]   s_countl1_25_u_3_ stratix_lcell 
Inst: s_countl1_25_u[4]   s_countl1_25_u_4_ stratix_lcell 
Inst: s_countl1_25_u[7]   s_countl1_25_u_7_ stratix_lcell 
Inst: p_tmr_ctr.un38_wt_i   p_tmr_ctr_un38_wt_i stratix_lcell 
Inst: s_countl1_25_u[6]   s_countl1_25_u_6_ stratix_lcell 
Inst: s_countl1_25_u[2]   s_countl1_25_u_2_ stratix_lcell 
Inst: s_countl1_25_u[0]   s_countl1_25_u_0_ stratix_lcell 
Inst: p_tmr_ctr.un6_wt_i_0_o2   p_tmr_ctr_un6_wt_i_0_o2 stratix_lcell 
Inst: un1_s_tf115_10_i_a2_2_0   un1_s_tf115_10_i_a2_2_0_cZ stratix_lcell 
Inst: un1_un24_s_pre_count_1_0_a2_3_0   un1_un24_s_pre_count_1_0_a2_3_0_cZ stratix_lcell 
Inst: p_tmr_ctr.un6_wt_i_0_o2_0   p_tmr_ctr_un6_wt_i_0_o2_0 stratix_lcell 
Inst: p_tmr_ctr.un34_wt_i_1   p_tmr_ctr_un34_wt_i_1 stratix_lcell 
Inst: p_tmr_ctr.s_tf115_0_o2   p_tmr_ctr_s_tf115_0_o2 stratix_lcell 
EndView mc8051_tmrctr NoName

BeginView cyclonepll NoName
Inst: s_clk_pll_i   s_clk_pll_i_0_cZ inv 
Net:  s_clk_pll_i_0   s_clk_pll 
EndView cyclonepll NoName

BeginView mc8051_chipsel NoName
Inst: pram_en_o_0_a   pram_en_o_0_a_cZ stratix_lcell 
Inst: pram_en_o_0   pram_en_o_0_0 stratix_lcell 
Inst: rom_en_o_0_a2   rom_en_o_0_a2_0 stratix_lcell 
Inst: ramx_en_o_0_a2   ramx_en_o_0_a2_0 stratix_lcell 
EndView mc8051_chipsel NoName

BeginView mc8051_datamux NoName
Inst: prog_data_o[7]   prog_data_o_7__Z stratix_lcell_ff 
Inst: prog_data_o[6]   prog_data_o_6__Z stratix_lcell_ff 
Inst: prog_data_o[5]   prog_data_o_5__Z stratix_lcell_ff 
Inst: prog_data_o[4]   prog_data_o_4__Z stratix_lcell_ff 
Inst: prog_data_o[3]   prog_data_o_3__Z stratix_lcell_ff 
Inst: prog_data_o[2]   prog_data_o_2__Z stratix_lcell_ff 
Inst: prog_data_o[1]   prog_data_o_1__Z stratix_lcell_ff 
Inst: prog_data_o[0]   prog_data_o_0__Z stratix_lcell_ff 
EndView mc8051_datamux NoName
