Info: Generated by version: 18.1.2 build 277
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /homes/connie/opencl/CNN/cnn_noBlock_singleThread/device/cnn/build/ip/kernel_system/kernel_system_cnn_sys.ip --synthesis=VERILOG --output-directory=/homes/connie/opencl/CNN/cnn_noBlock_singleThread/device/cnn/build/ip/kernel_system/kernel_system_cnn_sys --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: kernel_system_cnn_sys: "Transforming system: kernel_system_cnn_sys"
Info: kernel_system_cnn_sys: "Naming system components in system: kernel_system_cnn_sys"
Info: kernel_system_cnn_sys: "Processing generation queue"
Info: kernel_system_cnn_sys: "Generating: kernel_system_cnn_sys"
Info: kernel_system_cnn_sys: "Generating: cnn_sys"
Info: kernel_system_cnn_sys: Done "kernel_system_cnn_sys" with 2 modules, 796 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
