;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @272, -240
	MOV @-127, 100
	SLT 0, 2
	SUB @127, 100
	SUB #-72, @200
	ADD @110, 9
	ADD @110, 9
	SUB 92, @60
	SUB 12, @10
	SUB 12, @10
	SPL 0, <402
	MOV @-127, 100
	SUB @127, 106
	SLT 0, 894
	ADD 30, 9
	SPL 0, <402
	SPL 0, #-22
	SPL @72, #260
	SPL @72, #260
	MOV @-127, 100
	SUB @121, 106
	MOV -7, <-20
	SPL 0, #-26
	JMP 12, <10
	JMP 12, <10
	SUB @127, 106
	JMP 12, <10
	SUB #0, -2
	JMP 12, <10
	MOV -1, <-20
	SPL <-127, 407
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL @300, 90
	SPL @300, 90
	SUB 100, 90
	SUB #72, @200
	ADD 100, 90
	ADD 100, 90
	MOV -7, <-20
	ADD 100, 90
	ADD -3, 20
	SPL 0, <402
	ADD 1, @-820
	CMP -207, <-120
	MOV -1, <-20
