
        Lattice Mapping Report File for Design Module 'spec_register'


Design Information
------------------

Command line:   map -a LatticeXP2 -p LFXP2-5E -t TQFP144 -s 6 -oc Commercial
     Laboratorinis4VHDL_impl1.ngd -o Laboratorinis4VHDL_impl1_map.ncd -pr
     Laboratorinis4VHDL_impl1.prf -mp Laboratorinis4VHDL_impl1.mrp -lpf C:/Users
     /tadlau/Desktop/VHDL(Lab4)/impl1/Laboratorinis4VHDL_impl1_synplify.lpf -lpf
     C:/Users/tadlau/Desktop/VHDL(Lab4)/Laboratorinis4VHDL.lpf -gui -msgset
     C:/Users/tadlau/Desktop/VHDL(Lab4)/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFXP2-5ETQFP144
Target Performance:   6
Mapper:  mg5a00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  05/29/17  14:24:50

Design Summary
--------------

   Number of registers:      7 out of  3864 (0%)
      PFU registers:            7 out of  3564 (0%)
      PIO registers:            0 out of   300 (0%)
   Number of SLICEs:        17 out of  2376 (1%)
      SLICEs as Logic/ROM:     17 out of  2376 (1%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:          0 out of  2376 (0%)
   Number of LUT4s:         21 out of  4752 (0%)
      Number used as logic LUTs:         21
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 18 out of 100 (18%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------

                                    Page 1




Design:  spec_register                                 Date:  05/29/17  14:24:50

Design Summary (cont)
---------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)
   Number of clocks:  1
     Net clk_c: 4 loads, 4 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  0
   Number of local set/reset loads for net rst_c merged into GSR:  7
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net A0_c: 14 loads
     Net A1_c: 13 loads
     Net Qreg[6]: 5 loads
     Net Qreg[2]: 3 loads
     Net Qreg[3]: 3 loads
     Net Qreg[4]: 3 loads
     Net Qreg[5]: 3 loads
     Net Qreg[0]: 2 loads
     Net Qreg[1]: 2 loads
     Net Data_c[5]: 1 loads




   Number of warnings:  8
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: C:/Users/tadlau/Desktop/VHDL(Lab4)/Laboratorinis4VHDL.lpf(3):
     Semantic error in "LOCATE COMP "clock" SITE "50" ;": COMP "clock" cannot be
     found in design. This preference has been disabled.
WARNING - map: C:/Users/tadlau/Desktop/VHDL(Lab4)/Laboratorinis4VHDL.lpf(4):
     Semantic error in "LOCATE COMP "clear" SITE "53" ;": COMP "clear" cannot be
     found in design. This preference has been disabled.
WARNING - map: C:/Users/tadlau/Desktop/VHDL(Lab4)/Laboratorinis4VHDL.lpf(5):
     Semantic error in "LOCATE COMP "load" SITE "55" ;": COMP "load" cannot be
     found in design. This preference has been disabled.
WARNING - map: C:/Users/tadlau/Desktop/VHDL(Lab4)/Laboratorinis4VHDL.lpf(18):
     Semantic error in "LOCATE COMP "p" SITE "45" ;": COMP "p" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/tadlau/Desktop/VHDL(Lab4)/Laboratorinis4VHDL.lpf(25):
     Semantic error in "IOBUF PORT "clear" PULLMODE=UP IO_TYPE=LVCMOS25 ;": Port
     "clear" does not exist in the design. This preference has been disabled.
WARNING - map: Preference parsing results:  5 semantic errors detected.
WARNING - map: Using local reset signal 'rst_c' to infer global GSR net.
WARNING - map: There are semantic errors in the preference file
     C:/Users/tadlau/Desktop/VHDL(Lab4)/Laboratorinis4VHDL.lpf.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+

                                    Page 2




Design:  spec_register                                 Date:  05/29/17  14:24:50

IO (PIO) Attributes (cont)
--------------------------
| Q[0]                | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| clk                 | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q[6]                | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q[5]                | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q[4]                | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q[3]                | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q[2]                | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Q[1]                | OUTPUT    | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Data[6]             | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Data[5]             | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Data[4]             | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Data[3]             | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Data[2]             | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Data[1]             | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| Data[0]             | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| A1                  | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| A0                  | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+
| rst                 | INPUT     | LVCMOS25  |            |            |
+---------------------+-----------+-----------+------------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Signal rst_c_i was merged into signal rst_c
Signal VCC undriven or does not drive anything - clipped.
Block rst_pad_RNIDGQ2 was optimized away.

GSR Usage
---------

GSR Component:
   The local reset signal 'rst_c' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global

                                    Page 3




Design:  spec_register                                 Date:  05/29/17  14:24:50

GSR Usage (cont)
----------------
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        














































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
