git clone --depth 1 --no-tags https://github.com/UlkeiSzabolcs/Large-Scale-Integrated-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554837205
git clone --depth 1 --no-tags https://github.com/2nina2/Nonogram-Solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556435155
git clone --depth 1 --no-tags https://github.com/erasskazov/axi-lite-apb-converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558788065
git clone --depth 1 --no-tags https://github.com/lukasibashvili/compe457.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561906383
git clone --depth 1 --no-tags https://github.com/glovermart/Design-of-Digital-Systems-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566950895
git clone --depth 1 --no-tags https://github.com/joeya20/ENEL592-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/568980911
git clone --depth 1 --no-tags https://github.com/asimahsan1990/cadence_system_verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548912199
git clone --depth 1 --no-tags https://github.com/yacremann/electron_event_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544916226
git clone --depth 1 --no-tags https://github.com/pAuLocordero222/Quiz_VFCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550634601
git clone --depth 1 --no-tags https://github.com/bryan-kwan/enel453lab3b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562327547
git clone --depth 1 --no-tags https://github.com/jrchakalo/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562162619
git clone --depth 1 --no-tags https://github.com/ahnhy1324/altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547707635
git clone --depth 1 --no-tags https://github.com/ChenJianJun520/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570363050
git clone --depth 1 --no-tags https://github.com/ONQLin/Segway_551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572596445
git clone --depth 1 --no-tags https://github.com/noemiabril/AtariST_MiSTer-DE10-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571222778
git clone --depth 1 --no-tags https://github.com/rhit-bryantlj/VerilogPongGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559958458
git clone --depth 1 --no-tags https://github.com/mingfeii/script.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565042973
git clone --depth 1 --no-tags https://github.com/nvchuyen/Verification_of_SPI_memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572804443
git clone --depth 1 --no-tags https://github.com/HipEx15/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543747885
git clone --depth 1 --no-tags https://github.com/suti333/PipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556282696
git clone --depth 1 --no-tags https://github.com/HongjianZz/FPGA-Projects-HJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/559709654
git clone --depth 1 --no-tags https://github.com/LongHoGit/Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560676572
git clone --depth 1 --no-tags https://github.com/LongHoGit/lsu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560678197
git clone --depth 1 --no-tags https://github.com/architjaiswal/GPIO_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546940500
git clone --depth 1 --no-tags https://github.com/faysal04/uvm_practice_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551330758
git clone --depth 1 --no-tags https://github.com/liloheinrich/ConwaysGameOfLife.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545139586
git clone --depth 1 --no-tags https://github.com/ECE4278/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545424359
git clone --depth 1 --no-tags https://github.com/ShahidShann/events.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566659744
git clone --depth 1 --no-tags https://github.com/davidrm3/FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566976232
git clone --depth 1 --no-tags https://github.com/marisolcastellanos/RISCV-5-stage-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569335717
git clone --depth 1 --no-tags https://github.com/MANOJKUMAR-CM/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572161421
git clone --depth 1 --no-tags https://github.com/justinscottlee/Ruby-Geyser-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570239513
git clone --depth 1 --no-tags https://github.com/dillionnason/ECE-275-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/569945415
git clone --depth 1 --no-tags https://github.com/billLeeTheScienceGuy/ECE551_RIP_RUDY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572598880
git clone --depth 1 --no-tags https://github.com/thugiang1308/verify_qspi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552457888
git clone --depth 1 --no-tags https://github.com/noemiabril/NES_MiSTer-SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554791457
git clone --depth 1 --no-tags https://github.com/mvcrk/g2uvm_Sig_access.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571265337
git clone --depth 1 --no-tags https://github.com/Jordan-Mariah/final-project-CPE133.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566527450
git clone --depth 1 --no-tags https://github.com/smorsua/risc-v-isdigi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/566680287
git clone --depth 1 --no-tags https://github.com/Leticiagc/LOAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/561454760
git clone --depth 1 --no-tags https://github.com/adinavale/cover_groups.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/564069101
git clone --depth 1 --no-tags https://github.com/noemiabril/S32X_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/558392304
git clone --depth 1 --no-tags https://github.com/PathakamuriNaresh/AXI_FIFO_BFM_N.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541515860
git clone --depth 1 --no-tags https://github.com/JtmVillan/cse140-multiply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541279666
git clone --depth 1 --no-tags https://github.com/JtmVillan/cse140-encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541279275
git clone --depth 1 --no-tags https://github.com/JtmVillan/cse140-alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541278753
git clone --depth 1 --no-tags https://github.com/gnodipac886/Hardware-Project-Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562707335
git clone --depth 1 --no-tags https://github.com/hrishit007/memoryproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/562172588
git clone --depth 1 --no-tags https://github.com/jstalex/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560857697
git clone --depth 1 --no-tags https://github.com/ziqiangt/systemverilog-design_patterns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560882848
git clone --depth 1 --no-tags https://github.com/smckee99/CPE426.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/560600412
git clone --depth 1 --no-tags https://github.com/PathakamuriNaresh/Practice_Git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/565155128
git clone --depth 1 --no-tags https://github.com/lemon-gith/citrus_pressing_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572227993
git clone --depth 1 --no-tags https://github.com/agg23/fpga-tamagotchi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591793864
git clone --depth 1 --no-tags https://github.com/dshekhalev/FEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585857654
git clone --depth 1 --no-tags https://github.com/microsoft/cheriot-ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590136589
git clone --depth 1 --no-tags https://github.com/sifferman/labs-with-cva6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580945969
git clone --depth 1 --no-tags https://github.com/pezy-computing/pzbcm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579842080
git clone --depth 1 --no-tags https://github.com/KOTHAVANI/100-Days-of-RTL-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583444300
git clone --depth 1 --no-tags https://github.com/martinKindall/risc-v-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580967817
git clone --depth 1 --no-tags https://github.com/wenqi-wang20/RISCV-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594057171
git clone --depth 1 --no-tags https://github.com/pulp-platform/redmule.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583607920
git clone --depth 1 --no-tags https://github.com/chenshuo/veriloglabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/581888855
git clone --depth 1 --no-tags https://github.com/karribharathi/100-Days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584432158
git clone --depth 1 --no-tags https://github.com/pulp-platform/hyperbus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592882035
git clone --depth 1 --no-tags https://github.com/pulp-platform/serial_link.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593655809
git clone --depth 1 --no-tags https://github.com/martinKindall/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573624462
git clone --depth 1 --no-tags https://github.com/I-Doctor/gnn-acceleration-framework-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574014524
git clone --depth 1 --no-tags https://github.com/andreili/FlexRV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584144606
git clone --depth 1 --no-tags https://github.com/haydenbeames/RISCV-SuperScalar--BLAZE-CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595818102
git clone --depth 1 --no-tags https://github.com/stellagarden/EE405-Advanced-Digital-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590265951
git clone --depth 1 --no-tags https://github.com/Dr-TSNG/ComputerArchitectureAssignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578949017
git clone --depth 1 --no-tags https://github.com/MineQihang/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584037610
git clone --depth 1 --no-tags https://github.com/pgimenes/ample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582286136
git clone --depth 1 --no-tags https://github.com/tom-urkin/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589208038
git clone --depth 1 --no-tags https://github.com/AllenHeartcore/ECE385_UIUC23sp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596881280
git clone --depth 1 --no-tags https://github.com/cheyao/Achieve-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/584183123
git clone --depth 1 --no-tags https://github.com/okkookkowill/Verification-of-MCDF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/578143998
git clone --depth 1 --no-tags https://github.com/LeonardoSanga/TesteDeOperacoesEmAssembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592548389
git clone --depth 1 --no-tags https://github.com/pConst/vivado_design_space_explorer_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573398484
git clone --depth 1 --no-tags https://github.com/LeonardoSanga/Multiplexador4por1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592310261
git clone --depth 1 --no-tags https://github.com/justinscottlee/Topaz-Geyser-RV32E.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593836149
git clone --depth 1 --no-tags https://github.com/LeonardoSanga/AtribuicoesBlocantesENaoBlocantes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592329406
git clone --depth 1 --no-tags https://github.com/yi-chen-hu/DCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596171675
git clone --depth 1 --no-tags https://github.com/tom-urkin/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/580830608
git clone --depth 1 --no-tags https://github.com/LeonardoSanga/ImplementacaoULA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592536599
git clone --depth 1 --no-tags https://github.com/LeonardoSanga/MemoriaDeDadosEBancoDeRegistradores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592541318
git clone --depth 1 --no-tags https://github.com/ethan12377/EECS627_GraphPulse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593811776
git clone --depth 1 --no-tags https://github.com/AhmadSalehEsfahani/FPEdge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/585090878
git clone --depth 1 --no-tags https://github.com/Sanjit1/VeoPixels.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/583213382
git clone --depth 1 --no-tags https://github.com/Joas329/SystemVerlilog-VGA-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586713129
git clone --depth 1 --no-tags https://github.com/irodotos/FPGA-SuperMarioMaze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/579757469
git clone --depth 1 --no-tags https://github.com/TUM-DSE/end2end-encr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592314131
git clone --depth 1 --no-tags https://github.com/AlphaLyrae0/UVM_DPI_Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/586814750
git clone --depth 1 --no-tags https://github.com/cedard234/AcceLeNetor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590328096
git clone --depth 1 --no-tags https://github.com/newaetech/fpga-common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589731843
git clone --depth 1 --no-tags https://github.com/tom-urkin/FIFO_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/582949100
git clone --depth 1 --no-tags https://github.com/cristian-slav/uvm_thread_decoupler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595484366
git clone --depth 1 --no-tags https://github.com/MarcEftimie/FPGA-textbook-solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592085294
git clone --depth 1 --no-tags https://github.com/mstopyra/FPGA_SIGDEL_DAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573937044
