module shift_right (input [31:0] A, input integer amnt, input sign, output [31:0] result);
	//sign indicates whether we are preserving the sign of the value with a shift right
	
	reg extend_val = A[32] & sign;
	integer iter;
	assign result[31-amnt:0] = A[31-amnt:0]
	initial begin
		for (amnt; amnt>0; amnt - 1) begin
			result[31-amnt] =  sign;
		end
	end
	
endmodule;