
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         00010bc0  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000005b4  08018bc0  08018bc0  00028bc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08019174  08019174  000301f4  2**0
                  CONTENTS
  6 .ARM          00000008  08019174  08019174  00029174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0801917c  0801917c  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0801917c  0801917c  0002917c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  08019180  08019180  00029180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001f4  20000000  08019184  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000824  200001f8  08019378  000301f8  2**3
                  ALLOC
 12 ._user_heap_stack 00000604  20000a1c  08019378  00030a1c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 14 .debug_info   00022c71  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00004b3a  00000000  00000000  00052e95  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001708  00000000  00000000  000579d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000014c8  00000000  00000000  000590d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00024b72  00000000  00000000  0005a5a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   000166dc  00000000  00000000  0007f112  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c8fbd  00000000  00000000  000957ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  0015e7ab  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007264  00000000  00000000  0015e828  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001f8 	.word	0x200001f8
 800801c:	00000000 	.word	0x00000000
 8008020:	08018ba8 	.word	0x08018ba8

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	200001fc 	.word	0x200001fc
 800803c:	08018ba8 	.word	0x08018ba8

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <InitPosition>:
//
//
//
//}
void InitPosition()
{
 8008df8:	b480      	push	{r7}
 8008dfa:	af00      	add	r7, sp, #0
	Pos.X = 0;
 8008dfc:	4b0b      	ldr	r3, [pc, #44]	; (8008e2c <InitPosition+0x34>)
 8008dfe:	2200      	movs	r2, #0
 8008e00:	701a      	strb	r2, [r3, #0]
	Pos.Y = 0;
 8008e02:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <InitPosition+0x34>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	705a      	strb	r2, [r3, #1]
	Pos.Car = north;
 8008e08:	4b08      	ldr	r3, [pc, #32]	; (8008e2c <InitPosition+0x34>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	70da      	strb	r2, [r3, #3]
	Pos.Dir = front;
 8008e0e:	4b07      	ldr	r3, [pc, #28]	; (8008e2c <InitPosition+0x34>)
 8008e10:	2200      	movs	r2, #0
 8008e12:	709a      	strb	r2, [r3, #2]
	Pos.Act = Wait;
 8008e14:	4b05      	ldr	r3, [pc, #20]	; (8008e2c <InitPosition+0x34>)
 8008e16:	2204      	movs	r2, #4
 8008e18:	711a      	strb	r2, [r3, #4]
	Pos.WallSaf = wall_warn;//
 8008e1a:	4b04      	ldr	r3, [pc, #16]	; (8008e2c <InitPosition+0x34>)
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	715a      	strb	r2, [r3, #5]

}
 8008e20:	bf00      	nop
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	20000000 	.word	0x20000000

08008e30 <GetWallCtrlDirection>:
int GetWallCtrlDirection()
{
 8008e30:	b480      	push	{r7}
 8008e32:	af00      	add	r7, sp, #0

	switch(Pos.Car)
 8008e34:	4b9a      	ldr	r3, [pc, #616]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e36:	78db      	ldrb	r3, [r3, #3]
 8008e38:	2b03      	cmp	r3, #3
 8008e3a:	f200 812b 	bhi.w	8009094 <GetWallCtrlDirection+0x264>
 8008e3e:	a201      	add	r2, pc, #4	; (adr r2, 8008e44 <GetWallCtrlDirection+0x14>)
 8008e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e44:	08008e55 	.word	0x08008e55
 8008e48:	08008ee5 	.word	0x08008ee5
 8008e4c:	08008f75 	.word	0x08008f75
 8008e50:	08009005 	.word	0x08009005
	{
	case north:
		if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008e54:	4b92      	ldr	r3, [pc, #584]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	4618      	mov	r0, r3
 8008e5a:	4b91      	ldr	r3, [pc, #580]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e5c:	785b      	ldrb	r3, [r3, #1]
 8008e5e:	4619      	mov	r1, r3
 8008e60:	4a90      	ldr	r2, [pc, #576]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008e62:	0103      	lsls	r3, r0, #4
 8008e64:	440b      	add	r3, r1
 8008e66:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e6a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d111      	bne.n	8008e98 <GetWallCtrlDirection+0x68>
 8008e74:	4b8a      	ldr	r3, [pc, #552]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	4618      	mov	r0, r3
 8008e7a:	4b89      	ldr	r3, [pc, #548]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e7c:	785b      	ldrb	r3, [r3, #1]
 8008e7e:	4619      	mov	r1, r3
 8008e80:	4a88      	ldr	r2, [pc, #544]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008e82:	0103      	lsls	r3, r0, #4
 8008e84:	440b      	add	r3, r1
 8008e86:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e8a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d101      	bne.n	8008e98 <GetWallCtrlDirection+0x68>
		{
			return D_WALL_PID;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e0fe      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008e98:	4b81      	ldr	r3, [pc, #516]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	4b80      	ldr	r3, [pc, #512]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ea0:	785b      	ldrb	r3, [r3, #1]
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	4a7f      	ldr	r2, [pc, #508]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008ea6:	0103      	lsls	r3, r0, #4
 8008ea8:	440b      	add	r3, r1
 8008eaa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008eae:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	2b01      	cmp	r3, #1
 8008eb6:	d101      	bne.n	8008ebc <GetWallCtrlDirection+0x8c>
		{
			return R_WALL_PID;
 8008eb8:	2303      	movs	r3, #3
 8008eba:	e0ec      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8008ebc:	4b78      	ldr	r3, [pc, #480]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	4b77      	ldr	r3, [pc, #476]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ec4:	785b      	ldrb	r3, [r3, #1]
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	4a76      	ldr	r2, [pc, #472]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008eca:	0103      	lsls	r3, r0, #4
 8008ecc:	440b      	add	r3, r1
 8008ece:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ed2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d101      	bne.n	8008ee0 <GetWallCtrlDirection+0xb0>
		{
			return L_WALL_PID;
 8008edc:	2302      	movs	r3, #2
 8008ede:	e0da      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8008ee0:	2306      	movs	r3, #6
 8008ee2:	e0d8      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;

	case east:
		if(Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//south)
 8008ee4:	4b6e      	ldr	r3, [pc, #440]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	4618      	mov	r0, r3
 8008eea:	4b6d      	ldr	r3, [pc, #436]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008eec:	785b      	ldrb	r3, [r3, #1]
 8008eee:	4619      	mov	r1, r3
 8008ef0:	4a6c      	ldr	r2, [pc, #432]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008ef2:	0103      	lsls	r3, r0, #4
 8008ef4:	440b      	add	r3, r1
 8008ef6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008efa:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d111      	bne.n	8008f28 <GetWallCtrlDirection+0xf8>
 8008f04:	4b66      	ldr	r3, [pc, #408]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	4618      	mov	r0, r3
 8008f0a:	4b65      	ldr	r3, [pc, #404]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f0c:	785b      	ldrb	r3, [r3, #1]
 8008f0e:	4619      	mov	r1, r3
 8008f10:	4a64      	ldr	r2, [pc, #400]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f12:	0103      	lsls	r3, r0, #4
 8008f14:	440b      	add	r3, r1
 8008f16:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f1a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d101      	bne.n	8008f28 <GetWallCtrlDirection+0xf8>
		{
			return D_WALL_PID;
 8008f24:	2301      	movs	r3, #1
 8008f26:	e0b6      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].north == wall)
 8008f28:	4b5d      	ldr	r3, [pc, #372]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f2a:	781b      	ldrb	r3, [r3, #0]
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	4b5c      	ldr	r3, [pc, #368]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f30:	785b      	ldrb	r3, [r3, #1]
 8008f32:	4619      	mov	r1, r3
 8008f34:	4a5b      	ldr	r2, [pc, #364]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f36:	0103      	lsls	r3, r0, #4
 8008f38:	440b      	add	r3, r1
 8008f3a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f3e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008f42:	b2db      	uxtb	r3, r3
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d101      	bne.n	8008f4c <GetWallCtrlDirection+0x11c>
		{
			return L_WALL_PID;
 8008f48:	2302      	movs	r3, #2
 8008f4a:	e0a4      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].south == wall)
 8008f4c:	4b54      	ldr	r3, [pc, #336]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	4618      	mov	r0, r3
 8008f52:	4b53      	ldr	r3, [pc, #332]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f54:	785b      	ldrb	r3, [r3, #1]
 8008f56:	4619      	mov	r1, r3
 8008f58:	4a52      	ldr	r2, [pc, #328]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f5a:	0103      	lsls	r3, r0, #4
 8008f5c:	440b      	add	r3, r1
 8008f5e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f62:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d101      	bne.n	8008f70 <GetWallCtrlDirection+0x140>
		{
			return R_WALL_PID;
 8008f6c:	2303      	movs	r3, #3
 8008f6e:	e092      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8008f70:	2306      	movs	r3, #6
 8008f72:	e090      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;
	case south:
		if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008f74:	4b4a      	ldr	r3, [pc, #296]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	4618      	mov	r0, r3
 8008f7a:	4b49      	ldr	r3, [pc, #292]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f7c:	785b      	ldrb	r3, [r3, #1]
 8008f7e:	4619      	mov	r1, r3
 8008f80:	4a48      	ldr	r2, [pc, #288]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f82:	0103      	lsls	r3, r0, #4
 8008f84:	440b      	add	r3, r1
 8008f86:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f8a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008f8e:	b2db      	uxtb	r3, r3
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d111      	bne.n	8008fb8 <GetWallCtrlDirection+0x188>
 8008f94:	4b42      	ldr	r3, [pc, #264]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	4618      	mov	r0, r3
 8008f9a:	4b41      	ldr	r3, [pc, #260]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f9c:	785b      	ldrb	r3, [r3, #1]
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	4a40      	ldr	r2, [pc, #256]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fa2:	0103      	lsls	r3, r0, #4
 8008fa4:	440b      	add	r3, r1
 8008fa6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008faa:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d101      	bne.n	8008fb8 <GetWallCtrlDirection+0x188>
		{
			return D_WALL_PID;
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e06e      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008fb8:	4b39      	ldr	r3, [pc, #228]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	4b38      	ldr	r3, [pc, #224]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fc0:	785b      	ldrb	r3, [r3, #1]
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	4a37      	ldr	r2, [pc, #220]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fc6:	0103      	lsls	r3, r0, #4
 8008fc8:	440b      	add	r3, r1
 8008fca:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008fce:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008fd2:	b2db      	uxtb	r3, r3
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d101      	bne.n	8008fdc <GetWallCtrlDirection+0x1ac>
		{
			return L_WALL_PID;
 8008fd8:	2302      	movs	r3, #2
 8008fda:	e05c      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8008fdc:	4b30      	ldr	r3, [pc, #192]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	4b2f      	ldr	r3, [pc, #188]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fe4:	785b      	ldrb	r3, [r3, #1]
 8008fe6:	4619      	mov	r1, r3
 8008fe8:	4a2e      	ldr	r2, [pc, #184]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fea:	0103      	lsls	r3, r0, #4
 8008fec:	440b      	add	r3, r1
 8008fee:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ff2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d101      	bne.n	8009000 <GetWallCtrlDirection+0x1d0>
		{
			return R_WALL_PID;
 8008ffc:	2303      	movs	r3, #3
 8008ffe:	e04a      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8009000:	2306      	movs	r3, #6
 8009002:	e048      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;
	case west:

		if ( Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//.west == south )
 8009004:	4b26      	ldr	r3, [pc, #152]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	4618      	mov	r0, r3
 800900a:	4b25      	ldr	r3, [pc, #148]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800900c:	785b      	ldrb	r3, [r3, #1]
 800900e:	4619      	mov	r1, r3
 8009010:	4a24      	ldr	r2, [pc, #144]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009012:	0103      	lsls	r3, r0, #4
 8009014:	440b      	add	r3, r1
 8009016:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800901a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800901e:	b2db      	uxtb	r3, r3
 8009020:	2b01      	cmp	r3, #1
 8009022:	d111      	bne.n	8009048 <GetWallCtrlDirection+0x218>
 8009024:	4b1e      	ldr	r3, [pc, #120]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009026:	781b      	ldrb	r3, [r3, #0]
 8009028:	4618      	mov	r0, r3
 800902a:	4b1d      	ldr	r3, [pc, #116]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800902c:	785b      	ldrb	r3, [r3, #1]
 800902e:	4619      	mov	r1, r3
 8009030:	4a1c      	ldr	r2, [pc, #112]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009032:	0103      	lsls	r3, r0, #4
 8009034:	440b      	add	r3, r1
 8009036:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800903a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b01      	cmp	r3, #1
 8009042:	d101      	bne.n	8009048 <GetWallCtrlDirection+0x218>
		{
			return D_WALL_PID;
 8009044:	2301      	movs	r3, #1
 8009046:	e026      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if ( Wall[Pos.X][Pos.Y].north == wall )
 8009048:	4b15      	ldr	r3, [pc, #84]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	4618      	mov	r0, r3
 800904e:	4b14      	ldr	r3, [pc, #80]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009050:	785b      	ldrb	r3, [r3, #1]
 8009052:	4619      	mov	r1, r3
 8009054:	4a13      	ldr	r2, [pc, #76]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009056:	0103      	lsls	r3, r0, #4
 8009058:	440b      	add	r3, r1
 800905a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800905e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009062:	b2db      	uxtb	r3, r3
 8009064:	2b01      	cmp	r3, #1
 8009066:	d101      	bne.n	800906c <GetWallCtrlDirection+0x23c>
		{
			return R_WALL_PID;
 8009068:	2303      	movs	r3, #3
 800906a:	e014      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if ( Wall[Pos.X][Pos.Y].south == wall )
 800906c:	4b0c      	ldr	r3, [pc, #48]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800906e:	781b      	ldrb	r3, [r3, #0]
 8009070:	4618      	mov	r0, r3
 8009072:	4b0b      	ldr	r3, [pc, #44]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009074:	785b      	ldrb	r3, [r3, #1]
 8009076:	4619      	mov	r1, r3
 8009078:	4a0a      	ldr	r2, [pc, #40]	; (80090a4 <GetWallCtrlDirection+0x274>)
 800907a:	0103      	lsls	r3, r0, #4
 800907c:	440b      	add	r3, r1
 800907e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009082:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8009086:	b2db      	uxtb	r3, r3
 8009088:	2b01      	cmp	r3, #1
 800908a:	d101      	bne.n	8009090 <GetWallCtrlDirection+0x260>
		{
			return L_WALL_PID;
 800908c:	2302      	movs	r3, #2
 800908e:	e002      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8009090:	2306      	movs	r3, #6
 8009092:	e000      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;

	default:
		//
		return N_WALL_PID;
 8009094:	2306      	movs	r3, #6
		break;
	}

}
 8009096:	4618      	mov	r0, r3
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr
 80090a0:	20000000 	.word	0x20000000
 80090a4:	2000048c 	.word	0x2000048c

080090a8 <WallSafe>:
	Pos.Car = car;
	Pos.Dir = dir;
	Pos.WallSaf = safe_or_warn;
}
void WallSafe()
{
 80090a8:	b480      	push	{r7}
 80090aa:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_safe;
 80090ac:	4b03      	ldr	r3, [pc, #12]	; (80090bc <WallSafe+0x14>)
 80090ae:	2200      	movs	r2, #0
 80090b0:	715a      	strb	r2, [r3, #5]
}
 80090b2:	bf00      	nop
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr
 80090bc:	20000000 	.word	0x20000000

080090c0 <WallWarn>:
void WallWarn()
{
 80090c0:	b480      	push	{r7}
 80090c2:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_warn;
 80090c4:	4b03      	ldr	r3, [pc, #12]	; (80090d4 <WallWarn+0x14>)
 80090c6:	2201      	movs	r2, #1
 80090c8:	715a      	strb	r2, [r3, #5]
}
 80090ca:	bf00      	nop
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr
 80090d4:	20000000 	.word	0x20000000

080090d8 <ControlWall>:
void ControlWall()
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b082      	sub	sp, #8
 80090dc:	af00      	add	r7, sp, #0
	//
		//
	//

	//
	int wall_ctrl_dir = GetWallCtrlDirection();	//
 80090de:	f7ff fea7 	bl	8008e30 <GetWallCtrlDirection>
 80090e2:	6078      	str	r0, [r7, #4]
	//flag

	//PIDChangeFlagStraight(N_WALL_PID);//flag
	PIDChangeFlag(L_WALL_PID, 0);
 80090e4:	2100      	movs	r1, #0
 80090e6:	2002      	movs	r0, #2
 80090e8:	f003 f8ca 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 80090ec:	2100      	movs	r1, #0
 80090ee:	2003      	movs	r0, #3
 80090f0:	f003 f8c6 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 80090f4:	2100      	movs	r1, #0
 80090f6:	2001      	movs	r0, #1
 80090f8:	f003 f8c2 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag( A_VELO_PID, 0);
 80090fc:	2100      	movs	r1, #0
 80090fe:	2000      	movs	r0, #0
 8009100:	f003 f8be 	bl	800c280 <PIDChangeFlag>
	//

	//

	//
	if(Pos.Dir == front)		//straightwait
 8009104:	4b7c      	ldr	r3, [pc, #496]	; (80092f8 <ControlWall+0x220>)
 8009106:	789b      	ldrb	r3, [r3, #2]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d13f      	bne.n	800918c <ControlWall+0xb4>
	{
		switch(Pos.Act)
 800910c:	4b7a      	ldr	r3, [pc, #488]	; (80092f8 <ControlWall+0x220>)
 800910e:	791b      	ldrb	r3, [r3, #4]
 8009110:	2b05      	cmp	r3, #5
 8009112:	f200 80ec 	bhi.w	80092ee <ControlWall+0x216>
 8009116:	a201      	add	r2, pc, #4	; (adr r2, 800911c <ControlWall+0x44>)
 8009118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800911c:	08009135 	.word	0x08009135
 8009120:	080092ef 	.word	0x080092ef
 8009124:	080092ef 	.word	0x080092ef
 8009128:	080092ef 	.word	0x080092ef
 800912c:	080092ef 	.word	0x080092ef
 8009130:	0800913f 	.word	0x0800913f
		{
		case accel:
			PIDChangeFlag( A_VELO_PID , 1);
 8009134:	2101      	movs	r1, #1
 8009136:	2000      	movs	r0, #0
 8009138:	f003 f8a2 	bl	800c280 <PIDChangeFlag>
			//
			break;
 800913c:	e0d8      	b.n	80092f0 <ControlWall+0x218>
		case decel:
			//
			break;
		case straight:
			//3/3
			if( (wall_ctrl_dir != N_WALL_PID)  && (AddVelocity == 0) )	//
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2b06      	cmp	r3, #6
 8009142:	d01d      	beq.n	8009180 <ControlWall+0xa8>
 8009144:	4b6d      	ldr	r3, [pc, #436]	; (80092fc <ControlWall+0x224>)
 8009146:	edd3 7a00 	vldr	s15, [r3]
 800914a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800914e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009152:	d115      	bne.n	8009180 <ControlWall+0xa8>
			{
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009154:	4b68      	ldr	r3, [pc, #416]	; (80092f8 <ControlWall+0x220>)
 8009156:	795b      	ldrb	r3, [r3, #5]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d108      	bne.n	800916e <ControlWall+0x96>
				{
					PIDChangeFlag(wall_ctrl_dir, 1);
 800915c:	2101      	movs	r1, #1
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f003 f88e 	bl	800c280 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 8009164:	2100      	movs	r1, #0
 8009166:	2000      	movs	r0, #0
 8009168:	f003 f88a 	bl	800c280 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 800916c:	e00d      	b.n	800918a <ControlWall+0xb2>
				}
				else
				{
					PIDChangeFlag(wall_ctrl_dir, 0);
 800916e:	2100      	movs	r1, #0
 8009170:	6878      	ldr	r0, [r7, #4]
 8009172:	f003 f885 	bl	800c280 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 8009176:	2101      	movs	r1, #1
 8009178:	2000      	movs	r0, #0
 800917a:	f003 f881 	bl	800c280 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 800917e:	e004      	b.n	800918a <ControlWall+0xb2>
				}
			}
			else
			{
				PIDChangeFlag( A_VELO_PID , 1);
 8009180:	2101      	movs	r1, #1
 8009182:	2000      	movs	r0, #0
 8009184:	f003 f87c 	bl	800c280 <PIDChangeFlag>
			}
			break;
 8009188:	e0b2      	b.n	80092f0 <ControlWall+0x218>
 800918a:	e0b1      	b.n	80092f0 <ControlWall+0x218>
		//NU?
		//Actstraight


	}
	else if(Pos.Dir == left)	//
 800918c:	4b5a      	ldr	r3, [pc, #360]	; (80092f8 <ControlWall+0x220>)
 800918e:	789b      	ldrb	r3, [r3, #2]
 8009190:	2b02      	cmp	r3, #2
 8009192:	d140      	bne.n	8009216 <ControlWall+0x13e>
	{
		if(Pos.Act == slalom)
 8009194:	4b58      	ldr	r3, [pc, #352]	; (80092f8 <ControlWall+0x220>)
 8009196:	791b      	ldrb	r3, [r3, #4]
 8009198:	2b02      	cmp	r3, #2
 800919a:	d108      	bne.n	80091ae <ControlWall+0xd6>
		{
//			PIDChangeFlag(L_WALL_PID, 0);
//			PIDChangeFlag(R_WALL_PID, 0);
//			PIDChangeFlag(D_WALL_PID, 0);
//			PIDChangeFlag( A_VELO_PID, 0);
			TargetAngularV = 0;
 800919c:	4b58      	ldr	r3, [pc, #352]	; (8009300 <ControlWall+0x228>)
 800919e:	f04f 0200 	mov.w	r2, #0
 80091a2:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 80091a4:	4b57      	ldr	r3, [pc, #348]	; (8009304 <ControlWall+0x22c>)
 80091a6:	f04f 0200 	mov.w	r2, #0
 80091aa:	601a      	str	r2, [r3, #0]





}
 80091ac:	e0a0      	b.n	80092f0 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 80091ae:	4b52      	ldr	r3, [pc, #328]	; (80092f8 <ControlWall+0x220>)
 80091b0:	791b      	ldrb	r3, [r3, #4]
 80091b2:	2b01      	cmp	r3, #1
 80091b4:	d11d      	bne.n	80091f2 <ControlWall+0x11a>
			if( wall_ctrl_dir != N_WALL_PID )	//
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2b06      	cmp	r3, #6
 80091ba:	d015      	beq.n	80091e8 <ControlWall+0x110>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80091bc:	4b4e      	ldr	r3, [pc, #312]	; (80092f8 <ControlWall+0x220>)
 80091be:	795b      	ldrb	r3, [r3, #5]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d108      	bne.n	80091d6 <ControlWall+0xfe>
					PIDChangeFlag(wall_ctrl_dir, 1);
 80091c4:	2101      	movs	r1, #1
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f003 f85a 	bl	800c280 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 80091cc:	2100      	movs	r1, #0
 80091ce:	2000      	movs	r0, #0
 80091d0:	f003 f856 	bl	800c280 <PIDChangeFlag>
}
 80091d4:	e08c      	b.n	80092f0 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 80091d6:	2100      	movs	r1, #0
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f003 f851 	bl	800c280 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 80091de:	2101      	movs	r1, #1
 80091e0:	2000      	movs	r0, #0
 80091e2:	f003 f84d 	bl	800c280 <PIDChangeFlag>
}
 80091e6:	e083      	b.n	80092f0 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 80091e8:	2101      	movs	r1, #1
 80091ea:	2000      	movs	r0, #0
 80091ec:	f003 f848 	bl	800c280 <PIDChangeFlag>
}
 80091f0:	e07e      	b.n	80092f0 <ControlWall+0x218>
		else if(Pos.Act == accel)
 80091f2:	4b41      	ldr	r3, [pc, #260]	; (80092f8 <ControlWall+0x220>)
 80091f4:	791b      	ldrb	r3, [r3, #4]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d104      	bne.n	8009204 <ControlWall+0x12c>
			PIDChangeFlag( A_VELO_PID , 1);
 80091fa:	2101      	movs	r1, #1
 80091fc:	2000      	movs	r0, #0
 80091fe:	f003 f83f 	bl	800c280 <PIDChangeFlag>
}
 8009202:	e075      	b.n	80092f0 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 8009204:	4b3c      	ldr	r3, [pc, #240]	; (80092f8 <ControlWall+0x220>)
 8009206:	791b      	ldrb	r3, [r3, #4]
 8009208:	2b03      	cmp	r3, #3
 800920a:	d171      	bne.n	80092f0 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 800920c:	2100      	movs	r1, #0
 800920e:	2000      	movs	r0, #0
 8009210:	f003 f836 	bl	800c280 <PIDChangeFlag>
}
 8009214:	e06c      	b.n	80092f0 <ControlWall+0x218>
	else if(Pos.Dir == right)
 8009216:	4b38      	ldr	r3, [pc, #224]	; (80092f8 <ControlWall+0x220>)
 8009218:	789b      	ldrb	r3, [r3, #2]
 800921a:	2b01      	cmp	r3, #1
 800921c:	d140      	bne.n	80092a0 <ControlWall+0x1c8>
		if(Pos.Act == slalom)
 800921e:	4b36      	ldr	r3, [pc, #216]	; (80092f8 <ControlWall+0x220>)
 8009220:	791b      	ldrb	r3, [r3, #4]
 8009222:	2b02      	cmp	r3, #2
 8009224:	d108      	bne.n	8009238 <ControlWall+0x160>
			TargetAngularV = 0;
 8009226:	4b36      	ldr	r3, [pc, #216]	; (8009300 <ControlWall+0x228>)
 8009228:	f04f 0200 	mov.w	r2, #0
 800922c:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800922e:	4b35      	ldr	r3, [pc, #212]	; (8009304 <ControlWall+0x22c>)
 8009230:	f04f 0200 	mov.w	r2, #0
 8009234:	601a      	str	r2, [r3, #0]
}
 8009236:	e05b      	b.n	80092f0 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 8009238:	4b2f      	ldr	r3, [pc, #188]	; (80092f8 <ControlWall+0x220>)
 800923a:	791b      	ldrb	r3, [r3, #4]
 800923c:	2b01      	cmp	r3, #1
 800923e:	d11d      	bne.n	800927c <ControlWall+0x1a4>
			if( wall_ctrl_dir != N_WALL_PID )	//
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2b06      	cmp	r3, #6
 8009244:	d015      	beq.n	8009272 <ControlWall+0x19a>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009246:	4b2c      	ldr	r3, [pc, #176]	; (80092f8 <ControlWall+0x220>)
 8009248:	795b      	ldrb	r3, [r3, #5]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d108      	bne.n	8009260 <ControlWall+0x188>
					PIDChangeFlag(wall_ctrl_dir, 1);
 800924e:	2101      	movs	r1, #1
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f003 f815 	bl	800c280 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 8009256:	2100      	movs	r1, #0
 8009258:	2000      	movs	r0, #0
 800925a:	f003 f811 	bl	800c280 <PIDChangeFlag>
}
 800925e:	e047      	b.n	80092f0 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 8009260:	2100      	movs	r1, #0
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f003 f80c 	bl	800c280 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 8009268:	2101      	movs	r1, #1
 800926a:	2000      	movs	r0, #0
 800926c:	f003 f808 	bl	800c280 <PIDChangeFlag>
}
 8009270:	e03e      	b.n	80092f0 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 8009272:	2101      	movs	r1, #1
 8009274:	2000      	movs	r0, #0
 8009276:	f003 f803 	bl	800c280 <PIDChangeFlag>
}
 800927a:	e039      	b.n	80092f0 <ControlWall+0x218>
		else if(Pos.Act == accel)
 800927c:	4b1e      	ldr	r3, [pc, #120]	; (80092f8 <ControlWall+0x220>)
 800927e:	791b      	ldrb	r3, [r3, #4]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d104      	bne.n	800928e <ControlWall+0x1b6>
			PIDChangeFlag( A_VELO_PID , 1);
 8009284:	2101      	movs	r1, #1
 8009286:	2000      	movs	r0, #0
 8009288:	f002 fffa 	bl	800c280 <PIDChangeFlag>
}
 800928c:	e030      	b.n	80092f0 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 800928e:	4b1a      	ldr	r3, [pc, #104]	; (80092f8 <ControlWall+0x220>)
 8009290:	791b      	ldrb	r3, [r3, #4]
 8009292:	2b03      	cmp	r3, #3
 8009294:	d12c      	bne.n	80092f0 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 8009296:	2100      	movs	r1, #0
 8009298:	2000      	movs	r0, #0
 800929a:	f002 fff1 	bl	800c280 <PIDChangeFlag>
}
 800929e:	e027      	b.n	80092f0 <ControlWall+0x218>
	else if(Pos.Dir == back)
 80092a0:	4b15      	ldr	r3, [pc, #84]	; (80092f8 <ControlWall+0x220>)
 80092a2:	789b      	ldrb	r3, [r3, #2]
 80092a4:	2b03      	cmp	r3, #3
 80092a6:	d123      	bne.n	80092f0 <ControlWall+0x218>
		if(Pos.Act == decel)	//
 80092a8:	4b13      	ldr	r3, [pc, #76]	; (80092f8 <ControlWall+0x220>)
 80092aa:	791b      	ldrb	r3, [r3, #4]
 80092ac:	2b01      	cmp	r3, #1
 80092ae:	d115      	bne.n	80092dc <ControlWall+0x204>
			if(Pos.WallSaf == wall_safe)	//35*0.5mm
 80092b0:	4b11      	ldr	r3, [pc, #68]	; (80092f8 <ControlWall+0x220>)
 80092b2:	795b      	ldrb	r3, [r3, #5]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d108      	bne.n	80092ca <ControlWall+0x1f2>
				PIDChangeFlag(wall_ctrl_dir , 1);
 80092b8:	2101      	movs	r1, #1
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f002 ffe0 	bl	800c280 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID, 0);
 80092c0:	2100      	movs	r1, #0
 80092c2:	2000      	movs	r0, #0
 80092c4:	f002 ffdc 	bl	800c280 <PIDChangeFlag>
}
 80092c8:	e012      	b.n	80092f0 <ControlWall+0x218>
				PIDChangeFlag(wall_ctrl_dir, 0);
 80092ca:	2100      	movs	r1, #0
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f002 ffd7 	bl	800c280 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 80092d2:	2101      	movs	r1, #1
 80092d4:	2000      	movs	r0, #0
 80092d6:	f002 ffd3 	bl	800c280 <PIDChangeFlag>
}
 80092da:	e009      	b.n	80092f0 <ControlWall+0x218>
		else if(Pos.Act == accel)
 80092dc:	4b06      	ldr	r3, [pc, #24]	; (80092f8 <ControlWall+0x220>)
 80092de:	791b      	ldrb	r3, [r3, #4]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d105      	bne.n	80092f0 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 1);
 80092e4:	2101      	movs	r1, #1
 80092e6:	2000      	movs	r0, #0
 80092e8:	f002 ffca 	bl	800c280 <PIDChangeFlag>
}
 80092ec:	e000      	b.n	80092f0 <ControlWall+0x218>
			break;
 80092ee:	bf00      	nop
}
 80092f0:	bf00      	nop
 80092f2:	3708      	adds	r7, #8
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}
 80092f8:	20000000 	.word	0x20000000
 80092fc:	200003f4 	.word	0x200003f4
 8009300:	200003f8 	.word	0x200003f8
 8009304:	20000418 	.word	0x20000418

08009308 <WaitStopAndReset>:
//	KeepCounter[LEFT] = INITIAL_PULSE;
//	KeepCounter[RIGHT] = INITIAL_PULSE;
//}

void WaitStopAndReset()
{
 8009308:	b580      	push	{r7, lr}
 800930a:	af00      	add	r7, sp, #0
	Pos.Act = Wait;
 800930c:	4b17      	ldr	r3, [pc, #92]	; (800936c <WaitStopAndReset+0x64>)
 800930e:	2204      	movs	r2, #4
 8009310:	711a      	strb	r2, [r3, #4]
	ControlWall();//
 8009312:	f7ff fee1 	bl	80090d8 <ControlWall>
	do
	{

		//
		TargetVelocity[BODY] = 0;
 8009316:	4b16      	ldr	r3, [pc, #88]	; (8009370 <WaitStopAndReset+0x68>)
 8009318:	f04f 0200 	mov.w	r2, #0
 800931c:	609a      	str	r2, [r3, #8]
		Acceleration = 0;
 800931e:	4b15      	ldr	r3, [pc, #84]	; (8009374 <WaitStopAndReset+0x6c>)
 8009320:	f04f 0200 	mov.w	r2, #0
 8009324:	601a      	str	r2, [r3, #0]
		//PIDChangeFlag( D_, 0);
		TargetAngularV = 0;
 8009326:	4b14      	ldr	r3, [pc, #80]	; (8009378 <WaitStopAndReset+0x70>)
 8009328:	f04f 0200 	mov.w	r2, #0
 800932c:	601a      	str	r2, [r3, #0]
		AngularAcceleration = 0;
 800932e:	4b13      	ldr	r3, [pc, #76]	; (800937c <WaitStopAndReset+0x74>)
 8009330:	f04f 0200 	mov.w	r2, #0
 8009334:	601a      	str	r2, [r3, #0]
		//AngularV = 0;
		if(CurrentVelocity[LEFT] > 500)
 8009336:	4b12      	ldr	r3, [pc, #72]	; (8009380 <WaitStopAndReset+0x78>)
 8009338:	edd3 7a00 	vldr	s15, [r3]
 800933c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8009384 <WaitStopAndReset+0x7c>
 8009340:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009348:	dd02      	ble.n	8009350 <WaitStopAndReset+0x48>
			printf("\r\n");
 800934a:	480f      	ldr	r0, [pc, #60]	; (8009388 <WaitStopAndReset+0x80>)
 800934c:	f00b face 	bl	80148ec <puts>

	}while(CurrentVelocity[BODY] != 0);
 8009350:	4b0b      	ldr	r3, [pc, #44]	; (8009380 <WaitStopAndReset+0x78>)
 8009352:	edd3 7a02 	vldr	s15, [r3, #8]
 8009356:	eef5 7a40 	vcmp.f32	s15, #0.0
 800935a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800935e:	d1da      	bne.n	8009316 <WaitStopAndReset+0xe>
	HAL_Delay(200);
 8009360:	20c8      	movs	r0, #200	; 0xc8
 8009362:	f005 f8af 	bl	800e4c4 <HAL_Delay>
}
 8009366:	bf00      	nop
 8009368:	bd80      	pop	{r7, pc}
 800936a:	bf00      	nop
 800936c:	20000000 	.word	0x20000000
 8009370:	200003e8 	.word	0x200003e8
 8009374:	2000041c 	.word	0x2000041c
 8009378:	200003f8 	.word	0x200003f8
 800937c:	20000418 	.word	0x20000418
 8009380:	20000430 	.word	0x20000430
 8009384:	43fa0000 	.word	0x43fa0000
 8009388:	08018bc0 	.word	0x08018bc0
 800938c:	00000000 	.word	0x00000000

08009390 <RotateAccel>:
void RotateAccel(float deg, float rotate_ang_v)
{
 8009390:	b5b0      	push	{r4, r5, r7, lr}
 8009392:	b086      	sub	sp, #24
 8009394:	af00      	add	r7, sp, #0
 8009396:	ed87 0a01 	vstr	s0, [r7, #4]
 800939a:	edc7 0a00 	vstr	s1, [r7]
	TargetAngularV = 0;
 800939e:	4b6c      	ldr	r3, [pc, #432]	; (8009550 <RotateAccel+0x1c0>)
 80093a0:	f04f 0200 	mov.w	r2, #0
 80093a4:	601a      	str	r2, [r3, #0]
	float additional_ang_v=0;
 80093a6:	f04f 0300 	mov.w	r3, #0
 80093aa:	617b      	str	r3, [r7, #20]
	additional_ang_v = rotate_ang_v;//rotate_ang_v - AngularV;
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	617b      	str	r3, [r7, #20]
//
//	int keep_pulse[2] = {
//			TotalPulse[LEFT],
//			TotalPulse[RIGHT]
//	};
	float move_angle = deg * M_PI/ 180;
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f7ff f801 	bl	80083b8 <__aeabi_f2d>
 80093b6:	a360      	add	r3, pc, #384	; (adr r3, 8009538 <RotateAccel+0x1a8>)
 80093b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093bc:	f7ff f854 	bl	8008468 <__aeabi_dmul>
 80093c0:	4603      	mov	r3, r0
 80093c2:	460c      	mov	r4, r1
 80093c4:	4618      	mov	r0, r3
 80093c6:	4621      	mov	r1, r4
 80093c8:	f04f 0200 	mov.w	r2, #0
 80093cc:	4b61      	ldr	r3, [pc, #388]	; (8009554 <RotateAccel+0x1c4>)
 80093ce:	f7ff f975 	bl	80086bc <__aeabi_ddiv>
 80093d2:	4603      	mov	r3, r0
 80093d4:	460c      	mov	r4, r1
 80093d6:	4618      	mov	r0, r3
 80093d8:	4621      	mov	r1, r4
 80093da:	f7ff fb3d 	bl	8008a58 <__aeabi_d2f>
 80093de:	4603      	mov	r3, r0
 80093e0:	613b      	str	r3, [r7, #16]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	float debug[2] = {0};
 80093e2:	f107 0308 	add.w	r3, r7, #8
 80093e6:	2200      	movs	r2, #0
 80093e8:	601a      	str	r2, [r3, #0]
 80093ea:	605a      	str	r2, [r3, #4]
	debug[0] = Angle;
 80093ec:	4b5a      	ldr	r3, [pc, #360]	; (8009558 <RotateAccel+0x1c8>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	60bb      	str	r3, [r7, #8]
	if( rotate_ang_v > 0)	//
 80093f2:	edd7 7a00 	vldr	s15, [r7]
 80093f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80093fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093fe:	dd46      	ble.n	800948e <RotateAccel+0xfe>
	{
		move_angle = move_angle + Angle;//Angle
 8009400:	4b55      	ldr	r3, [pc, #340]	; (8009558 <RotateAccel+0x1c8>)
 8009402:	edd3 7a00 	vldr	s15, [r3]
 8009406:	ed97 7a04 	vldr	s14, [r7, #16]
 800940a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800940e:	edc7 7a04 	vstr	s15, [r7, #16]
		debug[1] = move_angle;
 8009412:	693b      	ldr	r3, [r7, #16]
 8009414:	60fb      	str	r3, [r7, #12]
		//while
		while( (move_angle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009416:	e02f      	b.n	8009478 <RotateAccel+0xe8>
		{
			AngularAcceleration = 64*T1*additional_ang_v*additional_ang_v / (2*deg);
 8009418:	6978      	ldr	r0, [r7, #20]
 800941a:	f7fe ffcd 	bl	80083b8 <__aeabi_f2d>
 800941e:	a348      	add	r3, pc, #288	; (adr r3, 8009540 <RotateAccel+0x1b0>)
 8009420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009424:	f7ff f820 	bl	8008468 <__aeabi_dmul>
 8009428:	4603      	mov	r3, r0
 800942a:	460c      	mov	r4, r1
 800942c:	4625      	mov	r5, r4
 800942e:	461c      	mov	r4, r3
 8009430:	6978      	ldr	r0, [r7, #20]
 8009432:	f7fe ffc1 	bl	80083b8 <__aeabi_f2d>
 8009436:	4602      	mov	r2, r0
 8009438:	460b      	mov	r3, r1
 800943a:	4620      	mov	r0, r4
 800943c:	4629      	mov	r1, r5
 800943e:	f7ff f813 	bl	8008468 <__aeabi_dmul>
 8009442:	4603      	mov	r3, r0
 8009444:	460c      	mov	r4, r1
 8009446:	4625      	mov	r5, r4
 8009448:	461c      	mov	r4, r3
 800944a:	edd7 7a01 	vldr	s15, [r7, #4]
 800944e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009452:	ee17 0a90 	vmov	r0, s15
 8009456:	f7fe ffaf 	bl	80083b8 <__aeabi_f2d>
 800945a:	4602      	mov	r2, r0
 800945c:	460b      	mov	r3, r1
 800945e:	4620      	mov	r0, r4
 8009460:	4629      	mov	r1, r5
 8009462:	f7ff f92b 	bl	80086bc <__aeabi_ddiv>
 8009466:	4603      	mov	r3, r0
 8009468:	460c      	mov	r4, r1
 800946a:	4618      	mov	r0, r3
 800946c:	4621      	mov	r1, r4
 800946e:	f7ff faf3 	bl	8008a58 <__aeabi_d2f>
 8009472:	4602      	mov	r2, r0
 8009474:	4b39      	ldr	r3, [pc, #228]	; (800955c <RotateAccel+0x1cc>)
 8009476:	601a      	str	r2, [r3, #0]
		while( (move_angle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009478:	4b37      	ldr	r3, [pc, #220]	; (8009558 <RotateAccel+0x1c8>)
 800947a:	edd3 7a00 	vldr	s15, [r3]
 800947e:	ed97 7a04 	vldr	s14, [r7, #16]
 8009482:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800948a:	dcc5      	bgt.n	8009418 <RotateAccel+0x88>
 800948c:	e04a      	b.n	8009524 <RotateAccel+0x194>
			}
#endif
		}

	}
	else if( rotate_ang_v < 0)
 800948e:	edd7 7a00 	vldr	s15, [r7]
 8009492:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800949a:	d543      	bpl.n	8009524 <RotateAccel+0x194>
	{
		move_angle = -move_angle + Angle;
 800949c:	4b2e      	ldr	r3, [pc, #184]	; (8009558 <RotateAccel+0x1c8>)
 800949e:	ed93 7a00 	vldr	s14, [r3]
 80094a2:	edd7 7a04 	vldr	s15, [r7, #16]
 80094a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80094aa:	edc7 7a04 	vstr	s15, [r7, #16]
		//printf(" \r\n");
		while( (move_angle < Angle)/* && ( ( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) ) ) */)
 80094ae:	e02f      	b.n	8009510 <RotateAccel+0x180>
		{

			AngularAcceleration = -1*64*T1*additional_ang_v*additional_ang_v / (2*deg);
 80094b0:	6978      	ldr	r0, [r7, #20]
 80094b2:	f7fe ff81 	bl	80083b8 <__aeabi_f2d>
 80094b6:	a324      	add	r3, pc, #144	; (adr r3, 8009548 <RotateAccel+0x1b8>)
 80094b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094bc:	f7fe ffd4 	bl	8008468 <__aeabi_dmul>
 80094c0:	4603      	mov	r3, r0
 80094c2:	460c      	mov	r4, r1
 80094c4:	4625      	mov	r5, r4
 80094c6:	461c      	mov	r4, r3
 80094c8:	6978      	ldr	r0, [r7, #20]
 80094ca:	f7fe ff75 	bl	80083b8 <__aeabi_f2d>
 80094ce:	4602      	mov	r2, r0
 80094d0:	460b      	mov	r3, r1
 80094d2:	4620      	mov	r0, r4
 80094d4:	4629      	mov	r1, r5
 80094d6:	f7fe ffc7 	bl	8008468 <__aeabi_dmul>
 80094da:	4603      	mov	r3, r0
 80094dc:	460c      	mov	r4, r1
 80094de:	4625      	mov	r5, r4
 80094e0:	461c      	mov	r4, r3
 80094e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80094e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80094ea:	ee17 0a90 	vmov	r0, s15
 80094ee:	f7fe ff63 	bl	80083b8 <__aeabi_f2d>
 80094f2:	4602      	mov	r2, r0
 80094f4:	460b      	mov	r3, r1
 80094f6:	4620      	mov	r0, r4
 80094f8:	4629      	mov	r1, r5
 80094fa:	f7ff f8df 	bl	80086bc <__aeabi_ddiv>
 80094fe:	4603      	mov	r3, r0
 8009500:	460c      	mov	r4, r1
 8009502:	4618      	mov	r0, r3
 8009504:	4621      	mov	r1, r4
 8009506:	f7ff faa7 	bl	8008a58 <__aeabi_d2f>
 800950a:	4602      	mov	r2, r0
 800950c:	4b13      	ldr	r3, [pc, #76]	; (800955c <RotateAccel+0x1cc>)
 800950e:	601a      	str	r2, [r3, #0]
		while( (move_angle < Angle)/* && ( ( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) ) ) */)
 8009510:	4b11      	ldr	r3, [pc, #68]	; (8009558 <RotateAccel+0x1c8>)
 8009512:	edd3 7a00 	vldr	s15, [r3]
 8009516:	ed97 7a04 	vldr	s14, [r7, #16]
 800951a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800951e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009522:	d4c5      	bmi.n	80094b0 <RotateAccel+0x120>

		}

	}
	AngularAcceleration = 0;
 8009524:	4b0d      	ldr	r3, [pc, #52]	; (800955c <RotateAccel+0x1cc>)
 8009526:	f04f 0200 	mov.w	r2, #0
 800952a:	601a      	str	r2, [r3, #0]
	//TargetAngularV = 0;
}
 800952c:	bf00      	nop
 800952e:	3718      	adds	r7, #24
 8009530:	46bd      	mov	sp, r7
 8009532:	bdb0      	pop	{r4, r5, r7, pc}
 8009534:	f3af 8000 	nop.w
 8009538:	54442d18 	.word	0x54442d18
 800953c:	400921fb 	.word	0x400921fb
 8009540:	d2f1a9fc 	.word	0xd2f1a9fc
 8009544:	3fb0624d 	.word	0x3fb0624d
 8009548:	d2f1a9fc 	.word	0xd2f1a9fc
 800954c:	bfb0624d 	.word	0xbfb0624d
 8009550:	200003f8 	.word	0x200003f8
 8009554:	40668000 	.word	0x40668000
 8009558:	20000258 	.word	0x20000258
 800955c:	20000418 	.word	0x20000418

08009560 <RotateConst>:
void RotateConst(float deg, float rotate_ang_v)
{
 8009560:	b590      	push	{r4, r7, lr}
 8009562:	b085      	sub	sp, #20
 8009564:	af00      	add	r7, sp, #0
 8009566:	ed87 0a01 	vstr	s0, [r7, #4]
 800956a:	edc7 0a00 	vstr	s1, [r7]
//
//	int keep_pulse[2] = {
//			TotalPulse[LEFT],
//			TotalPulse[RIGHT]
//	};
	float move_angle = deg * M_PI/ 180;
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f7fe ff22 	bl	80083b8 <__aeabi_f2d>
 8009574:	a33e      	add	r3, pc, #248	; (adr r3, 8009670 <RotateConst+0x110>)
 8009576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800957a:	f7fe ff75 	bl	8008468 <__aeabi_dmul>
 800957e:	4603      	mov	r3, r0
 8009580:	460c      	mov	r4, r1
 8009582:	4618      	mov	r0, r3
 8009584:	4621      	mov	r1, r4
 8009586:	f04f 0200 	mov.w	r2, #0
 800958a:	4b33      	ldr	r3, [pc, #204]	; (8009658 <RotateConst+0xf8>)
 800958c:	f7ff f896 	bl	80086bc <__aeabi_ddiv>
 8009590:	4603      	mov	r3, r0
 8009592:	460c      	mov	r4, r1
 8009594:	4618      	mov	r0, r3
 8009596:	4621      	mov	r1, r4
 8009598:	f7ff fa5e 	bl	8008a58 <__aeabi_d2f>
 800959c:	4603      	mov	r3, r0
 800959e:	60fb      	str	r3, [r7, #12]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	if (rotate_ang_v > 0)
 80095a0:	edd7 7a00 	vldr	s15, [r7]
 80095a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80095a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ac:	dd2d      	ble.n	800960a <RotateConst+0xaa>
	{
		move_angle += Angle;
 80095ae:	4b2b      	ldr	r3, [pc, #172]	; (800965c <RotateConst+0xfc>)
 80095b0:	edd3 7a00 	vldr	s15, [r3]
 80095b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80095b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095bc:	edc7 7a03 	vstr	s15, [r7, #12]
		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) )) )
 80095c0:	e018      	b.n	80095f4 <RotateConst+0x94>
		{
			//TargetAngularV = rotate_ang_v;
			AngularAcceleration = 0;
 80095c2:	4b27      	ldr	r3, [pc, #156]	; (8009660 <RotateConst+0x100>)
 80095c4:	f04f 0200 	mov.w	r2, #0
 80095c8:	601a      	str	r2, [r3, #0]
			if(CurrentVelocity[LEFT] > 500)
 80095ca:	4b26      	ldr	r3, [pc, #152]	; (8009664 <RotateConst+0x104>)
 80095cc:	edd3 7a00 	vldr	s15, [r3]
 80095d0:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8009668 <RotateConst+0x108>
 80095d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80095d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095dc:	dc00      	bgt.n	80095e0 <RotateConst+0x80>
 80095de:	e009      	b.n	80095f4 <RotateConst+0x94>
				printf(": %f\r\n", move_angle);
 80095e0:	68f8      	ldr	r0, [r7, #12]
 80095e2:	f7fe fee9 	bl	80083b8 <__aeabi_f2d>
 80095e6:	4603      	mov	r3, r0
 80095e8:	460c      	mov	r4, r1
 80095ea:	461a      	mov	r2, r3
 80095ec:	4623      	mov	r3, r4
 80095ee:	481f      	ldr	r0, [pc, #124]	; (800966c <RotateConst+0x10c>)
 80095f0:	f00b f908 	bl	8014804 <iprintf>
		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) )) )
 80095f4:	4b19      	ldr	r3, [pc, #100]	; (800965c <RotateConst+0xfc>)
 80095f6:	edd3 7a00 	vldr	s15, [r3]
 80095fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80095fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009606:	dcdc      	bgt.n	80095c2 <RotateConst+0x62>
 8009608:	e01e      	b.n	8009648 <RotateConst+0xe8>

		}

	}
	else if (rotate_ang_v < 0)
 800960a:	edd7 7a00 	vldr	s15, [r7]
 800960e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009616:	d517      	bpl.n	8009648 <RotateConst+0xe8>
	{
		move_angle = -move_angle + Angle;
 8009618:	4b10      	ldr	r3, [pc, #64]	; (800965c <RotateConst+0xfc>)
 800961a:	ed93 7a00 	vldr	s14, [r3]
 800961e:	edd7 7a03 	vldr	s15, [r7, #12]
 8009622:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009626:	edc7 7a03 	vstr	s15, [r7, #12]
		//printf(" \r\n");
		while( (move_angle < Angle))// &&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) )) )
 800962a:	e003      	b.n	8009634 <RotateConst+0xd4>
		{
			//TargetAngularV = rotate_ang_v;

			AngularAcceleration = 0;
 800962c:	4b0c      	ldr	r3, [pc, #48]	; (8009660 <RotateConst+0x100>)
 800962e:	f04f 0200 	mov.w	r2, #0
 8009632:	601a      	str	r2, [r3, #0]
		while( (move_angle < Angle))// &&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) )) )
 8009634:	4b09      	ldr	r3, [pc, #36]	; (800965c <RotateConst+0xfc>)
 8009636:	edd3 7a00 	vldr	s15, [r3]
 800963a:	ed97 7a03 	vldr	s14, [r7, #12]
 800963e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009646:	d4f1      	bmi.n	800962c <RotateConst+0xcc>
		}

	}
	AngularAcceleration = 0;
 8009648:	4b05      	ldr	r3, [pc, #20]	; (8009660 <RotateConst+0x100>)
 800964a:	f04f 0200 	mov.w	r2, #0
 800964e:	601a      	str	r2, [r3, #0]
	//TargetAngularV = 0;
}
 8009650:	bf00      	nop
 8009652:	3714      	adds	r7, #20
 8009654:	46bd      	mov	sp, r7
 8009656:	bd90      	pop	{r4, r7, pc}
 8009658:	40668000 	.word	0x40668000
 800965c:	20000258 	.word	0x20000258
 8009660:	20000418 	.word	0x20000418
 8009664:	20000430 	.word	0x20000430
 8009668:	43fa0000 	.word	0x43fa0000
 800966c:	08018bd4 	.word	0x08018bd4
 8009670:	54442d18 	.word	0x54442d18
 8009674:	400921fb 	.word	0x400921fb

08009678 <RotateDecel>:
void RotateDecel(float deg, float rotate_ang_v)
{
 8009678:	b5b0      	push	{r4, r5, r7, lr}
 800967a:	b084      	sub	sp, #16
 800967c:	af00      	add	r7, sp, #0
 800967e:	ed87 0a01 	vstr	s0, [r7, #4]
 8009682:	edc7 0a00 	vstr	s1, [r7]
	float additional_ang_v=0;
 8009686:	f04f 0300 	mov.w	r3, #0
 800968a:	60fb      	str	r3, [r7, #12]
	additional_ang_v = rotate_ang_v;// - AngularV;
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	60fb      	str	r3, [r7, #12]
//	int move_pulse = (int)( (deg/360) * ROTATE_PULSE);
//	int keep_pulse[2] = {
//			TotalPulse[LEFT],
//			TotalPulse[RIGHT]
//	};
	float move_angle = deg * M_PI / 180;
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f7fe fe91 	bl	80083b8 <__aeabi_f2d>
 8009696:	a386      	add	r3, pc, #536	; (adr r3, 80098b0 <RotateDecel+0x238>)
 8009698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800969c:	f7fe fee4 	bl	8008468 <__aeabi_dmul>
 80096a0:	4603      	mov	r3, r0
 80096a2:	460c      	mov	r4, r1
 80096a4:	4618      	mov	r0, r3
 80096a6:	4621      	mov	r1, r4
 80096a8:	f04f 0200 	mov.w	r2, #0
 80096ac:	4b76      	ldr	r3, [pc, #472]	; (8009888 <RotateDecel+0x210>)
 80096ae:	f7ff f805 	bl	80086bc <__aeabi_ddiv>
 80096b2:	4603      	mov	r3, r0
 80096b4:	460c      	mov	r4, r1
 80096b6:	4618      	mov	r0, r3
 80096b8:	4621      	mov	r1, r4
 80096ba:	f7ff f9cd 	bl	8008a58 <__aeabi_d2f>
 80096be:	4603      	mov	r3, r0
 80096c0:	60bb      	str	r3, [r7, #8]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	if( rotate_ang_v > 0)
 80096c2:	edd7 7a00 	vldr	s15, [r7]
 80096c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80096ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096ce:	dd69      	ble.n	80097a4 <RotateDecel+0x12c>
	{
		move_angle += Angle;
 80096d0:	4b6e      	ldr	r3, [pc, #440]	; (800988c <RotateDecel+0x214>)
 80096d2:	edd3 7a00 	vldr	s15, [r3]
 80096d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80096da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096de:	edc7 7a02 	vstr	s15, [r7, #8]

		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) )) )
 80096e2:	e054      	b.n	800978e <RotateDecel+0x116>
		{
			AngularAcceleration = -1*64*(T1*additional_ang_v*additional_ang_v / (2*deg));
 80096e4:	68f8      	ldr	r0, [r7, #12]
 80096e6:	f7fe fe67 	bl	80083b8 <__aeabi_f2d>
 80096ea:	a365      	add	r3, pc, #404	; (adr r3, 8009880 <RotateDecel+0x208>)
 80096ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f0:	f7fe feba 	bl	8008468 <__aeabi_dmul>
 80096f4:	4603      	mov	r3, r0
 80096f6:	460c      	mov	r4, r1
 80096f8:	4625      	mov	r5, r4
 80096fa:	461c      	mov	r4, r3
 80096fc:	68f8      	ldr	r0, [r7, #12]
 80096fe:	f7fe fe5b 	bl	80083b8 <__aeabi_f2d>
 8009702:	4602      	mov	r2, r0
 8009704:	460b      	mov	r3, r1
 8009706:	4620      	mov	r0, r4
 8009708:	4629      	mov	r1, r5
 800970a:	f7fe fead 	bl	8008468 <__aeabi_dmul>
 800970e:	4603      	mov	r3, r0
 8009710:	460c      	mov	r4, r1
 8009712:	4625      	mov	r5, r4
 8009714:	461c      	mov	r4, r3
 8009716:	edd7 7a01 	vldr	s15, [r7, #4]
 800971a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800971e:	ee17 0a90 	vmov	r0, s15
 8009722:	f7fe fe49 	bl	80083b8 <__aeabi_f2d>
 8009726:	4602      	mov	r2, r0
 8009728:	460b      	mov	r3, r1
 800972a:	4620      	mov	r0, r4
 800972c:	4629      	mov	r1, r5
 800972e:	f7fe ffc5 	bl	80086bc <__aeabi_ddiv>
 8009732:	4603      	mov	r3, r0
 8009734:	460c      	mov	r4, r1
 8009736:	4618      	mov	r0, r3
 8009738:	4621      	mov	r1, r4
 800973a:	f04f 0200 	mov.w	r2, #0
 800973e:	4b54      	ldr	r3, [pc, #336]	; (8009890 <RotateDecel+0x218>)
 8009740:	f7fe fe92 	bl	8008468 <__aeabi_dmul>
 8009744:	4603      	mov	r3, r0
 8009746:	460c      	mov	r4, r1
 8009748:	4618      	mov	r0, r3
 800974a:	4621      	mov	r1, r4
 800974c:	f7ff f984 	bl	8008a58 <__aeabi_d2f>
 8009750:	4602      	mov	r2, r0
 8009752:	4b50      	ldr	r3, [pc, #320]	; (8009894 <RotateDecel+0x21c>)
 8009754:	601a      	str	r2, [r3, #0]
			if(CurrentVelocity[LEFT] > 500)
 8009756:	4b50      	ldr	r3, [pc, #320]	; (8009898 <RotateDecel+0x220>)
 8009758:	edd3 7a00 	vldr	s15, [r3]
 800975c:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 800989c <RotateDecel+0x224>
 8009760:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009768:	dd09      	ble.n	800977e <RotateDecel+0x106>
				printf(": %f\r\n", move_angle);
 800976a:	68b8      	ldr	r0, [r7, #8]
 800976c:	f7fe fe24 	bl	80083b8 <__aeabi_f2d>
 8009770:	4603      	mov	r3, r0
 8009772:	460c      	mov	r4, r1
 8009774:	461a      	mov	r2, r3
 8009776:	4623      	mov	r3, r4
 8009778:	4849      	ldr	r0, [pc, #292]	; (80098a0 <RotateDecel+0x228>)
 800977a:	f00b f843 	bl	8014804 <iprintf>

			if( AngularV <= 0)
 800977e:	4b49      	ldr	r3, [pc, #292]	; (80098a4 <RotateDecel+0x22c>)
 8009780:	edd3 7a00 	vldr	s15, [r3]
 8009784:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800978c:	d967      	bls.n	800985e <RotateDecel+0x1e6>
		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) )) )
 800978e:	4b3f      	ldr	r3, [pc, #252]	; (800988c <RotateDecel+0x214>)
 8009790:	edd3 7a00 	vldr	s15, [r3]
 8009794:	ed97 7a02 	vldr	s14, [r7, #8]
 8009798:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800979c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097a0:	dca0      	bgt.n	80096e4 <RotateDecel+0x6c>
 80097a2:	e05f      	b.n	8009864 <RotateDecel+0x1ec>
				break;
		}

	}
	else if( rotate_ang_v < 0)
 80097a4:	edd7 7a00 	vldr	s15, [r7]
 80097a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80097ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097b0:	d558      	bpl.n	8009864 <RotateDecel+0x1ec>
	{
		move_angle = -move_angle + Angle;
 80097b2:	4b36      	ldr	r3, [pc, #216]	; (800988c <RotateDecel+0x214>)
 80097b4:	ed93 7a00 	vldr	s14, [r3]
 80097b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80097bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80097c0:	edc7 7a02 	vstr	s15, [r7, #8]
		//printf(" \r\n");
		while( (move_angle < Angle) )//&&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) )) )
 80097c4:	e040      	b.n	8009848 <RotateDecel+0x1d0>
		{
			AngularAcceleration = 64*(T1*additional_ang_v*additional_ang_v / (2*deg));
 80097c6:	68f8      	ldr	r0, [r7, #12]
 80097c8:	f7fe fdf6 	bl	80083b8 <__aeabi_f2d>
 80097cc:	a32c      	add	r3, pc, #176	; (adr r3, 8009880 <RotateDecel+0x208>)
 80097ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d2:	f7fe fe49 	bl	8008468 <__aeabi_dmul>
 80097d6:	4603      	mov	r3, r0
 80097d8:	460c      	mov	r4, r1
 80097da:	4625      	mov	r5, r4
 80097dc:	461c      	mov	r4, r3
 80097de:	68f8      	ldr	r0, [r7, #12]
 80097e0:	f7fe fdea 	bl	80083b8 <__aeabi_f2d>
 80097e4:	4602      	mov	r2, r0
 80097e6:	460b      	mov	r3, r1
 80097e8:	4620      	mov	r0, r4
 80097ea:	4629      	mov	r1, r5
 80097ec:	f7fe fe3c 	bl	8008468 <__aeabi_dmul>
 80097f0:	4603      	mov	r3, r0
 80097f2:	460c      	mov	r4, r1
 80097f4:	4625      	mov	r5, r4
 80097f6:	461c      	mov	r4, r3
 80097f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80097fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009800:	ee17 0a90 	vmov	r0, s15
 8009804:	f7fe fdd8 	bl	80083b8 <__aeabi_f2d>
 8009808:	4602      	mov	r2, r0
 800980a:	460b      	mov	r3, r1
 800980c:	4620      	mov	r0, r4
 800980e:	4629      	mov	r1, r5
 8009810:	f7fe ff54 	bl	80086bc <__aeabi_ddiv>
 8009814:	4603      	mov	r3, r0
 8009816:	460c      	mov	r4, r1
 8009818:	4618      	mov	r0, r3
 800981a:	4621      	mov	r1, r4
 800981c:	f04f 0200 	mov.w	r2, #0
 8009820:	4b21      	ldr	r3, [pc, #132]	; (80098a8 <RotateDecel+0x230>)
 8009822:	f7fe fe21 	bl	8008468 <__aeabi_dmul>
 8009826:	4603      	mov	r3, r0
 8009828:	460c      	mov	r4, r1
 800982a:	4618      	mov	r0, r3
 800982c:	4621      	mov	r1, r4
 800982e:	f7ff f913 	bl	8008a58 <__aeabi_d2f>
 8009832:	4602      	mov	r2, r0
 8009834:	4b17      	ldr	r3, [pc, #92]	; (8009894 <RotateDecel+0x21c>)
 8009836:	601a      	str	r2, [r3, #0]

			if( AngularV >= 0)
 8009838:	4b1a      	ldr	r3, [pc, #104]	; (80098a4 <RotateDecel+0x22c>)
 800983a:	edd3 7a00 	vldr	s15, [r3]
 800983e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009846:	da0c      	bge.n	8009862 <RotateDecel+0x1ea>
		while( (move_angle < Angle) )//&&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) )) )
 8009848:	4b10      	ldr	r3, [pc, #64]	; (800988c <RotateDecel+0x214>)
 800984a:	edd3 7a00 	vldr	s15, [r3]
 800984e:	ed97 7a02 	vldr	s14, [r7, #8]
 8009852:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800985a:	d4b4      	bmi.n	80097c6 <RotateDecel+0x14e>
 800985c:	e002      	b.n	8009864 <RotateDecel+0x1ec>
				break;
 800985e:	bf00      	nop
 8009860:	e000      	b.n	8009864 <RotateDecel+0x1ec>
				break;
 8009862:	bf00      	nop
		}

	}
	AngularAcceleration = 0;
 8009864:	4b0b      	ldr	r3, [pc, #44]	; (8009894 <RotateDecel+0x21c>)
 8009866:	f04f 0200 	mov.w	r2, #0
 800986a:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 800986c:	4b0f      	ldr	r3, [pc, #60]	; (80098ac <RotateDecel+0x234>)
 800986e:	f04f 0200 	mov.w	r2, #0
 8009872:	601a      	str	r2, [r3, #0]
}
 8009874:	bf00      	nop
 8009876:	3710      	adds	r7, #16
 8009878:	46bd      	mov	sp, r7
 800987a:	bdb0      	pop	{r4, r5, r7, pc}
 800987c:	f3af 8000 	nop.w
 8009880:	d2f1a9fc 	.word	0xd2f1a9fc
 8009884:	3f50624d 	.word	0x3f50624d
 8009888:	40668000 	.word	0x40668000
 800988c:	20000258 	.word	0x20000258
 8009890:	c0500000 	.word	0xc0500000
 8009894:	20000418 	.word	0x20000418
 8009898:	20000430 	.word	0x20000430
 800989c:	43fa0000 	.word	0x43fa0000
 80098a0:	08018bec 	.word	0x08018bec
 80098a4:	20000254 	.word	0x20000254
 80098a8:	40500000 	.word	0x40500000
 80098ac:	200003f8 	.word	0x200003f8
 80098b0:	54442d18 	.word	0x54442d18
 80098b4:	400921fb 	.word	0x400921fb

080098b8 <Rotate>:
void Rotate(float deg, float ang_accel)
{
 80098b8:	b590      	push	{r4, r7, lr}
 80098ba:	b085      	sub	sp, #20
 80098bc:	af00      	add	r7, sp, #0
 80098be:	ed87 0a01 	vstr	s0, [r7, #4]
 80098c2:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = rotate;
 80098c6:	4b4a      	ldr	r3, [pc, #296]	; (80099f0 <Rotate+0x138>)
 80098c8:	2203      	movs	r2, #3
 80098ca:	711a      	strb	r2, [r3, #4]
//	}
//	InitPulse((int*)(&(TIM3->CNT)), INITIAL_PULSE);
//	InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//	ResetCounter();

	WallWarn();
 80098cc:	f7ff fbf8 	bl	80090c0 <WallWarn>
	ControlWall(); //
 80098d0:	f7ff fc02 	bl	80090d8 <ControlWall>
	RotateAccel(deg*30/90, ang_accel);//15
 80098d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80098d8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80098dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80098e0:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80099f4 <Rotate+0x13c>
 80098e4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80098e8:	edd7 0a00 	vldr	s1, [r7]
 80098ec:	eeb0 0a66 	vmov.f32	s0, s13
 80098f0:	f7ff fd4e 	bl	8009390 <RotateAccel>
	//printf(" : %f\r\n",AngularV);//1.74
	//printf(" : %f\r\n",AngularAcceleration);
	RotateConst(deg*30/90, ang_accel);//25
 80098f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80098f8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80098fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009900:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 80099f4 <Rotate+0x13c>
 8009904:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009908:	edd7 0a00 	vldr	s1, [r7]
 800990c:	eeb0 0a66 	vmov.f32	s0, s13
 8009910:	f7ff fe26 	bl	8009560 <RotateConst>
	RotateDecel(deg*30/90, ang_accel);//50
 8009914:	edd7 7a01 	vldr	s15, [r7, #4]
 8009918:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800991c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009920:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80099f4 <Rotate+0x13c>
 8009924:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009928:	edd7 0a00 	vldr	s1, [r7]
 800992c:	eeb0 0a66 	vmov.f32	s0, s13
 8009930:	f7ff fea2 	bl	8009678 <RotateDecel>
//			TargetAngularV = ang_accel;
//			printf("deg:, Angle, AngularV : %f, %f\r\n",Angle, AngularV );
//		}
//
//	}
	WaitStopAndReset();
 8009934:	f7ff fce8 	bl	8009308 <WaitStopAndReset>
	ControlWall();
 8009938:	f7ff fbce 	bl	80090d8 <ControlWall>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 800993c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009940:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80099f8 <Rotate+0x140>
 8009944:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009948:	ee16 0a90 	vmov	r0, s13
 800994c:	f7fe fd34 	bl	80083b8 <__aeabi_f2d>
 8009950:	a325      	add	r3, pc, #148	; (adr r3, 80099e8 <Rotate+0x130>)
 8009952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009956:	f7fe fd87 	bl	8008468 <__aeabi_dmul>
 800995a:	4603      	mov	r3, r0
 800995c:	460c      	mov	r4, r1
 800995e:	4618      	mov	r0, r3
 8009960:	4621      	mov	r1, r4
 8009962:	f7ff f831 	bl	80089c8 <__aeabi_d2iz>
 8009966:	4603      	mov	r3, r0
 8009968:	60fb      	str	r3, [r7, #12]
	if(ang_accel < 0)
 800996a:	edd7 7a00 	vldr	s15, [r7]
 800996e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009976:	d513      	bpl.n	80099a0 <Rotate+0xe8>
	{
		KeepPulse[LEFT] -= target_pulse/2;
 8009978:	4b20      	ldr	r3, [pc, #128]	; (80099fc <Rotate+0x144>)
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	0fd9      	lsrs	r1, r3, #31
 8009980:	440b      	add	r3, r1
 8009982:	105b      	asrs	r3, r3, #1
 8009984:	425b      	negs	r3, r3
 8009986:	4413      	add	r3, r2
 8009988:	4a1c      	ldr	r2, [pc, #112]	; (80099fc <Rotate+0x144>)
 800998a:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] += target_pulse/2;
 800998c:	4b1b      	ldr	r3, [pc, #108]	; (80099fc <Rotate+0x144>)
 800998e:	685a      	ldr	r2, [r3, #4]
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	0fd9      	lsrs	r1, r3, #31
 8009994:	440b      	add	r3, r1
 8009996:	105b      	asrs	r3, r3, #1
 8009998:	4413      	add	r3, r2
 800999a:	4a18      	ldr	r2, [pc, #96]	; (80099fc <Rotate+0x144>)
 800999c:	6053      	str	r3, [r2, #4]
 800999e:	e019      	b.n	80099d4 <Rotate+0x11c>
	}
	else 	if(ang_accel > 0)
 80099a0:	edd7 7a00 	vldr	s15, [r7]
 80099a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80099a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099ac:	dd12      	ble.n	80099d4 <Rotate+0x11c>
	{
		KeepPulse[LEFT] += target_pulse/2;
 80099ae:	4b13      	ldr	r3, [pc, #76]	; (80099fc <Rotate+0x144>)
 80099b0:	681a      	ldr	r2, [r3, #0]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	0fd9      	lsrs	r1, r3, #31
 80099b6:	440b      	add	r3, r1
 80099b8:	105b      	asrs	r3, r3, #1
 80099ba:	4413      	add	r3, r2
 80099bc:	4a0f      	ldr	r2, [pc, #60]	; (80099fc <Rotate+0x144>)
 80099be:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] -= target_pulse/2;
 80099c0:	4b0e      	ldr	r3, [pc, #56]	; (80099fc <Rotate+0x144>)
 80099c2:	685a      	ldr	r2, [r3, #4]
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	0fd9      	lsrs	r1, r3, #31
 80099c8:	440b      	add	r3, r1
 80099ca:	105b      	asrs	r3, r3, #1
 80099cc:	425b      	negs	r3, r3
 80099ce:	4413      	add	r3, r2
 80099d0:	4a0a      	ldr	r2, [pc, #40]	; (80099fc <Rotate+0x144>)
 80099d2:	6053      	str	r3, [r2, #4]
	}
	KeepPulse[BODY] = KeepPulse[BODY];
 80099d4:	4b09      	ldr	r3, [pc, #36]	; (80099fc <Rotate+0x144>)
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	4a08      	ldr	r2, [pc, #32]	; (80099fc <Rotate+0x144>)
 80099da:	6093      	str	r3, [r2, #8]

	//printf("\r\n");
}
 80099dc:	bf00      	nop
 80099de:	3714      	adds	r7, #20
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd90      	pop	{r4, r7, pc}
 80099e4:	f3af 8000 	nop.w
 80099e8:	0ee9a18c 	.word	0x0ee9a18c
 80099ec:	40fd5bf6 	.word	0x40fd5bf6
 80099f0:	20000000 	.word	0x20000000
 80099f4:	42b40000 	.word	0x42b40000
 80099f8:	43b40000 	.word	0x43b40000
 80099fc:	2000043c 	.word	0x2000043c

08009a00 <SlalomRight>:
//}

//1
//2
void SlalomRight()	//
{
 8009a00:	b5b0      	push	{r4, r5, r7, lr}
 8009a02:	b08a      	sub	sp, #40	; 0x28
 8009a04:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 8009a06:	4b90      	ldr	r3, [pc, #576]	; (8009c48 <SlalomRight+0x248>)
 8009a08:	2202      	movs	r2, #2
 8009a0a:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009a0c:	f7ff fb64 	bl	80090d8 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009a10:	4b8e      	ldr	r3, [pc, #568]	; (8009c4c <SlalomRight+0x24c>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = 4;         //
 8009a16:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8009a1a:	623b      	str	r3, [r7, #32]
	float fol = 6;         //
 8009a1c:	4b8c      	ldr	r3, [pc, #560]	; (8009c50 <SlalomRight+0x250>)
 8009a1e:	61fb      	str	r3, [r7, #28]
	float alpha_turn = 0.0115;//125;//16;//0.015*13;  //
 8009a20:	4b8c      	ldr	r3, [pc, #560]	; (8009c54 <SlalomRight+0x254>)
 8009a22:	61bb      	str	r3, [r7, #24]
	float ang1 = 30*M_PI/180;         //0ang1
 8009a24:	4b8c      	ldr	r3, [pc, #560]	; (8009c58 <SlalomRight+0x258>)
 8009a26:	617b      	str	r3, [r7, #20]
	float ang2 = 60*M_PI/180;         //ang1ang2
 8009a28:	4b8c      	ldr	r3, [pc, #560]	; (8009c5c <SlalomRight+0x25c>)
 8009a2a:	613b      	str	r3, [r7, #16]
	float ang3 = 90*M_PI/180;         //ang2ang3
 8009a2c:	4b8c      	ldr	r3, [pc, #560]	; (8009c60 <SlalomRight+0x260>)
 8009a2e:	60fb      	str	r3, [r7, #12]
	//
	float now_angv = AngularV;
 8009a30:	4b8c      	ldr	r3, [pc, #560]	; (8009c64 <SlalomRight+0x264>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	60bb      	str	r3, [r7, #8]
	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009a36:	4b8c      	ldr	r3, [pc, #560]	; (8009c68 <SlalomRight+0x268>)
 8009a38:	681a      	ldr	r2, [r3, #0]
 8009a3a:	4b8b      	ldr	r3, [pc, #556]	; (8009c68 <SlalomRight+0x268>)
 8009a3c:	685b      	ldr	r3, [r3, #4]
 8009a3e:	4413      	add	r3, r2
 8009a40:	607b      	str	r3, [r7, #4]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009a42:	e00a      	b.n	8009a5a <SlalomRight+0x5a>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009a44:	4b89      	ldr	r3, [pc, #548]	; (8009c6c <SlalomRight+0x26c>)
 8009a46:	f04f 0200 	mov.w	r2, #0
 8009a4a:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009a4c:	4b88      	ldr	r3, [pc, #544]	; (8009c70 <SlalomRight+0x270>)
 8009a4e:	f04f 0200 	mov.w	r2, #0
 8009a52:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009a54:	4a87      	ldr	r2, [pc, #540]	; (8009c74 <SlalomRight+0x274>)
 8009a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a58:	6093      	str	r3, [r2, #8]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f7fe fc9a 	bl	8008394 <__aeabi_i2d>
 8009a60:	4604      	mov	r4, r0
 8009a62:	460d      	mov	r5, r1
 8009a64:	edd7 7a08 	vldr	s15, [r7, #32]
 8009a68:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009a6c:	ee17 0a90 	vmov	r0, s15
 8009a70:	f7fe fca2 	bl	80083b8 <__aeabi_f2d>
 8009a74:	a370      	add	r3, pc, #448	; (adr r3, 8009c38 <SlalomRight+0x238>)
 8009a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7a:	f7fe fe1f 	bl	80086bc <__aeabi_ddiv>
 8009a7e:	4602      	mov	r2, r0
 8009a80:	460b      	mov	r3, r1
 8009a82:	4620      	mov	r0, r4
 8009a84:	4629      	mov	r1, r5
 8009a86:	f7fe fb39 	bl	80080fc <__adddf3>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	460c      	mov	r4, r1
 8009a8e:	4625      	mov	r5, r4
 8009a90:	461c      	mov	r4, r3
 8009a92:	4b75      	ldr	r3, [pc, #468]	; (8009c68 <SlalomRight+0x268>)
 8009a94:	681a      	ldr	r2, [r3, #0]
 8009a96:	4b74      	ldr	r3, [pc, #464]	; (8009c68 <SlalomRight+0x268>)
 8009a98:	685b      	ldr	r3, [r3, #4]
 8009a9a:	4413      	add	r3, r2
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f7fe fc79 	bl	8008394 <__aeabi_i2d>
 8009aa2:	4602      	mov	r2, r0
 8009aa4:	460b      	mov	r3, r1
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	4629      	mov	r1, r5
 8009aaa:	f7fe ff6d 	bl	8008988 <__aeabi_dcmpgt>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d1c7      	bne.n	8009a44 <SlalomRight+0x44>

			////printf("1\r\n");
	}
	now_angv = AngularV;
 8009ab4:	4b6b      	ldr	r3, [pc, #428]	; (8009c64 <SlalomRight+0x264>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	60bb      	str	r3, [r7, #8]

	float start_angle = Angle;
 8009aba:	4b6f      	ldr	r3, [pc, #444]	; (8009c78 <SlalomRight+0x278>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	603b      	str	r3, [r7, #0]

	while(start_angle + ang1 > Angle)
 8009ac0:	e005      	b.n	8009ace <SlalomRight+0xce>
	{

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			AngularAcceleration = alpha_turn;
 8009ac2:	4a6b      	ldr	r2, [pc, #428]	; (8009c70 <SlalomRight+0x270>)
 8009ac4:	69bb      	ldr	r3, [r7, #24]
 8009ac6:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009ac8:	4a6a      	ldr	r2, [pc, #424]	; (8009c74 <SlalomRight+0x274>)
 8009aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009acc:	6093      	str	r3, [r2, #8]
	while(start_angle + ang1 > Angle)
 8009ace:	ed97 7a00 	vldr	s14, [r7]
 8009ad2:	edd7 7a05 	vldr	s15, [r7, #20]
 8009ad6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009ada:	4b67      	ldr	r3, [pc, #412]	; (8009c78 <SlalomRight+0x278>)
 8009adc:	edd3 7a00 	vldr	s15, [r3]
 8009ae0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ae8:	dceb      	bgt.n	8009ac2 <SlalomRight+0xc2>
			}
#endif

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009aea:	4b61      	ldr	r3, [pc, #388]	; (8009c70 <SlalomRight+0x270>)
 8009aec:	f04f 0200 	mov.w	r2, #0
 8009af0:	601a      	str	r2, [r3, #0]
	now_angv = AngularV;
 8009af2:	4b5c      	ldr	r3, [pc, #368]	; (8009c64 <SlalomRight+0x264>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	60bb      	str	r3, [r7, #8]
	//alpha_flag = 0;

	while(start_angle + ang2 > Angle)
 8009af8:	e006      	b.n	8009b08 <SlalomRight+0x108>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009afa:	4b5c      	ldr	r3, [pc, #368]	; (8009c6c <SlalomRight+0x26c>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	4a5b      	ldr	r2, [pc, #364]	; (8009c6c <SlalomRight+0x26c>)
 8009b00:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009b02:	4a5c      	ldr	r2, [pc, #368]	; (8009c74 <SlalomRight+0x274>)
 8009b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b06:	6093      	str	r3, [r2, #8]
	while(start_angle + ang2 > Angle)
 8009b08:	ed97 7a00 	vldr	s14, [r7]
 8009b0c:	edd7 7a04 	vldr	s15, [r7, #16]
 8009b10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009b14:	4b58      	ldr	r3, [pc, #352]	; (8009c78 <SlalomRight+0x278>)
 8009b16:	edd3 7a00 	vldr	s15, [r3]
 8009b1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b22:	dcea      	bgt.n	8009afa <SlalomRight+0xfa>

			}
#endif
	}

	now_angv = AngularV;
 8009b24:	4b4f      	ldr	r3, [pc, #316]	; (8009c64 <SlalomRight+0x264>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	60bb      	str	r3, [r7, #8]
	while( start_angle + ang3 > Angle)
 8009b2a:	e016      	b.n	8009b5a <SlalomRight+0x15a>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
			AngularAcceleration = -alpha_turn;
 8009b2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8009b30:	eef1 7a67 	vneg.f32	s15, s15
 8009b34:	4b4e      	ldr	r3, [pc, #312]	; (8009c70 <SlalomRight+0x270>)
 8009b36:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV < 0)
 8009b3a:	4b4c      	ldr	r3, [pc, #304]	; (8009c6c <SlalomRight+0x26c>)
 8009b3c:	edd3 7a00 	vldr	s15, [r3]
 8009b40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b48:	d504      	bpl.n	8009b54 <SlalomRight+0x154>
			{
				TargetAngularV = 0;
 8009b4a:	4b48      	ldr	r3, [pc, #288]	; (8009c6c <SlalomRight+0x26c>)
 8009b4c:	f04f 0200 	mov.w	r2, #0
 8009b50:	601a      	str	r2, [r3, #0]
				break;
 8009b52:	e010      	b.n	8009b76 <SlalomRight+0x176>
			}
			TargetVelocity[BODY] = v_turn;
 8009b54:	4a47      	ldr	r2, [pc, #284]	; (8009c74 <SlalomRight+0x274>)
 8009b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b58:	6093      	str	r3, [r2, #8]
	while( start_angle + ang3 > Angle)
 8009b5a:	ed97 7a00 	vldr	s14, [r7]
 8009b5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8009b62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009b66:	4b44      	ldr	r3, [pc, #272]	; (8009c78 <SlalomRight+0x278>)
 8009b68:	edd3 7a00 	vldr	s15, [r3]
 8009b6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b74:	dcda      	bgt.n	8009b2c <SlalomRight+0x12c>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009b76:	4b3e      	ldr	r3, [pc, #248]	; (8009c70 <SlalomRight+0x270>)
 8009b78:	f04f 0200 	mov.w	r2, #0
 8009b7c:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009b7e:	4b3b      	ldr	r3, [pc, #236]	; (8009c6c <SlalomRight+0x26c>)
 8009b80:	f04f 0200 	mov.w	r2, #0
 8009b84:	601a      	str	r2, [r3, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009b86:	4b38      	ldr	r3, [pc, #224]	; (8009c68 <SlalomRight+0x268>)
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	4b37      	ldr	r3, [pc, #220]	; (8009c68 <SlalomRight+0x268>)
 8009b8c:	685b      	ldr	r3, [r3, #4]
 8009b8e:	4413      	add	r3, r2
 8009b90:	607b      	str	r3, [r7, #4]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009b92:	e006      	b.n	8009ba2 <SlalomRight+0x1a2>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009b94:	4b35      	ldr	r3, [pc, #212]	; (8009c6c <SlalomRight+0x26c>)
 8009b96:	f04f 0200 	mov.w	r2, #0
 8009b9a:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009b9c:	4a35      	ldr	r2, [pc, #212]	; (8009c74 <SlalomRight+0x274>)
 8009b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ba0:	6093      	str	r3, [r2, #8]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f7fe fbf6 	bl	8008394 <__aeabi_i2d>
 8009ba8:	4604      	mov	r4, r0
 8009baa:	460d      	mov	r5, r1
 8009bac:	edd7 7a07 	vldr	s15, [r7, #28]
 8009bb0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009bb4:	ee17 0a90 	vmov	r0, s15
 8009bb8:	f7fe fbfe 	bl	80083b8 <__aeabi_f2d>
 8009bbc:	a31e      	add	r3, pc, #120	; (adr r3, 8009c38 <SlalomRight+0x238>)
 8009bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc2:	f7fe fd7b 	bl	80086bc <__aeabi_ddiv>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	460b      	mov	r3, r1
 8009bca:	4620      	mov	r0, r4
 8009bcc:	4629      	mov	r1, r5
 8009bce:	f7fe fa95 	bl	80080fc <__adddf3>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	460c      	mov	r4, r1
 8009bd6:	4625      	mov	r5, r4
 8009bd8:	461c      	mov	r4, r3
 8009bda:	4b23      	ldr	r3, [pc, #140]	; (8009c68 <SlalomRight+0x268>)
 8009bdc:	681a      	ldr	r2, [r3, #0]
 8009bde:	4b22      	ldr	r3, [pc, #136]	; (8009c68 <SlalomRight+0x268>)
 8009be0:	685b      	ldr	r3, [r3, #4]
 8009be2:	4413      	add	r3, r2
 8009be4:	4618      	mov	r0, r3
 8009be6:	f7fe fbd5 	bl	8008394 <__aeabi_i2d>
 8009bea:	4602      	mov	r2, r0
 8009bec:	460b      	mov	r3, r1
 8009bee:	4620      	mov	r0, r4
 8009bf0:	4629      	mov	r1, r5
 8009bf2:	f7fe fec9 	bl	8008988 <__aeabi_dcmpgt>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d1cb      	bne.n	8009b94 <SlalomRight+0x194>
			//printf("2\r\n");
	}
	TargetAngle += 90*M_PI/180;
 8009bfc:	4b1f      	ldr	r3, [pc, #124]	; (8009c7c <SlalomRight+0x27c>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4618      	mov	r0, r3
 8009c02:	f7fe fbd9 	bl	80083b8 <__aeabi_f2d>
 8009c06:	a30e      	add	r3, pc, #56	; (adr r3, 8009c40 <SlalomRight+0x240>)
 8009c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c0c:	f7fe fa76 	bl	80080fc <__adddf3>
 8009c10:	4603      	mov	r3, r0
 8009c12:	460c      	mov	r4, r1
 8009c14:	4618      	mov	r0, r3
 8009c16:	4621      	mov	r1, r4
 8009c18:	f7fe ff1e 	bl	8008a58 <__aeabi_d2f>
 8009c1c:	4602      	mov	r2, r0
 8009c1e:	4b17      	ldr	r3, [pc, #92]	; (8009c7c <SlalomRight+0x27c>)
 8009c20:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009c22:	4b11      	ldr	r3, [pc, #68]	; (8009c68 <SlalomRight+0x268>)
 8009c24:	689b      	ldr	r3, [r3, #8]
 8009c26:	4a16      	ldr	r2, [pc, #88]	; (8009c80 <SlalomRight+0x280>)
 8009c28:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009c2a:	bf00      	nop
 8009c2c:	3728      	adds	r7, #40	; 0x28
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	bdb0      	pop	{r4, r5, r7, pc}
 8009c32:	bf00      	nop
 8009c34:	f3af 8000 	nop.w
 8009c38:	317249d5 	.word	0x317249d5
 8009c3c:	3f502de0 	.word	0x3f502de0
 8009c40:	54442d18 	.word	0x54442d18
 8009c44:	3ff921fb 	.word	0x3ff921fb
 8009c48:	20000000 	.word	0x20000000
 8009c4c:	20000458 	.word	0x20000458
 8009c50:	40c00000 	.word	0x40c00000
 8009c54:	3c3c6a7f 	.word	0x3c3c6a7f
 8009c58:	3f060a92 	.word	0x3f060a92
 8009c5c:	3f860a92 	.word	0x3f860a92
 8009c60:	3fc90fdb 	.word	0x3fc90fdb
 8009c64:	20000254 	.word	0x20000254
 8009c68:	20000424 	.word	0x20000424
 8009c6c:	200003f8 	.word	0x200003f8
 8009c70:	20000418 	.word	0x20000418
 8009c74:	200003e8 	.word	0x200003e8
 8009c78:	20000258 	.word	0x20000258
 8009c7c:	20000420 	.word	0x20000420
 8009c80:	2000043c 	.word	0x2000043c
 8009c84:	00000000 	.word	0x00000000

08009c88 <SlalomLeft>:
void SlalomLeft()	//
{
 8009c88:	b5b0      	push	{r4, r5, r7, lr}
 8009c8a:	b08a      	sub	sp, #40	; 0x28
 8009c8c:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 8009c8e:	4b8a      	ldr	r3, [pc, #552]	; (8009eb8 <SlalomLeft+0x230>)
 8009c90:	2202      	movs	r2, #2
 8009c92:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009c94:	f7ff fa20 	bl	80090d8 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009c98:	4b88      	ldr	r3, [pc, #544]	; (8009ebc <SlalomLeft+0x234>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = 4;         //
 8009c9e:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8009ca2:	623b      	str	r3, [r7, #32]
	float fol = 6;         //
 8009ca4:	4b86      	ldr	r3, [pc, #536]	; (8009ec0 <SlalomLeft+0x238>)
 8009ca6:	61fb      	str	r3, [r7, #28]
	float alpha_turn = -0.0115;//125;//125;//16;//0.015*13;  //
 8009ca8:	4b86      	ldr	r3, [pc, #536]	; (8009ec4 <SlalomLeft+0x23c>)
 8009caa:	61bb      	str	r3, [r7, #24]
	float ang1 = 30*M_PI/180;         //0ang1
 8009cac:	4b86      	ldr	r3, [pc, #536]	; (8009ec8 <SlalomLeft+0x240>)
 8009cae:	617b      	str	r3, [r7, #20]
	float ang2 = 60*M_PI/180;         //ang1ang2
 8009cb0:	4b86      	ldr	r3, [pc, #536]	; (8009ecc <SlalomLeft+0x244>)
 8009cb2:	613b      	str	r3, [r7, #16]
	float ang3 = 90*M_PI/180;         //ang2ang3
 8009cb4:	4b86      	ldr	r3, [pc, #536]	; (8009ed0 <SlalomLeft+0x248>)
 8009cb6:	60fb      	str	r3, [r7, #12]
	//

	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009cb8:	4b86      	ldr	r3, [pc, #536]	; (8009ed4 <SlalomLeft+0x24c>)
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	4b85      	ldr	r3, [pc, #532]	; (8009ed4 <SlalomLeft+0x24c>)
 8009cbe:	685b      	ldr	r3, [r3, #4]
 8009cc0:	4413      	add	r3, r2
 8009cc2:	60bb      	str	r3, [r7, #8]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009cc4:	e00a      	b.n	8009cdc <SlalomLeft+0x54>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009cc6:	4b84      	ldr	r3, [pc, #528]	; (8009ed8 <SlalomLeft+0x250>)
 8009cc8:	f04f 0200 	mov.w	r2, #0
 8009ccc:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009cce:	4b83      	ldr	r3, [pc, #524]	; (8009edc <SlalomLeft+0x254>)
 8009cd0:	f04f 0200 	mov.w	r2, #0
 8009cd4:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009cd6:	4a82      	ldr	r2, [pc, #520]	; (8009ee0 <SlalomLeft+0x258>)
 8009cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cda:	6093      	str	r3, [r2, #8]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009cdc:	68b8      	ldr	r0, [r7, #8]
 8009cde:	f7fe fb59 	bl	8008394 <__aeabi_i2d>
 8009ce2:	4604      	mov	r4, r0
 8009ce4:	460d      	mov	r5, r1
 8009ce6:	edd7 7a08 	vldr	s15, [r7, #32]
 8009cea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009cee:	ee17 0a90 	vmov	r0, s15
 8009cf2:	f7fe fb61 	bl	80083b8 <__aeabi_f2d>
 8009cf6:	a36c      	add	r3, pc, #432	; (adr r3, 8009ea8 <SlalomLeft+0x220>)
 8009cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cfc:	f7fe fcde 	bl	80086bc <__aeabi_ddiv>
 8009d00:	4602      	mov	r2, r0
 8009d02:	460b      	mov	r3, r1
 8009d04:	4620      	mov	r0, r4
 8009d06:	4629      	mov	r1, r5
 8009d08:	f7fe f9f8 	bl	80080fc <__adddf3>
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	460c      	mov	r4, r1
 8009d10:	4625      	mov	r5, r4
 8009d12:	461c      	mov	r4, r3
 8009d14:	4b6f      	ldr	r3, [pc, #444]	; (8009ed4 <SlalomLeft+0x24c>)
 8009d16:	681a      	ldr	r2, [r3, #0]
 8009d18:	4b6e      	ldr	r3, [pc, #440]	; (8009ed4 <SlalomLeft+0x24c>)
 8009d1a:	685b      	ldr	r3, [r3, #4]
 8009d1c:	4413      	add	r3, r2
 8009d1e:	4618      	mov	r0, r3
 8009d20:	f7fe fb38 	bl	8008394 <__aeabi_i2d>
 8009d24:	4602      	mov	r2, r0
 8009d26:	460b      	mov	r3, r1
 8009d28:	4620      	mov	r0, r4
 8009d2a:	4629      	mov	r1, r5
 8009d2c:	f7fe fe2c 	bl	8008988 <__aeabi_dcmpgt>
 8009d30:	4603      	mov	r3, r0
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d1c7      	bne.n	8009cc6 <SlalomLeft+0x3e>

			////printf("1\r\n");
	}


	float start_angle = Angle;
 8009d36:	4b6b      	ldr	r3, [pc, #428]	; (8009ee4 <SlalomLeft+0x25c>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	607b      	str	r3, [r7, #4]
	while(start_angle - ang1 < Angle)
 8009d3c:	e005      	b.n	8009d4a <SlalomLeft+0xc2>
	{

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			AngularAcceleration = alpha_turn;
 8009d3e:	4a67      	ldr	r2, [pc, #412]	; (8009edc <SlalomLeft+0x254>)
 8009d40:	69bb      	ldr	r3, [r7, #24]
 8009d42:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009d44:	4a66      	ldr	r2, [pc, #408]	; (8009ee0 <SlalomLeft+0x258>)
 8009d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d48:	6093      	str	r3, [r2, #8]
	while(start_angle - ang1 < Angle)
 8009d4a:	ed97 7a01 	vldr	s14, [r7, #4]
 8009d4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8009d52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009d56:	4b63      	ldr	r3, [pc, #396]	; (8009ee4 <SlalomLeft+0x25c>)
 8009d58:	edd3 7a00 	vldr	s15, [r3]
 8009d5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d64:	d4eb      	bmi.n	8009d3e <SlalomLeft+0xb6>

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009d66:	4b5d      	ldr	r3, [pc, #372]	; (8009edc <SlalomLeft+0x254>)
 8009d68:	f04f 0200 	mov.w	r2, #0
 8009d6c:	601a      	str	r2, [r3, #0]
	//alpha_flag = 0;

	while(start_angle - ang2 < Angle)
 8009d6e:	e006      	b.n	8009d7e <SlalomLeft+0xf6>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009d70:	4b59      	ldr	r3, [pc, #356]	; (8009ed8 <SlalomLeft+0x250>)
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	4a58      	ldr	r2, [pc, #352]	; (8009ed8 <SlalomLeft+0x250>)
 8009d76:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009d78:	4a59      	ldr	r2, [pc, #356]	; (8009ee0 <SlalomLeft+0x258>)
 8009d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d7c:	6093      	str	r3, [r2, #8]
	while(start_angle - ang2 < Angle)
 8009d7e:	ed97 7a01 	vldr	s14, [r7, #4]
 8009d82:	edd7 7a04 	vldr	s15, [r7, #16]
 8009d86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009d8a:	4b56      	ldr	r3, [pc, #344]	; (8009ee4 <SlalomLeft+0x25c>)
 8009d8c:	edd3 7a00 	vldr	s15, [r3]
 8009d90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d98:	d4ea      	bmi.n	8009d70 <SlalomLeft+0xe8>
			////printf("\r\n");
	}

	while( start_angle - ang3 < Angle)
 8009d9a:	e016      	b.n	8009dca <SlalomLeft+0x142>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
			AngularAcceleration = -alpha_turn;
 8009d9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8009da0:	eef1 7a67 	vneg.f32	s15, s15
 8009da4:	4b4d      	ldr	r3, [pc, #308]	; (8009edc <SlalomLeft+0x254>)
 8009da6:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV > 0)
 8009daa:	4b4b      	ldr	r3, [pc, #300]	; (8009ed8 <SlalomLeft+0x250>)
 8009dac:	edd3 7a00 	vldr	s15, [r3]
 8009db0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009db8:	dd04      	ble.n	8009dc4 <SlalomLeft+0x13c>
			{
				TargetAngularV = 0;
 8009dba:	4b47      	ldr	r3, [pc, #284]	; (8009ed8 <SlalomLeft+0x250>)
 8009dbc:	f04f 0200 	mov.w	r2, #0
 8009dc0:	601a      	str	r2, [r3, #0]
				break;
 8009dc2:	e010      	b.n	8009de6 <SlalomLeft+0x15e>
			}
			TargetVelocity[BODY] = v_turn;
 8009dc4:	4a46      	ldr	r2, [pc, #280]	; (8009ee0 <SlalomLeft+0x258>)
 8009dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc8:	6093      	str	r3, [r2, #8]
	while( start_angle - ang3 < Angle)
 8009dca:	ed97 7a01 	vldr	s14, [r7, #4]
 8009dce:	edd7 7a03 	vldr	s15, [r7, #12]
 8009dd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009dd6:	4b43      	ldr	r3, [pc, #268]	; (8009ee4 <SlalomLeft+0x25c>)
 8009dd8:	edd3 7a00 	vldr	s15, [r3]
 8009ddc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009de4:	d4da      	bmi.n	8009d9c <SlalomLeft+0x114>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009de6:	4b3d      	ldr	r3, [pc, #244]	; (8009edc <SlalomLeft+0x254>)
 8009de8:	f04f 0200 	mov.w	r2, #0
 8009dec:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009dee:	4b3a      	ldr	r3, [pc, #232]	; (8009ed8 <SlalomLeft+0x250>)
 8009df0:	f04f 0200 	mov.w	r2, #0
 8009df4:	601a      	str	r2, [r3, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009df6:	4b37      	ldr	r3, [pc, #220]	; (8009ed4 <SlalomLeft+0x24c>)
 8009df8:	681a      	ldr	r2, [r3, #0]
 8009dfa:	4b36      	ldr	r3, [pc, #216]	; (8009ed4 <SlalomLeft+0x24c>)
 8009dfc:	685b      	ldr	r3, [r3, #4]
 8009dfe:	4413      	add	r3, r2
 8009e00:	60bb      	str	r3, [r7, #8]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009e02:	e006      	b.n	8009e12 <SlalomLeft+0x18a>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009e04:	4b34      	ldr	r3, [pc, #208]	; (8009ed8 <SlalomLeft+0x250>)
 8009e06:	f04f 0200 	mov.w	r2, #0
 8009e0a:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009e0c:	4a34      	ldr	r2, [pc, #208]	; (8009ee0 <SlalomLeft+0x258>)
 8009e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e10:	6093      	str	r3, [r2, #8]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009e12:	68b8      	ldr	r0, [r7, #8]
 8009e14:	f7fe fabe 	bl	8008394 <__aeabi_i2d>
 8009e18:	4604      	mov	r4, r0
 8009e1a:	460d      	mov	r5, r1
 8009e1c:	edd7 7a07 	vldr	s15, [r7, #28]
 8009e20:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009e24:	ee17 0a90 	vmov	r0, s15
 8009e28:	f7fe fac6 	bl	80083b8 <__aeabi_f2d>
 8009e2c:	a31e      	add	r3, pc, #120	; (adr r3, 8009ea8 <SlalomLeft+0x220>)
 8009e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e32:	f7fe fc43 	bl	80086bc <__aeabi_ddiv>
 8009e36:	4602      	mov	r2, r0
 8009e38:	460b      	mov	r3, r1
 8009e3a:	4620      	mov	r0, r4
 8009e3c:	4629      	mov	r1, r5
 8009e3e:	f7fe f95d 	bl	80080fc <__adddf3>
 8009e42:	4603      	mov	r3, r0
 8009e44:	460c      	mov	r4, r1
 8009e46:	4625      	mov	r5, r4
 8009e48:	461c      	mov	r4, r3
 8009e4a:	4b22      	ldr	r3, [pc, #136]	; (8009ed4 <SlalomLeft+0x24c>)
 8009e4c:	681a      	ldr	r2, [r3, #0]
 8009e4e:	4b21      	ldr	r3, [pc, #132]	; (8009ed4 <SlalomLeft+0x24c>)
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	4413      	add	r3, r2
 8009e54:	4618      	mov	r0, r3
 8009e56:	f7fe fa9d 	bl	8008394 <__aeabi_i2d>
 8009e5a:	4602      	mov	r2, r0
 8009e5c:	460b      	mov	r3, r1
 8009e5e:	4620      	mov	r0, r4
 8009e60:	4629      	mov	r1, r5
 8009e62:	f7fe fd91 	bl	8008988 <__aeabi_dcmpgt>
 8009e66:	4603      	mov	r3, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d1cb      	bne.n	8009e04 <SlalomLeft+0x17c>
			//printf("2\r\n");
	}
	TargetAngle += -90*M_PI/180;
 8009e6c:	4b1e      	ldr	r3, [pc, #120]	; (8009ee8 <SlalomLeft+0x260>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4618      	mov	r0, r3
 8009e72:	f7fe faa1 	bl	80083b8 <__aeabi_f2d>
 8009e76:	a30e      	add	r3, pc, #56	; (adr r3, 8009eb0 <SlalomLeft+0x228>)
 8009e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7c:	f7fe f93c 	bl	80080f8 <__aeabi_dsub>
 8009e80:	4603      	mov	r3, r0
 8009e82:	460c      	mov	r4, r1
 8009e84:	4618      	mov	r0, r3
 8009e86:	4621      	mov	r1, r4
 8009e88:	f7fe fde6 	bl	8008a58 <__aeabi_d2f>
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	4b16      	ldr	r3, [pc, #88]	; (8009ee8 <SlalomLeft+0x260>)
 8009e90:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009e92:	4b10      	ldr	r3, [pc, #64]	; (8009ed4 <SlalomLeft+0x24c>)
 8009e94:	689b      	ldr	r3, [r3, #8]
 8009e96:	4a15      	ldr	r2, [pc, #84]	; (8009eec <SlalomLeft+0x264>)
 8009e98:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009e9a:	bf00      	nop
 8009e9c:	3728      	adds	r7, #40	; 0x28
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bdb0      	pop	{r4, r5, r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	f3af 8000 	nop.w
 8009ea8:	317249d5 	.word	0x317249d5
 8009eac:	3f502de0 	.word	0x3f502de0
 8009eb0:	54442d18 	.word	0x54442d18
 8009eb4:	3ff921fb 	.word	0x3ff921fb
 8009eb8:	20000000 	.word	0x20000000
 8009ebc:	20000458 	.word	0x20000458
 8009ec0:	40c00000 	.word	0x40c00000
 8009ec4:	bc3c6a7f 	.word	0xbc3c6a7f
 8009ec8:	3f060a92 	.word	0x3f060a92
 8009ecc:	3f860a92 	.word	0x3f860a92
 8009ed0:	3fc90fdb 	.word	0x3fc90fdb
 8009ed4:	20000424 	.word	0x20000424
 8009ed8:	200003f8 	.word	0x200003f8
 8009edc:	20000418 	.word	0x20000418
 8009ee0:	200003e8 	.word	0x200003e8
 8009ee4:	20000258 	.word	0x20000258
 8009ee8:	20000420 	.word	0x20000420
 8009eec:	2000043c 	.word	0x2000043c

08009ef0 <Accel>:
//
void Accel(float add_distance, float explore_speed)
{
 8009ef0:	b5b0      	push	{r4, r5, r7, lr}
 8009ef2:	b084      	sub	sp, #16
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	ed87 0a01 	vstr	s0, [r7, #4]
 8009efa:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = accel;
 8009efe:	4b46      	ldr	r3, [pc, #280]	; (800a018 <Accel+0x128>)
 8009f00:	2200      	movs	r2, #0
 8009f02:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009f04:	f7ff f8e8 	bl	80090d8 <ControlWall>
	TargetAngularV = 0;
 8009f08:	4b44      	ldr	r3, [pc, #272]	; (800a01c <Accel+0x12c>)
 8009f0a:	f04f 0200 	mov.w	r2, #0
 8009f0e:	601a      	str	r2, [r3, #0]
	float additional_speed=0;
 8009f10:	f04f 0300 	mov.w	r3, #0
 8009f14:	60fb      	str	r3, [r7, #12]
	additional_speed = explore_speed - CurrentVelocity[BODY];
 8009f16:	4b42      	ldr	r3, [pc, #264]	; (800a020 <Accel+0x130>)
 8009f18:	edd3 7a02 	vldr	s15, [r3, #8]
 8009f1c:	ed97 7a00 	vldr	s14, [r7]
 8009f20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f24:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	 //TotalPulse[BODY];
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009f28:	68f8      	ldr	r0, [r7, #12]
 8009f2a:	f7fe fa45 	bl	80083b8 <__aeabi_f2d>
 8009f2e:	a336      	add	r3, pc, #216	; (adr r3, 800a008 <Accel+0x118>)
 8009f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f34:	f7fe fa98 	bl	8008468 <__aeabi_dmul>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	460c      	mov	r4, r1
 8009f3c:	4625      	mov	r5, r4
 8009f3e:	461c      	mov	r4, r3
 8009f40:	68f8      	ldr	r0, [r7, #12]
 8009f42:	f7fe fa39 	bl	80083b8 <__aeabi_f2d>
 8009f46:	4602      	mov	r2, r0
 8009f48:	460b      	mov	r3, r1
 8009f4a:	4620      	mov	r0, r4
 8009f4c:	4629      	mov	r1, r5
 8009f4e:	f7fe fa8b 	bl	8008468 <__aeabi_dmul>
 8009f52:	4603      	mov	r3, r0
 8009f54:	460c      	mov	r4, r1
 8009f56:	4625      	mov	r5, r4
 8009f58:	461c      	mov	r4, r3
 8009f5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8009f5e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009f62:	ee17 0a90 	vmov	r0, s15
 8009f66:	f7fe fa27 	bl	80083b8 <__aeabi_f2d>
 8009f6a:	4602      	mov	r2, r0
 8009f6c:	460b      	mov	r3, r1
 8009f6e:	4620      	mov	r0, r4
 8009f70:	4629      	mov	r1, r5
 8009f72:	f7fe fba3 	bl	80086bc <__aeabi_ddiv>
 8009f76:	4603      	mov	r3, r0
 8009f78:	460c      	mov	r4, r1
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	4621      	mov	r1, r4
 8009f7e:	f7fe fd6b 	bl	8008a58 <__aeabi_d2f>
 8009f82:	4602      	mov	r2, r0
 8009f84:	4b27      	ldr	r3, [pc, #156]	; (800a024 <Accel+0x134>)
 8009f86:	601a      	str	r2, [r3, #0]
	WallWarn();
 8009f88:	f7ff f89a 	bl	80090c0 <WallWarn>
	//printf("%d, %d\r\n",VelocityLeftOut,VelocityRightOut);
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 8009f8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009f90:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009f94:	ee17 0a90 	vmov	r0, s15
 8009f98:	f7fe fa0e 	bl	80083b8 <__aeabi_f2d>
 8009f9c:	a31c      	add	r3, pc, #112	; (adr r3, 800a010 <Accel+0x120>)
 8009f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa2:	f7fe fb8b 	bl	80086bc <__aeabi_ddiv>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	460c      	mov	r4, r1
 8009faa:	4618      	mov	r0, r3
 8009fac:	4621      	mov	r1, r4
 8009fae:	f7fe fd0b 	bl	80089c8 <__aeabi_d2iz>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	60bb      	str	r3, [r7, #8]

	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 8009fb6:	bf00      	nop
 8009fb8:	4b1b      	ldr	r3, [pc, #108]	; (800a028 <Accel+0x138>)
 8009fba:	689a      	ldr	r2, [r3, #8]
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	441a      	add	r2, r3
 8009fc0:	4b1a      	ldr	r3, [pc, #104]	; (800a02c <Accel+0x13c>)
 8009fc2:	689b      	ldr	r3, [r3, #8]
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	dcf7      	bgt.n	8009fb8 <Accel+0xc8>
			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
			KeepCounter[RIGHT] = INITIAL_PULSE;
		}
#endif
	}
	Acceleration = 0;
 8009fc8:	4b16      	ldr	r3, [pc, #88]	; (800a024 <Accel+0x134>)
 8009fca:	f04f 0200 	mov.w	r2, #0
 8009fce:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += target_pulse;
 8009fd0:	4b15      	ldr	r3, [pc, #84]	; (800a028 <Accel+0x138>)
 8009fd2:	689a      	ldr	r2, [r3, #8]
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	4413      	add	r3, r2
 8009fd8:	4a13      	ldr	r2, [pc, #76]	; (800a028 <Accel+0x138>)
 8009fda:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 8009fdc:	4b12      	ldr	r3, [pc, #72]	; (800a028 <Accel+0x138>)
 8009fde:	681a      	ldr	r2, [r3, #0]
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	0fd9      	lsrs	r1, r3, #31
 8009fe4:	440b      	add	r3, r1
 8009fe6:	105b      	asrs	r3, r3, #1
 8009fe8:	4413      	add	r3, r2
 8009fea:	4a0f      	ldr	r2, [pc, #60]	; (800a028 <Accel+0x138>)
 8009fec:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 8009fee:	4b0e      	ldr	r3, [pc, #56]	; (800a028 <Accel+0x138>)
 8009ff0:	685a      	ldr	r2, [r3, #4]
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	0fd9      	lsrs	r1, r3, #31
 8009ff6:	440b      	add	r3, r1
 8009ff8:	105b      	asrs	r3, r3, #1
 8009ffa:	4413      	add	r3, r2
 8009ffc:	4a0a      	ldr	r2, [pc, #40]	; (800a028 <Accel+0x138>)
 8009ffe:	6053      	str	r3, [r2, #4]
	//
	//
//	float a_start = T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * START_ACCEL_DISTANCE);
//	float a= T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * ACCE_DECE_DISTANCE);
//	float a_curve = T1 * SEARCH_SPEED * SEARCH_SPEED * (90+TREAD_WIDTH)*(90+TREAD_WIDTH) /(2 * 2 * CURVE_DISTANCE*90*90);
}
 800a000:	bf00      	nop
 800a002:	3710      	adds	r7, #16
 800a004:	46bd      	mov	sp, r7
 800a006:	bdb0      	pop	{r4, r5, r7, pc}
 800a008:	d2f1a9fc 	.word	0xd2f1a9fc
 800a00c:	3f50624d 	.word	0x3f50624d
 800a010:	317249d5 	.word	0x317249d5
 800a014:	3f502de0 	.word	0x3f502de0
 800a018:	20000000 	.word	0x20000000
 800a01c:	200003f8 	.word	0x200003f8
 800a020:	20000430 	.word	0x20000430
 800a024:	2000041c 	.word	0x2000041c
 800a028:	2000043c 	.word	0x2000043c
 800a02c:	20000424 	.word	0x20000424

0800a030 <Decel>:
void Decel(float dec_distance, float end_speed)
{
 800a030:	b5b0      	push	{r4, r5, r7, lr}
 800a032:	b084      	sub	sp, #16
 800a034:	af00      	add	r7, sp, #0
 800a036:	ed87 0a01 	vstr	s0, [r7, #4]
 800a03a:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = decel;
 800a03e:	4b68      	ldr	r3, [pc, #416]	; (800a1e0 <Decel+0x1b0>)
 800a040:	2201      	movs	r2, #1
 800a042:	711a      	strb	r2, [r3, #4]
	//int keep_pulse = TotalPulse[BODY];
	float down_speed=0;
 800a044:	f04f 0300 	mov.w	r3, #0
 800a048:	60fb      	str	r3, [r7, #12]
	down_speed = CurrentVelocity[BODY] - end_speed;
 800a04a:	4b66      	ldr	r3, [pc, #408]	; (800a1e4 <Decel+0x1b4>)
 800a04c:	ed93 7a02 	vldr	s14, [r3, #8]
 800a050:	edd7 7a00 	vldr	s15, [r7]
 800a054:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a058:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 800a05c:	68f8      	ldr	r0, [r7, #12]
 800a05e:	f7fe f9ab 	bl	80083b8 <__aeabi_f2d>
 800a062:	a35b      	add	r3, pc, #364	; (adr r3, 800a1d0 <Decel+0x1a0>)
 800a064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a068:	f7fe f9fe 	bl	8008468 <__aeabi_dmul>
 800a06c:	4603      	mov	r3, r0
 800a06e:	460c      	mov	r4, r1
 800a070:	4625      	mov	r5, r4
 800a072:	461c      	mov	r4, r3
 800a074:	68f8      	ldr	r0, [r7, #12]
 800a076:	f7fe f99f 	bl	80083b8 <__aeabi_f2d>
 800a07a:	4602      	mov	r2, r0
 800a07c:	460b      	mov	r3, r1
 800a07e:	4620      	mov	r0, r4
 800a080:	4629      	mov	r1, r5
 800a082:	f7fe f9f1 	bl	8008468 <__aeabi_dmul>
 800a086:	4603      	mov	r3, r0
 800a088:	460c      	mov	r4, r1
 800a08a:	4625      	mov	r5, r4
 800a08c:	461c      	mov	r4, r3
 800a08e:	edd7 7a01 	vldr	s15, [r7, #4]
 800a092:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a096:	ee17 0a90 	vmov	r0, s15
 800a09a:	f7fe f98d 	bl	80083b8 <__aeabi_f2d>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	460b      	mov	r3, r1
 800a0a2:	4620      	mov	r0, r4
 800a0a4:	4629      	mov	r1, r5
 800a0a6:	f7fe fb09 	bl	80086bc <__aeabi_ddiv>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	460c      	mov	r4, r1
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	4621      	mov	r1, r4
 800a0b2:	f7fe fcd1 	bl	8008a58 <__aeabi_d2f>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	ee07 3a90 	vmov	s15, r3
 800a0bc:	eef1 7a67 	vneg.f32	s15, s15
 800a0c0:	4b49      	ldr	r3, [pc, #292]	; (800a1e8 <Decel+0x1b8>)
 800a0c2:	edc3 7a00 	vstr	s15, [r3]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	WallSafe();
 800a0c6:	f7fe ffef 	bl	80090a8 <WallSafe>
	ControlWall();
 800a0ca:	f7ff f805 	bl	80090d8 <ControlWall>
	//
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 800a0ce:	edd7 7a01 	vldr	s15, [r7, #4]
 800a0d2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a0d6:	ee17 0a90 	vmov	r0, s15
 800a0da:	f7fe f96d 	bl	80083b8 <__aeabi_f2d>
 800a0de:	a33e      	add	r3, pc, #248	; (adr r3, 800a1d8 <Decel+0x1a8>)
 800a0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0e4:	f7fe faea 	bl	80086bc <__aeabi_ddiv>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	460c      	mov	r4, r1
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	4621      	mov	r1, r4
 800a0f0:	f7fe fc6a 	bl	80089c8 <__aeabi_d2iz>
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	60bb      	str	r3, [r7, #8]
	//
		//while
		//
		//
	//KeepPulse[BODY]
	while( (	(Photo[FR]+Photo[FL]) < 3600) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a0f8:	e035      	b.n	800a166 <Decel+0x136>
//			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//			KeepCounter[RIGHT] = INITIAL_PULSE;
//		}
		//
		//ControlWall();
		if(TargetVelocity[BODY] <= 0)
 800a0fa:	4b3c      	ldr	r3, [pc, #240]	; (800a1ec <Decel+0x1bc>)
 800a0fc:	edd3 7a02 	vldr	s15, [r3, #8]
 800a100:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a108:	d810      	bhi.n	800a12c <Decel+0xfc>
		{
			TargetVelocity[BODY] = 0;
 800a10a:	4b38      	ldr	r3, [pc, #224]	; (800a1ec <Decel+0x1bc>)
 800a10c:	f04f 0200 	mov.w	r2, #0
 800a110:	609a      	str	r2, [r3, #8]
			Acceleration = 0;
 800a112:	4b35      	ldr	r3, [pc, #212]	; (800a1e8 <Decel+0x1b8>)
 800a114:	f04f 0200 	mov.w	r2, #0
 800a118:	601a      	str	r2, [r3, #0]
			TargetAngularV = 0;
 800a11a:	4b35      	ldr	r3, [pc, #212]	; (800a1f0 <Decel+0x1c0>)
 800a11c:	f04f 0200 	mov.w	r2, #0
 800a120:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800a122:	4b34      	ldr	r3, [pc, #208]	; (800a1f4 <Decel+0x1c4>)
 800a124:	f04f 0200 	mov.w	r2, #0
 800a128:	601a      	str	r2, [r3, #0]
			break;
 800a12a:	e033      	b.n	800a194 <Decel+0x164>
		}
		if(KeepPulse[BODY] + (target_pulse/2) < TotalPulse[BODY] )
 800a12c:	4b32      	ldr	r3, [pc, #200]	; (800a1f8 <Decel+0x1c8>)
 800a12e:	689a      	ldr	r2, [r3, #8]
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	0fd9      	lsrs	r1, r3, #31
 800a134:	440b      	add	r3, r1
 800a136:	105b      	asrs	r3, r3, #1
 800a138:	441a      	add	r2, r3
 800a13a:	4b30      	ldr	r3, [pc, #192]	; (800a1fc <Decel+0x1cc>)
 800a13c:	689b      	ldr	r3, [r3, #8]
 800a13e:	429a      	cmp	r2, r3
 800a140:	da11      	bge.n	800a166 <Decel+0x136>
		{
			WallWarn();
 800a142:	f7fe ffbd 	bl	80090c0 <WallWarn>
			//ControlWall();
			PIDChangeFlag(L_WALL_PID, 0);
 800a146:	2100      	movs	r1, #0
 800a148:	2002      	movs	r0, #2
 800a14a:	f002 f899 	bl	800c280 <PIDChangeFlag>
			PIDChangeFlag(R_WALL_PID, 0);
 800a14e:	2100      	movs	r1, #0
 800a150:	2003      	movs	r0, #3
 800a152:	f002 f895 	bl	800c280 <PIDChangeFlag>
			PIDChangeFlag(D_WALL_PID, 0);
 800a156:	2100      	movs	r1, #0
 800a158:	2001      	movs	r0, #1
 800a15a:	f002 f891 	bl	800c280 <PIDChangeFlag>
			PIDChangeFlag( A_VELO_PID , 1);
 800a15e:	2101      	movs	r1, #1
 800a160:	2000      	movs	r0, #0
 800a162:	f002 f88d 	bl	800c280 <PIDChangeFlag>
	while( (	(Photo[FR]+Photo[FL]) < 3600) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a166:	4b26      	ldr	r3, [pc, #152]	; (800a200 <Decel+0x1d0>)
 800a168:	ed93 7a03 	vldr	s14, [r3, #12]
 800a16c:	4b24      	ldr	r3, [pc, #144]	; (800a200 <Decel+0x1d0>)
 800a16e:	edd3 7a00 	vldr	s15, [r3]
 800a172:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a176:	ed9f 7a23 	vldr	s14, [pc, #140]	; 800a204 <Decel+0x1d4>
 800a17a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a17e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a182:	d507      	bpl.n	800a194 <Decel+0x164>
 800a184:	4b1c      	ldr	r3, [pc, #112]	; (800a1f8 <Decel+0x1c8>)
 800a186:	689a      	ldr	r2, [r3, #8]
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	441a      	add	r2, r3
 800a18c:	4b1b      	ldr	r3, [pc, #108]	; (800a1fc <Decel+0x1cc>)
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	429a      	cmp	r2, r3
 800a192:	dcb2      	bgt.n	800a0fa <Decel+0xca>

		}


	}
	WaitStopAndReset();
 800a194:	f7ff f8b8 	bl	8009308 <WaitStopAndReset>
	KeepPulse[BODY] += target_pulse;
 800a198:	4b17      	ldr	r3, [pc, #92]	; (800a1f8 <Decel+0x1c8>)
 800a19a:	689a      	ldr	r2, [r3, #8]
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	4413      	add	r3, r2
 800a1a0:	4a15      	ldr	r2, [pc, #84]	; (800a1f8 <Decel+0x1c8>)
 800a1a2:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a1a4:	4b14      	ldr	r3, [pc, #80]	; (800a1f8 <Decel+0x1c8>)
 800a1a6:	681a      	ldr	r2, [r3, #0]
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	0fd9      	lsrs	r1, r3, #31
 800a1ac:	440b      	add	r3, r1
 800a1ae:	105b      	asrs	r3, r3, #1
 800a1b0:	4413      	add	r3, r2
 800a1b2:	4a11      	ldr	r2, [pc, #68]	; (800a1f8 <Decel+0x1c8>)
 800a1b4:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a1b6:	4b10      	ldr	r3, [pc, #64]	; (800a1f8 <Decel+0x1c8>)
 800a1b8:	685a      	ldr	r2, [r3, #4]
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	0fd9      	lsrs	r1, r3, #31
 800a1be:	440b      	add	r3, r1
 800a1c0:	105b      	asrs	r3, r3, #1
 800a1c2:	4413      	add	r3, r2
 800a1c4:	4a0c      	ldr	r2, [pc, #48]	; (800a1f8 <Decel+0x1c8>)
 800a1c6:	6053      	str	r3, [r2, #4]


}
 800a1c8:	bf00      	nop
 800a1ca:	3710      	adds	r7, #16
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bdb0      	pop	{r4, r5, r7, pc}
 800a1d0:	d2f1a9fc 	.word	0xd2f1a9fc
 800a1d4:	3f50624d 	.word	0x3f50624d
 800a1d8:	317249d5 	.word	0x317249d5
 800a1dc:	3f502de0 	.word	0x3f502de0
 800a1e0:	20000000 	.word	0x20000000
 800a1e4:	20000430 	.word	0x20000430
 800a1e8:	2000041c 	.word	0x2000041c
 800a1ec:	200003e8 	.word	0x200003e8
 800a1f0:	200003f8 	.word	0x200003f8
 800a1f4:	20000418 	.word	0x20000418
 800a1f8:	2000043c 	.word	0x2000043c
 800a1fc:	20000424 	.word	0x20000424
 800a200:	20000448 	.word	0x20000448
 800a204:	45610000 	.word	0x45610000

0800a208 <Calib>:
//
//
void Calib(int distance)
{
 800a208:	b590      	push	{r4, r7, lr}
 800a20a:	b085      	sub	sp, #20
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
	//Pos.
	int target_pulse = (int)(2*distance/MM_PER_PULSE);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	005b      	lsls	r3, r3, #1
 800a214:	4618      	mov	r0, r3
 800a216:	f7fe f8bd 	bl	8008394 <__aeabi_i2d>
 800a21a:	a32b      	add	r3, pc, #172	; (adr r3, 800a2c8 <Calib+0xc0>)
 800a21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a220:	f7fe fa4c 	bl	80086bc <__aeabi_ddiv>
 800a224:	4603      	mov	r3, r0
 800a226:	460c      	mov	r4, r1
 800a228:	4618      	mov	r0, r3
 800a22a:	4621      	mov	r1, r4
 800a22c:	f7fe fbcc 	bl	80089c8 <__aeabi_d2iz>
 800a230:	4603      	mov	r3, r0
 800a232:	60fb      	str	r3, [r7, #12]
	//int keep_pulse = TotalPulse[BODY]+target_pulse;
	if(target_pulse > 0)
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2b00      	cmp	r3, #0
 800a238:	dd15      	ble.n	800a266 <Calib+0x5e>
	{
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a23a:	e006      	b.n	800a24a <Calib+0x42>
		{
			Acceleration = 0;
 800a23c:	4b1c      	ldr	r3, [pc, #112]	; (800a2b0 <Calib+0xa8>)
 800a23e:	f04f 0200 	mov.w	r2, #0
 800a242:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = 70;
 800a244:	4b1b      	ldr	r3, [pc, #108]	; (800a2b4 <Calib+0xac>)
 800a246:	4a1c      	ldr	r2, [pc, #112]	; (800a2b8 <Calib+0xb0>)
 800a248:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a24a:	4b1c      	ldr	r3, [pc, #112]	; (800a2bc <Calib+0xb4>)
 800a24c:	689a      	ldr	r2, [r3, #8]
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	441a      	add	r2, r3
 800a252:	4b1b      	ldr	r3, [pc, #108]	; (800a2c0 <Calib+0xb8>)
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	429a      	cmp	r2, r3
 800a258:	dcf0      	bgt.n	800a23c <Calib+0x34>
		}
		KeepPulse[BODY] += target_pulse;
 800a25a:	4b18      	ldr	r3, [pc, #96]	; (800a2bc <Calib+0xb4>)
 800a25c:	689a      	ldr	r2, [r3, #8]
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	4413      	add	r3, r2
 800a262:	4a16      	ldr	r2, [pc, #88]	; (800a2bc <Calib+0xb4>)
 800a264:	6093      	str	r3, [r2, #8]

	}
	if(target_pulse < 0 )
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	da15      	bge.n	800a298 <Calib+0x90>
	{
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a26c:	e006      	b.n	800a27c <Calib+0x74>
		{
			Acceleration = 0;
 800a26e:	4b10      	ldr	r3, [pc, #64]	; (800a2b0 <Calib+0xa8>)
 800a270:	f04f 0200 	mov.w	r2, #0
 800a274:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = -70;
 800a276:	4b0f      	ldr	r3, [pc, #60]	; (800a2b4 <Calib+0xac>)
 800a278:	4a12      	ldr	r2, [pc, #72]	; (800a2c4 <Calib+0xbc>)
 800a27a:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a27c:	4b0f      	ldr	r3, [pc, #60]	; (800a2bc <Calib+0xb4>)
 800a27e:	689a      	ldr	r2, [r3, #8]
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	441a      	add	r2, r3
 800a284:	4b0e      	ldr	r3, [pc, #56]	; (800a2c0 <Calib+0xb8>)
 800a286:	689b      	ldr	r3, [r3, #8]
 800a288:	429a      	cmp	r2, r3
 800a28a:	dbf0      	blt.n	800a26e <Calib+0x66>
		}
		KeepPulse[BODY] += target_pulse;
 800a28c:	4b0b      	ldr	r3, [pc, #44]	; (800a2bc <Calib+0xb4>)
 800a28e:	689a      	ldr	r2, [r3, #8]
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	4413      	add	r3, r2
 800a294:	4a09      	ldr	r2, [pc, #36]	; (800a2bc <Calib+0xb4>)
 800a296:	6093      	str	r3, [r2, #8]
	}
	TargetVelocity[BODY] = 0;
 800a298:	4b06      	ldr	r3, [pc, #24]	; (800a2b4 <Calib+0xac>)
 800a29a:	f04f 0200 	mov.w	r2, #0
 800a29e:	609a      	str	r2, [r3, #8]
	Acceleration = 0;
 800a2a0:	4b03      	ldr	r3, [pc, #12]	; (800a2b0 <Calib+0xa8>)
 800a2a2:	f04f 0200 	mov.w	r2, #0
 800a2a6:	601a      	str	r2, [r3, #0]
}
 800a2a8:	bf00      	nop
 800a2aa:	3714      	adds	r7, #20
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	bd90      	pop	{r4, r7, pc}
 800a2b0:	2000041c 	.word	0x2000041c
 800a2b4:	200003e8 	.word	0x200003e8
 800a2b8:	428c0000 	.word	0x428c0000
 800a2bc:	2000043c 	.word	0x2000043c
 800a2c0:	20000424 	.word	0x20000424
 800a2c4:	c28c0000 	.word	0xc28c0000
 800a2c8:	317249d5 	.word	0x317249d5
 800a2cc:	3f502de0 	.word	0x3f502de0

0800a2d0 <Compensate>:
void Compensate()
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	af00      	add	r7, sp, #0
	//
	//Pos.
	Pos.Act = compensate;
 800a2d4:	4b06      	ldr	r3, [pc, #24]	; (800a2f0 <Compensate+0x20>)
 800a2d6:	2206      	movs	r2, #6
 800a2d8:	711a      	strb	r2, [r3, #4]
	//
	TargetPhoto[FL];

#else
	//
	ControlWall();
 800a2da:	f7fe fefd 	bl	80090d8 <ControlWall>
	Calib(-50);
 800a2de:	f06f 0031 	mvn.w	r0, #49	; 0x31
 800a2e2:	f7ff ff91 	bl	800a208 <Calib>
	HAL_Delay(250);
 800a2e6:	20fa      	movs	r0, #250	; 0xfa
 800a2e8:	f004 f8ec 	bl	800e4c4 <HAL_Delay>

//	Accel(7,-70);
//	Decel(7,0);
#endif

}
 800a2ec:	bf00      	nop
 800a2ee:	bd80      	pop	{r7, pc}
 800a2f0:	20000000 	.word	0x20000000
 800a2f4:	00000000 	.word	0x00000000

0800a2f8 <GoStraight>:
void GoStraight(float move_distance,  float explore_speed, float accel)
{
 800a2f8:	b5b0      	push	{r4, r5, r7, lr}
 800a2fa:	b086      	sub	sp, #24
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	ed87 0a03 	vstr	s0, [r7, #12]
 800a302:	edc7 0a02 	vstr	s1, [r7, #8]
 800a306:	ed87 1a01 	vstr	s2, [r7, #4]
	//explore_speed += accel;

	//
	//90
	//int keep_pulse = TotalPulse[BODY];
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 800a30a:	edd7 7a03 	vldr	s15, [r7, #12]
 800a30e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a312:	ee17 0a90 	vmov	r0, s15
 800a316:	f7fe f84f 	bl	80083b8 <__aeabi_f2d>
 800a31a:	a357      	add	r3, pc, #348	; (adr r3, 800a478 <GoStraight+0x180>)
 800a31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a320:	f7fe f9cc 	bl	80086bc <__aeabi_ddiv>
 800a324:	4603      	mov	r3, r0
 800a326:	460c      	mov	r4, r1
 800a328:	4618      	mov	r0, r3
 800a32a:	4621      	mov	r1, r4
 800a32c:	f7fe fb4c 	bl	80089c8 <__aeabi_d2iz>
 800a330:	4603      	mov	r3, r0
 800a332:	617b      	str	r3, [r7, #20]

	if(accel != 0) //
 800a334:	edd7 7a01 	vldr	s15, [r7, #4]
 800a338:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a33c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a340:	d022      	beq.n	800a388 <GoStraight+0x90>
	{
		WallWarn();
 800a342:	f7fe febd 	bl	80090c0 <WallWarn>
		ControlWall();
 800a346:	f7fe fec7 	bl	80090d8 <ControlWall>
		Accel( move_distance/2 , explore_speed+accel);	//	//explore
 800a34a:	edd7 7a03 	vldr	s15, [r7, #12]
 800a34e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a352:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a356:	ed97 7a02 	vldr	s14, [r7, #8]
 800a35a:	edd7 7a01 	vldr	s15, [r7, #4]
 800a35e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a362:	eef0 0a67 	vmov.f32	s1, s15
 800a366:	eeb0 0a66 	vmov.f32	s0, s13
 800a36a:	f7ff fdc1 	bl	8009ef0 <Accel>
		while( ( KeepPulse[BODY] + (target_pulse/2)) > ( TotalPulse[BODY]) )
 800a36e:	bf00      	nop
 800a370:	4b3d      	ldr	r3, [pc, #244]	; (800a468 <GoStraight+0x170>)
 800a372:	689a      	ldr	r2, [r3, #8]
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	0fd9      	lsrs	r1, r3, #31
 800a378:	440b      	add	r3, r1
 800a37a:	105b      	asrs	r3, r3, #1
 800a37c:	441a      	add	r2, r3
 800a37e:	4b3b      	ldr	r3, [pc, #236]	; (800a46c <GoStraight+0x174>)
 800a380:	689b      	ldr	r3, [r3, #8]
 800a382:	429a      	cmp	r2, r3
 800a384:	dcf4      	bgt.n	800a370 <GoStraight+0x78>
 800a386:	e049      	b.n	800a41c <GoStraight+0x124>
	//		}
		}
	}
	else
	{
		Pos.Act = straight;
 800a388:	4b39      	ldr	r3, [pc, #228]	; (800a470 <GoStraight+0x178>)
 800a38a:	2205      	movs	r2, #5
 800a38c:	711a      	strb	r2, [r3, #4]
		WallSafe();
 800a38e:	f7fe fe8b 	bl	80090a8 <WallSafe>
		ControlWall();
 800a392:	f7fe fea1 	bl	80090d8 <ControlWall>
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800a396:	e039      	b.n	800a40c <GoStraight+0x114>
		{
			//45mm
			//ControlWall();
			// <=   
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 800a398:	4b33      	ldr	r3, [pc, #204]	; (800a468 <GoStraight+0x170>)
 800a39a:	689b      	ldr	r3, [r3, #8]
 800a39c:	4618      	mov	r0, r3
 800a39e:	f7fd fff9 	bl	8008394 <__aeabi_i2d>
 800a3a2:	4604      	mov	r4, r0
 800a3a4:	460d      	mov	r5, r1
 800a3a6:	6978      	ldr	r0, [r7, #20]
 800a3a8:	f7fd fff4 	bl	8008394 <__aeabi_i2d>
 800a3ac:	a32c      	add	r3, pc, #176	; (adr r3, 800a460 <GoStraight+0x168>)
 800a3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b2:	f7fe f859 	bl	8008468 <__aeabi_dmul>
 800a3b6:	4602      	mov	r2, r0
 800a3b8:	460b      	mov	r3, r1
 800a3ba:	4620      	mov	r0, r4
 800a3bc:	4629      	mov	r1, r5
 800a3be:	f7fd fe9d 	bl	80080fc <__adddf3>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	460c      	mov	r4, r1
 800a3c6:	4625      	mov	r5, r4
 800a3c8:	461c      	mov	r4, r3
 800a3ca:	4b28      	ldr	r3, [pc, #160]	; (800a46c <GoStraight+0x174>)
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f7fd ffe0 	bl	8008394 <__aeabi_i2d>
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	460b      	mov	r3, r1
 800a3d8:	4620      	mov	r0, r4
 800a3da:	4629      	mov	r1, r5
 800a3dc:	f7fe fab6 	bl	800894c <__aeabi_dcmplt>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d100      	bne.n	800a3e8 <GoStraight+0xf0>
 800a3e6:	e011      	b.n	800a40c <GoStraight+0x114>
			{
				WallWarn();
 800a3e8:	f7fe fe6a 	bl	80090c0 <WallWarn>
				PIDChangeFlag(L_WALL_PID, 0);
 800a3ec:	2100      	movs	r1, #0
 800a3ee:	2002      	movs	r0, #2
 800a3f0:	f001 ff46 	bl	800c280 <PIDChangeFlag>
				PIDChangeFlag(R_WALL_PID, 0);
 800a3f4:	2100      	movs	r1, #0
 800a3f6:	2003      	movs	r0, #3
 800a3f8:	f001 ff42 	bl	800c280 <PIDChangeFlag>
				PIDChangeFlag(D_WALL_PID, 0);
 800a3fc:	2100      	movs	r1, #0
 800a3fe:	2001      	movs	r0, #1
 800a400:	f001 ff3e 	bl	800c280 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 800a404:	2101      	movs	r1, #1
 800a406:	2000      	movs	r0, #0
 800a408:	f001 ff3a 	bl	800c280 <PIDChangeFlag>
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800a40c:	4b16      	ldr	r3, [pc, #88]	; (800a468 <GoStraight+0x170>)
 800a40e:	689a      	ldr	r2, [r3, #8]
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	441a      	add	r2, r3
 800a414:	4b15      	ldr	r3, [pc, #84]	; (800a46c <GoStraight+0x174>)
 800a416:	689b      	ldr	r3, [r3, #8]
 800a418:	429a      	cmp	r2, r3
 800a41a:	dcbd      	bgt.n	800a398 <GoStraight+0xa0>
	//
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
//	int target_pulse = (int)(2*(move_distance/2)/MM_PER_PULSE);
//	int keep_pulse = TotalPulse[BODY];
	//WallWarn();
	Acceleration = 0;
 800a41c:	4b15      	ldr	r3, [pc, #84]	; (800a474 <GoStraight+0x17c>)
 800a41e:	f04f 0200 	mov.w	r2, #0
 800a422:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += target_pulse;
 800a424:	4b10      	ldr	r3, [pc, #64]	; (800a468 <GoStraight+0x170>)
 800a426:	689a      	ldr	r2, [r3, #8]
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	4413      	add	r3, r2
 800a42c:	4a0e      	ldr	r2, [pc, #56]	; (800a468 <GoStraight+0x170>)
 800a42e:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a430:	4b0d      	ldr	r3, [pc, #52]	; (800a468 <GoStraight+0x170>)
 800a432:	681a      	ldr	r2, [r3, #0]
 800a434:	697b      	ldr	r3, [r7, #20]
 800a436:	0fd9      	lsrs	r1, r3, #31
 800a438:	440b      	add	r3, r1
 800a43a:	105b      	asrs	r3, r3, #1
 800a43c:	4413      	add	r3, r2
 800a43e:	4a0a      	ldr	r2, [pc, #40]	; (800a468 <GoStraight+0x170>)
 800a440:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a442:	4b09      	ldr	r3, [pc, #36]	; (800a468 <GoStraight+0x170>)
 800a444:	685a      	ldr	r2, [r3, #4]
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	0fd9      	lsrs	r1, r3, #31
 800a44a:	440b      	add	r3, r1
 800a44c:	105b      	asrs	r3, r3, #1
 800a44e:	4413      	add	r3, r2
 800a450:	4a05      	ldr	r2, [pc, #20]	; (800a468 <GoStraight+0x170>)
 800a452:	6053      	str	r3, [r2, #4]

	//U

	//

}
 800a454:	bf00      	nop
 800a456:	3718      	adds	r7, #24
 800a458:	46bd      	mov	sp, r7
 800a45a:	bdb0      	pop	{r4, r5, r7, pc}
 800a45c:	f3af 8000 	nop.w
 800a460:	9999999a 	.word	0x9999999a
 800a464:	3fd99999 	.word	0x3fd99999
 800a468:	2000043c 	.word	0x2000043c
 800a46c:	20000424 	.word	0x20000424
 800a470:	20000000 	.word	0x20000000
 800a474:	2000041c 	.word	0x2000041c
 800a478:	317249d5 	.word	0x317249d5
 800a47c:	3f502de0 	.word	0x3f502de0

0800a480 <TurnRight>:
void TurnRight(char mode)
{
 800a480:	b590      	push	{r4, r7, lr}
 800a482:	b083      	sub	sp, #12
 800a484:	af00      	add	r7, sp, #0
 800a486:	4603      	mov	r3, r0
 800a488:	71fb      	strb	r3, [r7, #7]
	//

	switch( mode )
 800a48a:	79fb      	ldrb	r3, [r7, #7]
 800a48c:	2b53      	cmp	r3, #83	; 0x53
 800a48e:	d032      	beq.n	800a4f6 <TurnRight+0x76>
 800a490:	2b54      	cmp	r3, #84	; 0x54
 800a492:	d000      	beq.n	800a496 <TurnRight+0x16>
	case 'S':
		//
		SlalomRight();
		break;
	default :
		break;
 800a494:	e032      	b.n	800a4fc <TurnRight+0x7c>
		Decel(45, 0);
 800a496:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800a510 <TurnRight+0x90>
 800a49a:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 800a514 <TurnRight+0x94>
 800a49e:	f7ff fdc7 	bl	800a030 <Decel>
		Rotate( 90 , 2*M_PI);
 800a4a2:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800a518 <TurnRight+0x98>
 800a4a6:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800a51c <TurnRight+0x9c>
 800a4aa:	f7ff fa05 	bl	80098b8 <Rotate>
		TargetAngle += 90*M_PI/180;
 800a4ae:	4b1c      	ldr	r3, [pc, #112]	; (800a520 <TurnRight+0xa0>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f7fd ff80 	bl	80083b8 <__aeabi_f2d>
 800a4b8:	a313      	add	r3, pc, #76	; (adr r3, 800a508 <TurnRight+0x88>)
 800a4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4be:	f7fd fe1d 	bl	80080fc <__adddf3>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	460c      	mov	r4, r1
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	4621      	mov	r1, r4
 800a4ca:	f7fe fac5 	bl	8008a58 <__aeabi_d2f>
 800a4ce:	4602      	mov	r2, r0
 800a4d0:	4b13      	ldr	r3, [pc, #76]	; (800a520 <TurnRight+0xa0>)
 800a4d2:	601a      	str	r2, [r3, #0]
		HAL_Delay(250);
 800a4d4:	20fa      	movs	r0, #250	; 0xfa
 800a4d6:	f003 fff5 	bl	800e4c4 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800a4da:	2101      	movs	r1, #1
 800a4dc:	2000      	movs	r0, #0
 800a4de:	f001 fecf 	bl	800c280 <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 800a4e2:	4b10      	ldr	r3, [pc, #64]	; (800a524 <TurnRight+0xa4>)
 800a4e4:	edd3 7a00 	vldr	s15, [r3]
 800a4e8:	eef0 0a67 	vmov.f32	s1, s15
 800a4ec:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800a514 <TurnRight+0x94>
 800a4f0:	f7ff fcfe 	bl	8009ef0 <Accel>
		break;
 800a4f4:	e002      	b.n	800a4fc <TurnRight+0x7c>
		SlalomRight();
 800a4f6:	f7ff fa83 	bl	8009a00 <SlalomRight>
		break;
 800a4fa:	bf00      	nop
	}


}
 800a4fc:	bf00      	nop
 800a4fe:	370c      	adds	r7, #12
 800a500:	46bd      	mov	sp, r7
 800a502:	bd90      	pop	{r4, r7, pc}
 800a504:	f3af 8000 	nop.w
 800a508:	54442d18 	.word	0x54442d18
 800a50c:	3ff921fb 	.word	0x3ff921fb
 800a510:	00000000 	.word	0x00000000
 800a514:	42340000 	.word	0x42340000
 800a518:	40c90fdb 	.word	0x40c90fdb
 800a51c:	42b40000 	.word	0x42b40000
 800a520:	20000420 	.word	0x20000420
 800a524:	20000458 	.word	0x20000458

0800a528 <TurnLeft>:
void TurnLeft(char mode)
{
 800a528:	b590      	push	{r4, r7, lr}
 800a52a:	b083      	sub	sp, #12
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	4603      	mov	r3, r0
 800a530:	71fb      	strb	r3, [r7, #7]
	//
	//
	//
	//

	switch( mode )
 800a532:	79fb      	ldrb	r3, [r7, #7]
 800a534:	2b53      	cmp	r3, #83	; 0x53
 800a536:	d032      	beq.n	800a59e <TurnLeft+0x76>
 800a538:	2b54      	cmp	r3, #84	; 0x54
 800a53a:	d000      	beq.n	800a53e <TurnLeft+0x16>
	case 'S':
		//
		SlalomLeft();
		break;
	default :
		break;
 800a53c:	e032      	b.n	800a5a4 <TurnLeft+0x7c>
		Decel(45, 0);
 800a53e:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800a5b8 <TurnLeft+0x90>
 800a542:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 800a5bc <TurnLeft+0x94>
 800a546:	f7ff fd73 	bl	800a030 <Decel>
		Rotate( 90 , -2*M_PI);
 800a54a:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800a5c0 <TurnLeft+0x98>
 800a54e:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800a5c4 <TurnLeft+0x9c>
 800a552:	f7ff f9b1 	bl	80098b8 <Rotate>
		TargetAngle += -90*M_PI/180;
 800a556:	4b1c      	ldr	r3, [pc, #112]	; (800a5c8 <TurnLeft+0xa0>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7fd ff2c 	bl	80083b8 <__aeabi_f2d>
 800a560:	a313      	add	r3, pc, #76	; (adr r3, 800a5b0 <TurnLeft+0x88>)
 800a562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a566:	f7fd fdc7 	bl	80080f8 <__aeabi_dsub>
 800a56a:	4603      	mov	r3, r0
 800a56c:	460c      	mov	r4, r1
 800a56e:	4618      	mov	r0, r3
 800a570:	4621      	mov	r1, r4
 800a572:	f7fe fa71 	bl	8008a58 <__aeabi_d2f>
 800a576:	4602      	mov	r2, r0
 800a578:	4b13      	ldr	r3, [pc, #76]	; (800a5c8 <TurnLeft+0xa0>)
 800a57a:	601a      	str	r2, [r3, #0]
		HAL_Delay(250);
 800a57c:	20fa      	movs	r0, #250	; 0xfa
 800a57e:	f003 ffa1 	bl	800e4c4 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800a582:	2101      	movs	r1, #1
 800a584:	2000      	movs	r0, #0
 800a586:	f001 fe7b 	bl	800c280 <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 800a58a:	4b10      	ldr	r3, [pc, #64]	; (800a5cc <TurnLeft+0xa4>)
 800a58c:	edd3 7a00 	vldr	s15, [r3]
 800a590:	eef0 0a67 	vmov.f32	s1, s15
 800a594:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800a5bc <TurnLeft+0x94>
 800a598:	f7ff fcaa 	bl	8009ef0 <Accel>
		break;
 800a59c:	e002      	b.n	800a5a4 <TurnLeft+0x7c>
		SlalomLeft();
 800a59e:	f7ff fb73 	bl	8009c88 <SlalomLeft>
		break;
 800a5a2:	bf00      	nop
	}

}
 800a5a4:	bf00      	nop
 800a5a6:	370c      	adds	r7, #12
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd90      	pop	{r4, r7, pc}
 800a5ac:	f3af 8000 	nop.w
 800a5b0:	54442d18 	.word	0x54442d18
 800a5b4:	3ff921fb 	.word	0x3ff921fb
 800a5b8:	00000000 	.word	0x00000000
 800a5bc:	42340000 	.word	0x42340000
 800a5c0:	c0c90fdb 	.word	0xc0c90fdb
 800a5c4:	42b40000 	.word	0x42b40000
 800a5c8:	20000420 	.word	0x20000420
 800a5cc:	20000458 	.word	0x20000458

0800a5d0 <GoBack>:
void GoBack()
{
 800a5d0:	b598      	push	{r3, r4, r7, lr}
 800a5d2:	af00      	add	r7, sp, #0
	//
	Decel(45, 0);
 800a5d4:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800a640 <GoBack+0x70>
 800a5d8:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800a644 <GoBack+0x74>
 800a5dc:	f7ff fd28 	bl	800a030 <Decel>
//	HAL_Delay(500);
	//
	//Compensate();
	//Calib();
	//
	Rotate(180, 2*M_PI);//
 800a5e0:	eddf 0a19 	vldr	s1, [pc, #100]	; 800a648 <GoBack+0x78>
 800a5e4:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800a64c <GoBack+0x7c>
 800a5e8:	f7ff f966 	bl	80098b8 <Rotate>
//	PIDReset(R_VELO_PID);
//	PIDReset(A_VELO_PID);
	//HAL_Delay(200);
	//Rotate(90, 2.5);
	//HAL_Delay(500);
	TargetAngle += 180*M_PI/180;
 800a5ec:	4b18      	ldr	r3, [pc, #96]	; (800a650 <GoBack+0x80>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f7fd fee1 	bl	80083b8 <__aeabi_f2d>
 800a5f6:	a310      	add	r3, pc, #64	; (adr r3, 800a638 <GoBack+0x68>)
 800a5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5fc:	f7fd fd7e 	bl	80080fc <__adddf3>
 800a600:	4603      	mov	r3, r0
 800a602:	460c      	mov	r4, r1
 800a604:	4618      	mov	r0, r3
 800a606:	4621      	mov	r1, r4
 800a608:	f7fe fa26 	bl	8008a58 <__aeabi_d2f>
 800a60c:	4602      	mov	r2, r0
 800a60e:	4b10      	ldr	r3, [pc, #64]	; (800a650 <GoBack+0x80>)
 800a610:	601a      	str	r2, [r3, #0]
	//
//	PIDReset(L_VELO_PID);
//	PIDReset(R_VELO_PID);
//	PIDReset(A_VELO_PID);
	HAL_Delay(200);
 800a612:	20c8      	movs	r0, #200	; 0xc8
 800a614:	f003 ff56 	bl	800e4c4 <HAL_Delay>
	Compensate();
 800a618:	f7ff fe5a 	bl	800a2d0 <Compensate>
	//PIDChangeFlag( A_VELO_PID, 1);
	Accel(61.5, ExploreVelocity);
 800a61c:	4b0d      	ldr	r3, [pc, #52]	; (800a654 <GoBack+0x84>)
 800a61e:	edd3 7a00 	vldr	s15, [r3]
 800a622:	eef0 0a67 	vmov.f32	s1, s15
 800a626:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800a658 <GoBack+0x88>
 800a62a:	f7ff fc61 	bl	8009ef0 <Accel>
	//

}
 800a62e:	bf00      	nop
 800a630:	bd98      	pop	{r3, r4, r7, pc}
 800a632:	bf00      	nop
 800a634:	f3af 8000 	nop.w
 800a638:	54442d18 	.word	0x54442d18
 800a63c:	400921fb 	.word	0x400921fb
 800a640:	00000000 	.word	0x00000000
 800a644:	42340000 	.word	0x42340000
 800a648:	40c90fdb 	.word	0x40c90fdb
 800a64c:	43340000 	.word	0x43340000
 800a650:	20000420 	.word	0x20000420
 800a654:	20000458 	.word	0x20000458
 800a658:	42760000 	.word	0x42760000

0800a65c <SelectAction>:
//{
//
//}
//
void SelectAction(char turn_mode)	//
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
 800a662:	4603      	mov	r3, r0
 800a664:	71fb      	strb	r3, [r7, #7]
	//
	switch(Pos.Dir)
 800a666:	4b18      	ldr	r3, [pc, #96]	; (800a6c8 <SelectAction+0x6c>)
 800a668:	789b      	ldrb	r3, [r3, #2]
 800a66a:	2b03      	cmp	r3, #3
 800a66c:	d826      	bhi.n	800a6bc <SelectAction+0x60>
 800a66e:	a201      	add	r2, pc, #4	; (adr r2, 800a674 <SelectAction+0x18>)
 800a670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a674:	0800a685 	.word	0x0800a685
 800a678:	0800a6a3 	.word	0x0800a6a3
 800a67c:	0800a6ad 	.word	0x0800a6ad
 800a680:	0800a6b7 	.word	0x0800a6b7
	//
	case front:
		//flag
		//PIDChangeFlag( A_VELO_PID, 1);

		GoStraight(90, ExploreVelocity, AddVelocity);
 800a684:	4b11      	ldr	r3, [pc, #68]	; (800a6cc <SelectAction+0x70>)
 800a686:	edd3 7a00 	vldr	s15, [r3]
 800a68a:	4b11      	ldr	r3, [pc, #68]	; (800a6d0 <SelectAction+0x74>)
 800a68c:	ed93 7a00 	vldr	s14, [r3]
 800a690:	eeb0 1a47 	vmov.f32	s2, s14
 800a694:	eef0 0a67 	vmov.f32	s1, s15
 800a698:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800a6d4 <SelectAction+0x78>
 800a69c:	f7ff fe2c 	bl	800a2f8 <GoStraight>

		break;
 800a6a0:	e00d      	b.n	800a6be <SelectAction+0x62>
	//
	case right:	//
		//etc
		TurnRight(turn_mode);
 800a6a2:	79fb      	ldrb	r3, [r7, #7]
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f7ff feeb 	bl	800a480 <TurnRight>
		break;
 800a6aa:	e008      	b.n	800a6be <SelectAction+0x62>
	//
	case left:
		TurnLeft(turn_mode);
 800a6ac:	79fb      	ldrb	r3, [r7, #7]
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	f7ff ff3a 	bl	800a528 <TurnLeft>
		break;
 800a6b4:	e003      	b.n	800a6be <SelectAction+0x62>
	case back:
		GoBack();	//U
 800a6b6:	f7ff ff8b 	bl	800a5d0 <GoBack>
		break;
 800a6ba:	e000      	b.n	800a6be <SelectAction+0x62>


	default :
		break;
 800a6bc:	bf00      	nop

	}
}
 800a6be:	bf00      	nop
 800a6c0:	3708      	adds	r7, #8
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}
 800a6c6:	bf00      	nop
 800a6c8:	20000000 	.word	0x20000000
 800a6cc:	20000458 	.word	0x20000458
 800a6d0:	200003f4 	.word	0x200003f4
 800a6d4:	42b40000 	.word	0x42b40000

0800a6d8 <InitPulse>:
// : ()
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b083      	sub	sp, #12
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
 800a6e0:	6039      	str	r1, [r7, #0]
	* timer_counter = initial_pulse;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	683a      	ldr	r2, [r7, #0]
 800a6e6:	601a      	str	r2, [r3, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 800a6e8:	bf00      	nop
 800a6ea:	370c      	adds	r7, #12
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f2:	4770      	bx	lr

0800a6f4 <GetPulseDisplacement>:
// : ()
// : 
// : 
//-------------------------//
int GetPulseDisplacement(int *timer_counter,  int initial_pulse)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b084      	sub	sp, #16
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	6039      	str	r1, [r7, #0]
	//
	//
	int current_pulse = *timer_counter;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	60fb      	str	r3, [r7, #12]
	int pulse_displacement = -1* (current_pulse - initial_pulse);
 800a704:	683a      	ldr	r2, [r7, #0]
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	1ad3      	subs	r3, r2, r3
 800a70a:	60bb      	str	r3, [r7, #8]
	//

//	//
	InitPulse( timer_counter, initial_pulse);
 800a70c:	6839      	ldr	r1, [r7, #0]
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	f7ff ffe2 	bl	800a6d8 <InitPulse>

	return pulse_displacement;
 800a714:	68bb      	ldr	r3, [r7, #8]
}
 800a716:	4618      	mov	r0, r3
 800a718:	3710      	adds	r7, #16
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
	...

0800a720 <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 800a720:	b480      	push	{r7}
 800a722:	b087      	sub	sp, #28
 800a724:	af00      	add	r7, sp, #0
 800a726:	60f8      	str	r0, [r7, #12]
 800a728:	60b9      	str	r1, [r7, #8]
 800a72a:	607a      	str	r2, [r7, #4]
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	617b      	str	r3, [r7, #20]
	error = abs( last[receiver_num] - raw );
 800a730:	4a2c      	ldr	r2, [pc, #176]	; (800a7e4 <GetWallDataAverage+0xc4>)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a738:	697b      	ldr	r3, [r7, #20]
 800a73a:	1ad3      	subs	r3, r2, r3
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	bfb8      	it	lt
 800a740:	425b      	neglt	r3, r3
 800a742:	613b      	str	r3, [r7, #16]
	last[receiver_num] = raw;
 800a744:	4927      	ldr	r1, [pc, #156]	; (800a7e4 <GetWallDataAverage+0xc4>)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	697a      	ldr	r2, [r7, #20]
 800a74a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	integrate[receiver_num] += error;
 800a74e:	4a26      	ldr	r2, [pc, #152]	; (800a7e8 <GetWallDataAverage+0xc8>)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	441a      	add	r2, r3
 800a75a:	4923      	ldr	r1, [pc, #140]	; (800a7e8 <GetWallDataAverage+0xc8>)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	count[receiver_num]++;
 800a762:	4a22      	ldr	r2, [pc, #136]	; (800a7ec <GetWallDataAverage+0xcc>)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a76a:	1c5a      	adds	r2, r3, #1
 800a76c:	491f      	ldr	r1, [pc, #124]	; (800a7ec <GetWallDataAverage+0xcc>)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 800a774:	4a1d      	ldr	r2, [pc, #116]	; (800a7ec <GetWallDataAverage+0xcc>)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a77c:	68fa      	ldr	r2, [r7, #12]
 800a77e:	429a      	cmp	r2, r3
 800a780:	d121      	bne.n	800a7c6 <GetWallDataAverage+0xa6>
	{
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800a782:	4a19      	ldr	r2, [pc, #100]	; (800a7e8 <GetWallDataAverage+0xc8>)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a78a:	ee07 3a90 	vmov	s15, r3
 800a78e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a792:	4a16      	ldr	r2, [pc, #88]	; (800a7ec <GetWallDataAverage+0xcc>)
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a79a:	ee07 3a90 	vmov	s15, r3
 800a79e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a7a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a7a6:	4a12      	ldr	r2, [pc, #72]	; (800a7f0 <GetWallDataAverage+0xd0>)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	4413      	add	r3, r2
 800a7ae:	edc3 7a00 	vstr	s15, [r3]
		integrate[receiver_num] = 0;
 800a7b2:	4a0d      	ldr	r2, [pc, #52]	; (800a7e8 <GetWallDataAverage+0xc8>)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2100      	movs	r1, #0
 800a7b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		count[receiver_num] = 0;
 800a7bc:	4a0b      	ldr	r2, [pc, #44]	; (800a7ec <GetWallDataAverage+0xcc>)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2100      	movs	r1, #0
 800a7c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	return average[receiver_num];
 800a7c6:	4a0a      	ldr	r2, [pc, #40]	; (800a7f0 <GetWallDataAverage+0xd0>)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	009b      	lsls	r3, r3, #2
 800a7cc:	4413      	add	r3, r2
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	ee07 3a90 	vmov	s15, r3
}
 800a7d4:	eeb0 0a67 	vmov.f32	s0, s15
 800a7d8:	371c      	adds	r7, #28
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr
 800a7e2:	bf00      	nop
 800a7e4:	20000214 	.word	0x20000214
 800a7e8:	20000224 	.word	0x20000224
 800a7ec:	20000234 	.word	0x20000234
 800a7f0:	20000244 	.word	0x20000244

0800a7f4 <ADCToBatteryVoltage>:
// : adc
// : adc
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b087      	sub	sp, #28
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	60f8      	str	r0, [r7, #12]
 800a7fc:	ed87 0a02 	vstr	s0, [r7, #8]
 800a800:	edc7 0a01 	vstr	s1, [r7, #4]
 800a804:	ed87 1a00 	vstr	s2, [r7]
	float battery_voltage = 0;
 800a808:	f04f 0300 	mov.w	r3, #0
 800a80c:	617b      	str	r3, [r7, #20]
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	ee07 3a90 	vmov	s15, r3
 800a814:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a818:	edd7 7a02 	vldr	s15, [r7, #8]
 800a81c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a820:	edd7 7a01 	vldr	s15, [r7, #4]
 800a824:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a828:	ed97 7a00 	vldr	s14, [r7]
 800a82c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a830:	edc7 7a05 	vstr	s15, [r7, #20]
	return battery_voltage;
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	ee07 3a90 	vmov	s15, r3
}
 800a83a:	eeb0 0a67 	vmov.f32	s0, s15
 800a83e:	371c      	adds	r7, #28
 800a840:	46bd      	mov	sp, r7
 800a842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a846:	4770      	bx	lr

0800a848 <IntegerPower>:
// : 
// : 
//-------------------------//

int IntegerPower(int integer, int exponential)
{
 800a848:	b480      	push	{r7}
 800a84a:	b085      	sub	sp, #20
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]
	int pattern_num = 1;
 800a852:	2301      	movs	r3, #1
 800a854:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800a856:	2300      	movs	r3, #0
 800a858:	60bb      	str	r3, [r7, #8]
 800a85a:	e007      	b.n	800a86c <IntegerPower+0x24>
	{
		pattern_num *= integer;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	687a      	ldr	r2, [r7, #4]
 800a860:	fb02 f303 	mul.w	r3, r2, r3
 800a864:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	3301      	adds	r3, #1
 800a86a:	60bb      	str	r3, [r7, #8]
 800a86c:	68ba      	ldr	r2, [r7, #8]
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	429a      	cmp	r2, r3
 800a872:	dbf3      	blt.n	800a85c <IntegerPower+0x14>
	}
	return pattern_num;
 800a874:	68fb      	ldr	r3, [r7, #12]
}
 800a876:	4618      	mov	r0, r3
 800a878:	3714      	adds	r7, #20
 800a87a:	46bd      	mov	sp, r7
 800a87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a880:	4770      	bx	lr

0800a882 <GetBatteryLevel>:
// : 
//-------------------------//

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
 800a882:	b480      	push	{r7}
 800a884:	b08b      	sub	sp, #44	; 0x2c
 800a886:	af00      	add	r7, sp, #0
 800a888:	ed87 0a03 	vstr	s0, [r7, #12]
 800a88c:	edc7 0a02 	vstr	s1, [r7, #8]
 800a890:	ed87 1a01 	vstr	s2, [r7, #4]
 800a894:	6038      	str	r0, [r7, #0]
	float current_percentage = current_voltage / battery_max;
 800a896:	edd7 6a03 	vldr	s13, [r7, #12]
 800a89a:	ed97 7a01 	vldr	s14, [r7, #4]
 800a89e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a8a2:	edc7 7a07 	vstr	s15, [r7, #28]
	float lowest_percentage =  battery_min / battery_max;
 800a8a6:	edd7 6a02 	vldr	s13, [r7, #8]
 800a8aa:	ed97 7a01 	vldr	s14, [r7, #4]
 800a8ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a8b2:	edc7 7a06 	vstr	s15, [r7, #24]

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800a8b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a8ba:	edd7 7a06 	vldr	s15, [r7, #24]
 800a8be:	ee77 6a67 	vsub.f32	s13, s14, s15
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	ee07 3a90 	vmov	s15, r3
 800a8c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a8cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a8d0:	edc7 7a05 	vstr	s15, [r7, #20]

	int pattern = 0;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800a8d8:	2300      	movs	r3, #0
 800a8da:	623b      	str	r3, [r7, #32]
 800a8dc:	e018      	b.n	800a910 <GetBatteryLevel+0x8e>
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800a8de:	6a3b      	ldr	r3, [r7, #32]
 800a8e0:	ee07 3a90 	vmov	s15, r3
 800a8e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a8e8:	edd7 7a05 	vldr	s15, [r7, #20]
 800a8ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a8f0:	edd7 7a06 	vldr	s15, [r7, #24]
 800a8f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a8f8:	ed97 7a07 	vldr	s14, [r7, #28]
 800a8fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a904:	db01      	blt.n	800a90a <GetBatteryLevel+0x88>
		{
			pattern = i;
 800a906:	6a3b      	ldr	r3, [r7, #32]
 800a908:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800a90a:	6a3b      	ldr	r3, [r7, #32]
 800a90c:	3301      	adds	r3, #1
 800a90e:	623b      	str	r3, [r7, #32]
 800a910:	6a3a      	ldr	r2, [r7, #32]
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	429a      	cmp	r2, r3
 800a916:	dbe2      	blt.n	800a8de <GetBatteryLevel+0x5c>
		}
	}
	return pattern;
 800a918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	372c      	adds	r7, #44	; 0x2c
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr
	...

0800a928 <Buffering>:
//{
//	Photo[SL];
//	FLASH_Write_Word_F(address, data);
//}
void Buffering()
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	af00      	add	r7, sp, #0
	  setbuf(stdout,NULL);
 800a92c:	4b07      	ldr	r3, [pc, #28]	; (800a94c <Buffering+0x24>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	689b      	ldr	r3, [r3, #8]
 800a932:	2100      	movs	r1, #0
 800a934:	4618      	mov	r0, r3
 800a936:	f009 fff9 	bl	801492c <setbuf>
	  setbuf(stdin,NULL);
 800a93a:	4b04      	ldr	r3, [pc, #16]	; (800a94c <Buffering+0x24>)
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	2100      	movs	r1, #0
 800a942:	4618      	mov	r0, r3
 800a944:	f009 fff2 	bl	801492c <setbuf>
}
 800a948:	bf00      	nop
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	20000024 	.word	0x20000024

0800a950 <Copy_Gain>:
void Copy_Gain()
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b092      	sub	sp, #72	; 0x48
 800a954:	af00      	add	r7, sp, #0
	//
	//
	//printf("\r\n\r\n");

	uint32_t address = start_adress_sector9;
 800a956:	4b2c      	ldr	r3, [pc, #176]	; (800aa08 <Copy_Gain+0xb8>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	647b      	str	r3, [r7, #68]	; 0x44
	float data[16]={0};
 800a95c:	463b      	mov	r3, r7
 800a95e:	2240      	movs	r2, #64	; 0x40
 800a960:	2100      	movs	r1, #0
 800a962:	4618      	mov	r0, r3
 800a964:	f009 f907 	bl	8013b76 <memset>
	data[0] = Pid[L_VELO_PID].KP;
 800a968:	4b28      	ldr	r3, [pc, #160]	; (800aa0c <Copy_Gain+0xbc>)
 800a96a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800a96e:	603b      	str	r3, [r7, #0]
	data[1] = Pid[L_VELO_PID].KI;
 800a970:	4b26      	ldr	r3, [pc, #152]	; (800aa0c <Copy_Gain+0xbc>)
 800a972:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a976:	607b      	str	r3, [r7, #4]
	data[2] = Pid[L_VELO_PID].KD;
 800a978:	4b24      	ldr	r3, [pc, #144]	; (800aa0c <Copy_Gain+0xbc>)
 800a97a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a97e:	60bb      	str	r3, [r7, #8]

	data[3] = Pid[A_VELO_PID].KP;
 800a980:	4b22      	ldr	r3, [pc, #136]	; (800aa0c <Copy_Gain+0xbc>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	60fb      	str	r3, [r7, #12]
	data[4] = Pid[A_VELO_PID].KI;
 800a986:	4b21      	ldr	r3, [pc, #132]	; (800aa0c <Copy_Gain+0xbc>)
 800a988:	685b      	ldr	r3, [r3, #4]
 800a98a:	613b      	str	r3, [r7, #16]
	data[5] = Pid[A_VELO_PID].KD;
 800a98c:	4b1f      	ldr	r3, [pc, #124]	; (800aa0c <Copy_Gain+0xbc>)
 800a98e:	689b      	ldr	r3, [r3, #8]
 800a990:	617b      	str	r3, [r7, #20]

	data[6] = Pid[L_WALL_PID].KP;
 800a992:	4b1e      	ldr	r3, [pc, #120]	; (800aa0c <Copy_Gain+0xbc>)
 800a994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a996:	61bb      	str	r3, [r7, #24]
	data[7] = Pid[L_WALL_PID].KI;
 800a998:	4b1c      	ldr	r3, [pc, #112]	; (800aa0c <Copy_Gain+0xbc>)
 800a99a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a99c:	61fb      	str	r3, [r7, #28]
	data[8] = Pid[L_WALL_PID].KD;
 800a99e:	4b1b      	ldr	r3, [pc, #108]	; (800aa0c <Copy_Gain+0xbc>)
 800a9a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a9a2:	623b      	str	r3, [r7, #32]

	data[9] = Pid[R_WALL_PID].KP;
 800a9a4:	4b19      	ldr	r3, [pc, #100]	; (800aa0c <Copy_Gain+0xbc>)
 800a9a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a9aa:	627b      	str	r3, [r7, #36]	; 0x24
	data[10] = Pid[R_WALL_PID].KI;
 800a9ac:	4b17      	ldr	r3, [pc, #92]	; (800aa0c <Copy_Gain+0xbc>)
 800a9ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9b2:	62bb      	str	r3, [r7, #40]	; 0x28
	data[11] = Pid[R_WALL_PID].KD;
 800a9b4:	4b15      	ldr	r3, [pc, #84]	; (800aa0c <Copy_Gain+0xbc>)
 800a9b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a9ba:	62fb      	str	r3, [r7, #44]	; 0x2c

	data[12] = Pid[D_WALL_PID].KP;
 800a9bc:	4b13      	ldr	r3, [pc, #76]	; (800aa0c <Copy_Gain+0xbc>)
 800a9be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9c0:	633b      	str	r3, [r7, #48]	; 0x30
	data[13] = Pid[D_WALL_PID].KI;
 800a9c2:	4b12      	ldr	r3, [pc, #72]	; (800aa0c <Copy_Gain+0xbc>)
 800a9c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9c6:	637b      	str	r3, [r7, #52]	; 0x34
	data[14] = Pid[D_WALL_PID].KD;
 800a9c8:	4b10      	ldr	r3, [pc, #64]	; (800aa0c <Copy_Gain+0xbc>)
 800a9ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9cc:	63bb      	str	r3, [r7, #56]	; 0x38
	for(int i=0; i < 15; i++)
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	643b      	str	r3, [r7, #64]	; 0x40
 800a9d2:	e012      	b.n	800a9fa <Copy_Gain+0xaa>
	{

		FLASH_Write_Word_F( address, data[i]);
 800a9d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9d6:	009b      	lsls	r3, r3, #2
 800a9d8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800a9dc:	4413      	add	r3, r2
 800a9de:	3b48      	subs	r3, #72	; 0x48
 800a9e0:	edd3 7a00 	vldr	s15, [r3]
 800a9e4:	eeb0 0a67 	vmov.f32	s0, s15
 800a9e8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800a9ea:	f003 fa3d 	bl	800de68 <FLASH_Write_Word_F>
		address += 0x04;
 800a9ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a9f0:	3304      	adds	r3, #4
 800a9f2:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i=0; i < 15; i++)
 800a9f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9f6:	3301      	adds	r3, #1
 800a9f8:	643b      	str	r3, [r7, #64]	; 0x40
 800a9fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9fc:	2b0e      	cmp	r3, #14
 800a9fe:	dde9      	ble.n	800a9d4 <Copy_Gain+0x84>

	//printf("\r\n\r\n");
	//Copy_Gain
	//Flash_clear_sector9();

}
 800aa00:	bf00      	nop
 800aa02:	3748      	adds	r7, #72	; 0x48
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bd80      	pop	{r7, pc}
 800aa08:	08018e30 	.word	0x08018e30
 800aa0c:	2000025c 	.word	0x2000025c

0800aa10 <Load_Gain>:
void Load_Gain()
{
 800aa10:	b590      	push	{r4, r7, lr}
 800aa12:	b095      	sub	sp, #84	; 0x54
 800aa14:	af00      	add	r7, sp, #0
	//
	//
	//Flash_load_sector9();

	//
	uint32_t address = start_adress_sector9;//
 800aa16:	4b59      	ldr	r3, [pc, #356]	; (800ab7c <Load_Gain+0x16c>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	64fb      	str	r3, [r7, #76]	; 0x4c
	float data[16]={0};//1
 800aa1c:	463b      	mov	r3, r7
 800aa1e:	2240      	movs	r2, #64	; 0x40
 800aa20:	2100      	movs	r1, #0
 800aa22:	4618      	mov	r0, r3
 800aa24:	f009 f8a7 	bl	8013b76 <memset>

	//
	int judge;
	uint8_t j=0;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800aa2e:	2300      	movs	r3, #0
 800aa30:	647b      	str	r3, [r7, #68]	; 0x44
 800aa32:	e038      	b.n	800aaa6 <Load_Gain+0x96>
	{
		FLASH_Read_Word_F( address, &data[i]);//
 800aa34:	463a      	mov	r2, r7
 800aa36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa38:	009b      	lsls	r3, r3, #2
 800aa3a:	4413      	add	r3, r2
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800aa40:	f003 fa3c 	bl	800debc <FLASH_Read_Word_F>
		address += 0x04;
 800aa44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa46:	3304      	adds	r3, #4
 800aa48:	64fb      	str	r3, [r7, #76]	; 0x4c
		printf("%d, %f\r\n",i,data[i]);
 800aa4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa4c:	009b      	lsls	r3, r3, #2
 800aa4e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800aa52:	4413      	add	r3, r2
 800aa54:	3b50      	subs	r3, #80	; 0x50
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f7fd fcad 	bl	80083b8 <__aeabi_f2d>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	460c      	mov	r4, r1
 800aa62:	461a      	mov	r2, r3
 800aa64:	4623      	mov	r3, r4
 800aa66:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800aa68:	4845      	ldr	r0, [pc, #276]	; (800ab80 <Load_Gain+0x170>)
 800aa6a:	f009 fecb 	bl	8014804 <iprintf>
		//work_ram[]
		judge = isnanf(data[i]);
 800aa6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa70:	009b      	lsls	r3, r3, #2
 800aa72:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800aa76:	4413      	add	r3, r2
 800aa78:	3b50      	subs	r3, #80	; 0x50
 800aa7a:	edd3 7a00 	vldr	s15, [r3]
 800aa7e:	eef4 7a67 	vcmp.f32	s15, s15
 800aa82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa86:	bf6c      	ite	vs
 800aa88:	2301      	movvs	r3, #1
 800aa8a:	2300      	movvc	r3, #0
 800aa8c:	b2db      	uxtb	r3, r3
 800aa8e:	643b      	str	r3, [r7, #64]	; 0x40
		if(judge != 0)
 800aa90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d004      	beq.n	800aaa0 <Load_Gain+0x90>
		{
			j++;
 800aa96:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800aa9a:	3301      	adds	r3, #1
 800aa9c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800aaa0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	647b      	str	r3, [r7, #68]	; 0x44
 800aaa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aaa8:	2b0e      	cmp	r3, #14
 800aaaa:	ddc3      	ble.n	800aa34 <Load_Gain+0x24>


	}
	//flash0
	//
	printf("%d\r\n",j);
 800aaac:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800aab0:	4619      	mov	r1, r3
 800aab2:	4834      	ldr	r0, [pc, #208]	; (800ab84 <Load_Gain+0x174>)
 800aab4:	f009 fea6 	bl	8014804 <iprintf>
		if(j == 15)//nan0
 800aab8:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800aabc:	2b0f      	cmp	r3, #15
 800aabe:	d059      	beq.n	800ab74 <Load_Gain+0x164>
//			Pid[A_VELO_PID].KD = data[5];
//
//			Pid[L_WALL_PID].KP = data[6];
//			Pid[L_WALL_PID].KI = data[7];
//			Pid[L_WALL_PID].KD = data[8];
			PIDSetGain(L_VELO_PID, data[0], data[1], data[2]);
 800aac0:	edd7 7a00 	vldr	s15, [r7]
 800aac4:	ed97 7a01 	vldr	s14, [r7, #4]
 800aac8:	edd7 6a02 	vldr	s13, [r7, #8]
 800aacc:	eeb0 1a66 	vmov.f32	s2, s13
 800aad0:	eef0 0a47 	vmov.f32	s1, s14
 800aad4:	eeb0 0a67 	vmov.f32	s0, s15
 800aad8:	2004      	movs	r0, #4
 800aada:	f001 fba5 	bl	800c228 <PIDSetGain>
			PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
 800aade:	edd7 7a00 	vldr	s15, [r7]
 800aae2:	ed97 7a01 	vldr	s14, [r7, #4]
 800aae6:	edd7 6a02 	vldr	s13, [r7, #8]
 800aaea:	eeb0 1a66 	vmov.f32	s2, s13
 800aaee:	eef0 0a47 	vmov.f32	s1, s14
 800aaf2:	eeb0 0a67 	vmov.f32	s0, s15
 800aaf6:	2005      	movs	r0, #5
 800aaf8:	f001 fb96 	bl	800c228 <PIDSetGain>
			//PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
			//PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
			//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
			PIDSetGain(A_VELO_PID, data[3], data[4], data[5]);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800aafc:	edd7 7a03 	vldr	s15, [r7, #12]
 800ab00:	ed97 7a04 	vldr	s14, [r7, #16]
 800ab04:	edd7 6a05 	vldr	s13, [r7, #20]
 800ab08:	eeb0 1a66 	vmov.f32	s2, s13
 800ab0c:	eef0 0a47 	vmov.f32	s1, s14
 800ab10:	eeb0 0a67 	vmov.f32	s0, s15
 800ab14:	2000      	movs	r0, #0
 800ab16:	f001 fb87 	bl	800c228 <PIDSetGain>
			//I=
			//D= 
			//PIDSetGain(D_WALL_PID, data[0], data[1], data[2]);
			PIDSetGain(L_WALL_PID, data[6], data[7], data[8]);
 800ab1a:	edd7 7a06 	vldr	s15, [r7, #24]
 800ab1e:	ed97 7a07 	vldr	s14, [r7, #28]
 800ab22:	edd7 6a08 	vldr	s13, [r7, #32]
 800ab26:	eeb0 1a66 	vmov.f32	s2, s13
 800ab2a:	eef0 0a47 	vmov.f32	s1, s14
 800ab2e:	eeb0 0a67 	vmov.f32	s0, s15
 800ab32:	2002      	movs	r0, #2
 800ab34:	f001 fb78 	bl	800c228 <PIDSetGain>
			PIDSetGain(R_WALL_PID, data[9], data[10], data[11]);
 800ab38:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800ab3c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800ab40:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800ab44:	eeb0 1a66 	vmov.f32	s2, s13
 800ab48:	eef0 0a47 	vmov.f32	s1, s14
 800ab4c:	eeb0 0a67 	vmov.f32	s0, s15
 800ab50:	2003      	movs	r0, #3
 800ab52:	f001 fb69 	bl	800c228 <PIDSetGain>
			PIDSetGain(D_WALL_PID, data[12], data[13], data[14]);
 800ab56:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800ab5a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800ab5e:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800ab62:	eeb0 1a66 	vmov.f32	s2, s13
 800ab66:	eef0 0a47 	vmov.f32	s1, s14
 800ab6a:	eeb0 0a67 	vmov.f32	s0, s15
 800ab6e:	2001      	movs	r0, #1
 800ab70:	f001 fb5a 	bl	800c228 <PIDSetGain>
			//PIDSetGain(R_WALL_PID, data[0], data[1], data[2]);
		}

}
 800ab74:	bf00      	nop
 800ab76:	3754      	adds	r7, #84	; 0x54
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd90      	pop	{r4, r7, pc}
 800ab7c:	08018e30 	.word	0x08018e30
 800ab80:	08018c04 	.word	0x08018c04
 800ab84:	08018c10 	.word	0x08018c10

0800ab88 <Change_Gain>:
void Change_Gain()
{
 800ab88:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ab8c:	b086      	sub	sp, #24
 800ab8e:	af04      	add	r7, sp, #16
	//

	HAL_TIM_Base_Stop_IT(&htim1);
 800ab90:	48af      	ldr	r0, [pc, #700]	; (800ae50 <Change_Gain+0x2c8>)
 800ab92:	f006 fed4 	bl	801193e <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800ab96:	48af      	ldr	r0, [pc, #700]	; (800ae54 <Change_Gain+0x2cc>)
 800ab98:	f006 fed1 	bl	801193e <HAL_TIM_Base_Stop_IT>
	Motor_PWM_Stop();
 800ab9c:	f003 fb78 	bl	800e290 <Motor_PWM_Stop>
	EmitterOFF();
 800aba0:	f003 fa90 	bl	800e0c4 <EmitterOFF>
//	ADCStart();
//	printf("start\r\n");
	//ADCStop();//
	HAL_Delay(200);
 800aba4:	20c8      	movs	r0, #200	; 0xc8
 800aba6:	f003 fc8d 	bl	800e4c4 <HAL_Delay>

	//
	char change_mode='0';
 800abaa:	2330      	movs	r3, #48	; 0x30
 800abac:	71fb      	strb	r3, [r7, #7]
	char pid = '0';
 800abae:	2330      	movs	r3, #48	; 0x30
 800abb0:	71bb      	strb	r3, [r7, #6]
	char nl;

	while(1)
	{
		//float a = Pid[2].KP;
		printf("PID\r\n");
 800abb2:	48a9      	ldr	r0, [pc, #676]	; (800ae58 <Change_Gain+0x2d0>)
 800abb4:	f009 fe9a 	bl	80148ec <puts>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800abb8:	4ba8      	ldr	r3, [pc, #672]	; (800ae5c <Change_Gain+0x2d4>)
 800abba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7fd fbfa 	bl	80083b8 <__aeabi_f2d>
 800abc4:	4680      	mov	r8, r0
 800abc6:	4689      	mov	r9, r1
 800abc8:	4ba4      	ldr	r3, [pc, #656]	; (800ae5c <Change_Gain+0x2d4>)
 800abca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800abce:	4618      	mov	r0, r3
 800abd0:	f7fd fbf2 	bl	80083b8 <__aeabi_f2d>
 800abd4:	4604      	mov	r4, r0
 800abd6:	460d      	mov	r5, r1
 800abd8:	4ba0      	ldr	r3, [pc, #640]	; (800ae5c <Change_Gain+0x2d4>)
 800abda:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800abde:	4618      	mov	r0, r3
 800abe0:	f7fd fbea 	bl	80083b8 <__aeabi_f2d>
 800abe4:	4602      	mov	r2, r0
 800abe6:	460b      	mov	r3, r1
 800abe8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800abec:	e9cd 4500 	strd	r4, r5, [sp]
 800abf0:	4642      	mov	r2, r8
 800abf2:	464b      	mov	r3, r9
 800abf4:	489a      	ldr	r0, [pc, #616]	; (800ae60 <Change_Gain+0x2d8>)
 800abf6:	f009 fe05 	bl	8014804 <iprintf>
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800abfa:	4b98      	ldr	r3, [pc, #608]	; (800ae5c <Change_Gain+0x2d4>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	4618      	mov	r0, r3
 800ac00:	f7fd fbda 	bl	80083b8 <__aeabi_f2d>
 800ac04:	4680      	mov	r8, r0
 800ac06:	4689      	mov	r9, r1
 800ac08:	4b94      	ldr	r3, [pc, #592]	; (800ae5c <Change_Gain+0x2d4>)
 800ac0a:	685b      	ldr	r3, [r3, #4]
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	f7fd fbd3 	bl	80083b8 <__aeabi_f2d>
 800ac12:	4604      	mov	r4, r0
 800ac14:	460d      	mov	r5, r1
 800ac16:	4b91      	ldr	r3, [pc, #580]	; (800ae5c <Change_Gain+0x2d4>)
 800ac18:	689b      	ldr	r3, [r3, #8]
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	f7fd fbcc 	bl	80083b8 <__aeabi_f2d>
 800ac20:	4602      	mov	r2, r0
 800ac22:	460b      	mov	r3, r1
 800ac24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ac28:	e9cd 4500 	strd	r4, r5, [sp]
 800ac2c:	4642      	mov	r2, r8
 800ac2e:	464b      	mov	r3, r9
 800ac30:	488c      	ldr	r0, [pc, #560]	; (800ae64 <Change_Gain+0x2dc>)
 800ac32:	f009 fde7 	bl	8014804 <iprintf>
		printf("[3]  : %f, %f, %f\r\n", Pid[L_WALL_PID].KP, Pid[L_WALL_PID].KI, Pid[L_WALL_PID].KD);
 800ac36:	4b89      	ldr	r3, [pc, #548]	; (800ae5c <Change_Gain+0x2d4>)
 800ac38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	f7fd fbbc 	bl	80083b8 <__aeabi_f2d>
 800ac40:	4680      	mov	r8, r0
 800ac42:	4689      	mov	r9, r1
 800ac44:	4b85      	ldr	r3, [pc, #532]	; (800ae5c <Change_Gain+0x2d4>)
 800ac46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f7fd fbb5 	bl	80083b8 <__aeabi_f2d>
 800ac4e:	4604      	mov	r4, r0
 800ac50:	460d      	mov	r5, r1
 800ac52:	4b82      	ldr	r3, [pc, #520]	; (800ae5c <Change_Gain+0x2d4>)
 800ac54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac56:	4618      	mov	r0, r3
 800ac58:	f7fd fbae 	bl	80083b8 <__aeabi_f2d>
 800ac5c:	4602      	mov	r2, r0
 800ac5e:	460b      	mov	r3, r1
 800ac60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ac64:	e9cd 4500 	strd	r4, r5, [sp]
 800ac68:	4642      	mov	r2, r8
 800ac6a:	464b      	mov	r3, r9
 800ac6c:	487e      	ldr	r0, [pc, #504]	; (800ae68 <Change_Gain+0x2e0>)
 800ac6e:	f009 fdc9 	bl	8014804 <iprintf>
		printf("[4]  : %f, %f, %f\r\n", Pid[R_WALL_PID].KP, Pid[R_WALL_PID].KI, Pid[R_WALL_PID].KD);
 800ac72:	4b7a      	ldr	r3, [pc, #488]	; (800ae5c <Change_Gain+0x2d4>)
 800ac74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ac78:	4618      	mov	r0, r3
 800ac7a:	f7fd fb9d 	bl	80083b8 <__aeabi_f2d>
 800ac7e:	4680      	mov	r8, r0
 800ac80:	4689      	mov	r9, r1
 800ac82:	4b76      	ldr	r3, [pc, #472]	; (800ae5c <Change_Gain+0x2d4>)
 800ac84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac88:	4618      	mov	r0, r3
 800ac8a:	f7fd fb95 	bl	80083b8 <__aeabi_f2d>
 800ac8e:	4604      	mov	r4, r0
 800ac90:	460d      	mov	r5, r1
 800ac92:	4b72      	ldr	r3, [pc, #456]	; (800ae5c <Change_Gain+0x2d4>)
 800ac94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ac98:	4618      	mov	r0, r3
 800ac9a:	f7fd fb8d 	bl	80083b8 <__aeabi_f2d>
 800ac9e:	4602      	mov	r2, r0
 800aca0:	460b      	mov	r3, r1
 800aca2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aca6:	e9cd 4500 	strd	r4, r5, [sp]
 800acaa:	4642      	mov	r2, r8
 800acac:	464b      	mov	r3, r9
 800acae:	486f      	ldr	r0, [pc, #444]	; (800ae6c <Change_Gain+0x2e4>)
 800acb0:	f009 fda8 	bl	8014804 <iprintf>
		printf("[5]  : %f, %f, %f\r\n", Pid[D_WALL_PID].KP, Pid[D_WALL_PID].KI, Pid[D_WALL_PID].KD);
 800acb4:	4b69      	ldr	r3, [pc, #420]	; (800ae5c <Change_Gain+0x2d4>)
 800acb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acb8:	4618      	mov	r0, r3
 800acba:	f7fd fb7d 	bl	80083b8 <__aeabi_f2d>
 800acbe:	4680      	mov	r8, r0
 800acc0:	4689      	mov	r9, r1
 800acc2:	4b66      	ldr	r3, [pc, #408]	; (800ae5c <Change_Gain+0x2d4>)
 800acc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acc6:	4618      	mov	r0, r3
 800acc8:	f7fd fb76 	bl	80083b8 <__aeabi_f2d>
 800accc:	4604      	mov	r4, r0
 800acce:	460d      	mov	r5, r1
 800acd0:	4b62      	ldr	r3, [pc, #392]	; (800ae5c <Change_Gain+0x2d4>)
 800acd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acd4:	4618      	mov	r0, r3
 800acd6:	f7fd fb6f 	bl	80083b8 <__aeabi_f2d>
 800acda:	4602      	mov	r2, r0
 800acdc:	460b      	mov	r3, r1
 800acde:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ace2:	e9cd 4500 	strd	r4, r5, [sp]
 800ace6:	4642      	mov	r2, r8
 800ace8:	464b      	mov	r3, r9
 800acea:	4861      	ldr	r0, [pc, #388]	; (800ae70 <Change_Gain+0x2e8>)
 800acec:	f009 fd8a 	bl	8014804 <iprintf>

		Buffering();
 800acf0:	f7ff fe1a 	bl	800a928 <Buffering>
		printf("(0) :"); scanf("%c",&change_mode);
 800acf4:	485f      	ldr	r0, [pc, #380]	; (800ae74 <Change_Gain+0x2ec>)
 800acf6:	f009 fd85 	bl	8014804 <iprintf>
 800acfa:	1dfb      	adds	r3, r7, #7
 800acfc:	4619      	mov	r1, r3
 800acfe:	485e      	ldr	r0, [pc, #376]	; (800ae78 <Change_Gain+0x2f0>)
 800ad00:	f009 fdfc 	bl	80148fc <iscanf>
		if(change_mode == '0')
 800ad04:	79fb      	ldrb	r3, [r7, #7]
 800ad06:	2b30      	cmp	r3, #48	; 0x30
 800ad08:	f000 80f4 	beq.w	800aef4 <Change_Gain+0x36c>
			break;
		}
		else
		{

			Buffering();
 800ad0c:	f7ff fe0c 	bl	800a928 <Buffering>
			printf("\r\nP , I or D ? : "); scanf("%c",&pid);
 800ad10:	485a      	ldr	r0, [pc, #360]	; (800ae7c <Change_Gain+0x2f4>)
 800ad12:	f009 fd77 	bl	8014804 <iprintf>
 800ad16:	1dbb      	adds	r3, r7, #6
 800ad18:	4619      	mov	r1, r3
 800ad1a:	4857      	ldr	r0, [pc, #348]	; (800ae78 <Change_Gain+0x2f0>)
 800ad1c:	f009 fdee 	bl	80148fc <iscanf>
			printf("\r\n%c %c \r\n",change_mode,pid);
 800ad20:	79fb      	ldrb	r3, [r7, #7]
 800ad22:	4619      	mov	r1, r3
 800ad24:	79bb      	ldrb	r3, [r7, #6]
 800ad26:	461a      	mov	r2, r3
 800ad28:	4855      	ldr	r0, [pc, #340]	; (800ae80 <Change_Gain+0x2f8>)
 800ad2a:	f009 fd6b 	bl	8014804 <iprintf>

			Buffering();
 800ad2e:	f7ff fdfb 	bl	800a928 <Buffering>
			printf("\r\n : ");
 800ad32:	4854      	ldr	r0, [pc, #336]	; (800ae84 <Change_Gain+0x2fc>)
 800ad34:	f009 fd66 	bl	8014804 <iprintf>

			switch(change_mode)
 800ad38:	79fb      	ldrb	r3, [r7, #7]
 800ad3a:	3b31      	subs	r3, #49	; 0x31
 800ad3c:	2b04      	cmp	r3, #4
 800ad3e:	f200 80c1 	bhi.w	800aec4 <Change_Gain+0x33c>
 800ad42:	a201      	add	r2, pc, #4	; (adr r2, 800ad48 <Change_Gain+0x1c0>)
 800ad44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad48:	0800ad5d 	.word	0x0800ad5d
 800ad4c:	0800ad8f 	.word	0x0800ad8f
 800ad50:	0800adc1 	.word	0x0800adc1
 800ad54:	0800adf1 	.word	0x0800adf1
 800ad58:	0800ae21 	.word	0x0800ae21
			{
			case '1'://
				//printf("p , i or d ?");scanf("%c",pid);

				if(pid == 'p')
 800ad5c:	79bb      	ldrb	r3, [r7, #6]
 800ad5e:	2b70      	cmp	r3, #112	; 0x70
 800ad60:	d104      	bne.n	800ad6c <Change_Gain+0x1e4>
				{
					scanf("%f",&Pid[L_VELO_PID].KP);
 800ad62:	4949      	ldr	r1, [pc, #292]	; (800ae88 <Change_Gain+0x300>)
 800ad64:	4849      	ldr	r0, [pc, #292]	; (800ae8c <Change_Gain+0x304>)
 800ad66:	f009 fdc9 	bl	80148fc <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_VELO_PID].KD);
				}
				break;
 800ad6a:	e0af      	b.n	800aecc <Change_Gain+0x344>
				else if(pid == 'i')
 800ad6c:	79bb      	ldrb	r3, [r7, #6]
 800ad6e:	2b69      	cmp	r3, #105	; 0x69
 800ad70:	d104      	bne.n	800ad7c <Change_Gain+0x1f4>
					scanf("%f",&Pid[L_VELO_PID].KI);
 800ad72:	4947      	ldr	r1, [pc, #284]	; (800ae90 <Change_Gain+0x308>)
 800ad74:	4845      	ldr	r0, [pc, #276]	; (800ae8c <Change_Gain+0x304>)
 800ad76:	f009 fdc1 	bl	80148fc <iscanf>
				break;
 800ad7a:	e0a7      	b.n	800aecc <Change_Gain+0x344>
				else if(pid == 'd')
 800ad7c:	79bb      	ldrb	r3, [r7, #6]
 800ad7e:	2b64      	cmp	r3, #100	; 0x64
 800ad80:	f040 80a4 	bne.w	800aecc <Change_Gain+0x344>
					scanf("%f",&Pid[L_VELO_PID].KD);
 800ad84:	4943      	ldr	r1, [pc, #268]	; (800ae94 <Change_Gain+0x30c>)
 800ad86:	4841      	ldr	r0, [pc, #260]	; (800ae8c <Change_Gain+0x304>)
 800ad88:	f009 fdb8 	bl	80148fc <iscanf>
				break;
 800ad8c:	e09e      	b.n	800aecc <Change_Gain+0x344>

			case '2'://
				if(pid == 'p')
 800ad8e:	79bb      	ldrb	r3, [r7, #6]
 800ad90:	2b70      	cmp	r3, #112	; 0x70
 800ad92:	d104      	bne.n	800ad9e <Change_Gain+0x216>
				{
					scanf("%f",&Pid[A_VELO_PID].KP);
 800ad94:	4931      	ldr	r1, [pc, #196]	; (800ae5c <Change_Gain+0x2d4>)
 800ad96:	483d      	ldr	r0, [pc, #244]	; (800ae8c <Change_Gain+0x304>)
 800ad98:	f009 fdb0 	bl	80148fc <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[A_VELO_PID].KD);
				}
				break;
 800ad9c:	e098      	b.n	800aed0 <Change_Gain+0x348>
				else if(pid == 'i')
 800ad9e:	79bb      	ldrb	r3, [r7, #6]
 800ada0:	2b69      	cmp	r3, #105	; 0x69
 800ada2:	d104      	bne.n	800adae <Change_Gain+0x226>
					scanf("%f",&Pid[A_VELO_PID].KI);
 800ada4:	493c      	ldr	r1, [pc, #240]	; (800ae98 <Change_Gain+0x310>)
 800ada6:	4839      	ldr	r0, [pc, #228]	; (800ae8c <Change_Gain+0x304>)
 800ada8:	f009 fda8 	bl	80148fc <iscanf>
				break;
 800adac:	e090      	b.n	800aed0 <Change_Gain+0x348>
				else if(pid == 'd')
 800adae:	79bb      	ldrb	r3, [r7, #6]
 800adb0:	2b64      	cmp	r3, #100	; 0x64
 800adb2:	f040 808d 	bne.w	800aed0 <Change_Gain+0x348>
					scanf("%f",&Pid[A_VELO_PID].KD);
 800adb6:	4939      	ldr	r1, [pc, #228]	; (800ae9c <Change_Gain+0x314>)
 800adb8:	4834      	ldr	r0, [pc, #208]	; (800ae8c <Change_Gain+0x304>)
 800adba:	f009 fd9f 	bl	80148fc <iscanf>
				break;
 800adbe:	e087      	b.n	800aed0 <Change_Gain+0x348>

			case '3'://
				if(pid == 'p')
 800adc0:	79bb      	ldrb	r3, [r7, #6]
 800adc2:	2b70      	cmp	r3, #112	; 0x70
 800adc4:	d104      	bne.n	800add0 <Change_Gain+0x248>
				{
					scanf("%f",&Pid[L_WALL_PID].KP);
 800adc6:	4936      	ldr	r1, [pc, #216]	; (800aea0 <Change_Gain+0x318>)
 800adc8:	4830      	ldr	r0, [pc, #192]	; (800ae8c <Change_Gain+0x304>)
 800adca:	f009 fd97 	bl	80148fc <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_WALL_PID].KD);
				}
				break;
 800adce:	e081      	b.n	800aed4 <Change_Gain+0x34c>
				else if(pid == 'i')
 800add0:	79bb      	ldrb	r3, [r7, #6]
 800add2:	2b69      	cmp	r3, #105	; 0x69
 800add4:	d104      	bne.n	800ade0 <Change_Gain+0x258>
					scanf("%f",&Pid[L_WALL_PID].KI);
 800add6:	4933      	ldr	r1, [pc, #204]	; (800aea4 <Change_Gain+0x31c>)
 800add8:	482c      	ldr	r0, [pc, #176]	; (800ae8c <Change_Gain+0x304>)
 800adda:	f009 fd8f 	bl	80148fc <iscanf>
				break;
 800adde:	e079      	b.n	800aed4 <Change_Gain+0x34c>
				else if(pid == 'd')
 800ade0:	79bb      	ldrb	r3, [r7, #6]
 800ade2:	2b64      	cmp	r3, #100	; 0x64
 800ade4:	d176      	bne.n	800aed4 <Change_Gain+0x34c>
					scanf("%f",&Pid[L_WALL_PID].KD);
 800ade6:	4930      	ldr	r1, [pc, #192]	; (800aea8 <Change_Gain+0x320>)
 800ade8:	4828      	ldr	r0, [pc, #160]	; (800ae8c <Change_Gain+0x304>)
 800adea:	f009 fd87 	bl	80148fc <iscanf>
				break;
 800adee:	e071      	b.n	800aed4 <Change_Gain+0x34c>
			case '4'://
				if(pid == 'p')
 800adf0:	79bb      	ldrb	r3, [r7, #6]
 800adf2:	2b70      	cmp	r3, #112	; 0x70
 800adf4:	d104      	bne.n	800ae00 <Change_Gain+0x278>
				{
					scanf("%f",&Pid[R_WALL_PID].KP);
 800adf6:	492d      	ldr	r1, [pc, #180]	; (800aeac <Change_Gain+0x324>)
 800adf8:	4824      	ldr	r0, [pc, #144]	; (800ae8c <Change_Gain+0x304>)
 800adfa:	f009 fd7f 	bl	80148fc <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[R_WALL_PID].KD);
				}
				break;
 800adfe:	e06b      	b.n	800aed8 <Change_Gain+0x350>
				else if(pid == 'i')
 800ae00:	79bb      	ldrb	r3, [r7, #6]
 800ae02:	2b69      	cmp	r3, #105	; 0x69
 800ae04:	d104      	bne.n	800ae10 <Change_Gain+0x288>
					scanf("%f",&Pid[R_WALL_PID].KI);
 800ae06:	492a      	ldr	r1, [pc, #168]	; (800aeb0 <Change_Gain+0x328>)
 800ae08:	4820      	ldr	r0, [pc, #128]	; (800ae8c <Change_Gain+0x304>)
 800ae0a:	f009 fd77 	bl	80148fc <iscanf>
				break;
 800ae0e:	e063      	b.n	800aed8 <Change_Gain+0x350>
				else if(pid == 'd')
 800ae10:	79bb      	ldrb	r3, [r7, #6]
 800ae12:	2b64      	cmp	r3, #100	; 0x64
 800ae14:	d160      	bne.n	800aed8 <Change_Gain+0x350>
					scanf("%f",&Pid[R_WALL_PID].KD);
 800ae16:	4927      	ldr	r1, [pc, #156]	; (800aeb4 <Change_Gain+0x32c>)
 800ae18:	481c      	ldr	r0, [pc, #112]	; (800ae8c <Change_Gain+0x304>)
 800ae1a:	f009 fd6f 	bl	80148fc <iscanf>
				break;
 800ae1e:	e05b      	b.n	800aed8 <Change_Gain+0x350>
			case '5'://
				if(pid == 'p')
 800ae20:	79bb      	ldrb	r3, [r7, #6]
 800ae22:	2b70      	cmp	r3, #112	; 0x70
 800ae24:	d104      	bne.n	800ae30 <Change_Gain+0x2a8>
				{
					scanf("%f",&Pid[D_WALL_PID].KP);
 800ae26:	4924      	ldr	r1, [pc, #144]	; (800aeb8 <Change_Gain+0x330>)
 800ae28:	4818      	ldr	r0, [pc, #96]	; (800ae8c <Change_Gain+0x304>)
 800ae2a:	f009 fd67 	bl	80148fc <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[D_WALL_PID].KD);
				}
				break;
 800ae2e:	e055      	b.n	800aedc <Change_Gain+0x354>
				else if(pid == 'i')
 800ae30:	79bb      	ldrb	r3, [r7, #6]
 800ae32:	2b69      	cmp	r3, #105	; 0x69
 800ae34:	d104      	bne.n	800ae40 <Change_Gain+0x2b8>
					scanf("%f",&Pid[D_WALL_PID].KI);
 800ae36:	4921      	ldr	r1, [pc, #132]	; (800aebc <Change_Gain+0x334>)
 800ae38:	4814      	ldr	r0, [pc, #80]	; (800ae8c <Change_Gain+0x304>)
 800ae3a:	f009 fd5f 	bl	80148fc <iscanf>
				break;
 800ae3e:	e04d      	b.n	800aedc <Change_Gain+0x354>
				else if(pid == 'd')
 800ae40:	79bb      	ldrb	r3, [r7, #6]
 800ae42:	2b64      	cmp	r3, #100	; 0x64
 800ae44:	d14a      	bne.n	800aedc <Change_Gain+0x354>
					scanf("%f",&Pid[D_WALL_PID].KD);
 800ae46:	491e      	ldr	r1, [pc, #120]	; (800aec0 <Change_Gain+0x338>)
 800ae48:	4810      	ldr	r0, [pc, #64]	; (800ae8c <Change_Gain+0x304>)
 800ae4a:	f009 fd57 	bl	80148fc <iscanf>
				break;
 800ae4e:	e045      	b.n	800aedc <Change_Gain+0x354>
 800ae50:	20000914 	.word	0x20000914
 800ae54:	2000068c 	.word	0x2000068c
 800ae58:	08018c18 	.word	0x08018c18
 800ae5c:	2000025c 	.word	0x2000025c
 800ae60:	08018c30 	.word	0x08018c30
 800ae64:	08018c50 	.word	0x08018c50
 800ae68:	08018c6c 	.word	0x08018c6c
 800ae6c:	08018c88 	.word	0x08018c88
 800ae70:	08018ca4 	.word	0x08018ca4
 800ae74:	08018cc0 	.word	0x08018cc0
 800ae78:	08018cd8 	.word	0x08018cd8
 800ae7c:	08018cdc 	.word	0x08018cdc
 800ae80:	08018cf0 	.word	0x08018cf0
 800ae84:	08018d14 	.word	0x08018d14
 800ae88:	2000030c 	.word	0x2000030c
 800ae8c:	08018d28 	.word	0x08018d28
 800ae90:	20000310 	.word	0x20000310
 800ae94:	20000314 	.word	0x20000314
 800ae98:	20000260 	.word	0x20000260
 800ae9c:	20000264 	.word	0x20000264
 800aea0:	200002b4 	.word	0x200002b4
 800aea4:	200002b8 	.word	0x200002b8
 800aea8:	200002bc 	.word	0x200002bc
 800aeac:	200002e0 	.word	0x200002e0
 800aeb0:	200002e4 	.word	0x200002e4
 800aeb4:	200002e8 	.word	0x200002e8
 800aeb8:	20000288 	.word	0x20000288
 800aebc:	2000028c 	.word	0x2000028c
 800aec0:	20000290 	.word	0x20000290
			default :
				printf("\r\n");
 800aec4:	4816      	ldr	r0, [pc, #88]	; (800af20 <Change_Gain+0x398>)
 800aec6:	f009 fd11 	bl	80148ec <puts>
				break;
 800aeca:	e008      	b.n	800aede <Change_Gain+0x356>
				break;
 800aecc:	bf00      	nop
 800aece:	e006      	b.n	800aede <Change_Gain+0x356>
				break;
 800aed0:	bf00      	nop
 800aed2:	e004      	b.n	800aede <Change_Gain+0x356>
				break;
 800aed4:	bf00      	nop
 800aed6:	e002      	b.n	800aede <Change_Gain+0x356>
				break;
 800aed8:	bf00      	nop
 800aeda:	e000      	b.n	800aede <Change_Gain+0x356>
				break;
 800aedc:	bf00      	nop
			}
			Buffering();
 800aede:	f7ff fd23 	bl	800a928 <Buffering>
			scanf("%c",&nl);
 800aee2:	1d7b      	adds	r3, r7, #5
 800aee4:	4619      	mov	r1, r3
 800aee6:	480f      	ldr	r0, [pc, #60]	; (800af24 <Change_Gain+0x39c>)
 800aee8:	f009 fd08 	bl	80148fc <iscanf>
			printf("\r\n");
 800aeec:	480e      	ldr	r0, [pc, #56]	; (800af28 <Change_Gain+0x3a0>)
 800aeee:	f009 fcfd 	bl	80148ec <puts>
		printf("PID\r\n");
 800aef2:	e65e      	b.n	800abb2 <Change_Gain+0x2a>
			break;
 800aef4:	bf00      	nop
		}

	}
	printf("\r\n\r\n");
 800aef6:	480d      	ldr	r0, [pc, #52]	; (800af2c <Change_Gain+0x3a4>)
 800aef8:	f009 fcf8 	bl	80148ec <puts>

	//

	//ROM
	//work_ram[5120] ()5200
	Flash_clear_sector9();
 800aefc:	f003 f808 	bl	800df10 <Flash_clear_sector9>
	//printf("\r\n\r\n");
	Copy_Gain();
 800af00:	f7ff fd26 	bl	800a950 <Copy_Gain>
	//printf("\r\n\r\n");

	ChangeLED(7);
 800af04:	2007      	movs	r0, #7
 800af06:	f003 f8eb 	bl	800e0e0 <ChangeLED>
	HAL_Delay(200);
 800af0a:	20c8      	movs	r0, #200	; 0xc8
 800af0c:	f003 fada 	bl	800e4c4 <HAL_Delay>
	ChangeLED(0);
 800af10:	2000      	movs	r0, #0
 800af12:	f003 f8e5 	bl	800e0e0 <ChangeLED>
	HAL_TIM_Base_Start_IT(&htim8);
	Motor_PWM_Start();
	Emitter_ON();
	ADC_Start();
#endif
}
 800af16:	bf00      	nop
 800af18:	3708      	adds	r7, #8
 800af1a:	46bd      	mov	sp, r7
 800af1c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800af20:	08018d2c 	.word	0x08018d2c
 800af24:	08018cd8 	.word	0x08018cd8
 800af28:	08018d40 	.word	0x08018d40
 800af2c:	08018d44 	.word	0x08018d44

0800af30 <ControlMotor>:
	//
		//
		//

void ControlMotor()
{
 800af30:	b5b0      	push	{r4, r5, r7, lr}
 800af32:	b084      	sub	sp, #16
 800af34:	af00      	add	r7, sp, #0
	//UpdatePhisicalDataFromEnc();
//	PulseDisplacement[LEFT] = TIM3->CNT - INITIAL_PULSE;
//	TIM3->CNT = INITIAL_PULSE;
//	PulseDisplacement[RIGHT] = TIM4->CNT - INITIAL_PULSE;
//	TIM4->CNT = INITIAL_PULSE;
	PulseDisplacement[LEFT] = GetPulseDisplacement( (int*)(&(TIM3->CNT)),  INITIAL_PULSE/*&KeepCounter[LEFT]*/);
 800af36:	f247 512f 	movw	r1, #29999	; 0x752f
 800af3a:	48a9      	ldr	r0, [pc, #676]	; (800b1e0 <ControlMotor+0x2b0>)
 800af3c:	f7ff fbda 	bl	800a6f4 <GetPulseDisplacement>
 800af40:	4602      	mov	r2, r0
 800af42:	4ba8      	ldr	r3, [pc, #672]	; (800b1e4 <ControlMotor+0x2b4>)
 800af44:	601a      	str	r2, [r3, #0]
	PulseDisplacement[RIGHT] = GetPulseDisplacement( (int*)(&(TIM4->CNT)),  INITIAL_PULSE/*&KeepCounter[RIGHT]*/);
 800af46:	f247 512f 	movw	r1, #29999	; 0x752f
 800af4a:	48a7      	ldr	r0, [pc, #668]	; (800b1e8 <ControlMotor+0x2b8>)
 800af4c:	f7ff fbd2 	bl	800a6f4 <GetPulseDisplacement>
 800af50:	4602      	mov	r2, r0
 800af52:	4ba4      	ldr	r3, [pc, #656]	; (800b1e4 <ControlMotor+0x2b4>)
 800af54:	605a      	str	r2, [r3, #4]
	// mm/s
	CurrentVelocity[LEFT] = ( (float)PulseDisplacement[LEFT] * MM_PER_PULSE ) / T1;
 800af56:	4ba3      	ldr	r3, [pc, #652]	; (800b1e4 <ControlMotor+0x2b4>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	ee07 3a90 	vmov	s15, r3
 800af5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af62:	ee17 0a90 	vmov	r0, s15
 800af66:	f7fd fa27 	bl	80083b8 <__aeabi_f2d>
 800af6a:	a397      	add	r3, pc, #604	; (adr r3, 800b1c8 <ControlMotor+0x298>)
 800af6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af70:	f7fd fa7a 	bl	8008468 <__aeabi_dmul>
 800af74:	4603      	mov	r3, r0
 800af76:	460c      	mov	r4, r1
 800af78:	4618      	mov	r0, r3
 800af7a:	4621      	mov	r1, r4
 800af7c:	a394      	add	r3, pc, #592	; (adr r3, 800b1d0 <ControlMotor+0x2a0>)
 800af7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af82:	f7fd fb9b 	bl	80086bc <__aeabi_ddiv>
 800af86:	4603      	mov	r3, r0
 800af88:	460c      	mov	r4, r1
 800af8a:	4618      	mov	r0, r3
 800af8c:	4621      	mov	r1, r4
 800af8e:	f7fd fd63 	bl	8008a58 <__aeabi_d2f>
 800af92:	4602      	mov	r2, r0
 800af94:	4b95      	ldr	r3, [pc, #596]	; (800b1ec <ControlMotor+0x2bc>)
 800af96:	601a      	str	r2, [r3, #0]
	CurrentVelocity[RIGHT] = ( (float)PulseDisplacement[RIGHT] * MM_PER_PULSE ) / T1;
 800af98:	4b92      	ldr	r3, [pc, #584]	; (800b1e4 <ControlMotor+0x2b4>)
 800af9a:	685b      	ldr	r3, [r3, #4]
 800af9c:	ee07 3a90 	vmov	s15, r3
 800afa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800afa4:	ee17 0a90 	vmov	r0, s15
 800afa8:	f7fd fa06 	bl	80083b8 <__aeabi_f2d>
 800afac:	a386      	add	r3, pc, #536	; (adr r3, 800b1c8 <ControlMotor+0x298>)
 800afae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb2:	f7fd fa59 	bl	8008468 <__aeabi_dmul>
 800afb6:	4603      	mov	r3, r0
 800afb8:	460c      	mov	r4, r1
 800afba:	4618      	mov	r0, r3
 800afbc:	4621      	mov	r1, r4
 800afbe:	a384      	add	r3, pc, #528	; (adr r3, 800b1d0 <ControlMotor+0x2a0>)
 800afc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc4:	f7fd fb7a 	bl	80086bc <__aeabi_ddiv>
 800afc8:	4603      	mov	r3, r0
 800afca:	460c      	mov	r4, r1
 800afcc:	4618      	mov	r0, r3
 800afce:	4621      	mov	r1, r4
 800afd0:	f7fd fd42 	bl	8008a58 <__aeabi_d2f>
 800afd4:	4602      	mov	r2, r0
 800afd6:	4b85      	ldr	r3, [pc, #532]	; (800b1ec <ControlMotor+0x2bc>)
 800afd8:	605a      	str	r2, [r3, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )/2;
 800afda:	4b84      	ldr	r3, [pc, #528]	; (800b1ec <ControlMotor+0x2bc>)
 800afdc:	ed93 7a00 	vldr	s14, [r3]
 800afe0:	4b82      	ldr	r3, [pc, #520]	; (800b1ec <ControlMotor+0x2bc>)
 800afe2:	edd3 7a01 	vldr	s15, [r3, #4]
 800afe6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800afea:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800afee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800aff2:	4b7e      	ldr	r3, [pc, #504]	; (800b1ec <ControlMotor+0x2bc>)
 800aff4:	edc3 7a02 	vstr	s15, [r3, #8]
	// mm/ms
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800aff8:	4b7d      	ldr	r3, [pc, #500]	; (800b1f0 <ControlMotor+0x2c0>)
 800affa:	681a      	ldr	r2, [r3, #0]
 800affc:	4b79      	ldr	r3, [pc, #484]	; (800b1e4 <ControlMotor+0x2b4>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4413      	add	r3, r2
 800b002:	4a7b      	ldr	r2, [pc, #492]	; (800b1f0 <ControlMotor+0x2c0>)
 800b004:	6013      	str	r3, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800b006:	4b7a      	ldr	r3, [pc, #488]	; (800b1f0 <ControlMotor+0x2c0>)
 800b008:	685a      	ldr	r2, [r3, #4]
 800b00a:	4b76      	ldr	r3, [pc, #472]	; (800b1e4 <ControlMotor+0x2b4>)
 800b00c:	685b      	ldr	r3, [r3, #4]
 800b00e:	4413      	add	r3, r2
 800b010:	4a77      	ldr	r2, [pc, #476]	; (800b1f0 <ControlMotor+0x2c0>)
 800b012:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800b014:	4b76      	ldr	r3, [pc, #472]	; (800b1f0 <ControlMotor+0x2c0>)
 800b016:	681a      	ldr	r2, [r3, #0]
 800b018:	4b75      	ldr	r3, [pc, #468]	; (800b1f0 <ControlMotor+0x2c0>)
 800b01a:	685b      	ldr	r3, [r3, #4]
 800b01c:	4413      	add	r3, r2
 800b01e:	4a74      	ldr	r2, [pc, #464]	; (800b1f0 <ControlMotor+0x2c0>)
 800b020:	6093      	str	r3, [r2, #8]
	// rad/s
	AngularV = ( CurrentVelocity[LEFT] - CurrentVelocity[RIGHT] ) / TREAD_WIDTH;
 800b022:	4b72      	ldr	r3, [pc, #456]	; (800b1ec <ControlMotor+0x2bc>)
 800b024:	ed93 7a00 	vldr	s14, [r3]
 800b028:	4b70      	ldr	r3, [pc, #448]	; (800b1ec <ControlMotor+0x2bc>)
 800b02a:	edd3 7a01 	vldr	s15, [r3, #4]
 800b02e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b032:	ee17 0a90 	vmov	r0, s15
 800b036:	f7fd f9bf 	bl	80083b8 <__aeabi_f2d>
 800b03a:	a367      	add	r3, pc, #412	; (adr r3, 800b1d8 <ControlMotor+0x2a8>)
 800b03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b040:	f7fd fb3c 	bl	80086bc <__aeabi_ddiv>
 800b044:	4603      	mov	r3, r0
 800b046:	460c      	mov	r4, r1
 800b048:	4618      	mov	r0, r3
 800b04a:	4621      	mov	r1, r4
 800b04c:	f7fd fd04 	bl	8008a58 <__aeabi_d2f>
 800b050:	4602      	mov	r2, r0
 800b052:	4b68      	ldr	r3, [pc, #416]	; (800b1f4 <ControlMotor+0x2c4>)
 800b054:	601a      	str	r2, [r3, #0]
	//ImuAngV = GetDataIMUdouble();
//    read_gyro_data();
//    read_accel_data();
//	AngularV = GetDataIMUfloat();//(float)ImuAngV;
	// rad/ms
	Angle += AngularV * T1;
 800b056:	4b68      	ldr	r3, [pc, #416]	; (800b1f8 <ControlMotor+0x2c8>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7fd f9ac 	bl	80083b8 <__aeabi_f2d>
 800b060:	4604      	mov	r4, r0
 800b062:	460d      	mov	r5, r1
 800b064:	4b63      	ldr	r3, [pc, #396]	; (800b1f4 <ControlMotor+0x2c4>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	4618      	mov	r0, r3
 800b06a:	f7fd f9a5 	bl	80083b8 <__aeabi_f2d>
 800b06e:	a358      	add	r3, pc, #352	; (adr r3, 800b1d0 <ControlMotor+0x2a0>)
 800b070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b074:	f7fd f9f8 	bl	8008468 <__aeabi_dmul>
 800b078:	4602      	mov	r2, r0
 800b07a:	460b      	mov	r3, r1
 800b07c:	4620      	mov	r0, r4
 800b07e:	4629      	mov	r1, r5
 800b080:	f7fd f83c 	bl	80080fc <__adddf3>
 800b084:	4603      	mov	r3, r0
 800b086:	460c      	mov	r4, r1
 800b088:	4618      	mov	r0, r3
 800b08a:	4621      	mov	r1, r4
 800b08c:	f7fd fce4 	bl	8008a58 <__aeabi_d2f>
 800b090:	4602      	mov	r2, r0
 800b092:	4b59      	ldr	r3, [pc, #356]	; (800b1f8 <ControlMotor+0x2c8>)
 800b094:	601a      	str	r2, [r3, #0]
	//ImuAngle += ImuAngV*T1;
//	ControlWall();
//	int wall_d =0,wall_l =0,wall_r =0;
	int wall_d =0,wall_l =0,wall_r =0;
 800b096:	2300      	movs	r3, #0
 800b098:	60fb      	str	r3, [r7, #12]
 800b09a:	2300      	movs	r3, #0
 800b09c:	60bb      	str	r3, [r7, #8]
 800b09e:	2300      	movs	r3, #0
 800b0a0:	607b      	str	r3, [r7, #4]
	int ang_out=0;
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	603b      	str	r3, [r7, #0]
	//	//4flag
		//


	//
	if( Pos.Dir == front)
 800b0a6:	4b55      	ldr	r3, [pc, #340]	; (800b1fc <ControlMotor+0x2cc>)
 800b0a8:	789b      	ldrb	r3, [r3, #2]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	f040 80e2 	bne.w	800b274 <ControlMotor+0x344>
	{
		if( Pid[A_VELO_PID].flag == 1 )
 800b0b0:	4b53      	ldr	r3, [pc, #332]	; (800b200 <ControlMotor+0x2d0>)
 800b0b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0b4:	2b01      	cmp	r3, #1
 800b0b6:	d127      	bne.n	800b108 <ControlMotor+0x1d8>
		{
			ang_out = PIDControl( A_VELO_PID, T1, TargetAngle, Angle);
 800b0b8:	4b52      	ldr	r3, [pc, #328]	; (800b204 <ControlMotor+0x2d4>)
 800b0ba:	edd3 7a00 	vldr	s15, [r3]
 800b0be:	4b4e      	ldr	r3, [pc, #312]	; (800b1f8 <ControlMotor+0x2c8>)
 800b0c0:	ed93 7a00 	vldr	s14, [r3]
 800b0c4:	eeb0 1a47 	vmov.f32	s2, s14
 800b0c8:	eef0 0a67 	vmov.f32	s1, s15
 800b0cc:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 800b208 <ControlMotor+0x2d8>
 800b0d0:	2000      	movs	r0, #0
 800b0d2:	f001 f929 	bl	800c328 <PIDControl>
 800b0d6:	6038      	str	r0, [r7, #0]
			TargetAngularV = (float)ang_out*0.001;	//
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	ee07 3a90 	vmov	s15, r3
 800b0de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b0e2:	ee17 0a90 	vmov	r0, s15
 800b0e6:	f7fd f967 	bl	80083b8 <__aeabi_f2d>
 800b0ea:	a339      	add	r3, pc, #228	; (adr r3, 800b1d0 <ControlMotor+0x2a0>)
 800b0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f0:	f7fd f9ba 	bl	8008468 <__aeabi_dmul>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	460c      	mov	r4, r1
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	4621      	mov	r1, r4
 800b0fc:	f7fd fcac 	bl	8008a58 <__aeabi_d2f>
 800b100:	4602      	mov	r2, r0
 800b102:	4b42      	ldr	r3, [pc, #264]	; (800b20c <ControlMotor+0x2dc>)
 800b104:	601a      	str	r2, [r3, #0]
 800b106:	e0b5      	b.n	800b274 <ControlMotor+0x344>
		}
		else if( Pid[D_WALL_PID].flag == 1 )
 800b108:	4b3d      	ldr	r3, [pc, #244]	; (800b200 <ControlMotor+0x2d0>)
 800b10a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d12c      	bne.n	800b16a <ControlMotor+0x23a>
		{
			wall_d = PIDControl( D_WALL_PID, T1, Photo[SL], Photo[SR]+PhotoDiff);	//++
 800b110:	4b3f      	ldr	r3, [pc, #252]	; (800b210 <ControlMotor+0x2e0>)
 800b112:	edd3 6a02 	vldr	s13, [r3, #8]
 800b116:	4b3e      	ldr	r3, [pc, #248]	; (800b210 <ControlMotor+0x2e0>)
 800b118:	ed93 7a01 	vldr	s14, [r3, #4]
 800b11c:	4b3d      	ldr	r3, [pc, #244]	; (800b214 <ControlMotor+0x2e4>)
 800b11e:	edd3 7a00 	vldr	s15, [r3]
 800b122:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b126:	eeb0 1a67 	vmov.f32	s2, s15
 800b12a:	eef0 0a66 	vmov.f32	s1, s13
 800b12e:	ed9f 0a36 	vldr	s0, [pc, #216]	; 800b208 <ControlMotor+0x2d8>
 800b132:	2001      	movs	r0, #1
 800b134:	f001 f8f8 	bl	800c328 <PIDControl>
 800b138:	60f8      	str	r0, [r7, #12]
			TargetAngularV = (float)wall_d*0.001;//0.002 
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	ee07 3a90 	vmov	s15, r3
 800b140:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b144:	ee17 0a90 	vmov	r0, s15
 800b148:	f7fd f936 	bl	80083b8 <__aeabi_f2d>
 800b14c:	a320      	add	r3, pc, #128	; (adr r3, 800b1d0 <ControlMotor+0x2a0>)
 800b14e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b152:	f7fd f989 	bl	8008468 <__aeabi_dmul>
 800b156:	4603      	mov	r3, r0
 800b158:	460c      	mov	r4, r1
 800b15a:	4618      	mov	r0, r3
 800b15c:	4621      	mov	r1, r4
 800b15e:	f7fd fc7b 	bl	8008a58 <__aeabi_d2f>
 800b162:	4602      	mov	r2, r0
 800b164:	4b29      	ldr	r3, [pc, #164]	; (800b20c <ControlMotor+0x2dc>)
 800b166:	601a      	str	r2, [r3, #0]
 800b168:	e084      	b.n	800b274 <ControlMotor+0x344>
		}
		else if( Pid[L_WALL_PID].flag == 1 )
 800b16a:	4b25      	ldr	r3, [pc, #148]	; (800b200 <ControlMotor+0x2d0>)
 800b16c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b170:	2b01      	cmp	r3, #1
 800b172:	d153      	bne.n	800b21c <ControlMotor+0x2ec>
		{
			wall_l = PIDControl( L_WALL_PID, T1,  Photo[SL], TargetPhoto[SL]);
 800b174:	4b26      	ldr	r3, [pc, #152]	; (800b210 <ControlMotor+0x2e0>)
 800b176:	edd3 7a02 	vldr	s15, [r3, #8]
 800b17a:	4b27      	ldr	r3, [pc, #156]	; (800b218 <ControlMotor+0x2e8>)
 800b17c:	ed93 7a02 	vldr	s14, [r3, #8]
 800b180:	eeb0 1a47 	vmov.f32	s2, s14
 800b184:	eef0 0a67 	vmov.f32	s1, s15
 800b188:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 800b208 <ControlMotor+0x2d8>
 800b18c:	2002      	movs	r0, #2
 800b18e:	f001 f8cb 	bl	800c328 <PIDControl>
 800b192:	60b8      	str	r0, [r7, #8]
			TargetAngularV = (float)wall_l*0.001;//0.002 
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	ee07 3a90 	vmov	s15, r3
 800b19a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b19e:	ee17 0a90 	vmov	r0, s15
 800b1a2:	f7fd f909 	bl	80083b8 <__aeabi_f2d>
 800b1a6:	a30a      	add	r3, pc, #40	; (adr r3, 800b1d0 <ControlMotor+0x2a0>)
 800b1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ac:	f7fd f95c 	bl	8008468 <__aeabi_dmul>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	460c      	mov	r4, r1
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	4621      	mov	r1, r4
 800b1b8:	f7fd fc4e 	bl	8008a58 <__aeabi_d2f>
 800b1bc:	4602      	mov	r2, r0
 800b1be:	4b13      	ldr	r3, [pc, #76]	; (800b20c <ControlMotor+0x2dc>)
 800b1c0:	601a      	str	r2, [r3, #0]
 800b1c2:	e057      	b.n	800b274 <ControlMotor+0x344>
 800b1c4:	f3af 8000 	nop.w
 800b1c8:	317249d5 	.word	0x317249d5
 800b1cc:	3f502de0 	.word	0x3f502de0
 800b1d0:	d2f1a9fc 	.word	0xd2f1a9fc
 800b1d4:	3f50624d 	.word	0x3f50624d
 800b1d8:	66666666 	.word	0x66666666
 800b1dc:	4042e666 	.word	0x4042e666
 800b1e0:	40000424 	.word	0x40000424
 800b1e4:	20000480 	.word	0x20000480
 800b1e8:	40000824 	.word	0x40000824
 800b1ec:	20000430 	.word	0x20000430
 800b1f0:	20000424 	.word	0x20000424
 800b1f4:	20000254 	.word	0x20000254
 800b1f8:	20000258 	.word	0x20000258
 800b1fc:	20000000 	.word	0x20000000
 800b200:	2000025c 	.word	0x2000025c
 800b204:	20000420 	.word	0x20000420
 800b208:	3a83126f 	.word	0x3a83126f
 800b20c:	200003f8 	.word	0x200003f8
 800b210:	20000448 	.word	0x20000448
 800b214:	20000410 	.word	0x20000410
 800b218:	20000468 	.word	0x20000468

		}
		else if( Pid[R_WALL_PID].flag == 1 )
 800b21c:	4b64      	ldr	r3, [pc, #400]	; (800b3b0 <ControlMotor+0x480>)
 800b21e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b222:	2b01      	cmp	r3, #1
 800b224:	d126      	bne.n	800b274 <ControlMotor+0x344>
		{
			wall_r = PIDControl( R_WALL_PID, T1, TargetPhoto[SR], Photo[SR]);			//-
 800b226:	4b63      	ldr	r3, [pc, #396]	; (800b3b4 <ControlMotor+0x484>)
 800b228:	edd3 7a01 	vldr	s15, [r3, #4]
 800b22c:	4b62      	ldr	r3, [pc, #392]	; (800b3b8 <ControlMotor+0x488>)
 800b22e:	ed93 7a01 	vldr	s14, [r3, #4]
 800b232:	eeb0 1a47 	vmov.f32	s2, s14
 800b236:	eef0 0a67 	vmov.f32	s1, s15
 800b23a:	ed9f 0a60 	vldr	s0, [pc, #384]	; 800b3bc <ControlMotor+0x48c>
 800b23e:	2003      	movs	r0, #3
 800b240:	f001 f872 	bl	800c328 <PIDControl>
 800b244:	6078      	str	r0, [r7, #4]
			TargetAngularV = (float)wall_r*0.001;//0.002 
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	ee07 3a90 	vmov	s15, r3
 800b24c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b250:	ee17 0a90 	vmov	r0, s15
 800b254:	f7fd f8b0 	bl	80083b8 <__aeabi_f2d>
 800b258:	a351      	add	r3, pc, #324	; (adr r3, 800b3a0 <ControlMotor+0x470>)
 800b25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b25e:	f7fd f903 	bl	8008468 <__aeabi_dmul>
 800b262:	4603      	mov	r3, r0
 800b264:	460c      	mov	r4, r1
 800b266:	4618      	mov	r0, r3
 800b268:	4621      	mov	r1, r4
 800b26a:	f7fd fbf5 	bl	8008a58 <__aeabi_d2f>
 800b26e:	4602      	mov	r2, r0
 800b270:	4b53      	ldr	r3, [pc, #332]	; (800b3c0 <ControlMotor+0x490>)
 800b272:	601a      	str	r2, [r3, #0]
//		TargetAngularV += AngularAcceleration;
//	}
	//
	//

	TargetVelocity[BODY] += Acceleration;
 800b274:	4b53      	ldr	r3, [pc, #332]	; (800b3c4 <ControlMotor+0x494>)
 800b276:	ed93 7a02 	vldr	s14, [r3, #8]
 800b27a:	4b53      	ldr	r3, [pc, #332]	; (800b3c8 <ControlMotor+0x498>)
 800b27c:	edd3 7a00 	vldr	s15, [r3]
 800b280:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b284:	4b4f      	ldr	r3, [pc, #316]	; (800b3c4 <ControlMotor+0x494>)
 800b286:	edc3 7a02 	vstr	s15, [r3, #8]
	TargetAngularV += AngularAcceleration;
 800b28a:	4b4d      	ldr	r3, [pc, #308]	; (800b3c0 <ControlMotor+0x490>)
 800b28c:	ed93 7a00 	vldr	s14, [r3]
 800b290:	4b4e      	ldr	r3, [pc, #312]	; (800b3cc <ControlMotor+0x49c>)
 800b292:	edd3 7a00 	vldr	s15, [r3]
 800b296:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b29a:	4b49      	ldr	r3, [pc, #292]	; (800b3c0 <ControlMotor+0x490>)
 800b29c:	edc3 7a00 	vstr	s15, [r3]
//		PIDChangeFlag(A_VELO_PID, 0);
//	}

	//
	//
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY]*2 - TargetAngularV * TREAD_WIDTH )/2;
 800b2a0:	4b48      	ldr	r3, [pc, #288]	; (800b3c4 <ControlMotor+0x494>)
 800b2a2:	edd3 7a02 	vldr	s15, [r3, #8]
 800b2a6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b2aa:	ee17 0a90 	vmov	r0, s15
 800b2ae:	f7fd f883 	bl	80083b8 <__aeabi_f2d>
 800b2b2:	4604      	mov	r4, r0
 800b2b4:	460d      	mov	r5, r1
 800b2b6:	4b42      	ldr	r3, [pc, #264]	; (800b3c0 <ControlMotor+0x490>)
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	f7fd f87c 	bl	80083b8 <__aeabi_f2d>
 800b2c0:	a339      	add	r3, pc, #228	; (adr r3, 800b3a8 <ControlMotor+0x478>)
 800b2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c6:	f7fd f8cf 	bl	8008468 <__aeabi_dmul>
 800b2ca:	4602      	mov	r2, r0
 800b2cc:	460b      	mov	r3, r1
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	4629      	mov	r1, r5
 800b2d2:	f7fc ff11 	bl	80080f8 <__aeabi_dsub>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	460c      	mov	r4, r1
 800b2da:	4618      	mov	r0, r3
 800b2dc:	4621      	mov	r1, r4
 800b2de:	f04f 0200 	mov.w	r2, #0
 800b2e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b2e6:	f7fd f9e9 	bl	80086bc <__aeabi_ddiv>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	460c      	mov	r4, r1
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	4621      	mov	r1, r4
 800b2f2:	f7fd fbb1 	bl	8008a58 <__aeabi_d2f>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	4b32      	ldr	r3, [pc, #200]	; (800b3c4 <ControlMotor+0x494>)
 800b2fa:	605a      	str	r2, [r3, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800b2fc:	4b30      	ldr	r3, [pc, #192]	; (800b3c0 <ControlMotor+0x490>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	4618      	mov	r0, r3
 800b302:	f7fd f859 	bl	80083b8 <__aeabi_f2d>
 800b306:	a328      	add	r3, pc, #160	; (adr r3, 800b3a8 <ControlMotor+0x478>)
 800b308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b30c:	f7fd f8ac 	bl	8008468 <__aeabi_dmul>
 800b310:	4603      	mov	r3, r0
 800b312:	460c      	mov	r4, r1
 800b314:	4625      	mov	r5, r4
 800b316:	461c      	mov	r4, r3
 800b318:	4b2a      	ldr	r3, [pc, #168]	; (800b3c4 <ControlMotor+0x494>)
 800b31a:	685b      	ldr	r3, [r3, #4]
 800b31c:	4618      	mov	r0, r3
 800b31e:	f7fd f84b 	bl	80083b8 <__aeabi_f2d>
 800b322:	4602      	mov	r2, r0
 800b324:	460b      	mov	r3, r1
 800b326:	4620      	mov	r0, r4
 800b328:	4629      	mov	r1, r5
 800b32a:	f7fc fee7 	bl	80080fc <__adddf3>
 800b32e:	4603      	mov	r3, r0
 800b330:	460c      	mov	r4, r1
 800b332:	4618      	mov	r0, r3
 800b334:	4621      	mov	r1, r4
 800b336:	f7fd fb8f 	bl	8008a58 <__aeabi_d2f>
 800b33a:	4602      	mov	r2, r0
 800b33c:	4b21      	ldr	r3, [pc, #132]	; (800b3c4 <ControlMotor+0x494>)
 800b33e:	601a      	str	r2, [r3, #0]

	//0
	//
	//PIDControl(int n, int T, float target, float current, int *output);
	//+
	VelocityLeftOut = PIDControl( L_VELO_PID, T1, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800b340:	4b20      	ldr	r3, [pc, #128]	; (800b3c4 <ControlMotor+0x494>)
 800b342:	edd3 7a00 	vldr	s15, [r3]
 800b346:	4b22      	ldr	r3, [pc, #136]	; (800b3d0 <ControlMotor+0x4a0>)
 800b348:	ed93 7a00 	vldr	s14, [r3]
 800b34c:	eeb0 1a47 	vmov.f32	s2, s14
 800b350:	eef0 0a67 	vmov.f32	s1, s15
 800b354:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800b3bc <ControlMotor+0x48c>
 800b358:	2004      	movs	r0, #4
 800b35a:	f000 ffe5 	bl	800c328 <PIDControl>
 800b35e:	4602      	mov	r2, r0
 800b360:	4b1c      	ldr	r3, [pc, #112]	; (800b3d4 <ControlMotor+0x4a4>)
 800b362:	601a      	str	r2, [r3, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, T1, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800b364:	4b17      	ldr	r3, [pc, #92]	; (800b3c4 <ControlMotor+0x494>)
 800b366:	edd3 7a01 	vldr	s15, [r3, #4]
 800b36a:	4b19      	ldr	r3, [pc, #100]	; (800b3d0 <ControlMotor+0x4a0>)
 800b36c:	ed93 7a01 	vldr	s14, [r3, #4]
 800b370:	eeb0 1a47 	vmov.f32	s2, s14
 800b374:	eef0 0a67 	vmov.f32	s1, s15
 800b378:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b3bc <ControlMotor+0x48c>
 800b37c:	2005      	movs	r0, #5
 800b37e:	f000 ffd3 	bl	800c328 <PIDControl>
 800b382:	4602      	mov	r2, r0
 800b384:	4b14      	ldr	r3, [pc, #80]	; (800b3d8 <ControlMotor+0x4a8>)
 800b386:	601a      	str	r2, [r3, #0]

	//L_motor = VelocityLeftOut; //WallLeftOut
	//R_motor = VelocityRightOut; //+ WallRightOut

	//
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800b388:	4b12      	ldr	r3, [pc, #72]	; (800b3d4 <ControlMotor+0x4a4>)
 800b38a:	681a      	ldr	r2, [r3, #0]
 800b38c:	4b12      	ldr	r3, [pc, #72]	; (800b3d8 <ControlMotor+0x4a8>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	4619      	mov	r1, r3
 800b392:	4610      	mov	r0, r2
 800b394:	f002 ff98 	bl	800e2c8 <Motor_Switch>

//	int left = 300, right = 300;
//	Motor_Switch( left, right );

}
 800b398:	bf00      	nop
 800b39a:	3710      	adds	r7, #16
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bdb0      	pop	{r4, r5, r7, pc}
 800b3a0:	d2f1a9fc 	.word	0xd2f1a9fc
 800b3a4:	3f50624d 	.word	0x3f50624d
 800b3a8:	66666666 	.word	0x66666666
 800b3ac:	4042e666 	.word	0x4042e666
 800b3b0:	2000025c 	.word	0x2000025c
 800b3b4:	20000468 	.word	0x20000468
 800b3b8:	20000448 	.word	0x20000448
 800b3bc:	3a83126f 	.word	0x3a83126f
 800b3c0:	200003f8 	.word	0x200003f8
 800b3c4:	200003e8 	.word	0x200003e8
 800b3c8:	2000041c 	.word	0x2000041c
 800b3cc:	20000418 	.word	0x20000418
 800b3d0:	20000430 	.word	0x20000430
 800b3d4:	2000045c 	.word	0x2000045c
 800b3d8:	2000047c 	.word	0x2000047c

0800b3dc <HAL_TIM_PeriodElapsedCallback>:
//	}
//}

//Convert
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b082      	sub	sp, #8
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
	if( htim == &htim1)
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	4a1e      	ldr	r2, [pc, #120]	; (800b460 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	d101      	bne.n	800b3f0 <HAL_TIM_PeriodElapsedCallback+0x14>
//		timer1 += t;
//		if(timer1 == 30000)
//		{
//			t = 0;
//		}
		ControlMotor();
 800b3ec:	f7ff fda0 	bl	800af30 <ControlMotor>
//+
//PID

	}

	if( htim == &htim8)
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	4a1c      	ldr	r2, [pc, #112]	; (800b464 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800b3f4:	4293      	cmp	r3, r2
 800b3f6:	d12f      	bne.n	800b458 <HAL_TIM_PeriodElapsedCallback+0x7c>
		//timer8 += t;

		//
		//UpdatePhotoData();
		//TIM11ms
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800b3f8:	4b1b      	ldr	r3, [pc, #108]	; (800b468 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	4619      	mov	r1, r3
 800b400:	200a      	movs	r0, #10
 800b402:	f7ff f98d 	bl	800a720 <GetWallDataAverage>
 800b406:	eef0 7a40 	vmov.f32	s15, s0
 800b40a:	4b18      	ldr	r3, [pc, #96]	; (800b46c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800b40c:	edc3 7a00 	vstr	s15, [r3]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800b410:	4b15      	ldr	r3, [pc, #84]	; (800b468 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	2201      	movs	r2, #1
 800b416:	4619      	mov	r1, r3
 800b418:	200a      	movs	r0, #10
 800b41a:	f7ff f981 	bl	800a720 <GetWallDataAverage>
 800b41e:	eef0 7a40 	vmov.f32	s15, s0
 800b422:	4b12      	ldr	r3, [pc, #72]	; (800b46c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800b424:	edc3 7a01 	vstr	s15, [r3, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800b428:	4b11      	ldr	r3, [pc, #68]	; (800b470 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	2202      	movs	r2, #2
 800b42e:	4619      	mov	r1, r3
 800b430:	200a      	movs	r0, #10
 800b432:	f7ff f975 	bl	800a720 <GetWallDataAverage>
 800b436:	eef0 7a40 	vmov.f32	s15, s0
 800b43a:	4b0c      	ldr	r3, [pc, #48]	; (800b46c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800b43c:	edc3 7a02 	vstr	s15, [r3, #8]
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800b440:	4b0b      	ldr	r3, [pc, #44]	; (800b470 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800b442:	685b      	ldr	r3, [r3, #4]
 800b444:	2203      	movs	r2, #3
 800b446:	4619      	mov	r1, r3
 800b448:	200a      	movs	r0, #10
 800b44a:	f7ff f969 	bl	800a720 <GetWallDataAverage>
 800b44e:	eef0 7a40 	vmov.f32	s15, s0
 800b452:	4b06      	ldr	r3, [pc, #24]	; (800b46c <HAL_TIM_PeriodElapsedCallback+0x90>)
 800b454:	edc3 7a03 	vstr	s15, [r3, #12]
	}
//	if( htim == &htim9)
//	{
//
//	}
}
 800b458:	bf00      	nop
 800b45a:	3708      	adds	r7, #8
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd80      	pop	{r7, pc}
 800b460:	20000914 	.word	0x20000914
 800b464:	2000068c 	.word	0x2000068c
 800b468:	200003c0 	.word	0x200003c0
 800b46c:	20000448 	.word	0x20000448
 800b470:	200003cc 	.word	0x200003cc

0800b474 <wall_init>:
				FLASH_Write_Word(address+12, Wall[i][j].west);
				address += 16;
			}
	}
}
void wall_init(){
 800b474:	b480      	push	{r7}
 800b476:	b085      	sub	sp, #20
 800b478:	af00      	add	r7, sp, #0

	//
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b47a:	2300      	movs	r3, #0
 800b47c:	60fb      	str	r3, [r7, #12]
 800b47e:	e037      	b.n	800b4f0 <wall_init+0x7c>
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b480:	2300      	movs	r3, #0
 800b482:	60bb      	str	r3, [r7, #8]
 800b484:	e02e      	b.n	800b4e4 <wall_init+0x70>
				Wall[i][j].north = UNKNOWN;
 800b486:	493d      	ldr	r1, [pc, #244]	; (800b57c <wall_init+0x108>)
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	011a      	lsls	r2, r3, #4
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	441a      	add	r2, r3
 800b490:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b494:	f043 0303 	orr.w	r3, r3, #3
 800b498:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = UNKNOWN;
 800b49c:	4937      	ldr	r1, [pc, #220]	; (800b57c <wall_init+0x108>)
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	011a      	lsls	r2, r3, #4
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	441a      	add	r2, r3
 800b4a6:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b4aa:	f043 030c 	orr.w	r3, r3, #12
 800b4ae:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = UNKNOWN;
 800b4b2:	4932      	ldr	r1, [pc, #200]	; (800b57c <wall_init+0x108>)
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	011a      	lsls	r2, r3, #4
 800b4b8:	68bb      	ldr	r3, [r7, #8]
 800b4ba:	441a      	add	r2, r3
 800b4bc:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b4c0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800b4c4:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = UNKNOWN;
 800b4c8:	492c      	ldr	r1, [pc, #176]	; (800b57c <wall_init+0x108>)
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	011a      	lsls	r2, r3, #4
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	441a      	add	r2, r3
 800b4d2:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b4d6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b4da:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	3301      	adds	r3, #1
 800b4e2:	60bb      	str	r3, [r7, #8]
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	2b0f      	cmp	r3, #15
 800b4e8:	ddcd      	ble.n	800b486 <wall_init+0x12>
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	3301      	adds	r3, #1
 800b4ee:	60fb      	str	r3, [r7, #12]
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	2b0f      	cmp	r3, #15
 800b4f4:	ddc4      	ble.n	800b480 <wall_init+0xc>

			}
	}

	//
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	607b      	str	r3, [r7, #4]
 800b4fa:	e02a      	b.n	800b552 <wall_init+0xde>
	{
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800b4fc:	4a1f      	ldr	r2, [pc, #124]	; (800b57c <wall_init+0x108>)
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	015b      	lsls	r3, r3, #5
 800b502:	4413      	add	r3, r2
 800b504:	f103 021e 	add.w	r2, r3, #30
 800b508:	7813      	ldrb	r3, [r2, #0]
 800b50a:	2101      	movs	r1, #1
 800b50c:	f361 0301 	bfi	r3, r1, #0, #2
 800b510:	7013      	strb	r3, [r2, #0]
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800b512:	491a      	ldr	r1, [pc, #104]	; (800b57c <wall_init+0x108>)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800b51a:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b51e:	2001      	movs	r0, #1
 800b520:	f360 0383 	bfi	r3, r0, #2, #2
 800b524:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		Wall[n][0].south = WALL;
 800b528:	4a14      	ldr	r2, [pc, #80]	; (800b57c <wall_init+0x108>)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	015b      	lsls	r3, r3, #5
 800b52e:	441a      	add	r2, r3
 800b530:	7813      	ldrb	r3, [r2, #0]
 800b532:	2101      	movs	r1, #1
 800b534:	f361 1305 	bfi	r3, r1, #4, #2
 800b538:	7013      	strb	r3, [r2, #0]
		Wall[0][n].west = WALL;
 800b53a:	4910      	ldr	r1, [pc, #64]	; (800b57c <wall_init+0x108>)
 800b53c:	687a      	ldr	r2, [r7, #4]
 800b53e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b542:	2001      	movs	r0, #1
 800b544:	f360 1387 	bfi	r3, r0, #6, #2
 800b548:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	3301      	adds	r3, #1
 800b550:	607b      	str	r3, [r7, #4]
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2b0f      	cmp	r3, #15
 800b556:	ddd1      	ble.n	800b4fc <wall_init+0x88>
	}

	//
	Wall[0][0].east = WALL;
 800b558:	4a08      	ldr	r2, [pc, #32]	; (800b57c <wall_init+0x108>)
 800b55a:	7813      	ldrb	r3, [r2, #0]
 800b55c:	2101      	movs	r1, #1
 800b55e:	f361 0383 	bfi	r3, r1, #2, #2
 800b562:	7013      	strb	r3, [r2, #0]
	Wall[0][0].north = NOWALL;
 800b564:	4a05      	ldr	r2, [pc, #20]	; (800b57c <wall_init+0x108>)
 800b566:	7813      	ldrb	r3, [r2, #0]
 800b568:	f36f 0301 	bfc	r3, #0, #2
 800b56c:	7013      	strb	r3, [r2, #0]
//	Flash_clear_sector1();

	//
	//flash_store_init();

}
 800b56e:	bf00      	nop
 800b570:	3714      	adds	r7, #20
 800b572:	46bd      	mov	sp, r7
 800b574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b578:	4770      	bx	lr
 800b57a:	bf00      	nop
 800b57c:	2000048c 	.word	0x2000048c

0800b580 <wall_set>:
	FLASH_Write_Word(address+8, Wall[x][y].south);
	FLASH_Write_Word(address+12, Wall[x][y].west);

}
//xy
void wall_set(uint8_t x, uint8_t y, cardinal car, float side_left, float side_right, float front_left, float front_right){
 800b580:	b480      	push	{r7}
 800b582:	b089      	sub	sp, #36	; 0x24
 800b584:	af00      	add	r7, sp, #0
 800b586:	4603      	mov	r3, r0
 800b588:	ed87 0a04 	vstr	s0, [r7, #16]
 800b58c:	edc7 0a03 	vstr	s1, [r7, #12]
 800b590:	ed87 1a02 	vstr	s2, [r7, #8]
 800b594:	edc7 1a01 	vstr	s3, [r7, #4]
 800b598:	75fb      	strb	r3, [r7, #23]
 800b59a:	460b      	mov	r3, r1
 800b59c:	75bb      	strb	r3, [r7, #22]
 800b59e:	4613      	mov	r3, r2
 800b5a0:	757b      	strb	r3, [r7, #21]
	uint8_t wall_dir[4];
	//
	  wall_dir[car] = ((front_left + front_right)/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800b5a2:	ed97 7a02 	vldr	s14, [r7, #8]
 800b5a6:	edd7 7a01 	vldr	s15, [r7, #4]
 800b5aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b5ae:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800b5b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b5b6:	ed9f 7a71 	vldr	s14, [pc, #452]	; 800b77c <wall_set+0x1fc>
 800b5ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b5be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5c2:	bfcc      	ite	gt
 800b5c4:	2301      	movgt	r3, #1
 800b5c6:	2300      	movle	r3, #0
 800b5c8:	b2da      	uxtb	r2, r3
 800b5ca:	7d7b      	ldrb	r3, [r7, #21]
 800b5cc:	f107 0120 	add.w	r1, r7, #32
 800b5d0:	440b      	add	r3, r1
 800b5d2:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(car + 1)%4] = side_right > RIGHT_WALL  ?  WALL :  NOWALL;
 800b5d6:	edd7 7a03 	vldr	s15, [r7, #12]
 800b5da:	ed9f 7a69 	vldr	s14, [pc, #420]	; 800b780 <wall_set+0x200>
 800b5de:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b5e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5e6:	bfcc      	ite	gt
 800b5e8:	2301      	movgt	r3, #1
 800b5ea:	2300      	movle	r3, #0
 800b5ec:	b2d9      	uxtb	r1, r3
 800b5ee:	7d7b      	ldrb	r3, [r7, #21]
 800b5f0:	3301      	adds	r3, #1
 800b5f2:	425a      	negs	r2, r3
 800b5f4:	f003 0303 	and.w	r3, r3, #3
 800b5f8:	f002 0203 	and.w	r2, r2, #3
 800b5fc:	bf58      	it	pl
 800b5fe:	4253      	negpl	r3, r2
 800b600:	460a      	mov	r2, r1
 800b602:	f107 0120 	add.w	r1, r7, #32
 800b606:	440b      	add	r3, r1
 800b608:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(car + 2)%4] = NOWALL;
 800b60c:	7d7b      	ldrb	r3, [r7, #21]
 800b60e:	3302      	adds	r3, #2
 800b610:	425a      	negs	r2, r3
 800b612:	f003 0303 	and.w	r3, r3, #3
 800b616:	f002 0203 	and.w	r2, r2, #3
 800b61a:	bf58      	it	pl
 800b61c:	4253      	negpl	r3, r2
 800b61e:	f107 0220 	add.w	r2, r7, #32
 800b622:	4413      	add	r3, r2
 800b624:	2200      	movs	r2, #0
 800b626:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(car + 3)%4] = side_left > LEFT_WALL ?  WALL :  NOWALL;
 800b62a:	edd7 7a04 	vldr	s15, [r7, #16]
 800b62e:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800b784 <wall_set+0x204>
 800b632:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b63a:	bfcc      	ite	gt
 800b63c:	2301      	movgt	r3, #1
 800b63e:	2300      	movle	r3, #0
 800b640:	b2d9      	uxtb	r1, r3
 800b642:	7d7b      	ldrb	r3, [r7, #21]
 800b644:	3303      	adds	r3, #3
 800b646:	425a      	negs	r2, r3
 800b648:	f003 0303 	and.w	r3, r3, #3
 800b64c:	f002 0203 	and.w	r2, r2, #3
 800b650:	bf58      	it	pl
 800b652:	4253      	negpl	r3, r2
 800b654:	460a      	mov	r2, r1
 800b656:	f107 0120 	add.w	r1, r7, #32
 800b65a:	440b      	add	r3, r1
 800b65c:	f803 2c04 	strb.w	r2, [r3, #-4]

	  //
	  Wall[x][y].north = wall_dir[0];
 800b660:	7f39      	ldrb	r1, [r7, #28]
 800b662:	7dfa      	ldrb	r2, [r7, #23]
 800b664:	7dbb      	ldrb	r3, [r7, #22]
 800b666:	f001 0103 	and.w	r1, r1, #3
 800b66a:	b2c8      	uxtb	r0, r1
 800b66c:	4946      	ldr	r1, [pc, #280]	; (800b788 <wall_set+0x208>)
 800b66e:	0112      	lsls	r2, r2, #4
 800b670:	441a      	add	r2, r3
 800b672:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b676:	f360 0301 	bfi	r3, r0, #0, #2
 800b67a:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[x][y].east = wall_dir[1];
 800b67e:	7f79      	ldrb	r1, [r7, #29]
 800b680:	7dfa      	ldrb	r2, [r7, #23]
 800b682:	7dbb      	ldrb	r3, [r7, #22]
 800b684:	f001 0103 	and.w	r1, r1, #3
 800b688:	b2c8      	uxtb	r0, r1
 800b68a:	493f      	ldr	r1, [pc, #252]	; (800b788 <wall_set+0x208>)
 800b68c:	0112      	lsls	r2, r2, #4
 800b68e:	441a      	add	r2, r3
 800b690:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b694:	f360 0383 	bfi	r3, r0, #2, #2
 800b698:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[x][y].south = wall_dir[2];
 800b69c:	7fb9      	ldrb	r1, [r7, #30]
 800b69e:	7dfa      	ldrb	r2, [r7, #23]
 800b6a0:	7dbb      	ldrb	r3, [r7, #22]
 800b6a2:	f001 0103 	and.w	r1, r1, #3
 800b6a6:	b2c8      	uxtb	r0, r1
 800b6a8:	4937      	ldr	r1, [pc, #220]	; (800b788 <wall_set+0x208>)
 800b6aa:	0112      	lsls	r2, r2, #4
 800b6ac:	441a      	add	r2, r3
 800b6ae:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b6b2:	f360 1305 	bfi	r3, r0, #4, #2
 800b6b6:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[x][y].west = wall_dir[3];
 800b6ba:	7ff9      	ldrb	r1, [r7, #31]
 800b6bc:	7dfa      	ldrb	r2, [r7, #23]
 800b6be:	7dbb      	ldrb	r3, [r7, #22]
 800b6c0:	f001 0103 	and.w	r1, r1, #3
 800b6c4:	b2c8      	uxtb	r0, r1
 800b6c6:	4930      	ldr	r1, [pc, #192]	; (800b788 <wall_set+0x208>)
 800b6c8:	0112      	lsls	r2, r2, #4
 800b6ca:	441a      	add	r2, r3
 800b6cc:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b6d0:	f360 1387 	bfi	r3, r0, #6, #2
 800b6d4:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	  //
	  //uint32_t address;
	  if(y < (NUMBER_OF_SQUARES-1) )
 800b6d8:	7dbb      	ldrb	r3, [r7, #22]
 800b6da:	2b0e      	cmp	r3, #14
 800b6dc:	d80f      	bhi.n	800b6fe <wall_set+0x17e>
	  {
		  Wall[x][y+1].south = wall_dir[0];//
 800b6de:	7f39      	ldrb	r1, [r7, #28]
 800b6e0:	7dfa      	ldrb	r2, [r7, #23]
 800b6e2:	7dbb      	ldrb	r3, [r7, #22]
 800b6e4:	3301      	adds	r3, #1
 800b6e6:	f001 0103 	and.w	r1, r1, #3
 800b6ea:	b2c8      	uxtb	r0, r1
 800b6ec:	4926      	ldr	r1, [pc, #152]	; (800b788 <wall_set+0x208>)
 800b6ee:	0112      	lsls	r2, r2, #4
 800b6f0:	441a      	add	r2, r3
 800b6f2:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b6f6:	f360 1305 	bfi	r3, r0, #4, #2
 800b6fa:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		  //address = start_adress_sector1 + ( x*16) + ( (y+1)*16*(NUMBER_OF_SQUARES) );
		  //FLASH_Write_Word(address+8, Wall[x][y+1].south);
	  }
	  if(x < (NUMBER_OF_SQUARES-1) )
 800b6fe:	7dfb      	ldrb	r3, [r7, #23]
 800b700:	2b0e      	cmp	r3, #14
 800b702:	d80f      	bhi.n	800b724 <wall_set+0x1a4>
	  {
		  Wall[x+1][y].west = wall_dir[1];//
 800b704:	7f79      	ldrb	r1, [r7, #29]
 800b706:	7dfb      	ldrb	r3, [r7, #23]
 800b708:	1c5a      	adds	r2, r3, #1
 800b70a:	7dbb      	ldrb	r3, [r7, #22]
 800b70c:	f001 0103 	and.w	r1, r1, #3
 800b710:	b2c8      	uxtb	r0, r1
 800b712:	491d      	ldr	r1, [pc, #116]	; (800b788 <wall_set+0x208>)
 800b714:	0112      	lsls	r2, r2, #4
 800b716:	441a      	add	r2, r3
 800b718:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b71c:	f360 1387 	bfi	r3, r0, #6, #2
 800b720:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( (x+1)*16) + ( (y)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+12, Wall[x+1][y].west);
	  }
	  if(y > 0 )
 800b724:	7dbb      	ldrb	r3, [r7, #22]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d00f      	beq.n	800b74a <wall_set+0x1ca>
	  {
		  Wall[x][y-1].north = wall_dir[2];//
 800b72a:	7fb9      	ldrb	r1, [r7, #30]
 800b72c:	7dfa      	ldrb	r2, [r7, #23]
 800b72e:	7dbb      	ldrb	r3, [r7, #22]
 800b730:	3b01      	subs	r3, #1
 800b732:	f001 0103 	and.w	r1, r1, #3
 800b736:	b2c8      	uxtb	r0, r1
 800b738:	4913      	ldr	r1, [pc, #76]	; (800b788 <wall_set+0x208>)
 800b73a:	0112      	lsls	r2, r2, #4
 800b73c:	441a      	add	r2, r3
 800b73e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b742:	f360 0301 	bfi	r3, r0, #0, #2
 800b746:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( x*16) + ( (y-1)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+0, Wall[x][y-1].north);
	  }
	  if(x > 0 )
 800b74a:	7dfb      	ldrb	r3, [r7, #23]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d00f      	beq.n	800b770 <wall_set+0x1f0>
	  {
		  Wall[x-1][y].east = wall_dir[3];//
 800b750:	7ff9      	ldrb	r1, [r7, #31]
 800b752:	7dfb      	ldrb	r3, [r7, #23]
 800b754:	1e5a      	subs	r2, r3, #1
 800b756:	7dbb      	ldrb	r3, [r7, #22]
 800b758:	f001 0103 	and.w	r1, r1, #3
 800b75c:	b2c8      	uxtb	r0, r1
 800b75e:	490a      	ldr	r1, [pc, #40]	; (800b788 <wall_set+0x208>)
 800b760:	0112      	lsls	r2, r2, #4
 800b762:	441a      	add	r2, r3
 800b764:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b768:	f360 0383 	bfi	r3, r0, #2, #2
 800b76c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  }

	  //flash
	  //flash
//	  wall_store_running(x,y);
}
 800b770:	bf00      	nop
 800b772:	3724      	adds	r7, #36	; 0x24
 800b774:	46bd      	mov	sp, r7
 800b776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77a:	4770      	bx	lr
 800b77c:	428c0000 	.word	0x428c0000
 800b780:	42b40000 	.word	0x42b40000
 800b784:	42c80000 	.word	0x42c80000
 800b788:	2000048c 	.word	0x2000048c

0800b78c <LeftHandJudge>:
	}while(flag);

}
//
//
void LeftHandJudge(char turn_mode){
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b082      	sub	sp, #8
 800b790:	af00      	add	r7, sp, #0
 800b792:	4603      	mov	r3, r0
 800b794:	71fb      	strb	r3, [r7, #7]
	/*--??--*/

	/*-=1-=1*/
    	  switch(Pos.Car){
 800b796:	4bae      	ldr	r3, [pc, #696]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b798:	78db      	ldrb	r3, [r3, #3]
 800b79a:	2b03      	cmp	r3, #3
 800b79c:	f200 81e1 	bhi.w	800bb62 <LeftHandJudge+0x3d6>
 800b7a0:	a201      	add	r2, pc, #4	; (adr r2, 800b7a8 <LeftHandJudge+0x1c>)
 800b7a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7a6:	bf00      	nop
 800b7a8:	0800b7b9 	.word	0x0800b7b9
 800b7ac:	0800b8a1 	.word	0x0800b8a1
 800b7b0:	0800b989 	.word	0x0800b989
 800b7b4:	0800ba7b 	.word	0x0800ba7b
    	  case north:

    		  if(Wall[Pos.X][Pos.Y].west == NOWALL){
 800b7b8:	4ba5      	ldr	r3, [pc, #660]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b7ba:	781b      	ldrb	r3, [r3, #0]
 800b7bc:	4618      	mov	r0, r3
 800b7be:	4ba4      	ldr	r3, [pc, #656]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b7c0:	785b      	ldrb	r3, [r3, #1]
 800b7c2:	4619      	mov	r1, r3
 800b7c4:	4aa3      	ldr	r2, [pc, #652]	; (800ba54 <LeftHandJudge+0x2c8>)
 800b7c6:	0103      	lsls	r3, r0, #4
 800b7c8:	440b      	add	r3, r1
 800b7ca:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800b7ce:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b7d2:	b2db      	uxtb	r3, r3
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d110      	bne.n	800b7fa <LeftHandJudge+0x6e>
    			  Pos.Dir = left;
 800b7d8:	4b9d      	ldr	r3, [pc, #628]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b7da:	2202      	movs	r2, #2
 800b7dc:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800b7de:	79fb      	ldrb	r3, [r7, #7]
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f7fe ff3b 	bl	800a65c <SelectAction>
    			  Pos.Car = west;
 800b7e6:	4b9a      	ldr	r3, [pc, #616]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b7e8:	2203      	movs	r2, #3
 800b7ea:	70da      	strb	r2, [r3, #3]
    		      Pos.X-=1;
 800b7ec:	4b98      	ldr	r3, [pc, #608]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b7ee:	781b      	ldrb	r3, [r3, #0]
 800b7f0:	3b01      	subs	r3, #1
 800b7f2:	b2da      	uxtb	r2, r3
 800b7f4:	4b96      	ldr	r3, [pc, #600]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b7f6:	701a      	strb	r2, [r3, #0]
    	       	  Pos.Y-=1;
    		  }



    		  break;
 800b7f8:	e1b4      	b.n	800bb64 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].north == NOWALL){
 800b7fa:	4b95      	ldr	r3, [pc, #596]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b7fc:	781b      	ldrb	r3, [r3, #0]
 800b7fe:	4618      	mov	r0, r3
 800b800:	4b93      	ldr	r3, [pc, #588]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b802:	785b      	ldrb	r3, [r3, #1]
 800b804:	4619      	mov	r1, r3
 800b806:	4a93      	ldr	r2, [pc, #588]	; (800ba54 <LeftHandJudge+0x2c8>)
 800b808:	0103      	lsls	r3, r0, #4
 800b80a:	440b      	add	r3, r1
 800b80c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800b810:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b814:	b2db      	uxtb	r3, r3
 800b816:	2b00      	cmp	r3, #0
 800b818:	d110      	bne.n	800b83c <LeftHandJudge+0xb0>
    			  Pos.Dir = front;
 800b81a:	4b8d      	ldr	r3, [pc, #564]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b81c:	2200      	movs	r2, #0
 800b81e:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800b820:	79fb      	ldrb	r3, [r7, #7]
 800b822:	4618      	mov	r0, r3
 800b824:	f7fe ff1a 	bl	800a65c <SelectAction>
    			  Pos.Car = north;
 800b828:	4b89      	ldr	r3, [pc, #548]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b82a:	2200      	movs	r2, #0
 800b82c:	70da      	strb	r2, [r3, #3]
    			  Pos.Y+=1;
 800b82e:	4b88      	ldr	r3, [pc, #544]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b830:	785b      	ldrb	r3, [r3, #1]
 800b832:	3301      	adds	r3, #1
 800b834:	b2da      	uxtb	r2, r3
 800b836:	4b86      	ldr	r3, [pc, #536]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b838:	705a      	strb	r2, [r3, #1]
    		  break;
 800b83a:	e193      	b.n	800bb64 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].east == NOWALL){
 800b83c:	4b84      	ldr	r3, [pc, #528]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b83e:	781b      	ldrb	r3, [r3, #0]
 800b840:	4618      	mov	r0, r3
 800b842:	4b83      	ldr	r3, [pc, #524]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b844:	785b      	ldrb	r3, [r3, #1]
 800b846:	4619      	mov	r1, r3
 800b848:	4a82      	ldr	r2, [pc, #520]	; (800ba54 <LeftHandJudge+0x2c8>)
 800b84a:	0103      	lsls	r3, r0, #4
 800b84c:	440b      	add	r3, r1
 800b84e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800b852:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b856:	b2db      	uxtb	r3, r3
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d110      	bne.n	800b87e <LeftHandJudge+0xf2>
    			  Pos.Dir = right;
 800b85c:	4b7c      	ldr	r3, [pc, #496]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b85e:	2201      	movs	r2, #1
 800b860:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800b862:	79fb      	ldrb	r3, [r7, #7]
 800b864:	4618      	mov	r0, r3
 800b866:	f7fe fef9 	bl	800a65c <SelectAction>
    	          Pos.Car = east;
 800b86a:	4b79      	ldr	r3, [pc, #484]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b86c:	2201      	movs	r2, #1
 800b86e:	70da      	strb	r2, [r3, #3]
    	          Pos.X+=1;
 800b870:	4b77      	ldr	r3, [pc, #476]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b872:	781b      	ldrb	r3, [r3, #0]
 800b874:	3301      	adds	r3, #1
 800b876:	b2da      	uxtb	r2, r3
 800b878:	4b75      	ldr	r3, [pc, #468]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b87a:	701a      	strb	r2, [r3, #0]
    		  break;
 800b87c:	e172      	b.n	800bb64 <LeftHandJudge+0x3d8>
    			  Pos.Dir = back;
 800b87e:	4b74      	ldr	r3, [pc, #464]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b880:	2203      	movs	r2, #3
 800b882:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800b884:	79fb      	ldrb	r3, [r7, #7]
 800b886:	4618      	mov	r0, r3
 800b888:	f7fe fee8 	bl	800a65c <SelectAction>
    	       	  Pos.Car = south;
 800b88c:	4b70      	ldr	r3, [pc, #448]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b88e:	2202      	movs	r2, #2
 800b890:	70da      	strb	r2, [r3, #3]
    	       	  Pos.Y-=1;
 800b892:	4b6f      	ldr	r3, [pc, #444]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b894:	785b      	ldrb	r3, [r3, #1]
 800b896:	3b01      	subs	r3, #1
 800b898:	b2da      	uxtb	r2, r3
 800b89a:	4b6d      	ldr	r3, [pc, #436]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b89c:	705a      	strb	r2, [r3, #1]
    		  break;
 800b89e:	e161      	b.n	800bb64 <LeftHandJudge+0x3d8>
    	  case east:
    		  if(Wall[Pos.X][Pos.Y].north== NOWALL){
 800b8a0:	4b6b      	ldr	r3, [pc, #428]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b8a2:	781b      	ldrb	r3, [r3, #0]
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	4b6a      	ldr	r3, [pc, #424]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b8a8:	785b      	ldrb	r3, [r3, #1]
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	4a69      	ldr	r2, [pc, #420]	; (800ba54 <LeftHandJudge+0x2c8>)
 800b8ae:	0103      	lsls	r3, r0, #4
 800b8b0:	440b      	add	r3, r1
 800b8b2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800b8b6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b8ba:	b2db      	uxtb	r3, r3
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d110      	bne.n	800b8e2 <LeftHandJudge+0x156>
    			  Pos.Dir = left;
 800b8c0:	4b63      	ldr	r3, [pc, #396]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b8c2:	2202      	movs	r2, #2
 800b8c4:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800b8c6:	79fb      	ldrb	r3, [r7, #7]
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	f7fe fec7 	bl	800a65c <SelectAction>
    			  Pos.Car = north;
 800b8ce:	4b60      	ldr	r3, [pc, #384]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	70da      	strb	r2, [r3, #3]
    			  Pos.Y+=1;
 800b8d4:	4b5e      	ldr	r3, [pc, #376]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b8d6:	785b      	ldrb	r3, [r3, #1]
 800b8d8:	3301      	adds	r3, #1
 800b8da:	b2da      	uxtb	r2, r3
 800b8dc:	4b5c      	ldr	r3, [pc, #368]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b8de:	705a      	strb	r2, [r3, #1]
    			  SelectAction(turn_mode);
      			  Pos.Car = west;
      		      Pos.X-=1;
    		  }

    		  break;
 800b8e0:	e140      	b.n	800bb64 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].east == NOWALL){
 800b8e2:	4b5b      	ldr	r3, [pc, #364]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b8e4:	781b      	ldrb	r3, [r3, #0]
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	4b59      	ldr	r3, [pc, #356]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b8ea:	785b      	ldrb	r3, [r3, #1]
 800b8ec:	4619      	mov	r1, r3
 800b8ee:	4a59      	ldr	r2, [pc, #356]	; (800ba54 <LeftHandJudge+0x2c8>)
 800b8f0:	0103      	lsls	r3, r0, #4
 800b8f2:	440b      	add	r3, r1
 800b8f4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800b8f8:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b8fc:	b2db      	uxtb	r3, r3
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d110      	bne.n	800b924 <LeftHandJudge+0x198>
    			  Pos.Dir = front;
 800b902:	4b53      	ldr	r3, [pc, #332]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b904:	2200      	movs	r2, #0
 800b906:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800b908:	79fb      	ldrb	r3, [r7, #7]
 800b90a:	4618      	mov	r0, r3
 800b90c:	f7fe fea6 	bl	800a65c <SelectAction>
    	          Pos.Car = east;
 800b910:	4b4f      	ldr	r3, [pc, #316]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b912:	2201      	movs	r2, #1
 800b914:	70da      	strb	r2, [r3, #3]
    	          Pos.X+=1;
 800b916:	4b4e      	ldr	r3, [pc, #312]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b918:	781b      	ldrb	r3, [r3, #0]
 800b91a:	3301      	adds	r3, #1
 800b91c:	b2da      	uxtb	r2, r3
 800b91e:	4b4c      	ldr	r3, [pc, #304]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b920:	701a      	strb	r2, [r3, #0]
    		  break;
 800b922:	e11f      	b.n	800bb64 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].south == NOWALL){
 800b924:	4b4a      	ldr	r3, [pc, #296]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b926:	781b      	ldrb	r3, [r3, #0]
 800b928:	4618      	mov	r0, r3
 800b92a:	4b49      	ldr	r3, [pc, #292]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b92c:	785b      	ldrb	r3, [r3, #1]
 800b92e:	4619      	mov	r1, r3
 800b930:	4a48      	ldr	r2, [pc, #288]	; (800ba54 <LeftHandJudge+0x2c8>)
 800b932:	0103      	lsls	r3, r0, #4
 800b934:	440b      	add	r3, r1
 800b936:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800b93a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800b93e:	b2db      	uxtb	r3, r3
 800b940:	2b00      	cmp	r3, #0
 800b942:	d110      	bne.n	800b966 <LeftHandJudge+0x1da>
    			  Pos.Dir = right;
 800b944:	4b42      	ldr	r3, [pc, #264]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b946:	2201      	movs	r2, #1
 800b948:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800b94a:	79fb      	ldrb	r3, [r7, #7]
 800b94c:	4618      	mov	r0, r3
 800b94e:	f7fe fe85 	bl	800a65c <SelectAction>
    	       	  Pos.Car = south;
 800b952:	4b3f      	ldr	r3, [pc, #252]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b954:	2202      	movs	r2, #2
 800b956:	70da      	strb	r2, [r3, #3]
    	       	  Pos.Y-=1;
 800b958:	4b3d      	ldr	r3, [pc, #244]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b95a:	785b      	ldrb	r3, [r3, #1]
 800b95c:	3b01      	subs	r3, #1
 800b95e:	b2da      	uxtb	r2, r3
 800b960:	4b3b      	ldr	r3, [pc, #236]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b962:	705a      	strb	r2, [r3, #1]
    		  break;
 800b964:	e0fe      	b.n	800bb64 <LeftHandJudge+0x3d8>
    			  Pos.Dir = back;
 800b966:	4b3a      	ldr	r3, [pc, #232]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b968:	2203      	movs	r2, #3
 800b96a:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800b96c:	79fb      	ldrb	r3, [r7, #7]
 800b96e:	4618      	mov	r0, r3
 800b970:	f7fe fe74 	bl	800a65c <SelectAction>
      			  Pos.Car = west;
 800b974:	4b36      	ldr	r3, [pc, #216]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b976:	2203      	movs	r2, #3
 800b978:	70da      	strb	r2, [r3, #3]
      		      Pos.X-=1;
 800b97a:	4b35      	ldr	r3, [pc, #212]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b97c:	781b      	ldrb	r3, [r3, #0]
 800b97e:	3b01      	subs	r3, #1
 800b980:	b2da      	uxtb	r2, r3
 800b982:	4b33      	ldr	r3, [pc, #204]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b984:	701a      	strb	r2, [r3, #0]
    		  break;
 800b986:	e0ed      	b.n	800bb64 <LeftHandJudge+0x3d8>
    	  case south:
    		  if(Wall[Pos.X][Pos.Y].east == NOWALL){
 800b988:	4b31      	ldr	r3, [pc, #196]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b98a:	781b      	ldrb	r3, [r3, #0]
 800b98c:	4618      	mov	r0, r3
 800b98e:	4b30      	ldr	r3, [pc, #192]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b990:	785b      	ldrb	r3, [r3, #1]
 800b992:	4619      	mov	r1, r3
 800b994:	4a2f      	ldr	r2, [pc, #188]	; (800ba54 <LeftHandJudge+0x2c8>)
 800b996:	0103      	lsls	r3, r0, #4
 800b998:	440b      	add	r3, r1
 800b99a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800b99e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b9a2:	b2db      	uxtb	r3, r3
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d110      	bne.n	800b9ca <LeftHandJudge+0x23e>
    			  Pos.Dir = left;
 800b9a8:	4b29      	ldr	r3, [pc, #164]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b9aa:	2202      	movs	r2, #2
 800b9ac:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800b9ae:	79fb      	ldrb	r3, [r7, #7]
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f7fe fe53 	bl	800a65c <SelectAction>
    	          Pos.Car = east;
 800b9b6:	4b26      	ldr	r3, [pc, #152]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b9b8:	2201      	movs	r2, #1
 800b9ba:	70da      	strb	r2, [r3, #3]
    	          Pos.X+=1;
 800b9bc:	4b24      	ldr	r3, [pc, #144]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b9be:	781b      	ldrb	r3, [r3, #0]
 800b9c0:	3301      	adds	r3, #1
 800b9c2:	b2da      	uxtb	r2, r3
 800b9c4:	4b22      	ldr	r3, [pc, #136]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b9c6:	701a      	strb	r2, [r3, #0]
    			  SelectAction(turn_mode);
      			  Pos.Car = north;
      			  Pos.Y+=1;
    		  }

    		  break;
 800b9c8:	e0cc      	b.n	800bb64 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].south == NOWALL){
 800b9ca:	4b21      	ldr	r3, [pc, #132]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b9cc:	781b      	ldrb	r3, [r3, #0]
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	4b1f      	ldr	r3, [pc, #124]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b9d2:	785b      	ldrb	r3, [r3, #1]
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	4a1f      	ldr	r2, [pc, #124]	; (800ba54 <LeftHandJudge+0x2c8>)
 800b9d8:	0103      	lsls	r3, r0, #4
 800b9da:	440b      	add	r3, r1
 800b9dc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800b9e0:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800b9e4:	b2db      	uxtb	r3, r3
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d110      	bne.n	800ba0c <LeftHandJudge+0x280>
    			  Pos.Dir = front;
 800b9ea:	4b19      	ldr	r3, [pc, #100]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800b9f0:	79fb      	ldrb	r3, [r7, #7]
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f7fe fe32 	bl	800a65c <SelectAction>
    	       	  Pos.Car = south;
 800b9f8:	4b15      	ldr	r3, [pc, #84]	; (800ba50 <LeftHandJudge+0x2c4>)
 800b9fa:	2202      	movs	r2, #2
 800b9fc:	70da      	strb	r2, [r3, #3]
    	       	  Pos.Y-=1;
 800b9fe:	4b14      	ldr	r3, [pc, #80]	; (800ba50 <LeftHandJudge+0x2c4>)
 800ba00:	785b      	ldrb	r3, [r3, #1]
 800ba02:	3b01      	subs	r3, #1
 800ba04:	b2da      	uxtb	r2, r3
 800ba06:	4b12      	ldr	r3, [pc, #72]	; (800ba50 <LeftHandJudge+0x2c4>)
 800ba08:	705a      	strb	r2, [r3, #1]
    		  break;
 800ba0a:	e0ab      	b.n	800bb64 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].west == NOWALL){
 800ba0c:	4b10      	ldr	r3, [pc, #64]	; (800ba50 <LeftHandJudge+0x2c4>)
 800ba0e:	781b      	ldrb	r3, [r3, #0]
 800ba10:	4618      	mov	r0, r3
 800ba12:	4b0f      	ldr	r3, [pc, #60]	; (800ba50 <LeftHandJudge+0x2c4>)
 800ba14:	785b      	ldrb	r3, [r3, #1]
 800ba16:	4619      	mov	r1, r3
 800ba18:	4a0e      	ldr	r2, [pc, #56]	; (800ba54 <LeftHandJudge+0x2c8>)
 800ba1a:	0103      	lsls	r3, r0, #4
 800ba1c:	440b      	add	r3, r1
 800ba1e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ba22:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800ba26:	b2db      	uxtb	r3, r3
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d115      	bne.n	800ba58 <LeftHandJudge+0x2cc>
    			  Pos.Dir = right;
 800ba2c:	4b08      	ldr	r3, [pc, #32]	; (800ba50 <LeftHandJudge+0x2c4>)
 800ba2e:	2201      	movs	r2, #1
 800ba30:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800ba32:	79fb      	ldrb	r3, [r7, #7]
 800ba34:	4618      	mov	r0, r3
 800ba36:	f7fe fe11 	bl	800a65c <SelectAction>
      			  Pos.Car = west;
 800ba3a:	4b05      	ldr	r3, [pc, #20]	; (800ba50 <LeftHandJudge+0x2c4>)
 800ba3c:	2203      	movs	r2, #3
 800ba3e:	70da      	strb	r2, [r3, #3]
      		      Pos.X-=1;
 800ba40:	4b03      	ldr	r3, [pc, #12]	; (800ba50 <LeftHandJudge+0x2c4>)
 800ba42:	781b      	ldrb	r3, [r3, #0]
 800ba44:	3b01      	subs	r3, #1
 800ba46:	b2da      	uxtb	r2, r3
 800ba48:	4b01      	ldr	r3, [pc, #4]	; (800ba50 <LeftHandJudge+0x2c4>)
 800ba4a:	701a      	strb	r2, [r3, #0]
    		  break;
 800ba4c:	e08a      	b.n	800bb64 <LeftHandJudge+0x3d8>
 800ba4e:	bf00      	nop
 800ba50:	20000000 	.word	0x20000000
 800ba54:	2000048c 	.word	0x2000048c
    			  Pos.Dir = back;
 800ba58:	4b44      	ldr	r3, [pc, #272]	; (800bb6c <LeftHandJudge+0x3e0>)
 800ba5a:	2203      	movs	r2, #3
 800ba5c:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800ba5e:	79fb      	ldrb	r3, [r7, #7]
 800ba60:	4618      	mov	r0, r3
 800ba62:	f7fe fdfb 	bl	800a65c <SelectAction>
      			  Pos.Car = north;
 800ba66:	4b41      	ldr	r3, [pc, #260]	; (800bb6c <LeftHandJudge+0x3e0>)
 800ba68:	2200      	movs	r2, #0
 800ba6a:	70da      	strb	r2, [r3, #3]
      			  Pos.Y+=1;
 800ba6c:	4b3f      	ldr	r3, [pc, #252]	; (800bb6c <LeftHandJudge+0x3e0>)
 800ba6e:	785b      	ldrb	r3, [r3, #1]
 800ba70:	3301      	adds	r3, #1
 800ba72:	b2da      	uxtb	r2, r3
 800ba74:	4b3d      	ldr	r3, [pc, #244]	; (800bb6c <LeftHandJudge+0x3e0>)
 800ba76:	705a      	strb	r2, [r3, #1]
    		  break;
 800ba78:	e074      	b.n	800bb64 <LeftHandJudge+0x3d8>
    	  case west:
    		  if(Wall[Pos.X][Pos.Y].south == NOWALL){
 800ba7a:	4b3c      	ldr	r3, [pc, #240]	; (800bb6c <LeftHandJudge+0x3e0>)
 800ba7c:	781b      	ldrb	r3, [r3, #0]
 800ba7e:	4618      	mov	r0, r3
 800ba80:	4b3a      	ldr	r3, [pc, #232]	; (800bb6c <LeftHandJudge+0x3e0>)
 800ba82:	785b      	ldrb	r3, [r3, #1]
 800ba84:	4619      	mov	r1, r3
 800ba86:	4a3a      	ldr	r2, [pc, #232]	; (800bb70 <LeftHandJudge+0x3e4>)
 800ba88:	0103      	lsls	r3, r0, #4
 800ba8a:	440b      	add	r3, r1
 800ba8c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ba90:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800ba94:	b2db      	uxtb	r3, r3
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d110      	bne.n	800babc <LeftHandJudge+0x330>
    			  Pos.Dir = left;
 800ba9a:	4b34      	ldr	r3, [pc, #208]	; (800bb6c <LeftHandJudge+0x3e0>)
 800ba9c:	2202      	movs	r2, #2
 800ba9e:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800baa0:	79fb      	ldrb	r3, [r7, #7]
 800baa2:	4618      	mov	r0, r3
 800baa4:	f7fe fdda 	bl	800a65c <SelectAction>
    	       	  Pos.Car = south;
 800baa8:	4b30      	ldr	r3, [pc, #192]	; (800bb6c <LeftHandJudge+0x3e0>)
 800baaa:	2202      	movs	r2, #2
 800baac:	70da      	strb	r2, [r3, #3]
    	       	  Pos.Y -= 1;
 800baae:	4b2f      	ldr	r3, [pc, #188]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bab0:	785b      	ldrb	r3, [r3, #1]
 800bab2:	3b01      	subs	r3, #1
 800bab4:	b2da      	uxtb	r2, r3
 800bab6:	4b2d      	ldr	r3, [pc, #180]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bab8:	705a      	strb	r2, [r3, #1]
    			  SelectAction(turn_mode);
    	          Pos.Car = east;
    	          Pos.X+=1;
    		  }

    		  break;
 800baba:	e053      	b.n	800bb64 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].west == NOWALL){
 800babc:	4b2b      	ldr	r3, [pc, #172]	; (800bb6c <LeftHandJudge+0x3e0>)
 800babe:	781b      	ldrb	r3, [r3, #0]
 800bac0:	4618      	mov	r0, r3
 800bac2:	4b2a      	ldr	r3, [pc, #168]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bac4:	785b      	ldrb	r3, [r3, #1]
 800bac6:	4619      	mov	r1, r3
 800bac8:	4a29      	ldr	r2, [pc, #164]	; (800bb70 <LeftHandJudge+0x3e4>)
 800baca:	0103      	lsls	r3, r0, #4
 800bacc:	440b      	add	r3, r1
 800bace:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bad2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bad6:	b2db      	uxtb	r3, r3
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d110      	bne.n	800bafe <LeftHandJudge+0x372>
    			  Pos.Dir = front;
 800badc:	4b23      	ldr	r3, [pc, #140]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bade:	2200      	movs	r2, #0
 800bae0:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bae2:	79fb      	ldrb	r3, [r7, #7]
 800bae4:	4618      	mov	r0, r3
 800bae6:	f7fe fdb9 	bl	800a65c <SelectAction>
    			  Pos.Car = west;
 800baea:	4b20      	ldr	r3, [pc, #128]	; (800bb6c <LeftHandJudge+0x3e0>)
 800baec:	2203      	movs	r2, #3
 800baee:	70da      	strb	r2, [r3, #3]
    		      Pos.X-=1;
 800baf0:	4b1e      	ldr	r3, [pc, #120]	; (800bb6c <LeftHandJudge+0x3e0>)
 800baf2:	781b      	ldrb	r3, [r3, #0]
 800baf4:	3b01      	subs	r3, #1
 800baf6:	b2da      	uxtb	r2, r3
 800baf8:	4b1c      	ldr	r3, [pc, #112]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bafa:	701a      	strb	r2, [r3, #0]
    		  break;
 800bafc:	e032      	b.n	800bb64 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].north == NOWALL){
 800bafe:	4b1b      	ldr	r3, [pc, #108]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bb00:	781b      	ldrb	r3, [r3, #0]
 800bb02:	4618      	mov	r0, r3
 800bb04:	4b19      	ldr	r3, [pc, #100]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bb06:	785b      	ldrb	r3, [r3, #1]
 800bb08:	4619      	mov	r1, r3
 800bb0a:	4a19      	ldr	r2, [pc, #100]	; (800bb70 <LeftHandJudge+0x3e4>)
 800bb0c:	0103      	lsls	r3, r0, #4
 800bb0e:	440b      	add	r3, r1
 800bb10:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bb14:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bb18:	b2db      	uxtb	r3, r3
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d110      	bne.n	800bb40 <LeftHandJudge+0x3b4>
    			  Pos.Dir = right;
 800bb1e:	4b13      	ldr	r3, [pc, #76]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bb20:	2201      	movs	r2, #1
 800bb22:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bb24:	79fb      	ldrb	r3, [r7, #7]
 800bb26:	4618      	mov	r0, r3
 800bb28:	f7fe fd98 	bl	800a65c <SelectAction>
      			  Pos.Car = north;
 800bb2c:	4b0f      	ldr	r3, [pc, #60]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bb2e:	2200      	movs	r2, #0
 800bb30:	70da      	strb	r2, [r3, #3]
      			  Pos.Y+=1;
 800bb32:	4b0e      	ldr	r3, [pc, #56]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bb34:	785b      	ldrb	r3, [r3, #1]
 800bb36:	3301      	adds	r3, #1
 800bb38:	b2da      	uxtb	r2, r3
 800bb3a:	4b0c      	ldr	r3, [pc, #48]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bb3c:	705a      	strb	r2, [r3, #1]
    		  break;
 800bb3e:	e011      	b.n	800bb64 <LeftHandJudge+0x3d8>
    			  Pos.Dir = back;
 800bb40:	4b0a      	ldr	r3, [pc, #40]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bb42:	2203      	movs	r2, #3
 800bb44:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bb46:	79fb      	ldrb	r3, [r7, #7]
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f7fe fd87 	bl	800a65c <SelectAction>
    	          Pos.Car = east;
 800bb4e:	4b07      	ldr	r3, [pc, #28]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bb50:	2201      	movs	r2, #1
 800bb52:	70da      	strb	r2, [r3, #3]
    	          Pos.X+=1;
 800bb54:	4b05      	ldr	r3, [pc, #20]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bb56:	781b      	ldrb	r3, [r3, #0]
 800bb58:	3301      	adds	r3, #1
 800bb5a:	b2da      	uxtb	r2, r3
 800bb5c:	4b03      	ldr	r3, [pc, #12]	; (800bb6c <LeftHandJudge+0x3e0>)
 800bb5e:	701a      	strb	r2, [r3, #0]
    		  break;
 800bb60:	e000      	b.n	800bb64 <LeftHandJudge+0x3d8>
    	  default:
    		  break;
 800bb62:	bf00      	nop
    	  }//swtich end
}
 800bb64:	bf00      	nop
 800bb66:	3708      	adds	r7, #8
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}
 800bb6c:	20000000 	.word	0x20000000
 800bb70:	2000048c 	.word	0x2000048c

0800bb74 <InitExplore>:
#include "Flash.h"
#include "Interrupt.h"
#include "Debug.h"

void InitExplore()
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	af00      	add	r7, sp, #0
	PIDReset(A_VELO_PID);

	HAL_Delay(500);
#else
	//
	Motor_PWM_Start();
 800bb78:	f002 fb70 	bl	800e25c <Motor_PWM_Start>
	EncoderStart(); //
 800bb7c:	f002 fa74 	bl	800e068 <EncoderStart>
	EmitterON();
 800bb80:	f002 fa92 	bl	800e0a8 <EmitterON>
	ADCStart();
 800bb84:	f002 f8f0 	bl	800dd68 <ADCStart>
	IMU_init();
 800bb88:	f002 fa44 	bl	800e014 <IMU_init>
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800bb8c:	2100      	movs	r1, #0
 800bb8e:	2004      	movs	r0, #4
 800bb90:	f000 fb76 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800bb94:	2100      	movs	r1, #0
 800bb96:	2005      	movs	r0, #5
 800bb98:	f000 fb72 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bb9c:	2100      	movs	r1, #0
 800bb9e:	2002      	movs	r0, #2
 800bba0:	f000 fb6e 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bba4:	2100      	movs	r1, #0
 800bba6:	2003      	movs	r0, #3
 800bba8:	f000 fb6a 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800bbac:	2100      	movs	r1, #0
 800bbae:	2001      	movs	r0, #1
 800bbb0:	f000 fb66 	bl	800c280 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800bbb4:	2100      	movs	r1, #0
 800bbb6:	2000      	movs	r0, #0
 800bbb8:	f000 fb62 	bl	800c280 <PIDChangeFlag>


	Load_Gain();
 800bbbc:	f7fe ff28 	bl	800aa10 <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800bbc0:	f247 512f 	movw	r1, #29999	; 0x752f
 800bbc4:	4826      	ldr	r0, [pc, #152]	; (800bc60 <InitExplore+0xec>)
 800bbc6:	f7fe fd87 	bl	800a6d8 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800bbca:	f247 512f 	movw	r1, #29999	; 0x752f
 800bbce:	4825      	ldr	r0, [pc, #148]	; (800bc64 <InitExplore+0xf0>)
 800bbd0:	f7fe fd82 	bl	800a6d8 <InitPulse>

	//
	HAL_TIM_Base_Start_IT(&htim1);
 800bbd4:	4824      	ldr	r0, [pc, #144]	; (800bc68 <InitExplore+0xf4>)
 800bbd6:	f005 fe8e 	bl	80118f6 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800bbda:	4824      	ldr	r0, [pc, #144]	; (800bc6c <InitExplore+0xf8>)
 800bbdc:	f005 fe8b 	bl	80118f6 <HAL_TIM_Base_Start_IT>
	//
	//

	TargetVelocity[BODY] = 0;
 800bbe0:	4b23      	ldr	r3, [pc, #140]	; (800bc70 <InitExplore+0xfc>)
 800bbe2:	f04f 0200 	mov.w	r2, #0
 800bbe6:	609a      	str	r2, [r3, #8]
	TargetAngularV = 0;
 800bbe8:	4b22      	ldr	r3, [pc, #136]	; (800bc74 <InitExplore+0x100>)
 800bbea:	f04f 0200 	mov.w	r2, #0
 800bbee:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800bbf0:	4b21      	ldr	r3, [pc, #132]	; (800bc78 <InitExplore+0x104>)
 800bbf2:	f04f 0200 	mov.w	r2, #0
 800bbf6:	601a      	str	r2, [r3, #0]
	AngularAcceleration = 0;
 800bbf8:	4b20      	ldr	r3, [pc, #128]	; (800bc7c <InitExplore+0x108>)
 800bbfa:	f04f 0200 	mov.w	r2, #0
 800bbfe:	601a      	str	r2, [r3, #0]
	TotalPulse[LEFT] = 0;
 800bc00:	4b1f      	ldr	r3, [pc, #124]	; (800bc80 <InitExplore+0x10c>)
 800bc02:	2200      	movs	r2, #0
 800bc04:	601a      	str	r2, [r3, #0]
	TotalPulse[RIGHT] = 0;
 800bc06:	4b1e      	ldr	r3, [pc, #120]	; (800bc80 <InitExplore+0x10c>)
 800bc08:	2200      	movs	r2, #0
 800bc0a:	605a      	str	r2, [r3, #4]
	TotalPulse[BODY] = 0;
 800bc0c:	4b1c      	ldr	r3, [pc, #112]	; (800bc80 <InitExplore+0x10c>)
 800bc0e:	2200      	movs	r2, #0
 800bc10:	609a      	str	r2, [r3, #8]

	//
	//IMU_Calib();	//HAL_Delay

	TargetPhoto[SL] = Photo[SL];
 800bc12:	4b1c      	ldr	r3, [pc, #112]	; (800bc84 <InitExplore+0x110>)
 800bc14:	689b      	ldr	r3, [r3, #8]
 800bc16:	4a1c      	ldr	r2, [pc, #112]	; (800bc88 <InitExplore+0x114>)
 800bc18:	6093      	str	r3, [r2, #8]
	TargetPhoto[SR] = Photo[SR];
 800bc1a:	4b1a      	ldr	r3, [pc, #104]	; (800bc84 <InitExplore+0x110>)
 800bc1c:	685b      	ldr	r3, [r3, #4]
 800bc1e:	4a1a      	ldr	r2, [pc, #104]	; (800bc88 <InitExplore+0x114>)
 800bc20:	6053      	str	r3, [r2, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800bc22:	4b19      	ldr	r3, [pc, #100]	; (800bc88 <InitExplore+0x114>)
 800bc24:	ed93 7a02 	vldr	s14, [r3, #8]
 800bc28:	4b17      	ldr	r3, [pc, #92]	; (800bc88 <InitExplore+0x114>)
 800bc2a:	edd3 7a01 	vldr	s15, [r3, #4]
 800bc2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bc32:	4b16      	ldr	r3, [pc, #88]	; (800bc8c <InitExplore+0x118>)
 800bc34:	edc3 7a00 	vstr	s15, [r3]

	PIDReset(L_VELO_PID);
 800bc38:	2004      	movs	r0, #4
 800bc3a:	f000 fb37 	bl	800c2ac <PIDReset>
	PIDReset(R_VELO_PID);
 800bc3e:	2005      	movs	r0, #5
 800bc40:	f000 fb34 	bl	800c2ac <PIDReset>

	PIDReset(A_VELO_PID);
 800bc44:	2000      	movs	r0, #0
 800bc46:	f000 fb31 	bl	800c2ac <PIDReset>
	PIDReset(L_WALL_PID);
 800bc4a:	2002      	movs	r0, #2
 800bc4c:	f000 fb2e 	bl	800c2ac <PIDReset>
	PIDReset(R_WALL_PID);
 800bc50:	2003      	movs	r0, #3
 800bc52:	f000 fb2b 	bl	800c2ac <PIDReset>
	PIDReset(D_WALL_PID);
 800bc56:	2001      	movs	r0, #1
 800bc58:	f000 fb28 	bl	800c2ac <PIDReset>

#endif
}
 800bc5c:	bf00      	nop
 800bc5e:	bd80      	pop	{r7, pc}
 800bc60:	40000424 	.word	0x40000424
 800bc64:	40000824 	.word	0x40000824
 800bc68:	20000914 	.word	0x20000914
 800bc6c:	2000068c 	.word	0x2000068c
 800bc70:	200003e8 	.word	0x200003e8
 800bc74:	200003f8 	.word	0x200003f8
 800bc78:	2000041c 	.word	0x2000041c
 800bc7c:	20000418 	.word	0x20000418
 800bc80:	20000424 	.word	0x20000424
 800bc84:	20000448 	.word	0x20000448
 800bc88:	20000468 	.word	0x20000468
 800bc8c:	20000410 	.word	0x20000410

0800bc90 <Debug>:
void Debug()
{
 800bc90:	b590      	push	{r4, r7, lr}
 800bc92:	b0a1      	sub	sp, #132	; 0x84
 800bc94:	af00      	add	r7, sp, #0
//	while(1)
//	{
//
//	}
#if 1
	InitExplore();
 800bc96:	f7ff ff6d 	bl	800bb74 <InitExplore>
	InitPosition();
 800bc9a:	f7fd f8ad 	bl	8008df8 <InitPosition>
	wall_init();
 800bc9e:	f7ff fbe9 	bl	800b474 <wall_init>

	TotalPulse[RIGHT] = 0;
 800bca2:	4b51      	ldr	r3, [pc, #324]	; (800bde8 <Debug+0x158>)
 800bca4:	2200      	movs	r2, #0
 800bca6:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bca8:	4b4f      	ldr	r3, [pc, #316]	; (800bde8 <Debug+0x158>)
 800bcaa:	2200      	movs	r2, #0
 800bcac:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800bcae:	4b4e      	ldr	r3, [pc, #312]	; (800bde8 <Debug+0x158>)
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	609a      	str	r2, [r3, #8]
	//
	//while 
	//x,y,dir,sbrl, x2,y2,dir2,sbrl2
//void ChangeNowStatus()

	PIDChangeFlag(L_VELO_PID, 1);
 800bcb4:	2101      	movs	r1, #1
 800bcb6:	2004      	movs	r0, #4
 800bcb8:	f000 fae2 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bcbc:	2101      	movs	r1, #1
 800bcbe:	2005      	movs	r0, #5
 800bcc0:	f000 fade 	bl	800c280 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800bcc4:	4b48      	ldr	r3, [pc, #288]	; (800bde8 <Debug+0x158>)
 800bcc6:	6899      	ldr	r1, [r3, #8]
 800bcc8:	4b47      	ldr	r3, [pc, #284]	; (800bde8 <Debug+0x158>)
 800bcca:	681a      	ldr	r2, [r3, #0]
 800bccc:	4b46      	ldr	r3, [pc, #280]	; (800bde8 <Debug+0x158>)
 800bcce:	685b      	ldr	r3, [r3, #4]
 800bcd0:	4846      	ldr	r0, [pc, #280]	; (800bdec <Debug+0x15c>)
 800bcd2:	f008 fd97 	bl	8014804 <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bcd6:	2100      	movs	r1, #0
 800bcd8:	2001      	movs	r0, #1
 800bcda:	f000 fad1 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bcde:	2100      	movs	r1, #0
 800bce0:	2002      	movs	r0, #2
 800bce2:	f000 facd 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bce6:	2100      	movs	r1, #0
 800bce8:	2003      	movs	r0, #3
 800bcea:	f000 fac9 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 0);
 800bcee:	2100      	movs	r1, #0
 800bcf0:	2000      	movs	r0, #0
 800bcf2:	f000 fac5 	bl	800c280 <PIDChangeFlag>
	ExploreVelocity=0;
 800bcf6:	4b3e      	ldr	r3, [pc, #248]	; (800bdf0 <Debug+0x160>)
 800bcf8:	f04f 0200 	mov.w	r2, #0
 800bcfc:	601a      	str	r2, [r3, #0]
	ChangeLED(3);
 800bcfe:	2003      	movs	r0, #3
 800bd00:	f002 f9ee 	bl	800e0e0 <ChangeLED>
//	{
//		printf("zg:%f, double:%lf\r\n",(float)zg, AngularV);//, double:%lf\r\n");
//	}

	//
	ExploreVelocity=180;
 800bd04:	4b3a      	ldr	r3, [pc, #232]	; (800bdf0 <Debug+0x160>)
 800bd06:	4a3b      	ldr	r2, [pc, #236]	; (800bdf4 <Debug+0x164>)
 800bd08:	601a      	str	r2, [r3, #0]
	t = 0;
 800bd0a:	4b3b      	ldr	r3, [pc, #236]	; (800bdf8 <Debug+0x168>)
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	601a      	str	r2, [r3, #0]
	timer1=0;
 800bd10:	4b3a      	ldr	r3, [pc, #232]	; (800bdfc <Debug+0x16c>)
 800bd12:	2200      	movs	r2, #0
 800bd14:	601a      	str	r2, [r3, #0]
	timer8=0;
 800bd16:	4b3a      	ldr	r3, [pc, #232]	; (800be00 <Debug+0x170>)
 800bd18:	2200      	movs	r2, #0
 800bd1a:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
	Decel(45,0);
	HAL_Delay(30000);
#endif
	//
	for(int i=0; i < 30; i+=3)//Photo[FR] < 250)
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bd20:	e043      	b.n	800bdaa <Debug+0x11a>
	{
		ChangeLED(7);
 800bd22:	2007      	movs	r0, #7
 800bd24:	f002 f9dc 	bl	800e0e0 <ChangeLED>
		Pos.Car = north;
 800bd28:	4b36      	ldr	r3, [pc, #216]	; (800be04 <Debug+0x174>)
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	70da      	strb	r2, [r3, #3]
		Pos.Dir = back;
 800bd2e:	4b35      	ldr	r3, [pc, #212]	; (800be04 <Debug+0x174>)
 800bd30:	2203      	movs	r2, #3
 800bd32:	709a      	strb	r2, [r3, #2]
		theta_log[i] = Angle;
 800bd34:	4b34      	ldr	r3, [pc, #208]	; (800be08 <Debug+0x178>)
 800bd36:	681a      	ldr	r2, [r3, #0]
 800bd38:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bd3a:	009b      	lsls	r3, r3, #2
 800bd3c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800bd40:	440b      	add	r3, r1
 800bd42:	3b80      	subs	r3, #128	; 0x80
 800bd44:	601a      	str	r2, [r3, #0]

		Rotate(90,M_PI);
 800bd46:	eddf 0a31 	vldr	s1, [pc, #196]	; 800be0c <Debug+0x17c>
 800bd4a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800be10 <Debug+0x180>
 800bd4e:	f7fd fdb3 	bl	80098b8 <Rotate>
		theta_log[i+1] = Angle;
 800bd52:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bd54:	3301      	adds	r3, #1
 800bd56:	4a2c      	ldr	r2, [pc, #176]	; (800be08 <Debug+0x178>)
 800bd58:	6812      	ldr	r2, [r2, #0]
 800bd5a:	009b      	lsls	r3, r3, #2
 800bd5c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800bd60:	440b      	add	r3, r1
 800bd62:	3b80      	subs	r3, #128	; 0x80
 800bd64:	601a      	str	r2, [r3, #0]

		HAL_Delay(100);
 800bd66:	2064      	movs	r0, #100	; 0x64
 800bd68:	f002 fbac 	bl	800e4c4 <HAL_Delay>
		theta_log[i+2] = Angle;
 800bd6c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bd6e:	3302      	adds	r3, #2
 800bd70:	4a25      	ldr	r2, [pc, #148]	; (800be08 <Debug+0x178>)
 800bd72:	6812      	ldr	r2, [r2, #0]
 800bd74:	009b      	lsls	r3, r3, #2
 800bd76:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800bd7a:	440b      	add	r3, r1
 800bd7c:	3b80      	subs	r3, #128	; 0x80
 800bd7e:	601a      	str	r2, [r3, #0]
		ChangeLED(0);
 800bd80:	2000      	movs	r0, #0
 800bd82:	f002 f9ad 	bl	800e0e0 <ChangeLED>
		Pos.Car = north;
 800bd86:	4b1f      	ldr	r3, [pc, #124]	; (800be04 <Debug+0x174>)
 800bd88:	2200      	movs	r2, #0
 800bd8a:	70da      	strb	r2, [r3, #3]
		Pos.Dir = back;
 800bd8c:	4b1d      	ldr	r3, [pc, #116]	; (800be04 <Debug+0x174>)
 800bd8e:	2203      	movs	r2, #3
 800bd90:	709a      	strb	r2, [r3, #2]
		Rotate(90,-M_PI);
 800bd92:	eddf 0a20 	vldr	s1, [pc, #128]	; 800be14 <Debug+0x184>
 800bd96:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 800be10 <Debug+0x180>
 800bd9a:	f7fd fd8d 	bl	80098b8 <Rotate>
		HAL_Delay(100);
 800bd9e:	2064      	movs	r0, #100	; 0x64
 800bda0:	f002 fb90 	bl	800e4c4 <HAL_Delay>
	for(int i=0; i < 30; i+=3)//Photo[FR] < 250)
 800bda4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bda6:	3303      	adds	r3, #3
 800bda8:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bdaa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bdac:	2b1d      	cmp	r3, #29
 800bdae:	ddb8      	ble.n	800bd22 <Debug+0x92>
		//theta_log[i] = Angle;
	}

	while(1)
	{
		for(int i=0; i < 30; i++)
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	67bb      	str	r3, [r7, #120]	; 0x78
 800bdb4:	e014      	b.n	800bde0 <Debug+0x150>
		{
			printf("%d : %f\r\n",i,theta_log[i]);
 800bdb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bdb8:	009b      	lsls	r3, r3, #2
 800bdba:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800bdbe:	4413      	add	r3, r2
 800bdc0:	3b80      	subs	r3, #128	; 0x80
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	f7fc faf7 	bl	80083b8 <__aeabi_f2d>
 800bdca:	4603      	mov	r3, r0
 800bdcc:	460c      	mov	r4, r1
 800bdce:	461a      	mov	r2, r3
 800bdd0:	4623      	mov	r3, r4
 800bdd2:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800bdd4:	4810      	ldr	r0, [pc, #64]	; (800be18 <Debug+0x188>)
 800bdd6:	f008 fd15 	bl	8014804 <iprintf>
		for(int i=0; i < 30; i++)
 800bdda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bddc:	3301      	adds	r3, #1
 800bdde:	67bb      	str	r3, [r7, #120]	; 0x78
 800bde0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bde2:	2b1d      	cmp	r3, #29
 800bde4:	dde7      	ble.n	800bdb6 <Debug+0x126>
 800bde6:	e7e3      	b.n	800bdb0 <Debug+0x120>
 800bde8:	20000424 	.word	0x20000424
 800bdec:	08018d50 	.word	0x08018d50
 800bdf0:	20000458 	.word	0x20000458
 800bdf4:	43340000 	.word	0x43340000
 800bdf8:	200003dc 	.word	0x200003dc
 800bdfc:	200003e4 	.word	0x200003e4
 800be00:	200003e0 	.word	0x200003e0
 800be04:	20000000 	.word	0x20000000
 800be08:	20000258 	.word	0x20000258
 800be0c:	40490fdb 	.word	0x40490fdb
 800be10:	42b40000 	.word	0x42b40000
 800be14:	c0490fdb 	.word	0xc0490fdb
 800be18:	08018d84 	.word	0x08018d84

0800be1c <ParameterSetting>:
		printf("SL:%f, SR:%f, FL:%f, FR:%f\r\n",Photo[SL],Photo[SR],Photo[FL],Photo[FR]);
	}
#endif
}
void ParameterSetting()
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	af00      	add	r7, sp, #0
	Load_Gain();
 800be20:	f7fe fdf6 	bl	800aa10 <Load_Gain>
	Change_Gain();
 800be24:	f7fe feb0 	bl	800ab88 <Change_Gain>

}
 800be28:	bf00      	nop
 800be2a:	bd80      	pop	{r7, pc}

0800be2c <GainTestLWall>:


void GainTestLWall()
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	af00      	add	r7, sp, #0
	InitExplore();
 800be30:	f7ff fea0 	bl	800bb74 <InitExplore>
	InitPosition();
 800be34:	f7fc ffe0 	bl	8008df8 <InitPosition>
	wall_init();
 800be38:	f7ff fb1c 	bl	800b474 <wall_init>
	TotalPulse[RIGHT] = 0;
 800be3c:	4b12      	ldr	r3, [pc, #72]	; (800be88 <GainTestLWall+0x5c>)
 800be3e:	2200      	movs	r2, #0
 800be40:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800be42:	4b11      	ldr	r3, [pc, #68]	; (800be88 <GainTestLWall+0x5c>)
 800be44:	2200      	movs	r2, #0
 800be46:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800be48:	4b0f      	ldr	r3, [pc, #60]	; (800be88 <GainTestLWall+0x5c>)
 800be4a:	2200      	movs	r2, #0
 800be4c:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800be4e:	2101      	movs	r1, #1
 800be50:	2004      	movs	r0, #4
 800be52:	f000 fa15 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800be56:	2101      	movs	r1, #1
 800be58:	2005      	movs	r0, #5
 800be5a:	f000 fa11 	bl	800c280 <PIDChangeFlag>
	//PIDChangeFlagStraight(L_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800be5e:	2100      	movs	r1, #0
 800be60:	2001      	movs	r0, #1
 800be62:	f000 fa0d 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 1);
 800be66:	2101      	movs	r1, #1
 800be68:	2002      	movs	r0, #2
 800be6a:	f000 fa09 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800be6e:	2100      	movs	r1, #0
 800be70:	2003      	movs	r0, #3
 800be72:	f000 fa05 	bl	800c280 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800be76:	4b05      	ldr	r3, [pc, #20]	; (800be8c <GainTestLWall+0x60>)
 800be78:	f04f 0200 	mov.w	r2, #0
 800be7c:	601a      	str	r2, [r3, #0]
	ChangeLED(4);
 800be7e:	2004      	movs	r0, #4
 800be80:	f002 f92e 	bl	800e0e0 <ChangeLED>
	while(1)
 800be84:	e7fe      	b.n	800be84 <GainTestLWall+0x58>
 800be86:	bf00      	nop
 800be88:	20000424 	.word	0x20000424
 800be8c:	20000458 	.word	0x20000458

0800be90 <GainTestRWall>:
	{

	}
}
void GainTestRWall()
{
 800be90:	b580      	push	{r7, lr}
 800be92:	af00      	add	r7, sp, #0
	InitExplore();
 800be94:	f7ff fe6e 	bl	800bb74 <InitExplore>
	InitPosition();
 800be98:	f7fc ffae 	bl	8008df8 <InitPosition>
	wall_init();
 800be9c:	f7ff faea 	bl	800b474 <wall_init>
	TotalPulse[RIGHT] = 0;
 800bea0:	4b12      	ldr	r3, [pc, #72]	; (800beec <GainTestRWall+0x5c>)
 800bea2:	2200      	movs	r2, #0
 800bea4:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bea6:	4b11      	ldr	r3, [pc, #68]	; (800beec <GainTestRWall+0x5c>)
 800bea8:	2200      	movs	r2, #0
 800beaa:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800beac:	4b0f      	ldr	r3, [pc, #60]	; (800beec <GainTestRWall+0x5c>)
 800beae:	2200      	movs	r2, #0
 800beb0:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800beb2:	2101      	movs	r1, #1
 800beb4:	2004      	movs	r0, #4
 800beb6:	f000 f9e3 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800beba:	2101      	movs	r1, #1
 800bebc:	2005      	movs	r0, #5
 800bebe:	f000 f9df 	bl	800c280 <PIDChangeFlag>
	//PIDChangeFlagStraight(R_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bec2:	2100      	movs	r1, #0
 800bec4:	2001      	movs	r0, #1
 800bec6:	f000 f9db 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800beca:	2100      	movs	r1, #0
 800becc:	2002      	movs	r0, #2
 800bece:	f000 f9d7 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 1);
 800bed2:	2101      	movs	r1, #1
 800bed4:	2003      	movs	r0, #3
 800bed6:	f000 f9d3 	bl	800c280 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800beda:	4b05      	ldr	r3, [pc, #20]	; (800bef0 <GainTestRWall+0x60>)
 800bedc:	f04f 0200 	mov.w	r2, #0
 800bee0:	601a      	str	r2, [r3, #0]
	ChangeLED(1);
 800bee2:	2001      	movs	r0, #1
 800bee4:	f002 f8fc 	bl	800e0e0 <ChangeLED>
	while(1)
 800bee8:	e7fe      	b.n	800bee8 <GainTestRWall+0x58>
 800beea:	bf00      	nop
 800beec:	20000424 	.word	0x20000424
 800bef0:	20000458 	.word	0x20000458

0800bef4 <GainTestDWall>:
	{

	}
}
void GainTestDWall()
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	af00      	add	r7, sp, #0
	InitExplore();
 800bef8:	f7ff fe3c 	bl	800bb74 <InitExplore>
	InitPosition();
 800befc:	f7fc ff7c 	bl	8008df8 <InitPosition>
	wall_init();
 800bf00:	f7ff fab8 	bl	800b474 <wall_init>
	TotalPulse[RIGHT] = 0;
 800bf04:	4b12      	ldr	r3, [pc, #72]	; (800bf50 <GainTestDWall+0x5c>)
 800bf06:	2200      	movs	r2, #0
 800bf08:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bf0a:	4b11      	ldr	r3, [pc, #68]	; (800bf50 <GainTestDWall+0x5c>)
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800bf10:	4b0f      	ldr	r3, [pc, #60]	; (800bf50 <GainTestDWall+0x5c>)
 800bf12:	2200      	movs	r2, #0
 800bf14:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800bf16:	2101      	movs	r1, #1
 800bf18:	2004      	movs	r0, #4
 800bf1a:	f000 f9b1 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bf1e:	2101      	movs	r1, #1
 800bf20:	2005      	movs	r0, #5
 800bf22:	f000 f9ad 	bl	800c280 <PIDChangeFlag>
	//PIDChangeFlagStraight(D_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 1);
 800bf26:	2101      	movs	r1, #1
 800bf28:	2001      	movs	r0, #1
 800bf2a:	f000 f9a9 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bf2e:	2100      	movs	r1, #0
 800bf30:	2002      	movs	r0, #2
 800bf32:	f000 f9a5 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bf36:	2100      	movs	r1, #0
 800bf38:	2003      	movs	r0, #3
 800bf3a:	f000 f9a1 	bl	800c280 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800bf3e:	4b05      	ldr	r3, [pc, #20]	; (800bf54 <GainTestDWall+0x60>)
 800bf40:	f04f 0200 	mov.w	r2, #0
 800bf44:	601a      	str	r2, [r3, #0]
	ChangeLED(2);
 800bf46:	2002      	movs	r0, #2
 800bf48:	f002 f8ca 	bl	800e0e0 <ChangeLED>
	while(1)
 800bf4c:	e7fe      	b.n	800bf4c <GainTestDWall+0x58>
 800bf4e:	bf00      	nop
 800bf50:	20000424 	.word	0x20000424
 800bf54:	20000458 	.word	0x20000458

0800bf58 <GainTestAVelo>:

	}
}

void GainTestAVelo()
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	af00      	add	r7, sp, #0
	InitExplore();
 800bf5c:	f7ff fe0a 	bl	800bb74 <InitExplore>
	InitPosition();
 800bf60:	f7fc ff4a 	bl	8008df8 <InitPosition>
	wall_init();
 800bf64:	f7ff fa86 	bl	800b474 <wall_init>
	TotalPulse[RIGHT] = 0;
 800bf68:	4b14      	ldr	r3, [pc, #80]	; (800bfbc <GainTestAVelo+0x64>)
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bf6e:	4b13      	ldr	r3, [pc, #76]	; (800bfbc <GainTestAVelo+0x64>)
 800bf70:	2200      	movs	r2, #0
 800bf72:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800bf74:	4b11      	ldr	r3, [pc, #68]	; (800bfbc <GainTestAVelo+0x64>)
 800bf76:	2200      	movs	r2, #0
 800bf78:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800bf7a:	2101      	movs	r1, #1
 800bf7c:	2004      	movs	r0, #4
 800bf7e:	f000 f97f 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bf82:	2101      	movs	r1, #1
 800bf84:	2005      	movs	r0, #5
 800bf86:	f000 f97b 	bl	800c280 <PIDChangeFlag>
	//PIDChangeFlagStraight(A_VELO_PID);
	PIDChangeFlag(A_VELO_PID, 1);
 800bf8a:	2101      	movs	r1, #1
 800bf8c:	2000      	movs	r0, #0
 800bf8e:	f000 f977 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800bf92:	2100      	movs	r1, #0
 800bf94:	2001      	movs	r0, #1
 800bf96:	f000 f973 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bf9a:	2100      	movs	r1, #0
 800bf9c:	2002      	movs	r0, #2
 800bf9e:	f000 f96f 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bfa2:	2100      	movs	r1, #0
 800bfa4:	2003      	movs	r0, #3
 800bfa6:	f000 f96b 	bl	800c280 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800bfaa:	4b05      	ldr	r3, [pc, #20]	; (800bfc0 <GainTestAVelo+0x68>)
 800bfac:	f04f 0200 	mov.w	r2, #0
 800bfb0:	601a      	str	r2, [r3, #0]
	ChangeLED(5);
 800bfb2:	2005      	movs	r0, #5
 800bfb4:	f002 f894 	bl	800e0e0 <ChangeLED>
	while(1)
 800bfb8:	e7fe      	b.n	800bfb8 <GainTestAVelo+0x60>
 800bfba:	bf00      	nop
 800bfbc:	20000424 	.word	0x20000424
 800bfc0:	20000458 	.word	0x20000458

0800bfc4 <WritingFree>:
	{

	}
}
void WritingFree()
{
 800bfc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bfc8:	b086      	sub	sp, #24
 800bfca:	af06      	add	r7, sp, #24

	InitExplore();
 800bfcc:	f7ff fdd2 	bl	800bb74 <InitExplore>

	printf("3\r\n");
 800bfd0:	4838      	ldr	r0, [pc, #224]	; (800c0b4 <WritingFree+0xf0>)
 800bfd2:	f008 fc8b 	bl	80148ec <puts>
//	printf(":%f, double:%f, double:%f, float:%f, float:%f",zg_offset,ImuAngV, ImuAngle, AngularV, Angle);
//}

	//
	//
	InitPosition();
 800bfd6:	f7fc ff0f 	bl	8008df8 <InitPosition>
//	uint8_t x, y;
//	Pos.Car = north;
//	x=0,y=0;
	wall_init();
 800bfda:	f7ff fa4b 	bl	800b474 <wall_init>
	printf("4\r\n");
 800bfde:	4836      	ldr	r0, [pc, #216]	; (800c0b8 <WritingFree+0xf4>)
 800bfe0:	f008 fc84 	bl	80148ec <puts>
	//
	//int timer = 0;
	//
	TotalPulse[RIGHT] = 0;
 800bfe4:	4b35      	ldr	r3, [pc, #212]	; (800c0bc <WritingFree+0xf8>)
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bfea:	4b34      	ldr	r3, [pc, #208]	; (800c0bc <WritingFree+0xf8>)
 800bfec:	2200      	movs	r2, #0
 800bfee:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800bff0:	4b32      	ldr	r3, [pc, #200]	; (800c0bc <WritingFree+0xf8>)
 800bff2:	2200      	movs	r2, #0
 800bff4:	609a      	str	r2, [r3, #8]
	//
	//while 
	//x,y,dir,sbrl, x2,y2,dir2,sbrl2
//void ChangeNowStatus()

	PIDChangeFlag(L_VELO_PID, 1);
 800bff6:	2101      	movs	r1, #1
 800bff8:	2004      	movs	r0, #4
 800bffa:	f000 f941 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bffe:	2101      	movs	r1, #1
 800c000:	2005      	movs	r0, #5
 800c002:	f000 f93d 	bl	800c280 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800c006:	4b2d      	ldr	r3, [pc, #180]	; (800c0bc <WritingFree+0xf8>)
 800c008:	6899      	ldr	r1, [r3, #8]
 800c00a:	4b2c      	ldr	r3, [pc, #176]	; (800c0bc <WritingFree+0xf8>)
 800c00c:	681a      	ldr	r2, [r3, #0]
 800c00e:	4b2b      	ldr	r3, [pc, #172]	; (800c0bc <WritingFree+0xf8>)
 800c010:	685b      	ldr	r3, [r3, #4]
 800c012:	482b      	ldr	r0, [pc, #172]	; (800c0c0 <WritingFree+0xfc>)
 800c014:	f008 fbf6 	bl	8014804 <iprintf>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c018:	2100      	movs	r1, #0
 800c01a:	2001      	movs	r0, #1
 800c01c:	f000 f930 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c020:	2100      	movs	r1, #0
 800c022:	2002      	movs	r0, #2
 800c024:	f000 f92c 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c028:	2100      	movs	r1, #0
 800c02a:	2003      	movs	r0, #3
 800c02c:	f000 f928 	bl	800c280 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c030:	4b24      	ldr	r3, [pc, #144]	; (800c0c4 <WritingFree+0x100>)
 800c032:	f04f 0200 	mov.w	r2, #0
 800c036:	601a      	str	r2, [r3, #0]
	ChangeLED(7);
 800c038:	2007      	movs	r0, #7
 800c03a:	f002 f851 	bl	800e0e0 <ChangeLED>

	}
#else
	while(1)
	{
		printf("%f, %f, %f, %f\r\n", Photo[FL],Photo[FR],Photo[FL]+Photo[FR],(Photo[FL]+Photo[FR])/2);//
 800c03e:	4b22      	ldr	r3, [pc, #136]	; (800c0c8 <WritingFree+0x104>)
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	4618      	mov	r0, r3
 800c044:	f7fc f9b8 	bl	80083b8 <__aeabi_f2d>
 800c048:	4682      	mov	sl, r0
 800c04a:	468b      	mov	fp, r1
 800c04c:	4b1e      	ldr	r3, [pc, #120]	; (800c0c8 <WritingFree+0x104>)
 800c04e:	68db      	ldr	r3, [r3, #12]
 800c050:	4618      	mov	r0, r3
 800c052:	f7fc f9b1 	bl	80083b8 <__aeabi_f2d>
 800c056:	4604      	mov	r4, r0
 800c058:	460d      	mov	r5, r1
 800c05a:	4b1b      	ldr	r3, [pc, #108]	; (800c0c8 <WritingFree+0x104>)
 800c05c:	ed93 7a00 	vldr	s14, [r3]
 800c060:	4b19      	ldr	r3, [pc, #100]	; (800c0c8 <WritingFree+0x104>)
 800c062:	edd3 7a03 	vldr	s15, [r3, #12]
 800c066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c06a:	ee17 0a90 	vmov	r0, s15
 800c06e:	f7fc f9a3 	bl	80083b8 <__aeabi_f2d>
 800c072:	4680      	mov	r8, r0
 800c074:	4689      	mov	r9, r1
 800c076:	4b14      	ldr	r3, [pc, #80]	; (800c0c8 <WritingFree+0x104>)
 800c078:	ed93 7a00 	vldr	s14, [r3]
 800c07c:	4b12      	ldr	r3, [pc, #72]	; (800c0c8 <WritingFree+0x104>)
 800c07e:	edd3 7a03 	vldr	s15, [r3, #12]
 800c082:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c086:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800c08a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800c08e:	ee16 0a90 	vmov	r0, s13
 800c092:	f7fc f991 	bl	80083b8 <__aeabi_f2d>
 800c096:	4602      	mov	r2, r0
 800c098:	460b      	mov	r3, r1
 800c09a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c09e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c0a2:	e9cd 4500 	strd	r4, r5, [sp]
 800c0a6:	4652      	mov	r2, sl
 800c0a8:	465b      	mov	r3, fp
 800c0aa:	4808      	ldr	r0, [pc, #32]	; (800c0cc <WritingFree+0x108>)
 800c0ac:	f008 fbaa 	bl	8014804 <iprintf>
 800c0b0:	e7c5      	b.n	800c03e <WritingFree+0x7a>
 800c0b2:	bf00      	nop
 800c0b4:	08018d90 	.word	0x08018d90
 800c0b8:	08018d94 	.word	0x08018d94
 800c0bc:	20000424 	.word	0x20000424
 800c0c0:	08018d50 	.word	0x08018d50
 800c0c4:	20000458 	.word	0x20000458
 800c0c8:	20000448 	.word	0x20000448
 800c0cc:	08018d98 	.word	0x08018d98

0800c0d0 <Explore>:


}

void Explore()
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b082      	sub	sp, #8
 800c0d4:	af00      	add	r7, sp, #0
	//70~6RAM
	//flashram
	//flashram
	InitExplore();
 800c0d6:	f7ff fd4d 	bl	800bb74 <InitExplore>

	printf("3\r\n");
 800c0da:	4848      	ldr	r0, [pc, #288]	; (800c1fc <Explore+0x12c>)
 800c0dc:	f008 fc06 	bl	80148ec <puts>
//	printf(":%f, double:%f, double:%f, float:%f, float:%f",zg_offset,ImuAngV, ImuAngle, AngularV, Angle);
//}

	//
	//
	InitPosition();
 800c0e0:	f7fc fe8a 	bl	8008df8 <InitPosition>
//	uint8_t x, y;
//	Pos.Car = north;
//	x=0,y=0;
	wall_init();
 800c0e4:	f7ff f9c6 	bl	800b474 <wall_init>
	printf("4\r\n");
 800c0e8:	4845      	ldr	r0, [pc, #276]	; (800c200 <Explore+0x130>)
 800c0ea:	f008 fbff 	bl	80148ec <puts>
	//
	//int timer = 0;
	//
	TotalPulse[RIGHT] = 0;
 800c0ee:	4b45      	ldr	r3, [pc, #276]	; (800c204 <Explore+0x134>)
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c0f4:	4b43      	ldr	r3, [pc, #268]	; (800c204 <Explore+0x134>)
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c0fa:	4b42      	ldr	r3, [pc, #264]	; (800c204 <Explore+0x134>)
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	609a      	str	r2, [r3, #8]
	//
	//while 
	//x,y,dir,sbrl, x2,y2,dir2,sbrl2
//void ChangeNowStatus()

	PIDChangeFlag(L_VELO_PID, 1);
 800c100:	2101      	movs	r1, #1
 800c102:	2004      	movs	r0, #4
 800c104:	f000 f8bc 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c108:	2101      	movs	r1, #1
 800c10a:	2005      	movs	r0, #5
 800c10c:	f000 f8b8 	bl	800c280 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800c110:	4b3c      	ldr	r3, [pc, #240]	; (800c204 <Explore+0x134>)
 800c112:	6899      	ldr	r1, [r3, #8]
 800c114:	4b3b      	ldr	r3, [pc, #236]	; (800c204 <Explore+0x134>)
 800c116:	681a      	ldr	r2, [r3, #0]
 800c118:	4b3a      	ldr	r3, [pc, #232]	; (800c204 <Explore+0x134>)
 800c11a:	685b      	ldr	r3, [r3, #4]
 800c11c:	483a      	ldr	r0, [pc, #232]	; (800c208 <Explore+0x138>)
 800c11e:	f008 fb71 	bl	8014804 <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c122:	2100      	movs	r1, #0
 800c124:	2001      	movs	r0, #1
 800c126:	f000 f8ab 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c12a:	2100      	movs	r1, #0
 800c12c:	2002      	movs	r0, #2
 800c12e:	f000 f8a7 	bl	800c280 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c132:	2100      	movs	r1, #0
 800c134:	2003      	movs	r0, #3
 800c136:	f000 f8a3 	bl	800c280 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=90;
 800c13a:	4b34      	ldr	r3, [pc, #208]	; (800c20c <Explore+0x13c>)
 800c13c:	4a34      	ldr	r2, [pc, #208]	; (800c210 <Explore+0x140>)
 800c13e:	601a      	str	r2, [r3, #0]
	ChangeLED(2);
 800c140:	2002      	movs	r0, #2
 800c142:	f001 ffcd 	bl	800e0e0 <ChangeLED>
//	while(1)
//	{
//
//	}
	int i=0;
 800c146:	2300      	movs	r3, #0
 800c148:	607b      	str	r3, [r7, #4]
	Accel(61.5, ExploreVelocity);
 800c14a:	4b30      	ldr	r3, [pc, #192]	; (800c20c <Explore+0x13c>)
 800c14c:	edd3 7a00 	vldr	s15, [r3]
 800c150:	eef0 0a67 	vmov.f32	s1, s15
 800c154:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800c214 <Explore+0x144>
 800c158:	f7fd feca 	bl	8009ef0 <Accel>
	//y++;
	Pos.Y++;
 800c15c:	4b2e      	ldr	r3, [pc, #184]	; (800c218 <Explore+0x148>)
 800c15e:	785b      	ldrb	r3, [r3, #1]
 800c160:	3301      	adds	r3, #1
 800c162:	b2da      	uxtb	r2, r3
 800c164:	4b2c      	ldr	r3, [pc, #176]	; (800c218 <Explore+0x148>)
 800c166:	705a      	strb	r2, [r3, #1]
	//uint8_t xlog[10]={0},ylog[10]={0};

	while( (Pos.X != 3) || (Pos.Y != 3))
 800c168:	e02d      	b.n	800c1c6 <Explore+0xf6>
		//
		//
		//

		//
		i++;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	3301      	adds	r3, #1
 800c16e:	607b      	str	r3, [r7, #4]
		if(i%2)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	f003 0301 	and.w	r3, r3, #1
 800c176:	2b00      	cmp	r3, #0
 800c178:	d003      	beq.n	800c182 <Explore+0xb2>
			ChangeLED(7);
 800c17a:	2007      	movs	r0, #7
 800c17c:	f001 ffb0 	bl	800e0e0 <ChangeLED>
 800c180:	e002      	b.n	800c188 <Explore+0xb8>
		else
			ChangeLED(0);
 800c182:	2000      	movs	r0, #0
 800c184:	f001 ffac 	bl	800e0e0 <ChangeLED>

		wall_set(Pos.X, Pos.Y,Pos.Car,Photo[SL], Photo[SR], Photo[FL], Photo[FR]);
 800c188:	4b23      	ldr	r3, [pc, #140]	; (800c218 <Explore+0x148>)
 800c18a:	7818      	ldrb	r0, [r3, #0]
 800c18c:	4b22      	ldr	r3, [pc, #136]	; (800c218 <Explore+0x148>)
 800c18e:	7859      	ldrb	r1, [r3, #1]
 800c190:	4b21      	ldr	r3, [pc, #132]	; (800c218 <Explore+0x148>)
 800c192:	78da      	ldrb	r2, [r3, #3]
 800c194:	4b21      	ldr	r3, [pc, #132]	; (800c21c <Explore+0x14c>)
 800c196:	edd3 7a02 	vldr	s15, [r3, #8]
 800c19a:	4b20      	ldr	r3, [pc, #128]	; (800c21c <Explore+0x14c>)
 800c19c:	ed93 7a01 	vldr	s14, [r3, #4]
 800c1a0:	4b1e      	ldr	r3, [pc, #120]	; (800c21c <Explore+0x14c>)
 800c1a2:	edd3 6a00 	vldr	s13, [r3]
 800c1a6:	4b1d      	ldr	r3, [pc, #116]	; (800c21c <Explore+0x14c>)
 800c1a8:	ed93 6a03 	vldr	s12, [r3, #12]
 800c1ac:	eef0 1a46 	vmov.f32	s3, s12
 800c1b0:	eeb0 1a66 	vmov.f32	s2, s13
 800c1b4:	eef0 0a47 	vmov.f32	s1, s14
 800c1b8:	eeb0 0a67 	vmov.f32	s0, s15
 800c1bc:	f7ff f9e0 	bl	800b580 <wall_set>
		//UpdateWalkMap();

		//ChangeLED(0);
		//
		//
		LeftHandJudge('S');
 800c1c0:	2053      	movs	r0, #83	; 0x53
 800c1c2:	f7ff fae3 	bl	800b78c <LeftHandJudge>
	while( (Pos.X != 3) || (Pos.Y != 3))
 800c1c6:	4b14      	ldr	r3, [pc, #80]	; (800c218 <Explore+0x148>)
 800c1c8:	781b      	ldrb	r3, [r3, #0]
 800c1ca:	2b03      	cmp	r3, #3
 800c1cc:	d1cd      	bne.n	800c16a <Explore+0x9a>
 800c1ce:	4b12      	ldr	r3, [pc, #72]	; (800c218 <Explore+0x148>)
 800c1d0:	785b      	ldrb	r3, [r3, #1]
 800c1d2:	2b03      	cmp	r3, #3
 800c1d4:	d1c9      	bne.n	800c16a <Explore+0x9a>
		UpdateMap();
		// ()
		my_direction = DetermineDirection();
#endif
	}
	Decel(35, 0);
 800c1d6:	eddf 0a12 	vldr	s1, [pc, #72]	; 800c220 <Explore+0x150>
 800c1da:	ed9f 0a12 	vldr	s0, [pc, #72]	; 800c224 <Explore+0x154>
 800c1de:	f7fd ff27 	bl	800a030 <Decel>
	//flash

	Signal(7);
 800c1e2:	2007      	movs	r0, #7
 800c1e4:	f000 f9cc 	bl	800c580 <Signal>
	while(1)
	{
		for(i=0;i < 10; i++)
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	607b      	str	r3, [r7, #4]
 800c1ec:	e002      	b.n	800c1f4 <Explore+0x124>
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	3301      	adds	r3, #1
 800c1f2:	607b      	str	r3, [r7, #4]
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	2b09      	cmp	r3, #9
 800c1f8:	ddf9      	ble.n	800c1ee <Explore+0x11e>
 800c1fa:	e7f5      	b.n	800c1e8 <Explore+0x118>
 800c1fc:	08018d90 	.word	0x08018d90
 800c200:	08018d94 	.word	0x08018d94
 800c204:	20000424 	.word	0x20000424
 800c208:	08018d50 	.word	0x08018d50
 800c20c:	20000458 	.word	0x20000458
 800c210:	42b40000 	.word	0x42b40000
 800c214:	42760000 	.word	0x42760000
 800c218:	20000000 	.word	0x20000000
 800c21c:	20000448 	.word	0x20000448
 800c220:	00000000 	.word	0x00000000
 800c224:	420c0000 	.word	0x420c0000

0800c228 <PIDSetGain>:
//		elast[i] = 0;
//		//PidFlag[i] = 0;
//	}
//}
void PIDSetGain(int n, float kp, float ki, float kd)	//
{
 800c228:	b480      	push	{r7}
 800c22a:	b085      	sub	sp, #20
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	60f8      	str	r0, [r7, #12]
 800c230:	ed87 0a02 	vstr	s0, [r7, #8]
 800c234:	edc7 0a01 	vstr	s1, [r7, #4]
 800c238:	ed87 1a00 	vstr	s2, [r7]
	Pid[n].KP = kp;
 800c23c:	4a0f      	ldr	r2, [pc, #60]	; (800c27c <PIDSetGain+0x54>)
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	212c      	movs	r1, #44	; 0x2c
 800c242:	fb01 f303 	mul.w	r3, r1, r3
 800c246:	4413      	add	r3, r2
 800c248:	68ba      	ldr	r2, [r7, #8]
 800c24a:	601a      	str	r2, [r3, #0]
	Pid[n].KI = ki;
 800c24c:	4a0b      	ldr	r2, [pc, #44]	; (800c27c <PIDSetGain+0x54>)
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	212c      	movs	r1, #44	; 0x2c
 800c252:	fb01 f303 	mul.w	r3, r1, r3
 800c256:	4413      	add	r3, r2
 800c258:	3304      	adds	r3, #4
 800c25a:	687a      	ldr	r2, [r7, #4]
 800c25c:	601a      	str	r2, [r3, #0]
	Pid[n].KD = kd;
 800c25e:	4a07      	ldr	r2, [pc, #28]	; (800c27c <PIDSetGain+0x54>)
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	212c      	movs	r1, #44	; 0x2c
 800c264:	fb01 f303 	mul.w	r3, r1, r3
 800c268:	4413      	add	r3, r2
 800c26a:	3308      	adds	r3, #8
 800c26c:	683a      	ldr	r2, [r7, #0]
 800c26e:	601a      	str	r2, [r3, #0]

}
 800c270:	bf00      	nop
 800c272:	3714      	adds	r7, #20
 800c274:	46bd      	mov	sp, r7
 800c276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27a:	4770      	bx	lr
 800c27c:	2000025c 	.word	0x2000025c

0800c280 <PIDChangeFlag>:
//	ei[n] = 0;
//	elast[n] = 0;
//}

void PIDChangeFlag(int n, int on_or_off)
{
 800c280:	b480      	push	{r7}
 800c282:	b083      	sub	sp, #12
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
 800c288:	6039      	str	r1, [r7, #0]
	Pid[n].flag = on_or_off;
 800c28a:	4a07      	ldr	r2, [pc, #28]	; (800c2a8 <PIDChangeFlag+0x28>)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	212c      	movs	r1, #44	; 0x2c
 800c290:	fb01 f303 	mul.w	r3, r1, r3
 800c294:	4413      	add	r3, r2
 800c296:	3328      	adds	r3, #40	; 0x28
 800c298:	683a      	ldr	r2, [r7, #0]
 800c29a:	601a      	str	r2, [r3, #0]
}
 800c29c:	bf00      	nop
 800c29e:	370c      	adds	r7, #12
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a6:	4770      	bx	lr
 800c2a8:	2000025c 	.word	0x2000025c

0800c2ac <PIDReset>:
int PIDGetFlag(int n)
{
	return Pid[n].flag;
}
void PIDReset(int n)
{
 800c2ac:	b480      	push	{r7}
 800c2ae:	b083      	sub	sp, #12
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
	//
	Pid[n].e = 0;
 800c2b4:	4a1b      	ldr	r2, [pc, #108]	; (800c324 <PIDReset+0x78>)
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	212c      	movs	r1, #44	; 0x2c
 800c2ba:	fb01 f303 	mul.w	r3, r1, r3
 800c2be:	4413      	add	r3, r2
 800c2c0:	330c      	adds	r3, #12
 800c2c2:	f04f 0200 	mov.w	r2, #0
 800c2c6:	601a      	str	r2, [r3, #0]
	Pid[n].ei = 0;
 800c2c8:	4a16      	ldr	r2, [pc, #88]	; (800c324 <PIDReset+0x78>)
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	212c      	movs	r1, #44	; 0x2c
 800c2ce:	fb01 f303 	mul.w	r3, r1, r3
 800c2d2:	4413      	add	r3, r2
 800c2d4:	3310      	adds	r3, #16
 800c2d6:	f04f 0200 	mov.w	r2, #0
 800c2da:	601a      	str	r2, [r3, #0]
	Pid[n].ed = 0;
 800c2dc:	4a11      	ldr	r2, [pc, #68]	; (800c324 <PIDReset+0x78>)
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	212c      	movs	r1, #44	; 0x2c
 800c2e2:	fb01 f303 	mul.w	r3, r1, r3
 800c2e6:	4413      	add	r3, r2
 800c2e8:	3314      	adds	r3, #20
 800c2ea:	f04f 0200 	mov.w	r2, #0
 800c2ee:	601a      	str	r2, [r3, #0]
	Pid[n].elast = 0;
 800c2f0:	4a0c      	ldr	r2, [pc, #48]	; (800c324 <PIDReset+0x78>)
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	212c      	movs	r1, #44	; 0x2c
 800c2f6:	fb01 f303 	mul.w	r3, r1, r3
 800c2fa:	4413      	add	r3, r2
 800c2fc:	3318      	adds	r3, #24
 800c2fe:	f04f 0200 	mov.w	r2, #0
 800c302:	601a      	str	r2, [r3, #0]
	Pid[n].out = 0;
 800c304:	4a07      	ldr	r2, [pc, #28]	; (800c324 <PIDReset+0x78>)
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	212c      	movs	r1, #44	; 0x2c
 800c30a:	fb01 f303 	mul.w	r3, r1, r3
 800c30e:	4413      	add	r3, r2
 800c310:	3324      	adds	r3, #36	; 0x24
 800c312:	2200      	movs	r2, #0
 800c314:	601a      	str	r2, [r3, #0]
}
 800c316:	bf00      	nop
 800c318:	370c      	adds	r7, #12
 800c31a:	46bd      	mov	sp, r7
 800c31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c320:	4770      	bx	lr
 800c322:	bf00      	nop
 800c324:	2000025c 	.word	0x2000025c

0800c328 <PIDControl>:
{
	Pid[n].target = target;
	Pid[n].current = current;
}
int PIDControl(int n, float T, float target, float current)
{
 800c328:	b590      	push	{r4, r7, lr}
 800c32a:	b085      	sub	sp, #20
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	60f8      	str	r0, [r7, #12]
 800c330:	ed87 0a02 	vstr	s0, [r7, #8]
 800c334:	edc7 0a01 	vstr	s1, [r7, #4]
 800c338:	ed87 1a00 	vstr	s2, [r7]
	//PIDInput( n, target, current);
	Pid[n].target = target;
 800c33c:	4a8f      	ldr	r2, [pc, #572]	; (800c57c <PIDControl+0x254>)
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	212c      	movs	r1, #44	; 0x2c
 800c342:	fb01 f303 	mul.w	r3, r1, r3
 800c346:	4413      	add	r3, r2
 800c348:	3320      	adds	r3, #32
 800c34a:	687a      	ldr	r2, [r7, #4]
 800c34c:	601a      	str	r2, [r3, #0]
	Pid[n].current = current;
 800c34e:	4a8b      	ldr	r2, [pc, #556]	; (800c57c <PIDControl+0x254>)
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	212c      	movs	r1, #44	; 0x2c
 800c354:	fb01 f303 	mul.w	r3, r1, r3
 800c358:	4413      	add	r3, r2
 800c35a:	331c      	adds	r3, #28
 800c35c:	683a      	ldr	r2, [r7, #0]
 800c35e:	601a      	str	r2, [r3, #0]

	Pid[n].e = Pid[n].target - Pid[n].current;
 800c360:	4a86      	ldr	r2, [pc, #536]	; (800c57c <PIDControl+0x254>)
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	212c      	movs	r1, #44	; 0x2c
 800c366:	fb01 f303 	mul.w	r3, r1, r3
 800c36a:	4413      	add	r3, r2
 800c36c:	3320      	adds	r3, #32
 800c36e:	ed93 7a00 	vldr	s14, [r3]
 800c372:	4a82      	ldr	r2, [pc, #520]	; (800c57c <PIDControl+0x254>)
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	212c      	movs	r1, #44	; 0x2c
 800c378:	fb01 f303 	mul.w	r3, r1, r3
 800c37c:	4413      	add	r3, r2
 800c37e:	331c      	adds	r3, #28
 800c380:	edd3 7a00 	vldr	s15, [r3]
 800c384:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c388:	4a7c      	ldr	r2, [pc, #496]	; (800c57c <PIDControl+0x254>)
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	212c      	movs	r1, #44	; 0x2c
 800c38e:	fb01 f303 	mul.w	r3, r1, r3
 800c392:	4413      	add	r3, r2
 800c394:	330c      	adds	r3, #12
 800c396:	edc3 7a00 	vstr	s15, [r3]
	Pid[n].ei += Pid[n].e * T;
 800c39a:	4a78      	ldr	r2, [pc, #480]	; (800c57c <PIDControl+0x254>)
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	212c      	movs	r1, #44	; 0x2c
 800c3a0:	fb01 f303 	mul.w	r3, r1, r3
 800c3a4:	4413      	add	r3, r2
 800c3a6:	3310      	adds	r3, #16
 800c3a8:	ed93 7a00 	vldr	s14, [r3]
 800c3ac:	4a73      	ldr	r2, [pc, #460]	; (800c57c <PIDControl+0x254>)
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	212c      	movs	r1, #44	; 0x2c
 800c3b2:	fb01 f303 	mul.w	r3, r1, r3
 800c3b6:	4413      	add	r3, r2
 800c3b8:	330c      	adds	r3, #12
 800c3ba:	edd3 6a00 	vldr	s13, [r3]
 800c3be:	edd7 7a02 	vldr	s15, [r7, #8]
 800c3c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c3c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c3ca:	4a6c      	ldr	r2, [pc, #432]	; (800c57c <PIDControl+0x254>)
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	212c      	movs	r1, #44	; 0x2c
 800c3d0:	fb01 f303 	mul.w	r3, r1, r3
 800c3d4:	4413      	add	r3, r2
 800c3d6:	3310      	adds	r3, #16
 800c3d8:	edc3 7a00 	vstr	s15, [r3]
	Pid[n].ed = ( Pid[n].e - Pid[n].elast ) / T;
 800c3dc:	4a67      	ldr	r2, [pc, #412]	; (800c57c <PIDControl+0x254>)
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	212c      	movs	r1, #44	; 0x2c
 800c3e2:	fb01 f303 	mul.w	r3, r1, r3
 800c3e6:	4413      	add	r3, r2
 800c3e8:	330c      	adds	r3, #12
 800c3ea:	ed93 7a00 	vldr	s14, [r3]
 800c3ee:	4a63      	ldr	r2, [pc, #396]	; (800c57c <PIDControl+0x254>)
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	212c      	movs	r1, #44	; 0x2c
 800c3f4:	fb01 f303 	mul.w	r3, r1, r3
 800c3f8:	4413      	add	r3, r2
 800c3fa:	3318      	adds	r3, #24
 800c3fc:	edd3 7a00 	vldr	s15, [r3]
 800c400:	ee77 6a67 	vsub.f32	s13, s14, s15
 800c404:	ed97 7a02 	vldr	s14, [r7, #8]
 800c408:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c40c:	4a5b      	ldr	r2, [pc, #364]	; (800c57c <PIDControl+0x254>)
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	212c      	movs	r1, #44	; 0x2c
 800c412:	fb01 f303 	mul.w	r3, r1, r3
 800c416:	4413      	add	r3, r2
 800c418:	3314      	adds	r3, #20
 800c41a:	edc3 7a00 	vstr	s15, [r3]
	Pid[n].elast = Pid[n].e;
 800c41e:	4a57      	ldr	r2, [pc, #348]	; (800c57c <PIDControl+0x254>)
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	212c      	movs	r1, #44	; 0x2c
 800c424:	fb01 f303 	mul.w	r3, r1, r3
 800c428:	4413      	add	r3, r2
 800c42a:	330c      	adds	r3, #12
 800c42c:	681a      	ldr	r2, [r3, #0]
 800c42e:	4953      	ldr	r1, [pc, #332]	; (800c57c <PIDControl+0x254>)
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	202c      	movs	r0, #44	; 0x2c
 800c434:	fb00 f303 	mul.w	r3, r0, r3
 800c438:	440b      	add	r3, r1
 800c43a:	3318      	adds	r3, #24
 800c43c:	601a      	str	r2, [r3, #0]
	Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800c43e:	4a4f      	ldr	r2, [pc, #316]	; (800c57c <PIDControl+0x254>)
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	212c      	movs	r1, #44	; 0x2c
 800c444:	fb01 f303 	mul.w	r3, r1, r3
 800c448:	4413      	add	r3, r2
 800c44a:	ed93 7a00 	vldr	s14, [r3]
 800c44e:	4a4b      	ldr	r2, [pc, #300]	; (800c57c <PIDControl+0x254>)
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	212c      	movs	r1, #44	; 0x2c
 800c454:	fb01 f303 	mul.w	r3, r1, r3
 800c458:	4413      	add	r3, r2
 800c45a:	330c      	adds	r3, #12
 800c45c:	edd3 7a00 	vldr	s15, [r3]
 800c460:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c464:	4a45      	ldr	r2, [pc, #276]	; (800c57c <PIDControl+0x254>)
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	212c      	movs	r1, #44	; 0x2c
 800c46a:	fb01 f303 	mul.w	r3, r1, r3
 800c46e:	4413      	add	r3, r2
 800c470:	3304      	adds	r3, #4
 800c472:	edd3 6a00 	vldr	s13, [r3]
 800c476:	4a41      	ldr	r2, [pc, #260]	; (800c57c <PIDControl+0x254>)
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	212c      	movs	r1, #44	; 0x2c
 800c47c:	fb01 f303 	mul.w	r3, r1, r3
 800c480:	4413      	add	r3, r2
 800c482:	3310      	adds	r3, #16
 800c484:	edd3 7a00 	vldr	s15, [r3]
 800c488:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c48c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c490:	4a3a      	ldr	r2, [pc, #232]	; (800c57c <PIDControl+0x254>)
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	212c      	movs	r1, #44	; 0x2c
 800c496:	fb01 f303 	mul.w	r3, r1, r3
 800c49a:	4413      	add	r3, r2
 800c49c:	3308      	adds	r3, #8
 800c49e:	edd3 6a00 	vldr	s13, [r3]
 800c4a2:	4a36      	ldr	r2, [pc, #216]	; (800c57c <PIDControl+0x254>)
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	212c      	movs	r1, #44	; 0x2c
 800c4a8:	fb01 f303 	mul.w	r3, r1, r3
 800c4ac:	4413      	add	r3, r2
 800c4ae:	3314      	adds	r3, #20
 800c4b0:	edd3 7a00 	vldr	s15, [r3]
 800c4b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c4b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c4bc:	ee17 0a90 	vmov	r0, s15
 800c4c0:	f7fb ff7a 	bl	80083b8 <__aeabi_f2d>
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	460c      	mov	r4, r1
 800c4c8:	ec44 3b10 	vmov	d0, r3, r4
 800c4cc:	f007 fad4 	bl	8013a78 <round>
 800c4d0:	ec54 3b10 	vmov	r3, r4, d0
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	4621      	mov	r1, r4
 800c4d8:	f7fc fa76 	bl	80089c8 <__aeabi_d2iz>
 800c4dc:	4a27      	ldr	r2, [pc, #156]	; (800c57c <PIDControl+0x254>)
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	212c      	movs	r1, #44	; 0x2c
 800c4e2:	fb01 f303 	mul.w	r3, r1, r3
 800c4e6:	4413      	add	r3, r2
 800c4e8:	3324      	adds	r3, #36	; 0x24
 800c4ea:	6018      	str	r0, [r3, #0]
	//PIDCalculate( n, T );
	//0
	if(Pid[n].flag == 0)
 800c4ec:	4a23      	ldr	r2, [pc, #140]	; (800c57c <PIDControl+0x254>)
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	212c      	movs	r1, #44	; 0x2c
 800c4f2:	fb01 f303 	mul.w	r3, r1, r3
 800c4f6:	4413      	add	r3, r2
 800c4f8:	3328      	adds	r3, #40	; 0x28
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d130      	bne.n	800c562 <PIDControl+0x23a>
	{
		Pid[n].e = 0;
 800c500:	4a1e      	ldr	r2, [pc, #120]	; (800c57c <PIDControl+0x254>)
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	212c      	movs	r1, #44	; 0x2c
 800c506:	fb01 f303 	mul.w	r3, r1, r3
 800c50a:	4413      	add	r3, r2
 800c50c:	330c      	adds	r3, #12
 800c50e:	f04f 0200 	mov.w	r2, #0
 800c512:	601a      	str	r2, [r3, #0]
		Pid[n].ei = 0;
 800c514:	4a19      	ldr	r2, [pc, #100]	; (800c57c <PIDControl+0x254>)
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	212c      	movs	r1, #44	; 0x2c
 800c51a:	fb01 f303 	mul.w	r3, r1, r3
 800c51e:	4413      	add	r3, r2
 800c520:	3310      	adds	r3, #16
 800c522:	f04f 0200 	mov.w	r2, #0
 800c526:	601a      	str	r2, [r3, #0]
		Pid[n].ed = 0;
 800c528:	4a14      	ldr	r2, [pc, #80]	; (800c57c <PIDControl+0x254>)
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	212c      	movs	r1, #44	; 0x2c
 800c52e:	fb01 f303 	mul.w	r3, r1, r3
 800c532:	4413      	add	r3, r2
 800c534:	3314      	adds	r3, #20
 800c536:	f04f 0200 	mov.w	r2, #0
 800c53a:	601a      	str	r2, [r3, #0]
		Pid[n].elast = 0;
 800c53c:	4a0f      	ldr	r2, [pc, #60]	; (800c57c <PIDControl+0x254>)
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	212c      	movs	r1, #44	; 0x2c
 800c542:	fb01 f303 	mul.w	r3, r1, r3
 800c546:	4413      	add	r3, r2
 800c548:	3318      	adds	r3, #24
 800c54a:	f04f 0200 	mov.w	r2, #0
 800c54e:	601a      	str	r2, [r3, #0]
		Pid[n].out = 0;
 800c550:	4a0a      	ldr	r2, [pc, #40]	; (800c57c <PIDControl+0x254>)
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	212c      	movs	r1, #44	; 0x2c
 800c556:	fb01 f303 	mul.w	r3, r1, r3
 800c55a:	4413      	add	r3, r2
 800c55c:	3324      	adds	r3, #36	; 0x24
 800c55e:	2200      	movs	r2, #0
 800c560:	601a      	str	r2, [r3, #0]
		//PIDReset(n);
	}
	//*output = Pid[n].out;
	//PIDOutput( n, output );
	return Pid[n].out;
 800c562:	4a06      	ldr	r2, [pc, #24]	; (800c57c <PIDControl+0x254>)
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	212c      	movs	r1, #44	; 0x2c
 800c568:	fb01 f303 	mul.w	r3, r1, r3
 800c56c:	4413      	add	r3, r2
 800c56e:	3324      	adds	r3, #36	; 0x24
 800c570:	681b      	ldr	r3, [r3, #0]
}
 800c572:	4618      	mov	r0, r3
 800c574:	3714      	adds	r7, #20
 800c576:	46bd      	mov	sp, r7
 800c578:	bd90      	pop	{r4, r7, pc}
 800c57a:	bf00      	nop
 800c57c:	2000025c 	.word	0x2000025c

0800c580 <Signal>:
//while
//float Photo[4];

//led_driver
void Signal(int mode)
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b084      	sub	sp, #16
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
	for(int i=0; i < 5; i++)
 800c588:	2300      	movs	r3, #0
 800c58a:	60fb      	str	r3, [r7, #12]
 800c58c:	e00e      	b.n	800c5ac <Signal+0x2c>
	{
		ChangeLED(mode);
 800c58e:	6878      	ldr	r0, [r7, #4]
 800c590:	f001 fda6 	bl	800e0e0 <ChangeLED>
		HAL_Delay(100);
 800c594:	2064      	movs	r0, #100	; 0x64
 800c596:	f001 ff95 	bl	800e4c4 <HAL_Delay>
		ChangeLED(0);
 800c59a:	2000      	movs	r0, #0
 800c59c:	f001 fda0 	bl	800e0e0 <ChangeLED>
		HAL_Delay(100);
 800c5a0:	2064      	movs	r0, #100	; 0x64
 800c5a2:	f001 ff8f 	bl	800e4c4 <HAL_Delay>
	for(int i=0; i < 5; i++)
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	3301      	adds	r3, #1
 800c5aa:	60fb      	str	r3, [r7, #12]
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	2b04      	cmp	r3, #4
 800c5b0:	dded      	ble.n	800c58e <Signal+0xe>
	}
}
 800c5b2:	bf00      	nop
 800c5b4:	3710      	adds	r7, #16
 800c5b6:	46bd      	mov	sp, r7
 800c5b8:	bd80      	pop	{r7, pc}
	...

0800c5bc <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b086      	sub	sp, #24
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800c5c4:	ed9f 1a12 	vldr	s2, [pc, #72]	; 800c610 <BatteryCheck+0x54>
 800c5c8:	eddf 0a12 	vldr	s1, [pc, #72]	; 800c614 <BatteryCheck+0x58>
 800c5cc:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800c5d0:	6878      	ldr	r0, [r7, #4]
 800c5d2:	f7fe f90f 	bl	800a7f4 <ADCToBatteryVoltage>
 800c5d6:	ed87 0a05 	vstr	s0, [r7, #20]

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800c5da:	2103      	movs	r1, #3
 800c5dc:	2002      	movs	r0, #2
 800c5de:	f7fe f933 	bl	800a848 <IntegerPower>
 800c5e2:	6138      	str	r0, [r7, #16]

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 800c5e4:	6938      	ldr	r0, [r7, #16]
 800c5e6:	ed9f 1a0c 	vldr	s2, [pc, #48]	; 800c618 <BatteryCheck+0x5c>
 800c5ea:	eddf 0a0c 	vldr	s1, [pc, #48]	; 800c61c <BatteryCheck+0x60>
 800c5ee:	ed97 0a05 	vldr	s0, [r7, #20]
 800c5f2:	f7fe f946 	bl	800a882 <GetBatteryLevel>
 800c5f6:	60f8      	str	r0, [r7, #12]

	printf("%d\r\n", battery_level);
 800c5f8:	68f9      	ldr	r1, [r7, #12]
 800c5fa:	4809      	ldr	r0, [pc, #36]	; (800c620 <BatteryCheck+0x64>)
 800c5fc:	f008 f902 	bl	8014804 <iprintf>
	Signal( battery_level );
 800c600:	68f8      	ldr	r0, [r7, #12]
 800c602:	f7ff ffbd 	bl	800c580 <Signal>
}
 800c606:	bf00      	nop
 800c608:	3718      	adds	r7, #24
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bd80      	pop	{r7, pc}
 800c60e:	bf00      	nop
 800c610:	45800000 	.word	0x45800000
 800c614:	40533333 	.word	0x40533333
 800c618:	41066666 	.word	0x41066666
 800c61c:	40e66666 	.word	0x40e66666
 800c620:	08018dac 	.word	0x08018dac

0800c624 <ModeSelect>:
//enc, emitter,receiver
//


void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b086      	sub	sp, #24
 800c628:	af02      	add	r7, sp, #8
 800c62a:	4603      	mov	r3, r0
 800c62c:	603a      	str	r2, [r7, #0]
 800c62e:	71fb      	strb	r3, [r7, #7]
 800c630:	460b      	mov	r3, r1
 800c632:	71bb      	strb	r3, [r7, #6]
	//
	//0-7
	//
	EmitterON();
 800c634:	f001 fd38 	bl	800e0a8 <EmitterON>
	ADCStart();
 800c638:	f001 fb96 	bl	800dd68 <ADCStart>
	HAL_TIM_Base_Start_IT(&htim8);
 800c63c:	4841      	ldr	r0, [pc, #260]	; (800c744 <ModeSelect+0x120>)
 800c63e:	f005 f95a 	bl	80118f6 <HAL_TIM_Base_Start_IT>
	//
	//
	EncoderStart();
 800c642:	f001 fd11 	bl	800e068 <EncoderStart>

	//while
	*pMode=min;
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	79fa      	ldrb	r2, [r7, #7]
 800c64a:	701a      	strb	r2, [r3, #0]

	//adc

	InitPulse((int *) &(TIM3->CNT), INITIAL_PULSE);
 800c64c:	f247 512f 	movw	r1, #29999	; 0x752f
 800c650:	483d      	ldr	r0, [pc, #244]	; (800c748 <ModeSelect+0x124>)
 800c652:	f7fe f841 	bl	800a6d8 <InitPulse>

	int ENC3_LEFT;
	while(Photo[FR]/**/ < 250/**/) //
 800c656:	e05e      	b.n	800c716 <ModeSelect+0xf2>
	{
		printf("Photo[FR] : %f, ENC3 : %d\r\n", Photo[FR], ENC3_LEFT);
 800c658:	4b3c      	ldr	r3, [pc, #240]	; (800c74c <ModeSelect+0x128>)
 800c65a:	68db      	ldr	r3, [r3, #12]
 800c65c:	4618      	mov	r0, r3
 800c65e:	f7fb feab 	bl	80083b8 <__aeabi_f2d>
 800c662:	460a      	mov	r2, r1
 800c664:	4601      	mov	r1, r0
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	9300      	str	r3, [sp, #0]
 800c66a:	4613      	mov	r3, r2
 800c66c:	460a      	mov	r2, r1
 800c66e:	4838      	ldr	r0, [pc, #224]	; (800c750 <ModeSelect+0x12c>)
 800c670:	f008 f8c8 	bl	8014804 <iprintf>
		//
		  ENC3_LEFT = TIM3 -> CNT;	//
 800c674:	4b37      	ldr	r3, [pc, #220]	; (800c754 <ModeSelect+0x130>)
 800c676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c678:	60fb      	str	r3, [r7, #12]

		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	f24b 522e 	movw	r2, #46382	; 0xb52e
 800c680:	4293      	cmp	r3, r2
 800c682:	dd21      	ble.n	800c6c8 <ModeSelect+0xa4>
		  {
		  	  *pMode += 1;
 800c684:	683b      	ldr	r3, [r7, #0]
 800c686:	f993 3000 	ldrsb.w	r3, [r3]
 800c68a:	b2db      	uxtb	r3, r3
 800c68c:	3301      	adds	r3, #1
 800c68e:	b2db      	uxtb	r3, r3
 800c690:	b25a      	sxtb	r2, r3
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode > max)
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	f993 3000 	ldrsb.w	r3, [r3]
 800c69c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800c6a0:	429a      	cmp	r2, r3
 800c6a2:	da02      	bge.n	800c6aa <ModeSelect+0x86>
		  	  {
		  		  *pMode = min;
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	79fa      	ldrb	r2, [r7, #7]
 800c6a8:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	f993 3000 	ldrsb.w	r3, [r3]
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	f001 fd15 	bl	800e0e0 <ChangeLED>
		  	  InitPulse((int *) &(TIM3->CNT), INITIAL_PULSE);
 800c6b6:	f247 512f 	movw	r1, #29999	; 0x752f
 800c6ba:	4823      	ldr	r0, [pc, #140]	; (800c748 <ModeSelect+0x124>)
 800c6bc:	f7fe f80c 	bl	800a6d8 <InitPulse>
		  	  HAL_Delay(500);
 800c6c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c6c4:	f001 fefe 	bl	800e4c4 <HAL_Delay>

		  }
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	f243 522f 	movw	r2, #13615	; 0x352f
 800c6ce:	4293      	cmp	r3, r2
 800c6d0:	dc21      	bgt.n	800c716 <ModeSelect+0xf2>
		  {
		  	  *pMode -= 1;
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	f993 3000 	ldrsb.w	r3, [r3]
 800c6d8:	b2db      	uxtb	r3, r3
 800c6da:	3b01      	subs	r3, #1
 800c6dc:	b2db      	uxtb	r3, r3
 800c6de:	b25a      	sxtb	r2, r3
 800c6e0:	683b      	ldr	r3, [r7, #0]
 800c6e2:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode < min)
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	f993 3000 	ldrsb.w	r3, [r3]
 800c6ea:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800c6ee:	429a      	cmp	r2, r3
 800c6f0:	dd02      	ble.n	800c6f8 <ModeSelect+0xd4>
		  	  {
		  	  		  *pMode = max;
 800c6f2:	683b      	ldr	r3, [r7, #0]
 800c6f4:	79ba      	ldrb	r2, [r7, #6]
 800c6f6:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	f993 3000 	ldrsb.w	r3, [r3]
 800c6fe:	4618      	mov	r0, r3
 800c700:	f001 fcee 	bl	800e0e0 <ChangeLED>
		  	  InitPulse( (int *)&(TIM3->CNT), INITIAL_PULSE);
 800c704:	f247 512f 	movw	r1, #29999	; 0x752f
 800c708:	480f      	ldr	r0, [pc, #60]	; (800c748 <ModeSelect+0x124>)
 800c70a:	f7fd ffe5 	bl	800a6d8 <InitPulse>
		  	  HAL_Delay(500);
 800c70e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c712:	f001 fed7 	bl	800e4c4 <HAL_Delay>
	while(Photo[FR]/**/ < 250/**/) //
 800c716:	4b0d      	ldr	r3, [pc, #52]	; (800c74c <ModeSelect+0x128>)
 800c718:	edd3 7a03 	vldr	s15, [r3, #12]
 800c71c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800c758 <ModeSelect+0x134>
 800c720:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c728:	d496      	bmi.n	800c658 <ModeSelect+0x34>
		  }
	}

	EmitterOFF();
 800c72a:	f001 fccb 	bl	800e0c4 <EmitterOFF>
	ADCStop();
 800c72e:	f001 fb3b 	bl	800dda8 <ADCStop>
	HAL_TIM_Base_Stop_IT(&htim8);
 800c732:	4804      	ldr	r0, [pc, #16]	; (800c744 <ModeSelect+0x120>)
 800c734:	f005 f903 	bl	801193e <HAL_TIM_Base_Stop_IT>

	//
	EncoderStop();
 800c738:	f001 fca6 	bl	800e088 <EncoderStop>

	//
}
 800c73c:	bf00      	nop
 800c73e:	3710      	adds	r7, #16
 800c740:	46bd      	mov	sp, r7
 800c742:	bd80      	pop	{r7, pc}
 800c744:	2000068c 	.word	0x2000068c
 800c748:	40000424 	.word	0x40000424
 800c74c:	20000448 	.word	0x20000448
 800c750:	08018db4 	.word	0x08018db4
 800c754:	40000400 	.word	0x40000400
 800c758:	437a0000 	.word	0x437a0000

0800c75c <__io_putchar>:
	#define GETCHAR_PROTOTYPE int __io_getchar(void)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
	#define GETCHAR_PROTOTYPE int f getc(FILE* f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b082      	sub	sp, #8
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800c764:	1d39      	adds	r1, r7, #4
 800c766:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c76a:	2201      	movs	r2, #1
 800c76c:	4803      	ldr	r0, [pc, #12]	; (800c77c <__io_putchar+0x20>)
 800c76e:	f006 fc7d 	bl	801306c <HAL_UART_Transmit>
	return ch;
 800c772:	687b      	ldr	r3, [r7, #4]
}
 800c774:	4618      	mov	r0, r3
 800c776:	3708      	adds	r7, #8
 800c778:	46bd      	mov	sp, r7
 800c77a:	bd80      	pop	{r7, pc}
 800c77c:	20000874 	.word	0x20000874

0800c780 <__io_getchar>:
int __io_getchar(void) {
 800c780:	b580      	push	{r7, lr}
 800c782:	b082      	sub	sp, #8
 800c784:	af00      	add	r7, sp, #0
HAL_StatusTypeDef Status = HAL_BUSY;
 800c786:	2302      	movs	r3, #2
 800c788:	71fb      	strb	r3, [r7, #7]
uint8_t Data;

while(Status != HAL_OK)
 800c78a:	e007      	b.n	800c79c <__io_getchar+0x1c>
{
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800c78c:	1db9      	adds	r1, r7, #6
 800c78e:	230a      	movs	r3, #10
 800c790:	2201      	movs	r2, #1
 800c792:	4806      	ldr	r0, [pc, #24]	; (800c7ac <__io_getchar+0x2c>)
 800c794:	f006 fd03 	bl	801319e <HAL_UART_Receive>
 800c798:	4603      	mov	r3, r0
 800c79a:	71fb      	strb	r3, [r7, #7]
while(Status != HAL_OK)
 800c79c:	79fb      	ldrb	r3, [r7, #7]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d1f4      	bne.n	800c78c <__io_getchar+0xc>
//	break;
//}

}

return(Data);
 800c7a2:	79bb      	ldrb	r3, [r7, #6]
}
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	3708      	adds	r7, #8
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}
 800c7ac:	20000874 	.word	0x20000874

0800c7b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b082      	sub	sp, #8
 800c7b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800c7b6:	f001 fe13 	bl	800e3e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800c7ba:	f000 f8b3 	bl	800c924 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800c7be:	f000 fcfd 	bl	800d1bc <MX_GPIO_Init>
  MX_DMA_Init();
 800c7c2:	f000 fcd3 	bl	800d16c <MX_DMA_Init>
  MX_ADC1_Init();
 800c7c6:	f000 f917 	bl	800c9f8 <MX_ADC1_Init>
  MX_ADC2_Init();
 800c7ca:	f000 f983 	bl	800cad4 <MX_ADC2_Init>
  MX_TIM3_Init();
 800c7ce:	f000 fadd 	bl	800cd8c <MX_TIM3_Init>
  MX_TIM2_Init();
 800c7d2:	f000 fa65 	bl	800cca0 <MX_TIM2_Init>
  MX_SPI3_Init();
 800c7d6:	f000 f9dd 	bl	800cb94 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800c7da:	f000 fc9d 	bl	800d118 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800c7de:	f000 fb7d 	bl	800cedc <MX_TIM5_Init>
  MX_TIM4_Init();
 800c7e2:	f000 fb27 	bl	800ce34 <MX_TIM4_Init>
  MX_TIM8_Init();
 800c7e6:	f000 fbef 	bl	800cfc8 <MX_TIM8_Init>
  MX_TIM1_Init();
 800c7ea:	f000 fa09 	bl	800cc00 <MX_TIM1_Init>
//  {
//
//  }


  ADCStart();
 800c7ee:	f001 fabb 	bl	800dd68 <ADCStart>
  HAL_Delay(500);
 800c7f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c7f6:	f001 fe65 	bl	800e4c4 <HAL_Delay>

  BatteryCheck( (int)adc1[2] );
 800c7fa:	4b41      	ldr	r3, [pc, #260]	; (800c900 <main+0x150>)
 800c7fc:	689b      	ldr	r3, [r3, #8]
 800c7fe:	4618      	mov	r0, r3
 800c800:	f7ff fedc 	bl	800c5bc <BatteryCheck>

  int8_t mode=0;
 800c804:	2300      	movs	r3, #0
 800c806:	71fb      	strb	r3, [r7, #7]
  printf("mode : %d\r\n", mode);
 800c808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c80c:	4619      	mov	r1, r3
 800c80e:	483d      	ldr	r0, [pc, #244]	; (800c904 <main+0x154>)
 800c810:	f007 fff8 	bl	8014804 <iprintf>
  ModeSelect( 0, 7, &mode);
 800c814:	1dfb      	adds	r3, r7, #7
 800c816:	461a      	mov	r2, r3
 800c818:	2107      	movs	r1, #7
 800c81a:	2000      	movs	r0, #0
 800c81c:	f7ff ff02 	bl	800c624 <ModeSelect>
  Signal( mode );
 800c820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c824:	4618      	mov	r0, r3
 800c826:	f7ff feab 	bl	800c580 <Signal>
  printf("\r\n");
 800c82a:	4837      	ldr	r0, [pc, #220]	; (800c908 <main+0x158>)
 800c82c:	f008 f85e 	bl	80148ec <puts>

  //pid
// Flash?RAM
  PIDSetGain(L_VELO_PID, 11.1, 2430, 0.002);//D0.0036 //I2430
 800c830:	ed9f 1a36 	vldr	s2, [pc, #216]	; 800c90c <main+0x15c>
 800c834:	eddf 0a36 	vldr	s1, [pc, #216]	; 800c910 <main+0x160>
 800c838:	ed9f 0a36 	vldr	s0, [pc, #216]	; 800c914 <main+0x164>
 800c83c:	2004      	movs	r0, #4
 800c83e:	f7ff fcf3 	bl	800c228 <PIDSetGain>
  PIDSetGain(R_VELO_PID, 11.1, 2430, 0.002);//I150,
 800c842:	ed9f 1a32 	vldr	s2, [pc, #200]	; 800c90c <main+0x15c>
 800c846:	eddf 0a32 	vldr	s1, [pc, #200]	; 800c910 <main+0x160>
 800c84a:	ed9f 0a32 	vldr	s0, [pc, #200]	; 800c914 <main+0x164>
 800c84e:	2005      	movs	r0, #5
 800c850:	f7ff fcea 	bl	800c228 <PIDSetGain>
  //PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
  //
  PIDSetGain(A_VELO_PID, 7,0,0);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800c854:	ed9f 1a30 	vldr	s2, [pc, #192]	; 800c918 <main+0x168>
 800c858:	eddf 0a2f 	vldr	s1, [pc, #188]	; 800c918 <main+0x168>
 800c85c:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 800c860:	2000      	movs	r0, #0
 800c862:	f7ff fce1 	bl	800c228 <PIDSetGain>
  //I?=
  //D
  PIDSetGain(D_WALL_PID, 3.2, 0, 0);//
 800c866:	ed9f 1a2c 	vldr	s2, [pc, #176]	; 800c918 <main+0x168>
 800c86a:	eddf 0a2b 	vldr	s1, [pc, #172]	; 800c918 <main+0x168>
 800c86e:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800c91c <main+0x16c>
 800c872:	2001      	movs	r0, #1
 800c874:	f7ff fcd8 	bl	800c228 <PIDSetGain>
  PIDSetGain(L_WALL_PID, 6.4, 0, 0);
 800c878:	ed9f 1a27 	vldr	s2, [pc, #156]	; 800c918 <main+0x168>
 800c87c:	eddf 0a26 	vldr	s1, [pc, #152]	; 800c918 <main+0x168>
 800c880:	ed9f 0a27 	vldr	s0, [pc, #156]	; 800c920 <main+0x170>
 800c884:	2002      	movs	r0, #2
 800c886:	f7ff fccf 	bl	800c228 <PIDSetGain>
  PIDSetGain(R_WALL_PID, 6.4, 0, 0);
 800c88a:	ed9f 1a23 	vldr	s2, [pc, #140]	; 800c918 <main+0x168>
 800c88e:	eddf 0a22 	vldr	s1, [pc, #136]	; 800c918 <main+0x168>
 800c892:	ed9f 0a23 	vldr	s0, [pc, #140]	; 800c920 <main+0x170>
 800c896:	2003      	movs	r0, #3
 800c898:	f7ff fcc6 	bl	800c228 <PIDSetGain>
  //PidFlag = A_VELO_PID;
  while (1)
  {

	  switch( mode )
 800c89c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c8a0:	2b07      	cmp	r3, #7
 800c8a2:	d82b      	bhi.n	800c8fc <main+0x14c>
 800c8a4:	a201      	add	r2, pc, #4	; (adr r2, 800c8ac <main+0xfc>)
 800c8a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8aa:	bf00      	nop
 800c8ac:	0800c8cd 	.word	0x0800c8cd
 800c8b0:	0800c8d3 	.word	0x0800c8d3
 800c8b4:	0800c8d9 	.word	0x0800c8d9
 800c8b8:	0800c8df 	.word	0x0800c8df
 800c8bc:	0800c8e5 	.word	0x0800c8e5
 800c8c0:	0800c8eb 	.word	0x0800c8eb
 800c8c4:	0800c8f1 	.word	0x0800c8f1
 800c8c8:	0800c8f7 	.word	0x0800c8f7
	  {
	  case 0:

		  ParameterSetting();
 800c8cc:	f7ff faa6 	bl	800be1c <ParameterSetting>
		//wall_flash_print();
		  break;
 800c8d0:	e015      	b.n	800c8fe <main+0x14e>
	  case 1:
		  GainTestRWall();
 800c8d2:	f7ff fadd 	bl	800be90 <GainTestRWall>
		  break;
 800c8d6:	e012      	b.n	800c8fe <main+0x14e>
	  case 2:
		  GainTestDWall();
 800c8d8:	f7ff fb0c 	bl	800bef4 <GainTestDWall>
		  break;
 800c8dc:	e00f      	b.n	800c8fe <main+0x14e>
	  case 3:
		  Debug();
 800c8de:	f7ff f9d7 	bl	800bc90 <Debug>
		  break;
 800c8e2:	e00c      	b.n	800c8fe <main+0x14e>
	  case 4:
		  GainTestLWall();
 800c8e4:	f7ff faa2 	bl	800be2c <GainTestLWall>
		  break;
 800c8e8:	e009      	b.n	800c8fe <main+0x14e>
	  case 5:
		  GainTestAVelo();
 800c8ea:	f7ff fb35 	bl	800bf58 <GainTestAVelo>
		  break;
 800c8ee:	e006      	b.n	800c8fe <main+0x14e>
	  case 6:
		  Explore();
 800c8f0:	f7ff fbee 	bl	800c0d0 <Explore>
		  break;
 800c8f4:	e003      	b.n	800c8fe <main+0x14e>
	  case 7:
		  WritingFree();
 800c8f6:	f7ff fb65 	bl	800bfc4 <WritingFree>
		  break;
 800c8fa:	e000      	b.n	800c8fe <main+0x14e>
	  default :
		  break;
 800c8fc:	bf00      	nop
	  switch( mode )
 800c8fe:	e7cd      	b.n	800c89c <main+0xec>
 800c900:	200003c0 	.word	0x200003c0
 800c904:	08018dd0 	.word	0x08018dd0
 800c908:	08018ddc 	.word	0x08018ddc
 800c90c:	3b03126f 	.word	0x3b03126f
 800c910:	4517e000 	.word	0x4517e000
 800c914:	4131999a 	.word	0x4131999a
 800c918:	00000000 	.word	0x00000000
 800c91c:	404ccccd 	.word	0x404ccccd
 800c920:	40cccccd 	.word	0x40cccccd

0800c924 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b094      	sub	sp, #80	; 0x50
 800c928:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c92a:	f107 0320 	add.w	r3, r7, #32
 800c92e:	2230      	movs	r2, #48	; 0x30
 800c930:	2100      	movs	r1, #0
 800c932:	4618      	mov	r0, r3
 800c934:	f007 f91f 	bl	8013b76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c938:	f107 030c 	add.w	r3, r7, #12
 800c93c:	2200      	movs	r2, #0
 800c93e:	601a      	str	r2, [r3, #0]
 800c940:	605a      	str	r2, [r3, #4]
 800c942:	609a      	str	r2, [r3, #8]
 800c944:	60da      	str	r2, [r3, #12]
 800c946:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800c948:	2300      	movs	r3, #0
 800c94a:	60bb      	str	r3, [r7, #8]
 800c94c:	4b28      	ldr	r3, [pc, #160]	; (800c9f0 <SystemClock_Config+0xcc>)
 800c94e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c950:	4a27      	ldr	r2, [pc, #156]	; (800c9f0 <SystemClock_Config+0xcc>)
 800c952:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c956:	6413      	str	r3, [r2, #64]	; 0x40
 800c958:	4b25      	ldr	r3, [pc, #148]	; (800c9f0 <SystemClock_Config+0xcc>)
 800c95a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c95c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c960:	60bb      	str	r3, [r7, #8]
 800c962:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c964:	2300      	movs	r3, #0
 800c966:	607b      	str	r3, [r7, #4]
 800c968:	4b22      	ldr	r3, [pc, #136]	; (800c9f4 <SystemClock_Config+0xd0>)
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	4a21      	ldr	r2, [pc, #132]	; (800c9f4 <SystemClock_Config+0xd0>)
 800c96e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c972:	6013      	str	r3, [r2, #0]
 800c974:	4b1f      	ldr	r3, [pc, #124]	; (800c9f4 <SystemClock_Config+0xd0>)
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c97c:	607b      	str	r3, [r7, #4]
 800c97e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800c980:	2301      	movs	r3, #1
 800c982:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c984:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800c988:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c98a:	2302      	movs	r3, #2
 800c98c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800c98e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c992:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800c994:	2304      	movs	r3, #4
 800c996:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800c998:	23a8      	movs	r3, #168	; 0xa8
 800c99a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800c99c:	2302      	movs	r3, #2
 800c99e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800c9a0:	2304      	movs	r3, #4
 800c9a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c9a4:	f107 0320 	add.w	r3, r7, #32
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	f003 fca3 	bl	80102f4 <HAL_RCC_OscConfig>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d001      	beq.n	800c9b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800c9b4:	f000 fccc 	bl	800d350 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c9b8:	230f      	movs	r3, #15
 800c9ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800c9bc:	2302      	movs	r3, #2
 800c9be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800c9c4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800c9c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800c9ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c9ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800c9d0:	f107 030c 	add.w	r3, r7, #12
 800c9d4:	2105      	movs	r1, #5
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	f003 fefc 	bl	80107d4 <HAL_RCC_ClockConfig>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d001      	beq.n	800c9e6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800c9e2:	f000 fcb5 	bl	800d350 <Error_Handler>
  }
}
 800c9e6:	bf00      	nop
 800c9e8:	3750      	adds	r7, #80	; 0x50
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	bd80      	pop	{r7, pc}
 800c9ee:	bf00      	nop
 800c9f0:	40023800 	.word	0x40023800
 800c9f4:	40007000 	.word	0x40007000

0800c9f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b084      	sub	sp, #16
 800c9fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800c9fe:	463b      	mov	r3, r7
 800ca00:	2200      	movs	r2, #0
 800ca02:	601a      	str	r2, [r3, #0]
 800ca04:	605a      	str	r2, [r3, #4]
 800ca06:	609a      	str	r2, [r3, #8]
 800ca08:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800ca0a:	4b2f      	ldr	r3, [pc, #188]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca0c:	4a2f      	ldr	r2, [pc, #188]	; (800cacc <MX_ADC1_Init+0xd4>)
 800ca0e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800ca10:	4b2d      	ldr	r3, [pc, #180]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800ca16:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800ca18:	4b2b      	ldr	r3, [pc, #172]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800ca1e:	4b2a      	ldr	r3, [pc, #168]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca20:	2201      	movs	r2, #1
 800ca22:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800ca24:	4b28      	ldr	r3, [pc, #160]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca26:	2201      	movs	r2, #1
 800ca28:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800ca2a:	4b27      	ldr	r3, [pc, #156]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800ca32:	4b25      	ldr	r3, [pc, #148]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca34:	2200      	movs	r2, #0
 800ca36:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800ca38:	4b23      	ldr	r3, [pc, #140]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca3a:	4a25      	ldr	r2, [pc, #148]	; (800cad0 <MX_ADC1_Init+0xd8>)
 800ca3c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800ca3e:	4b22      	ldr	r3, [pc, #136]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca40:	2200      	movs	r2, #0
 800ca42:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800ca44:	4b20      	ldr	r3, [pc, #128]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca46:	2203      	movs	r2, #3
 800ca48:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800ca4a:	4b1f      	ldr	r3, [pc, #124]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca4c:	2201      	movs	r2, #1
 800ca4e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800ca52:	4b1d      	ldr	r3, [pc, #116]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca54:	2201      	movs	r2, #1
 800ca56:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800ca58:	481b      	ldr	r0, [pc, #108]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca5a:	f001 fd55 	bl	800e508 <HAL_ADC_Init>
 800ca5e:	4603      	mov	r3, r0
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d001      	beq.n	800ca68 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800ca64:	f000 fc74 	bl	800d350 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800ca68:	230a      	movs	r3, #10
 800ca6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800ca6c:	2301      	movs	r3, #1
 800ca6e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800ca70:	2303      	movs	r3, #3
 800ca72:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800ca74:	463b      	mov	r3, r7
 800ca76:	4619      	mov	r1, r3
 800ca78:	4813      	ldr	r0, [pc, #76]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca7a:	f002 f82d 	bl	800ead8 <HAL_ADC_ConfigChannel>
 800ca7e:	4603      	mov	r3, r0
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d001      	beq.n	800ca88 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800ca84:	f000 fc64 	bl	800d350 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800ca88:	230e      	movs	r3, #14
 800ca8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800ca8c:	2302      	movs	r3, #2
 800ca8e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800ca90:	463b      	mov	r3, r7
 800ca92:	4619      	mov	r1, r3
 800ca94:	480c      	ldr	r0, [pc, #48]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800ca96:	f002 f81f 	bl	800ead8 <HAL_ADC_ConfigChannel>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d001      	beq.n	800caa4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800caa0:	f000 fc56 	bl	800d350 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800caa4:	2309      	movs	r3, #9
 800caa6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800caa8:	2303      	movs	r3, #3
 800caaa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800caac:	463b      	mov	r3, r7
 800caae:	4619      	mov	r1, r3
 800cab0:	4805      	ldr	r0, [pc, #20]	; (800cac8 <MX_ADC1_Init+0xd0>)
 800cab2:	f002 f811 	bl	800ead8 <HAL_ADC_ConfigChannel>
 800cab6:	4603      	mov	r3, r0
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d001      	beq.n	800cac0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800cabc:	f000 fc48 	bl	800d350 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800cac0:	bf00      	nop
 800cac2:	3710      	adds	r7, #16
 800cac4:	46bd      	mov	sp, r7
 800cac6:	bd80      	pop	{r7, pc}
 800cac8:	2000082c 	.word	0x2000082c
 800cacc:	40012000 	.word	0x40012000
 800cad0:	0f000001 	.word	0x0f000001

0800cad4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800cad4:	b580      	push	{r7, lr}
 800cad6:	b084      	sub	sp, #16
 800cad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800cada:	463b      	mov	r3, r7
 800cadc:	2200      	movs	r2, #0
 800cade:	601a      	str	r2, [r3, #0]
 800cae0:	605a      	str	r2, [r3, #4]
 800cae2:	609a      	str	r2, [r3, #8]
 800cae4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800cae6:	4b28      	ldr	r3, [pc, #160]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cae8:	4a28      	ldr	r2, [pc, #160]	; (800cb8c <MX_ADC2_Init+0xb8>)
 800caea:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800caec:	4b26      	ldr	r3, [pc, #152]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800caee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800caf2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800caf4:	4b24      	ldr	r3, [pc, #144]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800caf6:	2200      	movs	r2, #0
 800caf8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800cafa:	4b23      	ldr	r3, [pc, #140]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cafc:	2201      	movs	r2, #1
 800cafe:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800cb00:	4b21      	ldr	r3, [pc, #132]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cb02:	2201      	movs	r2, #1
 800cb04:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800cb06:	4b20      	ldr	r3, [pc, #128]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cb08:	2200      	movs	r2, #0
 800cb0a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800cb0e:	4b1e      	ldr	r3, [pc, #120]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cb10:	2200      	movs	r2, #0
 800cb12:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800cb14:	4b1c      	ldr	r3, [pc, #112]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cb16:	4a1e      	ldr	r2, [pc, #120]	; (800cb90 <MX_ADC2_Init+0xbc>)
 800cb18:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800cb1a:	4b1b      	ldr	r3, [pc, #108]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800cb20:	4b19      	ldr	r3, [pc, #100]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cb22:	2202      	movs	r2, #2
 800cb24:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800cb26:	4b18      	ldr	r3, [pc, #96]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cb28:	2201      	movs	r2, #1
 800cb2a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800cb2e:	4b16      	ldr	r3, [pc, #88]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cb30:	2201      	movs	r2, #1
 800cb32:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800cb34:	4814      	ldr	r0, [pc, #80]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cb36:	f001 fce7 	bl	800e508 <HAL_ADC_Init>
 800cb3a:	4603      	mov	r3, r0
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d001      	beq.n	800cb44 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800cb40:	f000 fc06 	bl	800d350 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800cb44:	230b      	movs	r3, #11
 800cb46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800cb48:	2301      	movs	r3, #1
 800cb4a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800cb4c:	2303      	movs	r3, #3
 800cb4e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800cb50:	463b      	mov	r3, r7
 800cb52:	4619      	mov	r1, r3
 800cb54:	480c      	ldr	r0, [pc, #48]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cb56:	f001 ffbf 	bl	800ead8 <HAL_ADC_ConfigChannel>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d001      	beq.n	800cb64 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800cb60:	f000 fbf6 	bl	800d350 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800cb64:	230f      	movs	r3, #15
 800cb66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800cb68:	2302      	movs	r3, #2
 800cb6a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800cb6c:	463b      	mov	r3, r7
 800cb6e:	4619      	mov	r1, r3
 800cb70:	4805      	ldr	r0, [pc, #20]	; (800cb88 <MX_ADC2_Init+0xb4>)
 800cb72:	f001 ffb1 	bl	800ead8 <HAL_ADC_ConfigChannel>
 800cb76:	4603      	mov	r3, r0
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d001      	beq.n	800cb80 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800cb7c:	f000 fbe8 	bl	800d350 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800cb80:	bf00      	nop
 800cb82:	3710      	adds	r7, #16
 800cb84:	46bd      	mov	sp, r7
 800cb86:	bd80      	pop	{r7, pc}
 800cb88:	2000070c 	.word	0x2000070c
 800cb8c:	40012100 	.word	0x40012100
 800cb90:	0f000001 	.word	0x0f000001

0800cb94 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800cb98:	4b17      	ldr	r3, [pc, #92]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cb9a:	4a18      	ldr	r2, [pc, #96]	; (800cbfc <MX_SPI3_Init+0x68>)
 800cb9c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800cb9e:	4b16      	ldr	r3, [pc, #88]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cba0:	f44f 7282 	mov.w	r2, #260	; 0x104
 800cba4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800cba6:	4b14      	ldr	r3, [pc, #80]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cba8:	2200      	movs	r2, #0
 800cbaa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800cbac:	4b12      	ldr	r3, [pc, #72]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cbae:	2200      	movs	r2, #0
 800cbb0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800cbb2:	4b11      	ldr	r3, [pc, #68]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cbb4:	2202      	movs	r2, #2
 800cbb6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800cbb8:	4b0f      	ldr	r3, [pc, #60]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cbba:	2201      	movs	r2, #1
 800cbbc:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800cbbe:	4b0e      	ldr	r3, [pc, #56]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cbc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cbc4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800cbc6:	4b0c      	ldr	r3, [pc, #48]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cbc8:	2228      	movs	r2, #40	; 0x28
 800cbca:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800cbcc:	4b0a      	ldr	r3, [pc, #40]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cbce:	2200      	movs	r2, #0
 800cbd0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800cbd2:	4b09      	ldr	r3, [pc, #36]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cbd8:	4b07      	ldr	r3, [pc, #28]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cbda:	2200      	movs	r2, #0
 800cbdc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800cbde:	4b06      	ldr	r3, [pc, #24]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cbe0:	220a      	movs	r2, #10
 800cbe2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800cbe4:	4804      	ldr	r0, [pc, #16]	; (800cbf8 <MX_SPI3_Init+0x64>)
 800cbe6:	f003 ffe7 	bl	8010bb8 <HAL_SPI_Init>
 800cbea:	4603      	mov	r3, r0
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d001      	beq.n	800cbf4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800cbf0:	f000 fbae 	bl	800d350 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800cbf4:	bf00      	nop
 800cbf6:	bd80      	pop	{r7, pc}
 800cbf8:	200007d4 	.word	0x200007d4
 800cbfc:	40003c00 	.word	0x40003c00

0800cc00 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b086      	sub	sp, #24
 800cc04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800cc06:	f107 0308 	add.w	r3, r7, #8
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	601a      	str	r2, [r3, #0]
 800cc0e:	605a      	str	r2, [r3, #4]
 800cc10:	609a      	str	r2, [r3, #8]
 800cc12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800cc14:	463b      	mov	r3, r7
 800cc16:	2200      	movs	r2, #0
 800cc18:	601a      	str	r2, [r3, #0]
 800cc1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800cc1c:	4b1e      	ldr	r3, [pc, #120]	; (800cc98 <MX_TIM1_Init+0x98>)
 800cc1e:	4a1f      	ldr	r2, [pc, #124]	; (800cc9c <MX_TIM1_Init+0x9c>)
 800cc20:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800cc22:	4b1d      	ldr	r3, [pc, #116]	; (800cc98 <MX_TIM1_Init+0x98>)
 800cc24:	22a7      	movs	r2, #167	; 0xa7
 800cc26:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cc28:	4b1b      	ldr	r3, [pc, #108]	; (800cc98 <MX_TIM1_Init+0x98>)
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800cc2e:	4b1a      	ldr	r3, [pc, #104]	; (800cc98 <MX_TIM1_Init+0x98>)
 800cc30:	f240 32e7 	movw	r2, #999	; 0x3e7
 800cc34:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cc36:	4b18      	ldr	r3, [pc, #96]	; (800cc98 <MX_TIM1_Init+0x98>)
 800cc38:	2200      	movs	r2, #0
 800cc3a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800cc3c:	4b16      	ldr	r3, [pc, #88]	; (800cc98 <MX_TIM1_Init+0x98>)
 800cc3e:	2200      	movs	r2, #0
 800cc40:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cc42:	4b15      	ldr	r3, [pc, #84]	; (800cc98 <MX_TIM1_Init+0x98>)
 800cc44:	2200      	movs	r2, #0
 800cc46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800cc48:	4813      	ldr	r0, [pc, #76]	; (800cc98 <MX_TIM1_Init+0x98>)
 800cc4a:	f004 fe29 	bl	80118a0 <HAL_TIM_Base_Init>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d001      	beq.n	800cc58 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800cc54:	f000 fb7c 	bl	800d350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cc58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cc5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800cc5e:	f107 0308 	add.w	r3, r7, #8
 800cc62:	4619      	mov	r1, r3
 800cc64:	480c      	ldr	r0, [pc, #48]	; (800cc98 <MX_TIM1_Init+0x98>)
 800cc66:	f005 fbf3 	bl	8012450 <HAL_TIM_ConfigClockSource>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d001      	beq.n	800cc74 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800cc70:	f000 fb6e 	bl	800d350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cc74:	2300      	movs	r3, #0
 800cc76:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cc78:	2300      	movs	r3, #0
 800cc7a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800cc7c:	463b      	mov	r3, r7
 800cc7e:	4619      	mov	r1, r3
 800cc80:	4805      	ldr	r0, [pc, #20]	; (800cc98 <MX_TIM1_Init+0x98>)
 800cc82:	f006 f89f 	bl	8012dc4 <HAL_TIMEx_MasterConfigSynchronization>
 800cc86:	4603      	mov	r3, r0
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d001      	beq.n	800cc90 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800cc8c:	f000 fb60 	bl	800d350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800cc90:	bf00      	nop
 800cc92:	3718      	adds	r7, #24
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}
 800cc98:	20000914 	.word	0x20000914
 800cc9c:	40010000 	.word	0x40010000

0800cca0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b08e      	sub	sp, #56	; 0x38
 800cca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800cca6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ccaa:	2200      	movs	r2, #0
 800ccac:	601a      	str	r2, [r3, #0]
 800ccae:	605a      	str	r2, [r3, #4]
 800ccb0:	609a      	str	r2, [r3, #8]
 800ccb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ccb4:	f107 0320 	add.w	r3, r7, #32
 800ccb8:	2200      	movs	r2, #0
 800ccba:	601a      	str	r2, [r3, #0]
 800ccbc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800ccbe:	1d3b      	adds	r3, r7, #4
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	601a      	str	r2, [r3, #0]
 800ccc4:	605a      	str	r2, [r3, #4]
 800ccc6:	609a      	str	r2, [r3, #8]
 800ccc8:	60da      	str	r2, [r3, #12]
 800ccca:	611a      	str	r2, [r3, #16]
 800cccc:	615a      	str	r2, [r3, #20]
 800ccce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800ccd0:	4b2d      	ldr	r3, [pc, #180]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800ccd2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ccd6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800ccd8:	4b2b      	ldr	r3, [pc, #172]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800ccda:	2200      	movs	r2, #0
 800ccdc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ccde:	4b2a      	ldr	r3, [pc, #168]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800cce0:	2200      	movs	r2, #0
 800cce2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4200-1;
 800cce4:	4b28      	ldr	r3, [pc, #160]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800cce6:	f241 0267 	movw	r2, #4199	; 0x1067
 800ccea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ccec:	4b26      	ldr	r3, [pc, #152]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800ccee:	2200      	movs	r2, #0
 800ccf0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ccf2:	4b25      	ldr	r3, [pc, #148]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800ccf8:	4823      	ldr	r0, [pc, #140]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800ccfa:	f004 fdd1 	bl	80118a0 <HAL_TIM_Base_Init>
 800ccfe:	4603      	mov	r3, r0
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d001      	beq.n	800cd08 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800cd04:	f000 fb24 	bl	800d350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cd08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cd0c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800cd0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800cd12:	4619      	mov	r1, r3
 800cd14:	481c      	ldr	r0, [pc, #112]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800cd16:	f005 fb9b 	bl	8012450 <HAL_TIM_ConfigClockSource>
 800cd1a:	4603      	mov	r3, r0
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d001      	beq.n	800cd24 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800cd20:	f000 fb16 	bl	800d350 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800cd24:	4818      	ldr	r0, [pc, #96]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800cd26:	f004 ff89 	bl	8011c3c <HAL_TIM_PWM_Init>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d001      	beq.n	800cd34 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800cd30:	f000 fb0e 	bl	800d350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cd34:	2300      	movs	r3, #0
 800cd36:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cd38:	2300      	movs	r3, #0
 800cd3a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800cd3c:	f107 0320 	add.w	r3, r7, #32
 800cd40:	4619      	mov	r1, r3
 800cd42:	4811      	ldr	r0, [pc, #68]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800cd44:	f006 f83e 	bl	8012dc4 <HAL_TIMEx_MasterConfigSynchronization>
 800cd48:	4603      	mov	r3, r0
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d001      	beq.n	800cd52 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800cd4e:	f000 faff 	bl	800d350 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800cd52:	2360      	movs	r3, #96	; 0x60
 800cd54:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800cd56:	2300      	movs	r3, #0
 800cd58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800cd5e:	2300      	movs	r3, #0
 800cd60:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800cd62:	1d3b      	adds	r3, r7, #4
 800cd64:	220c      	movs	r2, #12
 800cd66:	4619      	mov	r1, r3
 800cd68:	4807      	ldr	r0, [pc, #28]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800cd6a:	f005 faab 	bl	80122c4 <HAL_TIM_PWM_ConfigChannel>
 800cd6e:	4603      	mov	r3, r0
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d001      	beq.n	800cd78 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800cd74:	f000 faec 	bl	800d350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800cd78:	4803      	ldr	r0, [pc, #12]	; (800cd88 <MX_TIM2_Init+0xe8>)
 800cd7a:	f000 fd99 	bl	800d8b0 <HAL_TIM_MspPostInit>

}
 800cd7e:	bf00      	nop
 800cd80:	3738      	adds	r7, #56	; 0x38
 800cd82:	46bd      	mov	sp, r7
 800cd84:	bd80      	pop	{r7, pc}
 800cd86:	bf00      	nop
 800cd88:	20000954 	.word	0x20000954

0800cd8c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b08c      	sub	sp, #48	; 0x30
 800cd90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800cd92:	f107 030c 	add.w	r3, r7, #12
 800cd96:	2224      	movs	r2, #36	; 0x24
 800cd98:	2100      	movs	r1, #0
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	f006 feeb 	bl	8013b76 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800cda0:	1d3b      	adds	r3, r7, #4
 800cda2:	2200      	movs	r2, #0
 800cda4:	601a      	str	r2, [r3, #0]
 800cda6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800cda8:	4b20      	ldr	r3, [pc, #128]	; (800ce2c <MX_TIM3_Init+0xa0>)
 800cdaa:	4a21      	ldr	r2, [pc, #132]	; (800ce30 <MX_TIM3_Init+0xa4>)
 800cdac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800cdae:	4b1f      	ldr	r3, [pc, #124]	; (800ce2c <MX_TIM3_Init+0xa0>)
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cdb4:	4b1d      	ldr	r3, [pc, #116]	; (800ce2c <MX_TIM3_Init+0xa0>)
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800cdba:	4b1c      	ldr	r3, [pc, #112]	; (800ce2c <MX_TIM3_Init+0xa0>)
 800cdbc:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800cdc0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cdc2:	4b1a      	ldr	r3, [pc, #104]	; (800ce2c <MX_TIM3_Init+0xa0>)
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cdc8:	4b18      	ldr	r3, [pc, #96]	; (800ce2c <MX_TIM3_Init+0xa0>)
 800cdca:	2200      	movs	r2, #0
 800cdcc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800cdce:	2303      	movs	r3, #3
 800cdd0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800cdd2:	2300      	movs	r3, #0
 800cdd4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800cdd6:	2301      	movs	r3, #1
 800cdd8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800cdda:	2300      	movs	r3, #0
 800cddc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800cdde:	2300      	movs	r3, #0
 800cde0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800cde2:	2300      	movs	r3, #0
 800cde4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800cde6:	2301      	movs	r3, #1
 800cde8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800cdea:	2300      	movs	r3, #0
 800cdec:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800cdee:	2300      	movs	r3, #0
 800cdf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800cdf2:	f107 030c 	add.w	r3, r7, #12
 800cdf6:	4619      	mov	r1, r3
 800cdf8:	480c      	ldr	r0, [pc, #48]	; (800ce2c <MX_TIM3_Init+0xa0>)
 800cdfa:	f004 ffeb 	bl	8011dd4 <HAL_TIM_Encoder_Init>
 800cdfe:	4603      	mov	r3, r0
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d001      	beq.n	800ce08 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800ce04:	f000 faa4 	bl	800d350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ce08:	2300      	movs	r3, #0
 800ce0a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800ce10:	1d3b      	adds	r3, r7, #4
 800ce12:	4619      	mov	r1, r3
 800ce14:	4805      	ldr	r0, [pc, #20]	; (800ce2c <MX_TIM3_Init+0xa0>)
 800ce16:	f005 ffd5 	bl	8012dc4 <HAL_TIMEx_MasterConfigSynchronization>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d001      	beq.n	800ce24 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800ce20:	f000 fa96 	bl	800d350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800ce24:	bf00      	nop
 800ce26:	3730      	adds	r7, #48	; 0x30
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	bd80      	pop	{r7, pc}
 800ce2c:	20000794 	.word	0x20000794
 800ce30:	40000400 	.word	0x40000400

0800ce34 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800ce34:	b580      	push	{r7, lr}
 800ce36:	b08c      	sub	sp, #48	; 0x30
 800ce38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800ce3a:	f107 030c 	add.w	r3, r7, #12
 800ce3e:	2224      	movs	r2, #36	; 0x24
 800ce40:	2100      	movs	r1, #0
 800ce42:	4618      	mov	r0, r3
 800ce44:	f006 fe97 	bl	8013b76 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ce48:	1d3b      	adds	r3, r7, #4
 800ce4a:	2200      	movs	r2, #0
 800ce4c:	601a      	str	r2, [r3, #0]
 800ce4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800ce50:	4b20      	ldr	r3, [pc, #128]	; (800ced4 <MX_TIM4_Init+0xa0>)
 800ce52:	4a21      	ldr	r2, [pc, #132]	; (800ced8 <MX_TIM4_Init+0xa4>)
 800ce54:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800ce56:	4b1f      	ldr	r3, [pc, #124]	; (800ced4 <MX_TIM4_Init+0xa0>)
 800ce58:	2200      	movs	r2, #0
 800ce5a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ce5c:	4b1d      	ldr	r3, [pc, #116]	; (800ced4 <MX_TIM4_Init+0xa0>)
 800ce5e:	2200      	movs	r2, #0
 800ce60:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 800ce62:	4b1c      	ldr	r3, [pc, #112]	; (800ced4 <MX_TIM4_Init+0xa0>)
 800ce64:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800ce68:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800ce6a:	4b1a      	ldr	r3, [pc, #104]	; (800ced4 <MX_TIM4_Init+0xa0>)
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ce70:	4b18      	ldr	r3, [pc, #96]	; (800ced4 <MX_TIM4_Init+0xa0>)
 800ce72:	2200      	movs	r2, #0
 800ce74:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800ce76:	2303      	movs	r3, #3
 800ce78:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800ce7e:	2301      	movs	r3, #1
 800ce80:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800ce82:	2300      	movs	r3, #0
 800ce84:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800ce86:	2300      	movs	r3, #0
 800ce88:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800ce8e:	2301      	movs	r3, #1
 800ce90:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800ce92:	2300      	movs	r3, #0
 800ce94:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800ce96:	2300      	movs	r3, #0
 800ce98:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800ce9a:	f107 030c 	add.w	r3, r7, #12
 800ce9e:	4619      	mov	r1, r3
 800cea0:	480c      	ldr	r0, [pc, #48]	; (800ced4 <MX_TIM4_Init+0xa0>)
 800cea2:	f004 ff97 	bl	8011dd4 <HAL_TIM_Encoder_Init>
 800cea6:	4603      	mov	r3, r0
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d001      	beq.n	800ceb0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800ceac:	f000 fa50 	bl	800d350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800ceb8:	1d3b      	adds	r3, r7, #4
 800ceba:	4619      	mov	r1, r3
 800cebc:	4805      	ldr	r0, [pc, #20]	; (800ced4 <MX_TIM4_Init+0xa0>)
 800cebe:	f005 ff81 	bl	8012dc4 <HAL_TIMEx_MasterConfigSynchronization>
 800cec2:	4603      	mov	r3, r0
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d001      	beq.n	800cecc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800cec8:	f000 fa42 	bl	800d350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800cecc:	bf00      	nop
 800cece:	3730      	adds	r7, #48	; 0x30
 800ced0:	46bd      	mov	sp, r7
 800ced2:	bd80      	pop	{r7, pc}
 800ced4:	200006cc 	.word	0x200006cc
 800ced8:	40000800 	.word	0x40000800

0800cedc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b08e      	sub	sp, #56	; 0x38
 800cee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800cee2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800cee6:	2200      	movs	r2, #0
 800cee8:	601a      	str	r2, [r3, #0]
 800ceea:	605a      	str	r2, [r3, #4]
 800ceec:	609a      	str	r2, [r3, #8]
 800ceee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800cef0:	f107 0320 	add.w	r3, r7, #32
 800cef4:	2200      	movs	r2, #0
 800cef6:	601a      	str	r2, [r3, #0]
 800cef8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800cefa:	1d3b      	adds	r3, r7, #4
 800cefc:	2200      	movs	r2, #0
 800cefe:	601a      	str	r2, [r3, #0]
 800cf00:	605a      	str	r2, [r3, #4]
 800cf02:	609a      	str	r2, [r3, #8]
 800cf04:	60da      	str	r2, [r3, #12]
 800cf06:	611a      	str	r2, [r3, #16]
 800cf08:	615a      	str	r2, [r3, #20]
 800cf0a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800cf0c:	4b2c      	ldr	r3, [pc, #176]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cf0e:	4a2d      	ldr	r2, [pc, #180]	; (800cfc4 <MX_TIM5_Init+0xe8>)
 800cf10:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800cf12:	4b2b      	ldr	r3, [pc, #172]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cf14:	2200      	movs	r2, #0
 800cf16:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cf18:	4b29      	ldr	r3, [pc, #164]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4200-1;
 800cf1e:	4b28      	ldr	r3, [pc, #160]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cf20:	f241 0267 	movw	r2, #4199	; 0x1067
 800cf24:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cf26:	4b26      	ldr	r3, [pc, #152]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cf28:	2200      	movs	r2, #0
 800cf2a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cf2c:	4b24      	ldr	r3, [pc, #144]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cf2e:	2200      	movs	r2, #0
 800cf30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800cf32:	4823      	ldr	r0, [pc, #140]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cf34:	f004 fcb4 	bl	80118a0 <HAL_TIM_Base_Init>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d001      	beq.n	800cf42 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800cf3e:	f000 fa07 	bl	800d350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cf42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cf46:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800cf48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800cf4c:	4619      	mov	r1, r3
 800cf4e:	481c      	ldr	r0, [pc, #112]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cf50:	f005 fa7e 	bl	8012450 <HAL_TIM_ConfigClockSource>
 800cf54:	4603      	mov	r3, r0
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d001      	beq.n	800cf5e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800cf5a:	f000 f9f9 	bl	800d350 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800cf5e:	4818      	ldr	r0, [pc, #96]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cf60:	f004 fe6c 	bl	8011c3c <HAL_TIM_PWM_Init>
 800cf64:	4603      	mov	r3, r0
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d001      	beq.n	800cf6e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800cf6a:	f000 f9f1 	bl	800d350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cf6e:	2300      	movs	r3, #0
 800cf70:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cf72:	2300      	movs	r3, #0
 800cf74:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800cf76:	f107 0320 	add.w	r3, r7, #32
 800cf7a:	4619      	mov	r1, r3
 800cf7c:	4810      	ldr	r0, [pc, #64]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cf7e:	f005 ff21 	bl	8012dc4 <HAL_TIMEx_MasterConfigSynchronization>
 800cf82:	4603      	mov	r3, r0
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d001      	beq.n	800cf8c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800cf88:	f000 f9e2 	bl	800d350 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800cf8c:	2360      	movs	r3, #96	; 0x60
 800cf8e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800cf90:	2300      	movs	r3, #0
 800cf92:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800cf94:	2300      	movs	r3, #0
 800cf96:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800cf98:	2300      	movs	r3, #0
 800cf9a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800cf9c:	1d3b      	adds	r3, r7, #4
 800cf9e:	2204      	movs	r2, #4
 800cfa0:	4619      	mov	r1, r3
 800cfa2:	4807      	ldr	r0, [pc, #28]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cfa4:	f005 f98e 	bl	80122c4 <HAL_TIM_PWM_ConfigChannel>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d001      	beq.n	800cfb2 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800cfae:	f000 f9cf 	bl	800d350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800cfb2:	4803      	ldr	r0, [pc, #12]	; (800cfc0 <MX_TIM5_Init+0xe4>)
 800cfb4:	f000 fc7c 	bl	800d8b0 <HAL_TIM_MspPostInit>

}
 800cfb8:	bf00      	nop
 800cfba:	3738      	adds	r7, #56	; 0x38
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	bd80      	pop	{r7, pc}
 800cfc0:	20000754 	.word	0x20000754
 800cfc4:	40000c00 	.word	0x40000c00

0800cfc8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b096      	sub	sp, #88	; 0x58
 800cfcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800cfce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	601a      	str	r2, [r3, #0]
 800cfd6:	605a      	str	r2, [r3, #4]
 800cfd8:	609a      	str	r2, [r3, #8]
 800cfda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800cfdc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800cfe0:	2200      	movs	r2, #0
 800cfe2:	601a      	str	r2, [r3, #0]
 800cfe4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800cfe6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cfea:	2200      	movs	r2, #0
 800cfec:	601a      	str	r2, [r3, #0]
 800cfee:	605a      	str	r2, [r3, #4]
 800cff0:	609a      	str	r2, [r3, #8]
 800cff2:	60da      	str	r2, [r3, #12]
 800cff4:	611a      	str	r2, [r3, #16]
 800cff6:	615a      	str	r2, [r3, #20]
 800cff8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800cffa:	1d3b      	adds	r3, r7, #4
 800cffc:	2220      	movs	r2, #32
 800cffe:	2100      	movs	r1, #0
 800d000:	4618      	mov	r0, r3
 800d002:	f006 fdb8 	bl	8013b76 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800d006:	4b42      	ldr	r3, [pc, #264]	; (800d110 <MX_TIM8_Init+0x148>)
 800d008:	4a42      	ldr	r2, [pc, #264]	; (800d114 <MX_TIM8_Init+0x14c>)
 800d00a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800d00c:	4b40      	ldr	r3, [pc, #256]	; (800d110 <MX_TIM8_Init+0x148>)
 800d00e:	22a7      	movs	r2, #167	; 0xa7
 800d010:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d012:	4b3f      	ldr	r3, [pc, #252]	; (800d110 <MX_TIM8_Init+0x148>)
 800d014:	2200      	movs	r2, #0
 800d016:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 800d018:	4b3d      	ldr	r3, [pc, #244]	; (800d110 <MX_TIM8_Init+0x148>)
 800d01a:	2231      	movs	r2, #49	; 0x31
 800d01c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d01e:	4b3c      	ldr	r3, [pc, #240]	; (800d110 <MX_TIM8_Init+0x148>)
 800d020:	2200      	movs	r2, #0
 800d022:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800d024:	4b3a      	ldr	r3, [pc, #232]	; (800d110 <MX_TIM8_Init+0x148>)
 800d026:	2200      	movs	r2, #0
 800d028:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800d02a:	4b39      	ldr	r3, [pc, #228]	; (800d110 <MX_TIM8_Init+0x148>)
 800d02c:	2280      	movs	r2, #128	; 0x80
 800d02e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800d030:	4837      	ldr	r0, [pc, #220]	; (800d110 <MX_TIM8_Init+0x148>)
 800d032:	f004 fc35 	bl	80118a0 <HAL_TIM_Base_Init>
 800d036:	4603      	mov	r3, r0
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d001      	beq.n	800d040 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800d03c:	f000 f988 	bl	800d350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d040:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d044:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800d046:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800d04a:	4619      	mov	r1, r3
 800d04c:	4830      	ldr	r0, [pc, #192]	; (800d110 <MX_TIM8_Init+0x148>)
 800d04e:	f005 f9ff 	bl	8012450 <HAL_TIM_ConfigClockSource>
 800d052:	4603      	mov	r3, r0
 800d054:	2b00      	cmp	r3, #0
 800d056:	d001      	beq.n	800d05c <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800d058:	f000 f97a 	bl	800d350 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800d05c:	482c      	ldr	r0, [pc, #176]	; (800d110 <MX_TIM8_Init+0x148>)
 800d05e:	f004 fc99 	bl	8011994 <HAL_TIM_OC_Init>
 800d062:	4603      	mov	r3, r0
 800d064:	2b00      	cmp	r3, #0
 800d066:	d001      	beq.n	800d06c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800d068:	f000 f972 	bl	800d350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d06c:	2300      	movs	r3, #0
 800d06e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d070:	2300      	movs	r3, #0
 800d072:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800d074:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d078:	4619      	mov	r1, r3
 800d07a:	4825      	ldr	r0, [pc, #148]	; (800d110 <MX_TIM8_Init+0x148>)
 800d07c:	f005 fea2 	bl	8012dc4 <HAL_TIMEx_MasterConfigSynchronization>
 800d080:	4603      	mov	r3, r0
 800d082:	2b00      	cmp	r3, #0
 800d084:	d001      	beq.n	800d08a <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800d086:	f000 f963 	bl	800d350 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800d08a:	2330      	movs	r3, #48	; 0x30
 800d08c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25-1;
 800d08e:	2318      	movs	r3, #24
 800d090:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800d092:	2300      	movs	r3, #0
 800d094:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800d096:	2300      	movs	r3, #0
 800d098:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800d09a:	2300      	movs	r3, #0
 800d09c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800d09e:	2300      	movs	r3, #0
 800d0a0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800d0a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	4619      	mov	r1, r3
 800d0ae:	4818      	ldr	r0, [pc, #96]	; (800d110 <MX_TIM8_Init+0x148>)
 800d0b0:	f005 f8a8 	bl	8012204 <HAL_TIM_OC_ConfigChannel>
 800d0b4:	4603      	mov	r3, r0
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d001      	beq.n	800d0be <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800d0ba:	f000 f949 	bl	800d350 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800d0be:	4b14      	ldr	r3, [pc, #80]	; (800d110 <MX_TIM8_Init+0x148>)
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	699a      	ldr	r2, [r3, #24]
 800d0c4:	4b12      	ldr	r3, [pc, #72]	; (800d110 <MX_TIM8_Init+0x148>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	f042 0208 	orr.w	r2, r2, #8
 800d0cc:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800d0da:	2300      	movs	r3, #0
 800d0dc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800d0de:	2300      	movs	r3, #0
 800d0e0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800d0e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d0e6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800d0ec:	1d3b      	adds	r3, r7, #4
 800d0ee:	4619      	mov	r1, r3
 800d0f0:	4807      	ldr	r0, [pc, #28]	; (800d110 <MX_TIM8_Init+0x148>)
 800d0f2:	f005 fee3 	bl	8012ebc <HAL_TIMEx_ConfigBreakDeadTime>
 800d0f6:	4603      	mov	r3, r0
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d001      	beq.n	800d100 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 800d0fc:	f000 f928 	bl	800d350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800d100:	4803      	ldr	r0, [pc, #12]	; (800d110 <MX_TIM8_Init+0x148>)
 800d102:	f000 fbd5 	bl	800d8b0 <HAL_TIM_MspPostInit>

}
 800d106:	bf00      	nop
 800d108:	3758      	adds	r7, #88	; 0x58
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd80      	pop	{r7, pc}
 800d10e:	bf00      	nop
 800d110:	2000068c 	.word	0x2000068c
 800d114:	40010400 	.word	0x40010400

0800d118 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800d11c:	4b11      	ldr	r3, [pc, #68]	; (800d164 <MX_USART1_UART_Init+0x4c>)
 800d11e:	4a12      	ldr	r2, [pc, #72]	; (800d168 <MX_USART1_UART_Init+0x50>)
 800d120:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800d122:	4b10      	ldr	r3, [pc, #64]	; (800d164 <MX_USART1_UART_Init+0x4c>)
 800d124:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800d128:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800d12a:	4b0e      	ldr	r3, [pc, #56]	; (800d164 <MX_USART1_UART_Init+0x4c>)
 800d12c:	2200      	movs	r2, #0
 800d12e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800d130:	4b0c      	ldr	r3, [pc, #48]	; (800d164 <MX_USART1_UART_Init+0x4c>)
 800d132:	2200      	movs	r2, #0
 800d134:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800d136:	4b0b      	ldr	r3, [pc, #44]	; (800d164 <MX_USART1_UART_Init+0x4c>)
 800d138:	2200      	movs	r2, #0
 800d13a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800d13c:	4b09      	ldr	r3, [pc, #36]	; (800d164 <MX_USART1_UART_Init+0x4c>)
 800d13e:	220c      	movs	r2, #12
 800d140:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d142:	4b08      	ldr	r3, [pc, #32]	; (800d164 <MX_USART1_UART_Init+0x4c>)
 800d144:	2200      	movs	r2, #0
 800d146:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800d148:	4b06      	ldr	r3, [pc, #24]	; (800d164 <MX_USART1_UART_Init+0x4c>)
 800d14a:	2200      	movs	r2, #0
 800d14c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800d14e:	4805      	ldr	r0, [pc, #20]	; (800d164 <MX_USART1_UART_Init+0x4c>)
 800d150:	f005 ff3f 	bl	8012fd2 <HAL_UART_Init>
 800d154:	4603      	mov	r3, r0
 800d156:	2b00      	cmp	r3, #0
 800d158:	d001      	beq.n	800d15e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800d15a:	f000 f8f9 	bl	800d350 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800d15e:	bf00      	nop
 800d160:	bd80      	pop	{r7, pc}
 800d162:	bf00      	nop
 800d164:	20000874 	.word	0x20000874
 800d168:	40011000 	.word	0x40011000

0800d16c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b082      	sub	sp, #8
 800d170:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800d172:	2300      	movs	r3, #0
 800d174:	607b      	str	r3, [r7, #4]
 800d176:	4b10      	ldr	r3, [pc, #64]	; (800d1b8 <MX_DMA_Init+0x4c>)
 800d178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d17a:	4a0f      	ldr	r2, [pc, #60]	; (800d1b8 <MX_DMA_Init+0x4c>)
 800d17c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d180:	6313      	str	r3, [r2, #48]	; 0x30
 800d182:	4b0d      	ldr	r3, [pc, #52]	; (800d1b8 <MX_DMA_Init+0x4c>)
 800d184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d18a:	607b      	str	r3, [r7, #4]
 800d18c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800d18e:	2200      	movs	r2, #0
 800d190:	2100      	movs	r1, #0
 800d192:	2038      	movs	r0, #56	; 0x38
 800d194:	f002 f825 	bl	800f1e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800d198:	2038      	movs	r0, #56	; 0x38
 800d19a:	f002 f83e 	bl	800f21a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800d19e:	2200      	movs	r2, #0
 800d1a0:	2100      	movs	r1, #0
 800d1a2:	203a      	movs	r0, #58	; 0x3a
 800d1a4:	f002 f81d 	bl	800f1e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800d1a8:	203a      	movs	r0, #58	; 0x3a
 800d1aa:	f002 f836 	bl	800f21a <HAL_NVIC_EnableIRQ>

}
 800d1ae:	bf00      	nop
 800d1b0:	3708      	adds	r7, #8
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	bd80      	pop	{r7, pc}
 800d1b6:	bf00      	nop
 800d1b8:	40023800 	.word	0x40023800

0800d1bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b08a      	sub	sp, #40	; 0x28
 800d1c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d1c2:	f107 0314 	add.w	r3, r7, #20
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	601a      	str	r2, [r3, #0]
 800d1ca:	605a      	str	r2, [r3, #4]
 800d1cc:	609a      	str	r2, [r3, #8]
 800d1ce:	60da      	str	r2, [r3, #12]
 800d1d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	613b      	str	r3, [r7, #16]
 800d1d6:	4b59      	ldr	r3, [pc, #356]	; (800d33c <MX_GPIO_Init+0x180>)
 800d1d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1da:	4a58      	ldr	r2, [pc, #352]	; (800d33c <MX_GPIO_Init+0x180>)
 800d1dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d1e0:	6313      	str	r3, [r2, #48]	; 0x30
 800d1e2:	4b56      	ldr	r3, [pc, #344]	; (800d33c <MX_GPIO_Init+0x180>)
 800d1e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d1ea:	613b      	str	r3, [r7, #16]
 800d1ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	60fb      	str	r3, [r7, #12]
 800d1f2:	4b52      	ldr	r3, [pc, #328]	; (800d33c <MX_GPIO_Init+0x180>)
 800d1f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1f6:	4a51      	ldr	r2, [pc, #324]	; (800d33c <MX_GPIO_Init+0x180>)
 800d1f8:	f043 0304 	orr.w	r3, r3, #4
 800d1fc:	6313      	str	r3, [r2, #48]	; 0x30
 800d1fe:	4b4f      	ldr	r3, [pc, #316]	; (800d33c <MX_GPIO_Init+0x180>)
 800d200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d202:	f003 0304 	and.w	r3, r3, #4
 800d206:	60fb      	str	r3, [r7, #12]
 800d208:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d20a:	2300      	movs	r3, #0
 800d20c:	60bb      	str	r3, [r7, #8]
 800d20e:	4b4b      	ldr	r3, [pc, #300]	; (800d33c <MX_GPIO_Init+0x180>)
 800d210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d212:	4a4a      	ldr	r2, [pc, #296]	; (800d33c <MX_GPIO_Init+0x180>)
 800d214:	f043 0301 	orr.w	r3, r3, #1
 800d218:	6313      	str	r3, [r2, #48]	; 0x30
 800d21a:	4b48      	ldr	r3, [pc, #288]	; (800d33c <MX_GPIO_Init+0x180>)
 800d21c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d21e:	f003 0301 	and.w	r3, r3, #1
 800d222:	60bb      	str	r3, [r7, #8]
 800d224:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d226:	2300      	movs	r3, #0
 800d228:	607b      	str	r3, [r7, #4]
 800d22a:	4b44      	ldr	r3, [pc, #272]	; (800d33c <MX_GPIO_Init+0x180>)
 800d22c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d22e:	4a43      	ldr	r2, [pc, #268]	; (800d33c <MX_GPIO_Init+0x180>)
 800d230:	f043 0302 	orr.w	r3, r3, #2
 800d234:	6313      	str	r3, [r2, #48]	; 0x30
 800d236:	4b41      	ldr	r3, [pc, #260]	; (800d33c <MX_GPIO_Init+0x180>)
 800d238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d23a:	f003 0302 	and.w	r3, r3, #2
 800d23e:	607b      	str	r3, [r7, #4]
 800d240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800d242:	2300      	movs	r3, #0
 800d244:	603b      	str	r3, [r7, #0]
 800d246:	4b3d      	ldr	r3, [pc, #244]	; (800d33c <MX_GPIO_Init+0x180>)
 800d248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d24a:	4a3c      	ldr	r2, [pc, #240]	; (800d33c <MX_GPIO_Init+0x180>)
 800d24c:	f043 0308 	orr.w	r3, r3, #8
 800d250:	6313      	str	r3, [r2, #48]	; 0x30
 800d252:	4b3a      	ldr	r3, [pc, #232]	; (800d33c <MX_GPIO_Init+0x180>)
 800d254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d256:	f003 0308 	and.w	r3, r3, #8
 800d25a:	603b      	str	r3, [r7, #0]
 800d25c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800d25e:	2200      	movs	r2, #0
 800d260:	f44f 7141 	mov.w	r1, #772	; 0x304
 800d264:	4836      	ldr	r0, [pc, #216]	; (800d340 <MX_GPIO_Init+0x184>)
 800d266:	f003 f82b 	bl	80102c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800d26a:	2200      	movs	r2, #0
 800d26c:	2105      	movs	r1, #5
 800d26e:	4835      	ldr	r0, [pc, #212]	; (800d344 <MX_GPIO_Init+0x188>)
 800d270:	f003 f826 	bl	80102c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800d274:	2200      	movs	r2, #0
 800d276:	2104      	movs	r1, #4
 800d278:	4833      	ldr	r0, [pc, #204]	; (800d348 <MX_GPIO_Init+0x18c>)
 800d27a:	f003 f821 	bl	80102c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800d27e:	2200      	movs	r2, #0
 800d280:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d284:	4831      	ldr	r0, [pc, #196]	; (800d34c <MX_GPIO_Init+0x190>)
 800d286:	f003 f81b 	bl	80102c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9;
 800d28a:	f44f 7341 	mov.w	r3, #772	; 0x304
 800d28e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d290:	2301      	movs	r3, #1
 800d292:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d294:	2300      	movs	r3, #0
 800d296:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d298:	2300      	movs	r3, #0
 800d29a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d29c:	f107 0314 	add.w	r3, r7, #20
 800d2a0:	4619      	mov	r1, r3
 800d2a2:	4827      	ldr	r0, [pc, #156]	; (800d340 <MX_GPIO_Init+0x184>)
 800d2a4:	f002 fe72 	bl	800ff8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800d2a8:	2305      	movs	r3, #5
 800d2aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d2ac:	2301      	movs	r3, #1
 800d2ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d2b8:	f107 0314 	add.w	r3, r7, #20
 800d2bc:	4619      	mov	r1, r3
 800d2be:	4821      	ldr	r0, [pc, #132]	; (800d344 <MX_GPIO_Init+0x188>)
 800d2c0:	f002 fe64 	bl	800ff8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800d2c4:	f241 0304 	movw	r3, #4100	; 0x1004
 800d2c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d2d2:	f107 0314 	add.w	r3, r7, #20
 800d2d6:	4619      	mov	r1, r3
 800d2d8:	481c      	ldr	r0, [pc, #112]	; (800d34c <MX_GPIO_Init+0x190>)
 800d2da:	f002 fe57 	bl	800ff8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800d2de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800d2e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2e8:	2300      	movs	r3, #0
 800d2ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d2ec:	f107 0314 	add.w	r3, r7, #20
 800d2f0:	4619      	mov	r1, r3
 800d2f2:	4814      	ldr	r0, [pc, #80]	; (800d344 <MX_GPIO_Init+0x188>)
 800d2f4:	f002 fe4a 	bl	800ff8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800d2f8:	2304      	movs	r3, #4
 800d2fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d2fc:	2301      	movs	r3, #1
 800d2fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d300:	2300      	movs	r3, #0
 800d302:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d304:	2300      	movs	r3, #0
 800d306:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d308:	f107 0314 	add.w	r3, r7, #20
 800d30c:	4619      	mov	r1, r3
 800d30e:	480e      	ldr	r0, [pc, #56]	; (800d348 <MX_GPIO_Init+0x18c>)
 800d310:	f002 fe3c 	bl	800ff8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800d314:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d31a:	2301      	movs	r3, #1
 800d31c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d31e:	2300      	movs	r3, #0
 800d320:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d322:	2300      	movs	r3, #0
 800d324:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d326:	f107 0314 	add.w	r3, r7, #20
 800d32a:	4619      	mov	r1, r3
 800d32c:	4807      	ldr	r0, [pc, #28]	; (800d34c <MX_GPIO_Init+0x190>)
 800d32e:	f002 fe2d 	bl	800ff8c <HAL_GPIO_Init>

}
 800d332:	bf00      	nop
 800d334:	3728      	adds	r7, #40	; 0x28
 800d336:	46bd      	mov	sp, r7
 800d338:	bd80      	pop	{r7, pc}
 800d33a:	bf00      	nop
 800d33c:	40023800 	.word	0x40023800
 800d340:	40020800 	.word	0x40020800
 800d344:	40020000 	.word	0x40020000
 800d348:	40020c00 	.word	0x40020c00
 800d34c:	40020400 	.word	0x40020400

0800d350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d350:	b480      	push	{r7}
 800d352:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800d354:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800d356:	e7fe      	b.n	800d356 <Error_Handler+0x6>

0800d358 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800d358:	b580      	push	{r7, lr}
 800d35a:	b082      	sub	sp, #8
 800d35c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d35e:	2300      	movs	r3, #0
 800d360:	607b      	str	r3, [r7, #4]
 800d362:	4b13      	ldr	r3, [pc, #76]	; (800d3b0 <HAL_MspInit+0x58>)
 800d364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d366:	4a12      	ldr	r2, [pc, #72]	; (800d3b0 <HAL_MspInit+0x58>)
 800d368:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d36c:	6453      	str	r3, [r2, #68]	; 0x44
 800d36e:	4b10      	ldr	r3, [pc, #64]	; (800d3b0 <HAL_MspInit+0x58>)
 800d370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d372:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d376:	607b      	str	r3, [r7, #4]
 800d378:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800d37a:	2300      	movs	r3, #0
 800d37c:	603b      	str	r3, [r7, #0]
 800d37e:	4b0c      	ldr	r3, [pc, #48]	; (800d3b0 <HAL_MspInit+0x58>)
 800d380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d382:	4a0b      	ldr	r2, [pc, #44]	; (800d3b0 <HAL_MspInit+0x58>)
 800d384:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d388:	6413      	str	r3, [r2, #64]	; 0x40
 800d38a:	4b09      	ldr	r3, [pc, #36]	; (800d3b0 <HAL_MspInit+0x58>)
 800d38c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d38e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d392:	603b      	str	r3, [r7, #0]
 800d394:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 800d396:	2200      	movs	r2, #0
 800d398:	2100      	movs	r1, #0
 800d39a:	2004      	movs	r0, #4
 800d39c:	f001 ff21 	bl	800f1e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 800d3a0:	2004      	movs	r0, #4
 800d3a2:	f001 ff3a 	bl	800f21a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800d3a6:	bf00      	nop
 800d3a8:	3708      	adds	r7, #8
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}
 800d3ae:	bf00      	nop
 800d3b0:	40023800 	.word	0x40023800

0800d3b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b08c      	sub	sp, #48	; 0x30
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d3bc:	f107 031c 	add.w	r3, r7, #28
 800d3c0:	2200      	movs	r2, #0
 800d3c2:	601a      	str	r2, [r3, #0]
 800d3c4:	605a      	str	r2, [r3, #4]
 800d3c6:	609a      	str	r2, [r3, #8]
 800d3c8:	60da      	str	r2, [r3, #12]
 800d3ca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4a73      	ldr	r2, [pc, #460]	; (800d5a0 <HAL_ADC_MspInit+0x1ec>)
 800d3d2:	4293      	cmp	r3, r2
 800d3d4:	d17a      	bne.n	800d4cc <HAL_ADC_MspInit+0x118>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	61bb      	str	r3, [r7, #24]
 800d3da:	4b72      	ldr	r3, [pc, #456]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d3dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d3de:	4a71      	ldr	r2, [pc, #452]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d3e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d3e4:	6453      	str	r3, [r2, #68]	; 0x44
 800d3e6:	4b6f      	ldr	r3, [pc, #444]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d3e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d3ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d3ee:	61bb      	str	r3, [r7, #24]
 800d3f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	617b      	str	r3, [r7, #20]
 800d3f6:	4b6b      	ldr	r3, [pc, #428]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d3f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3fa:	4a6a      	ldr	r2, [pc, #424]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d3fc:	f043 0304 	orr.w	r3, r3, #4
 800d400:	6313      	str	r3, [r2, #48]	; 0x30
 800d402:	4b68      	ldr	r3, [pc, #416]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d406:	f003 0304 	and.w	r3, r3, #4
 800d40a:	617b      	str	r3, [r7, #20]
 800d40c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d40e:	2300      	movs	r3, #0
 800d410:	613b      	str	r3, [r7, #16]
 800d412:	4b64      	ldr	r3, [pc, #400]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d416:	4a63      	ldr	r2, [pc, #396]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d418:	f043 0302 	orr.w	r3, r3, #2
 800d41c:	6313      	str	r3, [r2, #48]	; 0x30
 800d41e:	4b61      	ldr	r3, [pc, #388]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d422:	f003 0302 	and.w	r3, r3, #2
 800d426:	613b      	str	r3, [r7, #16]
 800d428:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800d42a:	2311      	movs	r3, #17
 800d42c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d42e:	2303      	movs	r3, #3
 800d430:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d432:	2300      	movs	r3, #0
 800d434:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d436:	f107 031c 	add.w	r3, r7, #28
 800d43a:	4619      	mov	r1, r3
 800d43c:	485a      	ldr	r0, [pc, #360]	; (800d5a8 <HAL_ADC_MspInit+0x1f4>)
 800d43e:	f002 fda5 	bl	800ff8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800d442:	2302      	movs	r3, #2
 800d444:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d446:	2303      	movs	r3, #3
 800d448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d44a:	2300      	movs	r3, #0
 800d44c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d44e:	f107 031c 	add.w	r3, r7, #28
 800d452:	4619      	mov	r1, r3
 800d454:	4855      	ldr	r0, [pc, #340]	; (800d5ac <HAL_ADC_MspInit+0x1f8>)
 800d456:	f002 fd99 	bl	800ff8c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800d45a:	4b55      	ldr	r3, [pc, #340]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d45c:	4a55      	ldr	r2, [pc, #340]	; (800d5b4 <HAL_ADC_MspInit+0x200>)
 800d45e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800d460:	4b53      	ldr	r3, [pc, #332]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d462:	2200      	movs	r2, #0
 800d464:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d466:	4b52      	ldr	r3, [pc, #328]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d468:	2200      	movs	r2, #0
 800d46a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800d46c:	4b50      	ldr	r3, [pc, #320]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d46e:	2200      	movs	r2, #0
 800d470:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800d472:	4b4f      	ldr	r3, [pc, #316]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d474:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d478:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800d47a:	4b4d      	ldr	r3, [pc, #308]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d47c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d480:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800d482:	4b4b      	ldr	r3, [pc, #300]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d484:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d488:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800d48a:	4b49      	ldr	r3, [pc, #292]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d48c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d490:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800d492:	4b47      	ldr	r3, [pc, #284]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d494:	2200      	movs	r2, #0
 800d496:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d498:	4b45      	ldr	r3, [pc, #276]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d49a:	2200      	movs	r2, #0
 800d49c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800d49e:	4844      	ldr	r0, [pc, #272]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d4a0:	f001 fed6 	bl	800f250 <HAL_DMA_Init>
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d001      	beq.n	800d4ae <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800d4aa:	f7ff ff51 	bl	800d350 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	4a3f      	ldr	r2, [pc, #252]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d4b2:	639a      	str	r2, [r3, #56]	; 0x38
 800d4b4:	4a3e      	ldr	r2, [pc, #248]	; (800d5b0 <HAL_ADC_MspInit+0x1fc>)
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	2100      	movs	r1, #0
 800d4be:	2012      	movs	r0, #18
 800d4c0:	f001 fe8f 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800d4c4:	2012      	movs	r0, #18
 800d4c6:	f001 fea8 	bl	800f21a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800d4ca:	e065      	b.n	800d598 <HAL_ADC_MspInit+0x1e4>
  else if(hadc->Instance==ADC2)
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	4a39      	ldr	r2, [pc, #228]	; (800d5b8 <HAL_ADC_MspInit+0x204>)
 800d4d2:	4293      	cmp	r3, r2
 800d4d4:	d160      	bne.n	800d598 <HAL_ADC_MspInit+0x1e4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	60fb      	str	r3, [r7, #12]
 800d4da:	4b32      	ldr	r3, [pc, #200]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d4dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d4de:	4a31      	ldr	r2, [pc, #196]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d4e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d4e4:	6453      	str	r3, [r2, #68]	; 0x44
 800d4e6:	4b2f      	ldr	r3, [pc, #188]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d4e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d4ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d4ee:	60fb      	str	r3, [r7, #12]
 800d4f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	60bb      	str	r3, [r7, #8]
 800d4f6:	4b2b      	ldr	r3, [pc, #172]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d4f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4fa:	4a2a      	ldr	r2, [pc, #168]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d4fc:	f043 0304 	orr.w	r3, r3, #4
 800d500:	6313      	str	r3, [r2, #48]	; 0x30
 800d502:	4b28      	ldr	r3, [pc, #160]	; (800d5a4 <HAL_ADC_MspInit+0x1f0>)
 800d504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d506:	f003 0304 	and.w	r3, r3, #4
 800d50a:	60bb      	str	r3, [r7, #8]
 800d50c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800d50e:	2322      	movs	r3, #34	; 0x22
 800d510:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d512:	2303      	movs	r3, #3
 800d514:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d516:	2300      	movs	r3, #0
 800d518:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d51a:	f107 031c 	add.w	r3, r7, #28
 800d51e:	4619      	mov	r1, r3
 800d520:	4821      	ldr	r0, [pc, #132]	; (800d5a8 <HAL_ADC_MspInit+0x1f4>)
 800d522:	f002 fd33 	bl	800ff8c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800d526:	4b25      	ldr	r3, [pc, #148]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d528:	4a25      	ldr	r2, [pc, #148]	; (800d5c0 <HAL_ADC_MspInit+0x20c>)
 800d52a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800d52c:	4b23      	ldr	r3, [pc, #140]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d52e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d532:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d534:	4b21      	ldr	r3, [pc, #132]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d536:	2200      	movs	r2, #0
 800d538:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800d53a:	4b20      	ldr	r3, [pc, #128]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d53c:	2200      	movs	r2, #0
 800d53e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800d540:	4b1e      	ldr	r3, [pc, #120]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d542:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d546:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800d548:	4b1c      	ldr	r3, [pc, #112]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d54a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d54e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800d550:	4b1a      	ldr	r3, [pc, #104]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d552:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d556:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800d558:	4b18      	ldr	r3, [pc, #96]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d55a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d55e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800d560:	4b16      	ldr	r3, [pc, #88]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d562:	2200      	movs	r2, #0
 800d564:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d566:	4b15      	ldr	r3, [pc, #84]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d568:	2200      	movs	r2, #0
 800d56a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800d56c:	4813      	ldr	r0, [pc, #76]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d56e:	f001 fe6f 	bl	800f250 <HAL_DMA_Init>
 800d572:	4603      	mov	r3, r0
 800d574:	2b00      	cmp	r3, #0
 800d576:	d001      	beq.n	800d57c <HAL_ADC_MspInit+0x1c8>
      Error_Handler();
 800d578:	f7ff feea 	bl	800d350 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	4a0f      	ldr	r2, [pc, #60]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d580:	639a      	str	r2, [r3, #56]	; 0x38
 800d582:	4a0e      	ldr	r2, [pc, #56]	; (800d5bc <HAL_ADC_MspInit+0x208>)
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800d588:	2200      	movs	r2, #0
 800d58a:	2100      	movs	r1, #0
 800d58c:	2012      	movs	r0, #18
 800d58e:	f001 fe28 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800d592:	2012      	movs	r0, #18
 800d594:	f001 fe41 	bl	800f21a <HAL_NVIC_EnableIRQ>
}
 800d598:	bf00      	nop
 800d59a:	3730      	adds	r7, #48	; 0x30
 800d59c:	46bd      	mov	sp, r7
 800d59e:	bd80      	pop	{r7, pc}
 800d5a0:	40012000 	.word	0x40012000
 800d5a4:	40023800 	.word	0x40023800
 800d5a8:	40020800 	.word	0x40020800
 800d5ac:	40020400 	.word	0x40020400
 800d5b0:	200008b4 	.word	0x200008b4
 800d5b4:	40026410 	.word	0x40026410
 800d5b8:	40012100 	.word	0x40012100
 800d5bc:	20000994 	.word	0x20000994
 800d5c0:	40026440 	.word	0x40026440

0800d5c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b08a      	sub	sp, #40	; 0x28
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d5cc:	f107 0314 	add.w	r3, r7, #20
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	601a      	str	r2, [r3, #0]
 800d5d4:	605a      	str	r2, [r3, #4]
 800d5d6:	609a      	str	r2, [r3, #8]
 800d5d8:	60da      	str	r2, [r3, #12]
 800d5da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	4a1d      	ldr	r2, [pc, #116]	; (800d658 <HAL_SPI_MspInit+0x94>)
 800d5e2:	4293      	cmp	r3, r2
 800d5e4:	d134      	bne.n	800d650 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	613b      	str	r3, [r7, #16]
 800d5ea:	4b1c      	ldr	r3, [pc, #112]	; (800d65c <HAL_SPI_MspInit+0x98>)
 800d5ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5ee:	4a1b      	ldr	r2, [pc, #108]	; (800d65c <HAL_SPI_MspInit+0x98>)
 800d5f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d5f4:	6413      	str	r3, [r2, #64]	; 0x40
 800d5f6:	4b19      	ldr	r3, [pc, #100]	; (800d65c <HAL_SPI_MspInit+0x98>)
 800d5f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d5fe:	613b      	str	r3, [r7, #16]
 800d600:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d602:	2300      	movs	r3, #0
 800d604:	60fb      	str	r3, [r7, #12]
 800d606:	4b15      	ldr	r3, [pc, #84]	; (800d65c <HAL_SPI_MspInit+0x98>)
 800d608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d60a:	4a14      	ldr	r2, [pc, #80]	; (800d65c <HAL_SPI_MspInit+0x98>)
 800d60c:	f043 0304 	orr.w	r3, r3, #4
 800d610:	6313      	str	r3, [r2, #48]	; 0x30
 800d612:	4b12      	ldr	r3, [pc, #72]	; (800d65c <HAL_SPI_MspInit+0x98>)
 800d614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d616:	f003 0304 	and.w	r3, r3, #4
 800d61a:	60fb      	str	r3, [r7, #12]
 800d61c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800d61e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800d622:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d624:	2302      	movs	r3, #2
 800d626:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d628:	2300      	movs	r3, #0
 800d62a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d62c:	2303      	movs	r3, #3
 800d62e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800d630:	2306      	movs	r3, #6
 800d632:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d634:	f107 0314 	add.w	r3, r7, #20
 800d638:	4619      	mov	r1, r3
 800d63a:	4809      	ldr	r0, [pc, #36]	; (800d660 <HAL_SPI_MspInit+0x9c>)
 800d63c:	f002 fca6 	bl	800ff8c <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800d640:	2200      	movs	r2, #0
 800d642:	2100      	movs	r1, #0
 800d644:	2033      	movs	r0, #51	; 0x33
 800d646:	f001 fdcc 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800d64a:	2033      	movs	r0, #51	; 0x33
 800d64c:	f001 fde5 	bl	800f21a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800d650:	bf00      	nop
 800d652:	3728      	adds	r7, #40	; 0x28
 800d654:	46bd      	mov	sp, r7
 800d656:	bd80      	pop	{r7, pc}
 800d658:	40003c00 	.word	0x40003c00
 800d65c:	40023800 	.word	0x40023800
 800d660:	40020800 	.word	0x40020800

0800d664 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b086      	sub	sp, #24
 800d668:	af00      	add	r7, sp, #0
 800d66a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	4a44      	ldr	r2, [pc, #272]	; (800d784 <HAL_TIM_Base_MspInit+0x120>)
 800d672:	4293      	cmp	r3, r2
 800d674:	d11e      	bne.n	800d6b4 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800d676:	2300      	movs	r3, #0
 800d678:	617b      	str	r3, [r7, #20]
 800d67a:	4b43      	ldr	r3, [pc, #268]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d67c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d67e:	4a42      	ldr	r2, [pc, #264]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d680:	f043 0301 	orr.w	r3, r3, #1
 800d684:	6453      	str	r3, [r2, #68]	; 0x44
 800d686:	4b40      	ldr	r3, [pc, #256]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d68a:	f003 0301 	and.w	r3, r3, #1
 800d68e:	617b      	str	r3, [r7, #20]
 800d690:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800d692:	2200      	movs	r2, #0
 800d694:	2100      	movs	r1, #0
 800d696:	2018      	movs	r0, #24
 800d698:	f001 fda3 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800d69c:	2018      	movs	r0, #24
 800d69e:	f001 fdbc 	bl	800f21a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	2101      	movs	r1, #1
 800d6a6:	2019      	movs	r0, #25
 800d6a8:	f001 fd9b 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800d6ac:	2019      	movs	r0, #25
 800d6ae:	f001 fdb4 	bl	800f21a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800d6b2:	e062      	b.n	800d77a <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM2)
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d6bc:	d116      	bne.n	800d6ec <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800d6be:	2300      	movs	r3, #0
 800d6c0:	613b      	str	r3, [r7, #16]
 800d6c2:	4b31      	ldr	r3, [pc, #196]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d6c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6c6:	4a30      	ldr	r2, [pc, #192]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d6c8:	f043 0301 	orr.w	r3, r3, #1
 800d6cc:	6413      	str	r3, [r2, #64]	; 0x40
 800d6ce:	4b2e      	ldr	r3, [pc, #184]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d6d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6d2:	f003 0301 	and.w	r3, r3, #1
 800d6d6:	613b      	str	r3, [r7, #16]
 800d6d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800d6da:	2200      	movs	r2, #0
 800d6dc:	2100      	movs	r1, #0
 800d6de:	201c      	movs	r0, #28
 800d6e0:	f001 fd7f 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800d6e4:	201c      	movs	r0, #28
 800d6e6:	f001 fd98 	bl	800f21a <HAL_NVIC_EnableIRQ>
}
 800d6ea:	e046      	b.n	800d77a <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM5)
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	4a26      	ldr	r2, [pc, #152]	; (800d78c <HAL_TIM_Base_MspInit+0x128>)
 800d6f2:	4293      	cmp	r3, r2
 800d6f4:	d116      	bne.n	800d724 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	60fb      	str	r3, [r7, #12]
 800d6fa:	4b23      	ldr	r3, [pc, #140]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d6fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6fe:	4a22      	ldr	r2, [pc, #136]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d700:	f043 0308 	orr.w	r3, r3, #8
 800d704:	6413      	str	r3, [r2, #64]	; 0x40
 800d706:	4b20      	ldr	r3, [pc, #128]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d70a:	f003 0308 	and.w	r3, r3, #8
 800d70e:	60fb      	str	r3, [r7, #12]
 800d710:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800d712:	2200      	movs	r2, #0
 800d714:	2100      	movs	r1, #0
 800d716:	2032      	movs	r0, #50	; 0x32
 800d718:	f001 fd63 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800d71c:	2032      	movs	r0, #50	; 0x32
 800d71e:	f001 fd7c 	bl	800f21a <HAL_NVIC_EnableIRQ>
}
 800d722:	e02a      	b.n	800d77a <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM8)
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	4a19      	ldr	r2, [pc, #100]	; (800d790 <HAL_TIM_Base_MspInit+0x12c>)
 800d72a:	4293      	cmp	r3, r2
 800d72c:	d125      	bne.n	800d77a <HAL_TIM_Base_MspInit+0x116>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800d72e:	2300      	movs	r3, #0
 800d730:	60bb      	str	r3, [r7, #8]
 800d732:	4b15      	ldr	r3, [pc, #84]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d736:	4a14      	ldr	r2, [pc, #80]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d738:	f043 0302 	orr.w	r3, r3, #2
 800d73c:	6453      	str	r3, [r2, #68]	; 0x44
 800d73e:	4b12      	ldr	r3, [pc, #72]	; (800d788 <HAL_TIM_Base_MspInit+0x124>)
 800d740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d742:	f003 0302 	and.w	r3, r3, #2
 800d746:	60bb      	str	r3, [r7, #8]
 800d748:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 800d74a:	2200      	movs	r2, #0
 800d74c:	2102      	movs	r1, #2
 800d74e:	202c      	movs	r0, #44	; 0x2c
 800d750:	f001 fd47 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800d754:	202c      	movs	r0, #44	; 0x2c
 800d756:	f001 fd60 	bl	800f21a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800d75a:	2200      	movs	r2, #0
 800d75c:	2100      	movs	r1, #0
 800d75e:	202d      	movs	r0, #45	; 0x2d
 800d760:	f001 fd3f 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800d764:	202d      	movs	r0, #45	; 0x2d
 800d766:	f001 fd58 	bl	800f21a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800d76a:	2200      	movs	r2, #0
 800d76c:	2100      	movs	r1, #0
 800d76e:	202e      	movs	r0, #46	; 0x2e
 800d770:	f001 fd37 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800d774:	202e      	movs	r0, #46	; 0x2e
 800d776:	f001 fd50 	bl	800f21a <HAL_NVIC_EnableIRQ>
}
 800d77a:	bf00      	nop
 800d77c:	3718      	adds	r7, #24
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}
 800d782:	bf00      	nop
 800d784:	40010000 	.word	0x40010000
 800d788:	40023800 	.word	0x40023800
 800d78c:	40000c00 	.word	0x40000c00
 800d790:	40010400 	.word	0x40010400

0800d794 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800d794:	b580      	push	{r7, lr}
 800d796:	b08c      	sub	sp, #48	; 0x30
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d79c:	f107 031c 	add.w	r3, r7, #28
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	601a      	str	r2, [r3, #0]
 800d7a4:	605a      	str	r2, [r3, #4]
 800d7a6:	609a      	str	r2, [r3, #8]
 800d7a8:	60da      	str	r2, [r3, #12]
 800d7aa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	4a3a      	ldr	r2, [pc, #232]	; (800d89c <HAL_TIM_Encoder_MspInit+0x108>)
 800d7b2:	4293      	cmp	r3, r2
 800d7b4:	d134      	bne.n	800d820 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	61bb      	str	r3, [r7, #24]
 800d7ba:	4b39      	ldr	r3, [pc, #228]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d7bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7be:	4a38      	ldr	r2, [pc, #224]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d7c0:	f043 0302 	orr.w	r3, r3, #2
 800d7c4:	6413      	str	r3, [r2, #64]	; 0x40
 800d7c6:	4b36      	ldr	r3, [pc, #216]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d7c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7ca:	f003 0302 	and.w	r3, r3, #2
 800d7ce:	61bb      	str	r3, [r7, #24]
 800d7d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	617b      	str	r3, [r7, #20]
 800d7d6:	4b32      	ldr	r3, [pc, #200]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d7d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7da:	4a31      	ldr	r2, [pc, #196]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d7dc:	f043 0301 	orr.w	r3, r3, #1
 800d7e0:	6313      	str	r3, [r2, #48]	; 0x30
 800d7e2:	4b2f      	ldr	r3, [pc, #188]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d7e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7e6:	f003 0301 	and.w	r3, r3, #1
 800d7ea:	617b      	str	r3, [r7, #20]
 800d7ec:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800d7ee:	23c0      	movs	r3, #192	; 0xc0
 800d7f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d7f2:	2302      	movs	r3, #2
 800d7f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800d7fe:	2302      	movs	r3, #2
 800d800:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d802:	f107 031c 	add.w	r3, r7, #28
 800d806:	4619      	mov	r1, r3
 800d808:	4826      	ldr	r0, [pc, #152]	; (800d8a4 <HAL_TIM_Encoder_MspInit+0x110>)
 800d80a:	f002 fbbf 	bl	800ff8c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800d80e:	2200      	movs	r2, #0
 800d810:	2100      	movs	r1, #0
 800d812:	201d      	movs	r0, #29
 800d814:	f001 fce5 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800d818:	201d      	movs	r0, #29
 800d81a:	f001 fcfe 	bl	800f21a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800d81e:	e038      	b.n	800d892 <HAL_TIM_Encoder_MspInit+0xfe>
  else if(htim_encoder->Instance==TIM4)
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	4a20      	ldr	r2, [pc, #128]	; (800d8a8 <HAL_TIM_Encoder_MspInit+0x114>)
 800d826:	4293      	cmp	r3, r2
 800d828:	d133      	bne.n	800d892 <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800d82a:	2300      	movs	r3, #0
 800d82c:	613b      	str	r3, [r7, #16]
 800d82e:	4b1c      	ldr	r3, [pc, #112]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d832:	4a1b      	ldr	r2, [pc, #108]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d834:	f043 0304 	orr.w	r3, r3, #4
 800d838:	6413      	str	r3, [r2, #64]	; 0x40
 800d83a:	4b19      	ldr	r3, [pc, #100]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d83c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d83e:	f003 0304 	and.w	r3, r3, #4
 800d842:	613b      	str	r3, [r7, #16]
 800d844:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d846:	2300      	movs	r3, #0
 800d848:	60fb      	str	r3, [r7, #12]
 800d84a:	4b15      	ldr	r3, [pc, #84]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d84c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d84e:	4a14      	ldr	r2, [pc, #80]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d850:	f043 0302 	orr.w	r3, r3, #2
 800d854:	6313      	str	r3, [r2, #48]	; 0x30
 800d856:	4b12      	ldr	r3, [pc, #72]	; (800d8a0 <HAL_TIM_Encoder_MspInit+0x10c>)
 800d858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d85a:	f003 0302 	and.w	r3, r3, #2
 800d85e:	60fb      	str	r3, [r7, #12]
 800d860:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800d862:	23c0      	movs	r3, #192	; 0xc0
 800d864:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d866:	2302      	movs	r3, #2
 800d868:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d86a:	2300      	movs	r3, #0
 800d86c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d86e:	2300      	movs	r3, #0
 800d870:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800d872:	2302      	movs	r3, #2
 800d874:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d876:	f107 031c 	add.w	r3, r7, #28
 800d87a:	4619      	mov	r1, r3
 800d87c:	480b      	ldr	r0, [pc, #44]	; (800d8ac <HAL_TIM_Encoder_MspInit+0x118>)
 800d87e:	f002 fb85 	bl	800ff8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800d882:	2200      	movs	r2, #0
 800d884:	2100      	movs	r1, #0
 800d886:	201e      	movs	r0, #30
 800d888:	f001 fcab 	bl	800f1e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800d88c:	201e      	movs	r0, #30
 800d88e:	f001 fcc4 	bl	800f21a <HAL_NVIC_EnableIRQ>
}
 800d892:	bf00      	nop
 800d894:	3730      	adds	r7, #48	; 0x30
 800d896:	46bd      	mov	sp, r7
 800d898:	bd80      	pop	{r7, pc}
 800d89a:	bf00      	nop
 800d89c:	40000400 	.word	0x40000400
 800d8a0:	40023800 	.word	0x40023800
 800d8a4:	40020000 	.word	0x40020000
 800d8a8:	40000800 	.word	0x40000800
 800d8ac:	40020400 	.word	0x40020400

0800d8b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b08c      	sub	sp, #48	; 0x30
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d8b8:	f107 031c 	add.w	r3, r7, #28
 800d8bc:	2200      	movs	r2, #0
 800d8be:	601a      	str	r2, [r3, #0]
 800d8c0:	605a      	str	r2, [r3, #4]
 800d8c2:	609a      	str	r2, [r3, #8]
 800d8c4:	60da      	str	r2, [r3, #12]
 800d8c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d8d0:	d11e      	bne.n	800d910 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	61bb      	str	r3, [r7, #24]
 800d8d6:	4b43      	ldr	r3, [pc, #268]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d8d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8da:	4a42      	ldr	r2, [pc, #264]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d8dc:	f043 0301 	orr.w	r3, r3, #1
 800d8e0:	6313      	str	r3, [r2, #48]	; 0x30
 800d8e2:	4b40      	ldr	r3, [pc, #256]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d8e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8e6:	f003 0301 	and.w	r3, r3, #1
 800d8ea:	61bb      	str	r3, [r7, #24]
 800d8ec:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800d8ee:	2308      	movs	r3, #8
 800d8f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d8f2:	2302      	movs	r3, #2
 800d8f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d8fa:	2303      	movs	r3, #3
 800d8fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800d8fe:	2301      	movs	r3, #1
 800d900:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d902:	f107 031c 	add.w	r3, r7, #28
 800d906:	4619      	mov	r1, r3
 800d908:	4837      	ldr	r0, [pc, #220]	; (800d9e8 <HAL_TIM_MspPostInit+0x138>)
 800d90a:	f002 fb3f 	bl	800ff8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800d90e:	e064      	b.n	800d9da <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	4a35      	ldr	r2, [pc, #212]	; (800d9ec <HAL_TIM_MspPostInit+0x13c>)
 800d916:	4293      	cmp	r3, r2
 800d918:	d11e      	bne.n	800d958 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d91a:	2300      	movs	r3, #0
 800d91c:	617b      	str	r3, [r7, #20]
 800d91e:	4b31      	ldr	r3, [pc, #196]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d922:	4a30      	ldr	r2, [pc, #192]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d924:	f043 0301 	orr.w	r3, r3, #1
 800d928:	6313      	str	r3, [r2, #48]	; 0x30
 800d92a:	4b2e      	ldr	r3, [pc, #184]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d92c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d92e:	f003 0301 	and.w	r3, r3, #1
 800d932:	617b      	str	r3, [r7, #20]
 800d934:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800d936:	2302      	movs	r3, #2
 800d938:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d93a:	2302      	movs	r3, #2
 800d93c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d93e:	2300      	movs	r3, #0
 800d940:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d942:	2300      	movs	r3, #0
 800d944:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800d946:	2302      	movs	r3, #2
 800d948:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d94a:	f107 031c 	add.w	r3, r7, #28
 800d94e:	4619      	mov	r1, r3
 800d950:	4825      	ldr	r0, [pc, #148]	; (800d9e8 <HAL_TIM_MspPostInit+0x138>)
 800d952:	f002 fb1b 	bl	800ff8c <HAL_GPIO_Init>
}
 800d956:	e040      	b.n	800d9da <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	4a24      	ldr	r2, [pc, #144]	; (800d9f0 <HAL_TIM_MspPostInit+0x140>)
 800d95e:	4293      	cmp	r3, r2
 800d960:	d13b      	bne.n	800d9da <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d962:	2300      	movs	r3, #0
 800d964:	613b      	str	r3, [r7, #16]
 800d966:	4b1f      	ldr	r3, [pc, #124]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d96a:	4a1e      	ldr	r2, [pc, #120]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d96c:	f043 0301 	orr.w	r3, r3, #1
 800d970:	6313      	str	r3, [r2, #48]	; 0x30
 800d972:	4b1c      	ldr	r3, [pc, #112]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d976:	f003 0301 	and.w	r3, r3, #1
 800d97a:	613b      	str	r3, [r7, #16]
 800d97c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d97e:	2300      	movs	r3, #0
 800d980:	60fb      	str	r3, [r7, #12]
 800d982:	4b18      	ldr	r3, [pc, #96]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d986:	4a17      	ldr	r2, [pc, #92]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d988:	f043 0304 	orr.w	r3, r3, #4
 800d98c:	6313      	str	r3, [r2, #48]	; 0x30
 800d98e:	4b15      	ldr	r3, [pc, #84]	; (800d9e4 <HAL_TIM_MspPostInit+0x134>)
 800d990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d992:	f003 0304 	and.w	r3, r3, #4
 800d996:	60fb      	str	r3, [r7, #12]
 800d998:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800d99a:	2320      	movs	r3, #32
 800d99c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d99e:	2302      	movs	r3, #2
 800d9a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800d9aa:	2303      	movs	r3, #3
 800d9ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d9ae:	f107 031c 	add.w	r3, r7, #28
 800d9b2:	4619      	mov	r1, r3
 800d9b4:	480c      	ldr	r0, [pc, #48]	; (800d9e8 <HAL_TIM_MspPostInit+0x138>)
 800d9b6:	f002 fae9 	bl	800ff8c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800d9ba:	2340      	movs	r3, #64	; 0x40
 800d9bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d9be:	2302      	movs	r3, #2
 800d9c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800d9ca:	2303      	movs	r3, #3
 800d9cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d9ce:	f107 031c 	add.w	r3, r7, #28
 800d9d2:	4619      	mov	r1, r3
 800d9d4:	4807      	ldr	r0, [pc, #28]	; (800d9f4 <HAL_TIM_MspPostInit+0x144>)
 800d9d6:	f002 fad9 	bl	800ff8c <HAL_GPIO_Init>
}
 800d9da:	bf00      	nop
 800d9dc:	3730      	adds	r7, #48	; 0x30
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	bd80      	pop	{r7, pc}
 800d9e2:	bf00      	nop
 800d9e4:	40023800 	.word	0x40023800
 800d9e8:	40020000 	.word	0x40020000
 800d9ec:	40000c00 	.word	0x40000c00
 800d9f0:	40010400 	.word	0x40010400
 800d9f4:	40020800 	.word	0x40020800

0800d9f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b08a      	sub	sp, #40	; 0x28
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800da00:	f107 0314 	add.w	r3, r7, #20
 800da04:	2200      	movs	r2, #0
 800da06:	601a      	str	r2, [r3, #0]
 800da08:	605a      	str	r2, [r3, #4]
 800da0a:	609a      	str	r2, [r3, #8]
 800da0c:	60da      	str	r2, [r3, #12]
 800da0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	4a19      	ldr	r2, [pc, #100]	; (800da7c <HAL_UART_MspInit+0x84>)
 800da16:	4293      	cmp	r3, r2
 800da18:	d12c      	bne.n	800da74 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800da1a:	2300      	movs	r3, #0
 800da1c:	613b      	str	r3, [r7, #16]
 800da1e:	4b18      	ldr	r3, [pc, #96]	; (800da80 <HAL_UART_MspInit+0x88>)
 800da20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800da22:	4a17      	ldr	r2, [pc, #92]	; (800da80 <HAL_UART_MspInit+0x88>)
 800da24:	f043 0310 	orr.w	r3, r3, #16
 800da28:	6453      	str	r3, [r2, #68]	; 0x44
 800da2a:	4b15      	ldr	r3, [pc, #84]	; (800da80 <HAL_UART_MspInit+0x88>)
 800da2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800da2e:	f003 0310 	and.w	r3, r3, #16
 800da32:	613b      	str	r3, [r7, #16]
 800da34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800da36:	2300      	movs	r3, #0
 800da38:	60fb      	str	r3, [r7, #12]
 800da3a:	4b11      	ldr	r3, [pc, #68]	; (800da80 <HAL_UART_MspInit+0x88>)
 800da3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da3e:	4a10      	ldr	r2, [pc, #64]	; (800da80 <HAL_UART_MspInit+0x88>)
 800da40:	f043 0301 	orr.w	r3, r3, #1
 800da44:	6313      	str	r3, [r2, #48]	; 0x30
 800da46:	4b0e      	ldr	r3, [pc, #56]	; (800da80 <HAL_UART_MspInit+0x88>)
 800da48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da4a:	f003 0301 	and.w	r3, r3, #1
 800da4e:	60fb      	str	r3, [r7, #12]
 800da50:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800da52:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800da56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800da58:	2302      	movs	r3, #2
 800da5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da5c:	2300      	movs	r3, #0
 800da5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800da60:	2303      	movs	r3, #3
 800da62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800da64:	2307      	movs	r3, #7
 800da66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800da68:	f107 0314 	add.w	r3, r7, #20
 800da6c:	4619      	mov	r1, r3
 800da6e:	4805      	ldr	r0, [pc, #20]	; (800da84 <HAL_UART_MspInit+0x8c>)
 800da70:	f002 fa8c 	bl	800ff8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800da74:	bf00      	nop
 800da76:	3728      	adds	r7, #40	; 0x28
 800da78:	46bd      	mov	sp, r7
 800da7a:	bd80      	pop	{r7, pc}
 800da7c:	40011000 	.word	0x40011000
 800da80:	40023800 	.word	0x40023800
 800da84:	40020000 	.word	0x40020000

0800da88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800da88:	b480      	push	{r7}
 800da8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800da8c:	e7fe      	b.n	800da8c <NMI_Handler+0x4>

0800da8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800da8e:	b480      	push	{r7}
 800da90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800da92:	e7fe      	b.n	800da92 <HardFault_Handler+0x4>

0800da94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800da94:	b480      	push	{r7}
 800da96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800da98:	e7fe      	b.n	800da98 <MemManage_Handler+0x4>

0800da9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800da9a:	b480      	push	{r7}
 800da9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800da9e:	e7fe      	b.n	800da9e <BusFault_Handler+0x4>

0800daa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800daa0:	b480      	push	{r7}
 800daa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800daa4:	e7fe      	b.n	800daa4 <UsageFault_Handler+0x4>

0800daa6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800daa6:	b480      	push	{r7}
 800daa8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800daaa:	bf00      	nop
 800daac:	46bd      	mov	sp, r7
 800daae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab2:	4770      	bx	lr

0800dab4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800dab4:	b480      	push	{r7}
 800dab6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800dab8:	bf00      	nop
 800daba:	46bd      	mov	sp, r7
 800dabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac0:	4770      	bx	lr

0800dac2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800dac2:	b480      	push	{r7}
 800dac4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800dac6:	bf00      	nop
 800dac8:	46bd      	mov	sp, r7
 800daca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dace:	4770      	bx	lr

0800dad0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800dad0:	b580      	push	{r7, lr}
 800dad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800dad4:	f000 fcd6 	bl	800e484 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800dad8:	bf00      	nop
 800dada:	bd80      	pop	{r7, pc}

0800dadc <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 800dadc:	b580      	push	{r7, lr}
 800dade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 800dae0:	f001 ffb6 	bl	800fa50 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 800dae4:	bf00      	nop
 800dae6:	bd80      	pop	{r7, pc}

0800dae8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800dae8:	b580      	push	{r7, lr}
 800daea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800daec:	4803      	ldr	r0, [pc, #12]	; (800dafc <ADC_IRQHandler+0x14>)
 800daee:	f000 fd4e 	bl	800e58e <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800daf2:	4803      	ldr	r0, [pc, #12]	; (800db00 <ADC_IRQHandler+0x18>)
 800daf4:	f000 fd4b 	bl	800e58e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800daf8:	bf00      	nop
 800dafa:	bd80      	pop	{r7, pc}
 800dafc:	2000082c 	.word	0x2000082c
 800db00:	2000070c 	.word	0x2000070c

0800db04 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800db08:	4802      	ldr	r0, [pc, #8]	; (800db14 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800db0a:	f004 fa73 	bl	8011ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800db0e:	bf00      	nop
 800db10:	bd80      	pop	{r7, pc}
 800db12:	bf00      	nop
 800db14:	20000914 	.word	0x20000914

0800db18 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800db1c:	4802      	ldr	r0, [pc, #8]	; (800db28 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800db1e:	f004 fa69 	bl	8011ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800db22:	bf00      	nop
 800db24:	bd80      	pop	{r7, pc}
 800db26:	bf00      	nop
 800db28:	20000914 	.word	0x20000914

0800db2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800db2c:	b580      	push	{r7, lr}
 800db2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800db30:	4802      	ldr	r0, [pc, #8]	; (800db3c <TIM2_IRQHandler+0x10>)
 800db32:	f004 fa5f 	bl	8011ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800db36:	bf00      	nop
 800db38:	bd80      	pop	{r7, pc}
 800db3a:	bf00      	nop
 800db3c:	20000954 	.word	0x20000954

0800db40 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800db40:	b580      	push	{r7, lr}
 800db42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800db44:	4802      	ldr	r0, [pc, #8]	; (800db50 <TIM3_IRQHandler+0x10>)
 800db46:	f004 fa55 	bl	8011ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800db4a:	bf00      	nop
 800db4c:	bd80      	pop	{r7, pc}
 800db4e:	bf00      	nop
 800db50:	20000794 	.word	0x20000794

0800db54 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800db58:	4802      	ldr	r0, [pc, #8]	; (800db64 <TIM4_IRQHandler+0x10>)
 800db5a:	f004 fa4b 	bl	8011ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800db5e:	bf00      	nop
 800db60:	bd80      	pop	{r7, pc}
 800db62:	bf00      	nop
 800db64:	200006cc 	.word	0x200006cc

0800db68 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800db6c:	4802      	ldr	r0, [pc, #8]	; (800db78 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800db6e:	f004 fa41 	bl	8011ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800db72:	bf00      	nop
 800db74:	bd80      	pop	{r7, pc}
 800db76:	bf00      	nop
 800db78:	2000068c 	.word	0x2000068c

0800db7c <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800db80:	4802      	ldr	r0, [pc, #8]	; (800db8c <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800db82:	f004 fa37 	bl	8011ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800db86:	bf00      	nop
 800db88:	bd80      	pop	{r7, pc}
 800db8a:	bf00      	nop
 800db8c:	2000068c 	.word	0x2000068c

0800db90 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 800db90:	b580      	push	{r7, lr}
 800db92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800db94:	4802      	ldr	r0, [pc, #8]	; (800dba0 <TIM8_CC_IRQHandler+0x10>)
 800db96:	f004 fa2d 	bl	8011ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800db9a:	bf00      	nop
 800db9c:	bd80      	pop	{r7, pc}
 800db9e:	bf00      	nop
 800dba0:	2000068c 	.word	0x2000068c

0800dba4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800dba8:	4802      	ldr	r0, [pc, #8]	; (800dbb4 <TIM5_IRQHandler+0x10>)
 800dbaa:	f004 fa23 	bl	8011ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800dbae:	bf00      	nop
 800dbb0:	bd80      	pop	{r7, pc}
 800dbb2:	bf00      	nop
 800dbb4:	20000754 	.word	0x20000754

0800dbb8 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800dbbc:	4802      	ldr	r0, [pc, #8]	; (800dbc8 <SPI3_IRQHandler+0x10>)
 800dbbe:	f003 fc3f 	bl	8011440 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800dbc2:	bf00      	nop
 800dbc4:	bd80      	pop	{r7, pc}
 800dbc6:	bf00      	nop
 800dbc8:	200007d4 	.word	0x200007d4

0800dbcc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800dbd0:	4802      	ldr	r0, [pc, #8]	; (800dbdc <DMA2_Stream0_IRQHandler+0x10>)
 800dbd2:	f001 fcd5 	bl	800f580 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800dbd6:	bf00      	nop
 800dbd8:	bd80      	pop	{r7, pc}
 800dbda:	bf00      	nop
 800dbdc:	200008b4 	.word	0x200008b4

0800dbe0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800dbe4:	4802      	ldr	r0, [pc, #8]	; (800dbf0 <DMA2_Stream2_IRQHandler+0x10>)
 800dbe6:	f001 fccb 	bl	800f580 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800dbea:	bf00      	nop
 800dbec:	bd80      	pop	{r7, pc}
 800dbee:	bf00      	nop
 800dbf0:	20000994 	.word	0x20000994

0800dbf4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800dbf4:	b480      	push	{r7}
 800dbf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800dbf8:	4b08      	ldr	r3, [pc, #32]	; (800dc1c <SystemInit+0x28>)
 800dbfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dbfe:	4a07      	ldr	r2, [pc, #28]	; (800dc1c <SystemInit+0x28>)
 800dc00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800dc04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800dc08:	4b04      	ldr	r3, [pc, #16]	; (800dc1c <SystemInit+0x28>)
 800dc0a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800dc0e:	609a      	str	r2, [r3, #8]
#endif
}
 800dc10:	bf00      	nop
 800dc12:	46bd      	mov	sp, r7
 800dc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc18:	4770      	bx	lr
 800dc1a:	bf00      	nop
 800dc1c:	e000ed00 	.word	0xe000ed00

0800dc20 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b086      	sub	sp, #24
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	60f8      	str	r0, [r7, #12]
 800dc28:	60b9      	str	r1, [r7, #8]
 800dc2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	617b      	str	r3, [r7, #20]
 800dc30:	e00a      	b.n	800dc48 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800dc32:	f7fe fda5 	bl	800c780 <__io_getchar>
 800dc36:	4601      	mov	r1, r0
 800dc38:	68bb      	ldr	r3, [r7, #8]
 800dc3a:	1c5a      	adds	r2, r3, #1
 800dc3c:	60ba      	str	r2, [r7, #8]
 800dc3e:	b2ca      	uxtb	r2, r1
 800dc40:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dc42:	697b      	ldr	r3, [r7, #20]
 800dc44:	3301      	adds	r3, #1
 800dc46:	617b      	str	r3, [r7, #20]
 800dc48:	697a      	ldr	r2, [r7, #20]
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	429a      	cmp	r2, r3
 800dc4e:	dbf0      	blt.n	800dc32 <_read+0x12>
	}

return len;
 800dc50:	687b      	ldr	r3, [r7, #4]
}
 800dc52:	4618      	mov	r0, r3
 800dc54:	3718      	adds	r7, #24
 800dc56:	46bd      	mov	sp, r7
 800dc58:	bd80      	pop	{r7, pc}

0800dc5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800dc5a:	b580      	push	{r7, lr}
 800dc5c:	b086      	sub	sp, #24
 800dc5e:	af00      	add	r7, sp, #0
 800dc60:	60f8      	str	r0, [r7, #12]
 800dc62:	60b9      	str	r1, [r7, #8]
 800dc64:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dc66:	2300      	movs	r3, #0
 800dc68:	617b      	str	r3, [r7, #20]
 800dc6a:	e009      	b.n	800dc80 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800dc6c:	68bb      	ldr	r3, [r7, #8]
 800dc6e:	1c5a      	adds	r2, r3, #1
 800dc70:	60ba      	str	r2, [r7, #8]
 800dc72:	781b      	ldrb	r3, [r3, #0]
 800dc74:	4618      	mov	r0, r3
 800dc76:	f7fe fd71 	bl	800c75c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dc7a:	697b      	ldr	r3, [r7, #20]
 800dc7c:	3301      	adds	r3, #1
 800dc7e:	617b      	str	r3, [r7, #20]
 800dc80:	697a      	ldr	r2, [r7, #20]
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	429a      	cmp	r2, r3
 800dc86:	dbf1      	blt.n	800dc6c <_write+0x12>
	}
	return len;
 800dc88:	687b      	ldr	r3, [r7, #4]
}
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	3718      	adds	r7, #24
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	bd80      	pop	{r7, pc}

0800dc92 <_close>:

int _close(int file)
{
 800dc92:	b480      	push	{r7}
 800dc94:	b083      	sub	sp, #12
 800dc96:	af00      	add	r7, sp, #0
 800dc98:	6078      	str	r0, [r7, #4]
	return -1;
 800dc9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800dc9e:	4618      	mov	r0, r3
 800dca0:	370c      	adds	r7, #12
 800dca2:	46bd      	mov	sp, r7
 800dca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca8:	4770      	bx	lr

0800dcaa <_fstat>:


int _fstat(int file, struct stat *st)
{
 800dcaa:	b480      	push	{r7}
 800dcac:	b083      	sub	sp, #12
 800dcae:	af00      	add	r7, sp, #0
 800dcb0:	6078      	str	r0, [r7, #4]
 800dcb2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800dcb4:	683b      	ldr	r3, [r7, #0]
 800dcb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800dcba:	605a      	str	r2, [r3, #4]
	return 0;
 800dcbc:	2300      	movs	r3, #0
}
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	370c      	adds	r7, #12
 800dcc2:	46bd      	mov	sp, r7
 800dcc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc8:	4770      	bx	lr

0800dcca <_isatty>:

int _isatty(int file)
{
 800dcca:	b480      	push	{r7}
 800dccc:	b083      	sub	sp, #12
 800dcce:	af00      	add	r7, sp, #0
 800dcd0:	6078      	str	r0, [r7, #4]
	return 1;
 800dcd2:	2301      	movs	r3, #1
}
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	370c      	adds	r7, #12
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcde:	4770      	bx	lr

0800dce0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b085      	sub	sp, #20
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	60f8      	str	r0, [r7, #12]
 800dce8:	60b9      	str	r1, [r7, #8]
 800dcea:	607a      	str	r2, [r7, #4]
	return 0;
 800dcec:	2300      	movs	r3, #0
}
 800dcee:	4618      	mov	r0, r3
 800dcf0:	3714      	adds	r7, #20
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf8:	4770      	bx	lr
	...

0800dcfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b086      	sub	sp, #24
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800dd04:	4a14      	ldr	r2, [pc, #80]	; (800dd58 <_sbrk+0x5c>)
 800dd06:	4b15      	ldr	r3, [pc, #84]	; (800dd5c <_sbrk+0x60>)
 800dd08:	1ad3      	subs	r3, r2, r3
 800dd0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800dd0c:	697b      	ldr	r3, [r7, #20]
 800dd0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800dd10:	4b13      	ldr	r3, [pc, #76]	; (800dd60 <_sbrk+0x64>)
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d102      	bne.n	800dd1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800dd18:	4b11      	ldr	r3, [pc, #68]	; (800dd60 <_sbrk+0x64>)
 800dd1a:	4a12      	ldr	r2, [pc, #72]	; (800dd64 <_sbrk+0x68>)
 800dd1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800dd1e:	4b10      	ldr	r3, [pc, #64]	; (800dd60 <_sbrk+0x64>)
 800dd20:	681a      	ldr	r2, [r3, #0]
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	4413      	add	r3, r2
 800dd26:	693a      	ldr	r2, [r7, #16]
 800dd28:	429a      	cmp	r2, r3
 800dd2a:	d207      	bcs.n	800dd3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800dd2c:	f005 feee 	bl	8013b0c <__errno>
 800dd30:	4602      	mov	r2, r0
 800dd32:	230c      	movs	r3, #12
 800dd34:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800dd36:	f04f 33ff 	mov.w	r3, #4294967295
 800dd3a:	e009      	b.n	800dd50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800dd3c:	4b08      	ldr	r3, [pc, #32]	; (800dd60 <_sbrk+0x64>)
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800dd42:	4b07      	ldr	r3, [pc, #28]	; (800dd60 <_sbrk+0x64>)
 800dd44:	681a      	ldr	r2, [r3, #0]
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	4413      	add	r3, r2
 800dd4a:	4a05      	ldr	r2, [pc, #20]	; (800dd60 <_sbrk+0x64>)
 800dd4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3718      	adds	r7, #24
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}
 800dd58:	20020000 	.word	0x20020000
 800dd5c:	00000400 	.word	0x00000400
 800dd60:	200003bc 	.word	0x200003bc
 800dd64:	20000a20 	.word	0x20000a20

0800dd68 <ADCStart>:
#include <stdio.h>
uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 800dd6c:	2203      	movs	r2, #3
 800dd6e:	490a      	ldr	r1, [pc, #40]	; (800dd98 <ADCStart+0x30>)
 800dd70:	480a      	ldr	r0, [pc, #40]	; (800dd9c <ADCStart+0x34>)
 800dd72:	f000 fd4d 	bl	800e810 <HAL_ADC_Start_DMA>
 800dd76:	4603      	mov	r3, r0
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d001      	beq.n	800dd80 <ADCStart+0x18>
	{
		Error_Handler();
 800dd7c:	f7ff fae8 	bl	800d350 <Error_Handler>
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 800dd80:	2202      	movs	r2, #2
 800dd82:	4907      	ldr	r1, [pc, #28]	; (800dda0 <ADCStart+0x38>)
 800dd84:	4807      	ldr	r0, [pc, #28]	; (800dda4 <ADCStart+0x3c>)
 800dd86:	f000 fd43 	bl	800e810 <HAL_ADC_Start_DMA>
 800dd8a:	4603      	mov	r3, r0
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d001      	beq.n	800dd94 <ADCStart+0x2c>
	{
		Error_Handler();
 800dd90:	f7ff fade 	bl	800d350 <Error_Handler>
	}

}
 800dd94:	bf00      	nop
 800dd96:	bd80      	pop	{r7, pc}
 800dd98:	200003c0 	.word	0x200003c0
 800dd9c:	2000082c 	.word	0x2000082c
 800dda0:	200003cc 	.word	0x200003cc
 800dda4:	2000070c 	.word	0x2000070c

0800dda8 <ADCStop>:
void ADCStop()
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	af00      	add	r7, sp, #0
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800ddac:	480e      	ldr	r0, [pc, #56]	; (800dde8 <ADCStop+0x40>)
 800ddae:	f000 fe21 	bl	800e9f4 <HAL_ADC_Stop_DMA>
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d007      	beq.n	800ddc8 <ADCStop+0x20>
	{
		printf("\r\n");
 800ddb8:	480c      	ldr	r0, [pc, #48]	; (800ddec <ADCStop+0x44>)
 800ddba:	f006 fd97 	bl	80148ec <puts>
		Error_Handler();
 800ddbe:	f7ff fac7 	bl	800d350 <Error_Handler>
		printf("\r\n");
 800ddc2:	480b      	ldr	r0, [pc, #44]	; (800ddf0 <ADCStop+0x48>)
 800ddc4:	f006 fd92 	bl	80148ec <puts>
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 800ddc8:	480a      	ldr	r0, [pc, #40]	; (800ddf4 <ADCStop+0x4c>)
 800ddca:	f000 fe13 	bl	800e9f4 <HAL_ADC_Stop_DMA>
 800ddce:	4603      	mov	r3, r0
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d007      	beq.n	800dde4 <ADCStop+0x3c>
	{
		printf("\r\n");
 800ddd4:	4808      	ldr	r0, [pc, #32]	; (800ddf8 <ADCStop+0x50>)
 800ddd6:	f006 fd89 	bl	80148ec <puts>
		Error_Handler();
 800ddda:	f7ff fab9 	bl	800d350 <Error_Handler>
		printf("\r\n");
 800ddde:	4807      	ldr	r0, [pc, #28]	; (800ddfc <ADCStop+0x54>)
 800dde0:	f006 fd84 	bl	80148ec <puts>
	}
}
 800dde4:	bf00      	nop
 800dde6:	bd80      	pop	{r7, pc}
 800dde8:	2000082c 	.word	0x2000082c
 800ddec:	08018dec 	.word	0x08018dec
 800ddf0:	08018df4 	.word	0x08018df4
 800ddf4:	2000070c 	.word	0x2000070c
 800ddf8:	08018dfc 	.word	0x08018dfc
 800ddfc:	08018e04 	.word	0x08018e04

0800de00 <FLASH_Unlock>:
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;
uint32_t run_log_address;


inline static void FLASH_Unlock(void)
{
 800de00:	b480      	push	{r7}
 800de02:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 800de04:	4b05      	ldr	r3, [pc, #20]	; (800de1c <FLASH_Unlock+0x1c>)
 800de06:	4a06      	ldr	r2, [pc, #24]	; (800de20 <FLASH_Unlock+0x20>)
 800de08:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800de0a:	4b04      	ldr	r3, [pc, #16]	; (800de1c <FLASH_Unlock+0x1c>)
 800de0c:	4a05      	ldr	r2, [pc, #20]	; (800de24 <FLASH_Unlock+0x24>)
 800de0e:	605a      	str	r2, [r3, #4]
}
 800de10:	bf00      	nop
 800de12:	46bd      	mov	sp, r7
 800de14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de18:	4770      	bx	lr
 800de1a:	bf00      	nop
 800de1c:	40023c00 	.word	0x40023c00
 800de20:	45670123 	.word	0x45670123
 800de24:	cdef89ab 	.word	0xcdef89ab

0800de28 <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 800de28:	b480      	push	{r7}
 800de2a:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 800de2c:	4b05      	ldr	r3, [pc, #20]	; (800de44 <FLASH_Lock+0x1c>)
 800de2e:	691b      	ldr	r3, [r3, #16]
 800de30:	4a04      	ldr	r2, [pc, #16]	; (800de44 <FLASH_Lock+0x1c>)
 800de32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800de36:	6113      	str	r3, [r2, #16]

}
 800de38:	bf00      	nop
 800de3a:	46bd      	mov	sp, r7
 800de3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de40:	4770      	bx	lr
 800de42:	bf00      	nop
 800de44:	40023c00 	.word	0x40023c00

0800de48 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800de48:	b480      	push	{r7}
 800de4a:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800de4c:	bf00      	nop
 800de4e:	4b05      	ldr	r3, [pc, #20]	; (800de64 <FLASH_WaitBusy+0x1c>)
 800de50:	68db      	ldr	r3, [r3, #12]
 800de52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800de56:	2b00      	cmp	r3, #0
 800de58:	d1f9      	bne.n	800de4e <FLASH_WaitBusy+0x6>
}
 800de5a:	bf00      	nop
 800de5c:	46bd      	mov	sp, r7
 800de5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de62:	4770      	bx	lr
 800de64:	40023c00 	.word	0x40023c00

0800de68 <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b082      	sub	sp, #8
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	6078      	str	r0, [r7, #4]
 800de70:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 800de74:	f7ff ffc4 	bl	800de00 <FLASH_Unlock>

	FLASH_WaitBusy();
 800de78:	f7ff ffe6 	bl	800de48 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800de7c:	4b0e      	ldr	r3, [pc, #56]	; (800deb8 <FLASH_Write_Word_F+0x50>)
 800de7e:	691b      	ldr	r3, [r3, #16]
 800de80:	4a0d      	ldr	r2, [pc, #52]	; (800deb8 <FLASH_Write_Word_F+0x50>)
 800de82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800de86:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800de88:	4b0b      	ldr	r3, [pc, #44]	; (800deb8 <FLASH_Write_Word_F+0x50>)
 800de8a:	691b      	ldr	r3, [r3, #16]
 800de8c:	4a0a      	ldr	r2, [pc, #40]	; (800deb8 <FLASH_Write_Word_F+0x50>)
 800de8e:	f043 0301 	orr.w	r3, r3, #1
 800de92:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	683a      	ldr	r2, [r7, #0]
 800de98:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800de9a:	f7ff ffd5 	bl	800de48 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800de9e:	4b06      	ldr	r3, [pc, #24]	; (800deb8 <FLASH_Write_Word_F+0x50>)
 800dea0:	691b      	ldr	r3, [r3, #16]
 800dea2:	4a05      	ldr	r2, [pc, #20]	; (800deb8 <FLASH_Write_Word_F+0x50>)
 800dea4:	f023 0301 	bic.w	r3, r3, #1
 800dea8:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800deaa:	f7ff ffbd 	bl	800de28 <FLASH_Lock>
}
 800deae:	bf00      	nop
 800deb0:	3708      	adds	r7, #8
 800deb2:	46bd      	mov	sp, r7
 800deb4:	bd80      	pop	{r7, pc}
 800deb6:	bf00      	nop
 800deb8:	40023c00 	.word	0x40023c00

0800debc <FLASH_Read_Word_F>:
void FLASH_Read_Word_F(uint32_t address, float * data)
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b082      	sub	sp, #8
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
 800dec4:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800dec6:	f7ff ff9b 	bl	800de00 <FLASH_Unlock>

	FLASH_WaitBusy();
 800deca:	f7ff ffbd 	bl	800de48 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800dece:	4b0f      	ldr	r3, [pc, #60]	; (800df0c <FLASH_Read_Word_F+0x50>)
 800ded0:	691b      	ldr	r3, [r3, #16]
 800ded2:	4a0e      	ldr	r2, [pc, #56]	; (800df0c <FLASH_Read_Word_F+0x50>)
 800ded4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ded8:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800deda:	4b0c      	ldr	r3, [pc, #48]	; (800df0c <FLASH_Read_Word_F+0x50>)
 800dedc:	691b      	ldr	r3, [r3, #16]
 800dede:	4a0b      	ldr	r2, [pc, #44]	; (800df0c <FLASH_Read_Word_F+0x50>)
 800dee0:	f043 0301 	orr.w	r3, r3, #1
 800dee4:	6113      	str	r3, [r2, #16]

	* data = *(__IO float*)address;
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681a      	ldr	r2, [r3, #0]
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800deee:	f7ff ffab 	bl	800de48 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800def2:	4b06      	ldr	r3, [pc, #24]	; (800df0c <FLASH_Read_Word_F+0x50>)
 800def4:	691b      	ldr	r3, [r3, #16]
 800def6:	4a05      	ldr	r2, [pc, #20]	; (800df0c <FLASH_Read_Word_F+0x50>)
 800def8:	f023 0301 	bic.w	r3, r3, #1
 800defc:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800defe:	f7ff ff93 	bl	800de28 <FLASH_Lock>
}
 800df02:	bf00      	nop
 800df04:	3708      	adds	r7, #8
 800df06:	46bd      	mov	sp, r7
 800df08:	bd80      	pop	{r7, pc}
 800df0a:	bf00      	nop
 800df0c:	40023c00 	.word	0x40023c00

0800df10 <Flash_clear_sector9>:
//    HAL_FLASH_Lock();
//
//    return result_3 == HAL_OK;
//}
bool Flash_clear_sector9()// Flashsectoe1
{
 800df10:	b580      	push	{r7, lr}
 800df12:	b088      	sub	sp, #32
 800df14:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800df16:	f001 fe4f 	bl	800fbb8 <HAL_FLASH_Unlock>

    //printf("\r\n1?\r\n");
    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800df1a:	2300      	movs	r3, #0
 800df1c:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800df1e:	2309      	movs	r3, #9
 800df20:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800df22:	2302      	movs	r3, #2
 800df24:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800df26:	2301      	movs	r3, #1
 800df28:	617b      	str	r3, [r7, #20]

    //printf("\r\n12?\r\n");
    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800df2a:	1d3a      	adds	r2, r7, #4
 800df2c:	f107 0308 	add.w	r3, r7, #8
 800df30:	4611      	mov	r1, r2
 800df32:	4618      	mov	r0, r3
 800df34:	f001 ff08 	bl	800fd48 <HAL_FLASHEx_Erase>
 800df38:	4603      	mov	r3, r0
 800df3a:	77fb      	strb	r3, [r7, #31]

    //printf("\r\n3?\r\n");
    HAL_FLASH_Lock();
 800df3c:	f001 fe5e 	bl	800fbfc <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800df40:	7ffb      	ldrb	r3, [r7, #31]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d105      	bne.n	800df52 <Flash_clear_sector9+0x42>
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df4c:	d101      	bne.n	800df52 <Flash_clear_sector9+0x42>
 800df4e:	2301      	movs	r3, #1
 800df50:	e000      	b.n	800df54 <Flash_clear_sector9+0x44>
 800df52:	2300      	movs	r3, #0
 800df54:	f003 0301 	and.w	r3, r3, #1
 800df58:	b2db      	uxtb	r3, r3
}
 800df5a:	4618      	mov	r0, r3
 800df5c:	3720      	adds	r7, #32
 800df5e:	46bd      	mov	sp, r7
 800df60:	bd80      	pop	{r7, pc}
	...

0800df64 <read_byte>:
		Error_Handler();
		printf("2\r\n");
	}
	printf("ok\r\n");
}
inline uint8_t read_byte( uint8_t reg ) {
 800df64:	b580      	push	{r7, lr}
 800df66:	b084      	sub	sp, #16
 800df68:	af00      	add	r7, sp, #0
 800df6a:	4603      	mov	r3, r0
 800df6c:	71fb      	strb	r3, [r7, #7]

	uint8_t ret,val;

	ret = reg | 0x80;
 800df6e:	79fb      	ldrb	r3, [r7, #7]
 800df70:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800df74:	b2db      	uxtb	r3, r3
 800df76:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800df78:	2200      	movs	r2, #0
 800df7a:	2104      	movs	r1, #4
 800df7c:	480d      	ldr	r0, [pc, #52]	; (800dfb4 <read_byte+0x50>)
 800df7e:	f002 f99f 	bl	80102c0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800df82:	f107 010f 	add.w	r1, r7, #15
 800df86:	2364      	movs	r3, #100	; 0x64
 800df88:	2201      	movs	r2, #1
 800df8a:	480b      	ldr	r0, [pc, #44]	; (800dfb8 <read_byte+0x54>)
 800df8c:	f002 fe78 	bl	8010c80 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800df90:	f107 010e 	add.w	r1, r7, #14
 800df94:	2364      	movs	r3, #100	; 0x64
 800df96:	2201      	movs	r2, #1
 800df98:	4807      	ldr	r0, [pc, #28]	; (800dfb8 <read_byte+0x54>)
 800df9a:	f002 ffa5 	bl	8010ee8 <HAL_SPI_Receive>
	CS_SET;
 800df9e:	2201      	movs	r2, #1
 800dfa0:	2104      	movs	r1, #4
 800dfa2:	4804      	ldr	r0, [pc, #16]	; (800dfb4 <read_byte+0x50>)
 800dfa4:	f002 f98c 	bl	80102c0 <HAL_GPIO_WritePin>
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return val;
 800dfa8:	7bbb      	ldrb	r3, [r7, #14]
}
 800dfaa:	4618      	mov	r0, r3
 800dfac:	3710      	adds	r7, #16
 800dfae:	46bd      	mov	sp, r7
 800dfb0:	bd80      	pop	{r7, pc}
 800dfb2:	bf00      	nop
 800dfb4:	40020c00 	.word	0x40020c00
 800dfb8:	200007d4 	.word	0x200007d4

0800dfbc <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 800dfbc:	b580      	push	{r7, lr}
 800dfbe:	b084      	sub	sp, #16
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	4603      	mov	r3, r0
 800dfc4:	460a      	mov	r2, r1
 800dfc6:	71fb      	strb	r3, [r7, #7]
 800dfc8:	4613      	mov	r3, r2
 800dfca:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 800dfcc:	79fb      	ldrb	r3, [r7, #7]
 800dfce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dfd2:	b2db      	uxtb	r3, r3
 800dfd4:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800dfd6:	2200      	movs	r2, #0
 800dfd8:	2104      	movs	r1, #4
 800dfda:	480c      	ldr	r0, [pc, #48]	; (800e00c <write_byte+0x50>)
 800dfdc:	f002 f970 	bl	80102c0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800dfe0:	f107 010f 	add.w	r1, r7, #15
 800dfe4:	2364      	movs	r3, #100	; 0x64
 800dfe6:	2201      	movs	r2, #1
 800dfe8:	4809      	ldr	r0, [pc, #36]	; (800e010 <write_byte+0x54>)
 800dfea:	f002 fe49 	bl	8010c80 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800dfee:	1db9      	adds	r1, r7, #6
 800dff0:	2364      	movs	r3, #100	; 0x64
 800dff2:	2201      	movs	r2, #1
 800dff4:	4806      	ldr	r0, [pc, #24]	; (800e010 <write_byte+0x54>)
 800dff6:	f002 fe43 	bl	8010c80 <HAL_SPI_Transmit>
	CS_SET;
 800dffa:	2201      	movs	r2, #1
 800dffc:	2104      	movs	r1, #4
 800dffe:	4803      	ldr	r0, [pc, #12]	; (800e00c <write_byte+0x50>)
 800e000:	f002 f95e 	bl	80102c0 <HAL_GPIO_WritePin>
}
 800e004:	bf00      	nop
 800e006:	3710      	adds	r7, #16
 800e008:	46bd      	mov	sp, r7
 800e00a:	bd80      	pop	{r7, pc}
 800e00c:	40020c00 	.word	0x40020c00
 800e010:	200007d4 	.word	0x200007d4

0800e014 <IMU_init>:

uint8_t IMU_init() {
 800e014:	b580      	push	{r7, lr}
 800e016:	b082      	sub	sp, #8
 800e018:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
 800e01a:	2000      	movs	r0, #0
 800e01c:	f7ff ffa2 	bl	800df64 <read_byte>
 800e020:	4603      	mov	r3, r0
 800e022:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 800e024:	79bb      	ldrb	r3, [r7, #6]
 800e026:	2be0      	cmp	r3, #224	; 0xe0
 800e028:	d119      	bne.n	800e05e <IMU_init+0x4a>
		ret = 1;
 800e02a:	2301      	movs	r3, #1
 800e02c:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800e02e:	2101      	movs	r1, #1
 800e030:	2006      	movs	r0, #6
 800e032:	f7ff ffc3 	bl	800dfbc <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800e036:	2110      	movs	r1, #16
 800e038:	2003      	movs	r0, #3
 800e03a:	f7ff ffbf 	bl	800dfbc <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800e03e:	2120      	movs	r1, #32
 800e040:	207f      	movs	r0, #127	; 0x7f
 800e042:	f7ff ffbb 	bl	800dfbc <write_byte>

		//write_byte(0x01,0x06);	//	2000dps DLPF disable
		//write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800e046:	2117      	movs	r1, #23
 800e048:	2001      	movs	r0, #1
 800e04a:	f7ff ffb7 	bl	800dfbc <write_byte>

		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//	16g
 800e04e:	2106      	movs	r1, #6
 800e050:	2014      	movs	r0, #20
 800e052:	f7ff ffb3 	bl	800dfbc <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 800e056:	2100      	movs	r1, #0
 800e058:	207f      	movs	r0, #127	; 0x7f
 800e05a:	f7ff ffaf 	bl	800dfbc <write_byte>
	}
	return ret;
 800e05e:	79fb      	ldrb	r3, [r7, #7]
}
 800e060:	4618      	mov	r0, r3
 800e062:	3708      	adds	r7, #8
 800e064:	46bd      	mov	sp, r7
 800e066:	bd80      	pop	{r7, pc}

0800e068 <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 800e068:	b580      	push	{r7, lr}
 800e06a:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800e06c:	213c      	movs	r1, #60	; 0x3c
 800e06e:	4804      	ldr	r0, [pc, #16]	; (800e080 <EncoderStart+0x18>)
 800e070:	f003 ff42 	bl	8011ef8 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800e074:	213c      	movs	r1, #60	; 0x3c
 800e076:	4803      	ldr	r0, [pc, #12]	; (800e084 <EncoderStart+0x1c>)
 800e078:	f003 ff3e 	bl	8011ef8 <HAL_TIM_Encoder_Start>
}
 800e07c:	bf00      	nop
 800e07e:	bd80      	pop	{r7, pc}
 800e080:	20000794 	.word	0x20000794
 800e084:	200006cc 	.word	0x200006cc

0800e088 <EncoderStop>:
//PulseInit((int *) (&(TIM3->CNT) ), INITIAL_PULSE_L);
//PulseInit((int *) (&(TIM4->CNT) ), INITIAL_PUSEL_R );
void EncoderStop()
{
 800e088:	b580      	push	{r7, lr}
 800e08a:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_ALL);
 800e08c:	213c      	movs	r1, #60	; 0x3c
 800e08e:	4804      	ldr	r0, [pc, #16]	; (800e0a0 <EncoderStop+0x18>)
 800e090:	f003 ff69 	bl	8011f66 <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim4,TIM_CHANNEL_ALL);
 800e094:	213c      	movs	r1, #60	; 0x3c
 800e096:	4803      	ldr	r0, [pc, #12]	; (800e0a4 <EncoderStop+0x1c>)
 800e098:	f003 ff65 	bl	8011f66 <HAL_TIM_Encoder_Stop>
}
 800e09c:	bf00      	nop
 800e09e:	bd80      	pop	{r7, pc}
 800e0a0:	20000794 	.word	0x20000794
 800e0a4:	200006cc 	.word	0x200006cc

0800e0a8 <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 800e0ac:	2100      	movs	r1, #0
 800e0ae:	4804      	ldr	r0, [pc, #16]	; (800e0c0 <EmitterON+0x18>)
 800e0b0:	f003 fca6 	bl	8011a00 <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800e0b4:	2100      	movs	r1, #0
 800e0b6:	4802      	ldr	r0, [pc, #8]	; (800e0c0 <EmitterON+0x18>)
 800e0b8:	f004 fdb9 	bl	8012c2e <HAL_TIMEx_OCN_Start_IT>

}
 800e0bc:	bf00      	nop
 800e0be:	bd80      	pop	{r7, pc}
 800e0c0:	2000068c 	.word	0x2000068c

0800e0c4 <EmitterOFF>:
void EmitterOFF()
{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 800e0c8:	2100      	movs	r1, #0
 800e0ca:	4804      	ldr	r0, [pc, #16]	; (800e0dc <EmitterOFF+0x18>)
 800e0cc:	f003 fd1c 	bl	8011b08 <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800e0d0:	2100      	movs	r1, #0
 800e0d2:	4802      	ldr	r0, [pc, #8]	; (800e0dc <EmitterOFF+0x18>)
 800e0d4:	f004 fe00 	bl	8012cd8 <HAL_TIMEx_OCN_Stop_IT>

}
 800e0d8:	bf00      	nop
 800e0da:	bd80      	pop	{r7, pc}
 800e0dc:	2000068c 	.word	0x2000068c

0800e0e0 <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 800e0e0:	b580      	push	{r7, lr}
 800e0e2:	b082      	sub	sp, #8
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
	//Switch
	switch(mode){
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2b07      	cmp	r3, #7
 800e0ec:	f200 80ac 	bhi.w	800e248 <ChangeLED+0x168>
 800e0f0:	a201      	add	r2, pc, #4	; (adr r2, 800e0f8 <ChangeLED+0x18>)
 800e0f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0f6:	bf00      	nop
 800e0f8:	0800e119 	.word	0x0800e119
 800e0fc:	0800e13f 	.word	0x0800e13f
 800e100:	0800e165 	.word	0x0800e165
 800e104:	0800e18b 	.word	0x0800e18b
 800e108:	0800e1b1 	.word	0x0800e1b1
 800e10c:	0800e1d7 	.word	0x0800e1d7
 800e110:	0800e1fd 	.word	0x0800e1fd
 800e114:	0800e223 	.word	0x0800e223
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800e118:	2200      	movs	r2, #0
 800e11a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e11e:	484d      	ldr	r0, [pc, #308]	; (800e254 <ChangeLED+0x174>)
 800e120:	f002 f8ce 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800e124:	2200      	movs	r2, #0
 800e126:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e12a:	484a      	ldr	r0, [pc, #296]	; (800e254 <ChangeLED+0x174>)
 800e12c:	f002 f8c8 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e130:	2200      	movs	r2, #0
 800e132:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e136:	4848      	ldr	r0, [pc, #288]	; (800e258 <ChangeLED+0x178>)
 800e138:	f002 f8c2 	bl	80102c0 <HAL_GPIO_WritePin>
		break;
 800e13c:	e085      	b.n	800e24a <ChangeLED+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800e13e:	2201      	movs	r2, #1
 800e140:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e144:	4843      	ldr	r0, [pc, #268]	; (800e254 <ChangeLED+0x174>)
 800e146:	f002 f8bb 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800e14a:	2200      	movs	r2, #0
 800e14c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e150:	4840      	ldr	r0, [pc, #256]	; (800e254 <ChangeLED+0x174>)
 800e152:	f002 f8b5 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e156:	2200      	movs	r2, #0
 800e158:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e15c:	483e      	ldr	r0, [pc, #248]	; (800e258 <ChangeLED+0x178>)
 800e15e:	f002 f8af 	bl	80102c0 <HAL_GPIO_WritePin>
		break;
 800e162:	e072      	b.n	800e24a <ChangeLED+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800e164:	2200      	movs	r2, #0
 800e166:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e16a:	483a      	ldr	r0, [pc, #232]	; (800e254 <ChangeLED+0x174>)
 800e16c:	f002 f8a8 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800e170:	2201      	movs	r2, #1
 800e172:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e176:	4837      	ldr	r0, [pc, #220]	; (800e254 <ChangeLED+0x174>)
 800e178:	f002 f8a2 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e17c:	2200      	movs	r2, #0
 800e17e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e182:	4835      	ldr	r0, [pc, #212]	; (800e258 <ChangeLED+0x178>)
 800e184:	f002 f89c 	bl	80102c0 <HAL_GPIO_WritePin>

		break;
 800e188:	e05f      	b.n	800e24a <ChangeLED+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800e18a:	2201      	movs	r2, #1
 800e18c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e190:	4830      	ldr	r0, [pc, #192]	; (800e254 <ChangeLED+0x174>)
 800e192:	f002 f895 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800e196:	2201      	movs	r2, #1
 800e198:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e19c:	482d      	ldr	r0, [pc, #180]	; (800e254 <ChangeLED+0x174>)
 800e19e:	f002 f88f 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e1a2:	2200      	movs	r2, #0
 800e1a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e1a8:	482b      	ldr	r0, [pc, #172]	; (800e258 <ChangeLED+0x178>)
 800e1aa:	f002 f889 	bl	80102c0 <HAL_GPIO_WritePin>
		break;
 800e1ae:	e04c      	b.n	800e24a <ChangeLED+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e1b6:	4827      	ldr	r0, [pc, #156]	; (800e254 <ChangeLED+0x174>)
 800e1b8:	f002 f882 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800e1bc:	2200      	movs	r2, #0
 800e1be:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e1c2:	4824      	ldr	r0, [pc, #144]	; (800e254 <ChangeLED+0x174>)
 800e1c4:	f002 f87c 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800e1c8:	2201      	movs	r2, #1
 800e1ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e1ce:	4822      	ldr	r0, [pc, #136]	; (800e258 <ChangeLED+0x178>)
 800e1d0:	f002 f876 	bl	80102c0 <HAL_GPIO_WritePin>
		break;
 800e1d4:	e039      	b.n	800e24a <ChangeLED+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800e1d6:	2201      	movs	r2, #1
 800e1d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e1dc:	481d      	ldr	r0, [pc, #116]	; (800e254 <ChangeLED+0x174>)
 800e1de:	f002 f86f 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e1e8:	481a      	ldr	r0, [pc, #104]	; (800e254 <ChangeLED+0x174>)
 800e1ea:	f002 f869 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800e1ee:	2201      	movs	r2, #1
 800e1f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e1f4:	4818      	ldr	r0, [pc, #96]	; (800e258 <ChangeLED+0x178>)
 800e1f6:	f002 f863 	bl	80102c0 <HAL_GPIO_WritePin>
		break;
 800e1fa:	e026      	b.n	800e24a <ChangeLED+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e202:	4814      	ldr	r0, [pc, #80]	; (800e254 <ChangeLED+0x174>)
 800e204:	f002 f85c 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800e208:	2201      	movs	r2, #1
 800e20a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e20e:	4811      	ldr	r0, [pc, #68]	; (800e254 <ChangeLED+0x174>)
 800e210:	f002 f856 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800e214:	2201      	movs	r2, #1
 800e216:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e21a:	480f      	ldr	r0, [pc, #60]	; (800e258 <ChangeLED+0x178>)
 800e21c:	f002 f850 	bl	80102c0 <HAL_GPIO_WritePin>

		break;
 800e220:	e013      	b.n	800e24a <ChangeLED+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800e222:	2201      	movs	r2, #1
 800e224:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e228:	480a      	ldr	r0, [pc, #40]	; (800e254 <ChangeLED+0x174>)
 800e22a:	f002 f849 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800e22e:	2201      	movs	r2, #1
 800e230:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e234:	4807      	ldr	r0, [pc, #28]	; (800e254 <ChangeLED+0x174>)
 800e236:	f002 f843 	bl	80102c0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800e23a:	2201      	movs	r2, #1
 800e23c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e240:	4805      	ldr	r0, [pc, #20]	; (800e258 <ChangeLED+0x178>)
 800e242:	f002 f83d 	bl	80102c0 <HAL_GPIO_WritePin>

		break;
 800e246:	e000      	b.n	800e24a <ChangeLED+0x16a>
	default: break;
 800e248:	bf00      	nop

	}
}
 800e24a:	bf00      	nop
 800e24c:	3708      	adds	r7, #8
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}
 800e252:	bf00      	nop
 800e254:	40020800 	.word	0x40020800
 800e258:	40020400 	.word	0x40020400

0800e25c <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800e25c:	b580      	push	{r7, lr}
 800e25e:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800e260:	210c      	movs	r1, #12
 800e262:	4809      	ldr	r0, [pc, #36]	; (800e288 <Motor_PWM_Start+0x2c>)
 800e264:	f003 fd20 	bl	8011ca8 <HAL_TIM_PWM_Start>
 800e268:	4603      	mov	r3, r0
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d001      	beq.n	800e272 <Motor_PWM_Start+0x16>
  {
	  Error_Handler();
 800e26e:	f7ff f86f 	bl	800d350 <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800e272:	2104      	movs	r1, #4
 800e274:	4805      	ldr	r0, [pc, #20]	; (800e28c <Motor_PWM_Start+0x30>)
 800e276:	f003 fd17 	bl	8011ca8 <HAL_TIM_PWM_Start>
 800e27a:	4603      	mov	r3, r0
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d001      	beq.n	800e284 <Motor_PWM_Start+0x28>
  {
	  Error_Handler();
 800e280:	f7ff f866 	bl	800d350 <Error_Handler>
  }
#endif
}
 800e284:	bf00      	nop
 800e286:	bd80      	pop	{r7, pc}
 800e288:	20000954 	.word	0x20000954
 800e28c:	20000754 	.word	0x20000754

0800e290 <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800e290:	b580      	push	{r7, lr}
 800e292:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800e294:	210c      	movs	r1, #12
 800e296:	4809      	ldr	r0, [pc, #36]	; (800e2bc <Motor_PWM_Stop+0x2c>)
 800e298:	f003 fd44 	bl	8011d24 <HAL_TIM_PWM_Stop>
 800e29c:	4603      	mov	r3, r0
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d001      	beq.n	800e2a6 <Motor_PWM_Stop+0x16>
  {
	  Error_Handler();
 800e2a2:	f7ff f855 	bl	800d350 <Error_Handler>
  }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800e2a6:	2104      	movs	r1, #4
 800e2a8:	4805      	ldr	r0, [pc, #20]	; (800e2c0 <Motor_PWM_Stop+0x30>)
 800e2aa:	f003 fd3b 	bl	8011d24 <HAL_TIM_PWM_Stop>
 800e2ae:	4603      	mov	r3, r0
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d001      	beq.n	800e2b8 <Motor_PWM_Stop+0x28>
  {
	  Error_Handler();
 800e2b4:	f7ff f84c 	bl	800d350 <Error_Handler>
  }
#endif
}
 800e2b8:	bf00      	nop
 800e2ba:	bd80      	pop	{r7, pc}
 800e2bc:	20000954 	.word	0x20000954
 800e2c0:	20000754 	.word	0x20000754
 800e2c4:	00000000 	.word	0x00000000

0800e2c8 <Motor_Switch>:
void Motor_Switch(int left, int right){
 800e2c8:	b580      	push	{r7, lr}
 800e2ca:	b082      	sub	sp, #8
 800e2cc:	af00      	add	r7, sp, #0
 800e2ce:	6078      	str	r0, [r7, #4]
 800e2d0:	6039      	str	r1, [r7, #0]
	if (left > 0 ){
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	dd05      	ble.n	800e2e4 <Motor_Switch+0x1c>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 800e2d8:	2201      	movs	r2, #1
 800e2da:	2104      	movs	r1, #4
 800e2dc:	4828      	ldr	r0, [pc, #160]	; (800e380 <Motor_Switch+0xb8>)
 800e2de:	f001 ffef 	bl	80102c0 <HAL_GPIO_WritePin>
 800e2e2:	e00a      	b.n	800e2fa <Motor_Switch+0x32>

	}
	else  if (left < 0){
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	da07      	bge.n	800e2fa <Motor_Switch+0x32>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	2104      	movs	r1, #4
 800e2ee:	4824      	ldr	r0, [pc, #144]	; (800e380 <Motor_Switch+0xb8>)
 800e2f0:	f001 ffe6 	bl	80102c0 <HAL_GPIO_WritePin>
		left = -left;
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	425b      	negs	r3, r3
 800e2f8:	607b      	str	r3, [r7, #4]
	}
	if (right > 0){
 800e2fa:	683b      	ldr	r3, [r7, #0]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	dd05      	ble.n	800e30c <Motor_Switch+0x44>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 800e300:	2200      	movs	r2, #0
 800e302:	2101      	movs	r1, #1
 800e304:	481e      	ldr	r0, [pc, #120]	; (800e380 <Motor_Switch+0xb8>)
 800e306:	f001 ffdb 	bl	80102c0 <HAL_GPIO_WritePin>
 800e30a:	e00a      	b.n	800e322 <Motor_Switch+0x5a>

	}

	else if (right < 0){
 800e30c:	683b      	ldr	r3, [r7, #0]
 800e30e:	2b00      	cmp	r3, #0
 800e310:	da07      	bge.n	800e322 <Motor_Switch+0x5a>
	  	//to +
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 800e312:	2201      	movs	r2, #1
 800e314:	2101      	movs	r1, #1
 800e316:	481a      	ldr	r0, [pc, #104]	; (800e380 <Motor_Switch+0xb8>)
 800e318:	f001 ffd2 	bl	80102c0 <HAL_GPIO_WritePin>
	  	right = -right;
 800e31c:	683b      	ldr	r3, [r7, #0]
 800e31e:	425b      	negs	r3, r3
 800e320:	603b      	str	r3, [r7, #0]
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 800e322:	6878      	ldr	r0, [r7, #4]
 800e324:	f7fa f836 	bl	8008394 <__aeabi_i2d>
 800e328:	a313      	add	r3, pc, #76	; (adr r3, 800e378 <Motor_Switch+0xb0>)
 800e32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e32e:	f7fa fb2b 	bl	8008988 <__aeabi_dcmpgt>
 800e332:	4603      	mov	r3, r0
 800e334:	2b00      	cmp	r3, #0
 800e336:	d002      	beq.n	800e33e <Motor_Switch+0x76>
 800e338:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800e33c:	607b      	str	r3, [r7, #4]
	if(right > 4200*0.6) right = 4200*0.6;
 800e33e:	6838      	ldr	r0, [r7, #0]
 800e340:	f7fa f828 	bl	8008394 <__aeabi_i2d>
 800e344:	a30c      	add	r3, pc, #48	; (adr r3, 800e378 <Motor_Switch+0xb0>)
 800e346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e34a:	f7fa fb1d 	bl	8008988 <__aeabi_dcmpgt>
 800e34e:	4603      	mov	r3, r0
 800e350:	2b00      	cmp	r3, #0
 800e352:	d002      	beq.n	800e35a <Motor_Switch+0x92>
 800e354:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800e358:	603b      	str	r3, [r7, #0]

	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800e35a:	4b0a      	ldr	r3, [pc, #40]	; (800e384 <Motor_Switch+0xbc>)
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	687a      	ldr	r2, [r7, #4]
 800e360:	641a      	str	r2, [r3, #64]	; 0x40
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800e362:	4b09      	ldr	r3, [pc, #36]	; (800e388 <Motor_Switch+0xc0>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	683a      	ldr	r2, [r7, #0]
 800e368:	639a      	str	r2, [r3, #56]	; 0x38
}
 800e36a:	bf00      	nop
 800e36c:	3708      	adds	r7, #8
 800e36e:	46bd      	mov	sp, r7
 800e370:	bd80      	pop	{r7, pc}
 800e372:	bf00      	nop
 800e374:	f3af 8000 	nop.w
 800e378:	00000000 	.word	0x00000000
 800e37c:	40a3b000 	.word	0x40a3b000
 800e380:	40020000 	.word	0x40020000
 800e384:	20000954 	.word	0x20000954
 800e388:	20000754 	.word	0x20000754

0800e38c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800e38c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e3c4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e390:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e392:	e003      	b.n	800e39c <LoopCopyDataInit>

0800e394 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e394:	4b0c      	ldr	r3, [pc, #48]	; (800e3c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e396:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e398:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e39a:	3104      	adds	r1, #4

0800e39c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e39c:	480b      	ldr	r0, [pc, #44]	; (800e3cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e39e:	4b0c      	ldr	r3, [pc, #48]	; (800e3d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e3a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e3a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e3a4:	d3f6      	bcc.n	800e394 <CopyDataInit>
  ldr  r2, =_sbss
 800e3a6:	4a0b      	ldr	r2, [pc, #44]	; (800e3d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e3a8:	e002      	b.n	800e3b0 <LoopFillZerobss>

0800e3aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e3aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e3ac:	f842 3b04 	str.w	r3, [r2], #4

0800e3b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e3b0:	4b09      	ldr	r3, [pc, #36]	; (800e3d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e3b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e3b4:	d3f9      	bcc.n	800e3aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e3b6:	f7ff fc1d 	bl	800dbf4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e3ba:	f005 fbad 	bl	8013b18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e3be:	f7fe f9f7 	bl	800c7b0 <main>
  bx  lr    
 800e3c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800e3c4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800e3c8:	08019184 	.word	0x08019184
  ldr  r0, =_sdata
 800e3cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e3d0:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 800e3d4:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 800e3d8:	20000a1c 	.word	0x20000a1c

0800e3dc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e3dc:	e7fe      	b.n	800e3dc <CAN1_RX0_IRQHandler>
	...

0800e3e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e3e0:	b580      	push	{r7, lr}
 800e3e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800e3e4:	4b0e      	ldr	r3, [pc, #56]	; (800e420 <HAL_Init+0x40>)
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	4a0d      	ldr	r2, [pc, #52]	; (800e420 <HAL_Init+0x40>)
 800e3ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e3ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800e3f0:	4b0b      	ldr	r3, [pc, #44]	; (800e420 <HAL_Init+0x40>)
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	4a0a      	ldr	r2, [pc, #40]	; (800e420 <HAL_Init+0x40>)
 800e3f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800e3fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800e3fc:	4b08      	ldr	r3, [pc, #32]	; (800e420 <HAL_Init+0x40>)
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	4a07      	ldr	r2, [pc, #28]	; (800e420 <HAL_Init+0x40>)
 800e402:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e406:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e408:	2003      	movs	r0, #3
 800e40a:	f000 fedf 	bl	800f1cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800e40e:	2000      	movs	r0, #0
 800e410:	f000 f808 	bl	800e424 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800e414:	f7fe ffa0 	bl	800d358 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800e418:	2300      	movs	r3, #0
}
 800e41a:	4618      	mov	r0, r3
 800e41c:	bd80      	pop	{r7, pc}
 800e41e:	bf00      	nop
 800e420:	40023c00 	.word	0x40023c00

0800e424 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b082      	sub	sp, #8
 800e428:	af00      	add	r7, sp, #0
 800e42a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e42c:	4b12      	ldr	r3, [pc, #72]	; (800e478 <HAL_InitTick+0x54>)
 800e42e:	681a      	ldr	r2, [r3, #0]
 800e430:	4b12      	ldr	r3, [pc, #72]	; (800e47c <HAL_InitTick+0x58>)
 800e432:	781b      	ldrb	r3, [r3, #0]
 800e434:	4619      	mov	r1, r3
 800e436:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800e43a:	fbb3 f3f1 	udiv	r3, r3, r1
 800e43e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e442:	4618      	mov	r0, r3
 800e444:	f000 fef7 	bl	800f236 <HAL_SYSTICK_Config>
 800e448:	4603      	mov	r3, r0
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d001      	beq.n	800e452 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800e44e:	2301      	movs	r3, #1
 800e450:	e00e      	b.n	800e470 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	2b0f      	cmp	r3, #15
 800e456:	d80a      	bhi.n	800e46e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e458:	2200      	movs	r2, #0
 800e45a:	6879      	ldr	r1, [r7, #4]
 800e45c:	f04f 30ff 	mov.w	r0, #4294967295
 800e460:	f000 febf 	bl	800f1e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800e464:	4a06      	ldr	r2, [pc, #24]	; (800e480 <HAL_InitTick+0x5c>)
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800e46a:	2300      	movs	r3, #0
 800e46c:	e000      	b.n	800e470 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800e46e:	2301      	movs	r3, #1
}
 800e470:	4618      	mov	r0, r3
 800e472:	3708      	adds	r7, #8
 800e474:	46bd      	mov	sp, r7
 800e476:	bd80      	pop	{r7, pc}
 800e478:	20000018 	.word	0x20000018
 800e47c:	20000020 	.word	0x20000020
 800e480:	2000001c 	.word	0x2000001c

0800e484 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800e484:	b480      	push	{r7}
 800e486:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800e488:	4b06      	ldr	r3, [pc, #24]	; (800e4a4 <HAL_IncTick+0x20>)
 800e48a:	781b      	ldrb	r3, [r3, #0]
 800e48c:	461a      	mov	r2, r3
 800e48e:	4b06      	ldr	r3, [pc, #24]	; (800e4a8 <HAL_IncTick+0x24>)
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	4413      	add	r3, r2
 800e494:	4a04      	ldr	r2, [pc, #16]	; (800e4a8 <HAL_IncTick+0x24>)
 800e496:	6013      	str	r3, [r2, #0]
}
 800e498:	bf00      	nop
 800e49a:	46bd      	mov	sp, r7
 800e49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4a0:	4770      	bx	lr
 800e4a2:	bf00      	nop
 800e4a4:	20000020 	.word	0x20000020
 800e4a8:	200009f4 	.word	0x200009f4

0800e4ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800e4ac:	b480      	push	{r7}
 800e4ae:	af00      	add	r7, sp, #0
  return uwTick;
 800e4b0:	4b03      	ldr	r3, [pc, #12]	; (800e4c0 <HAL_GetTick+0x14>)
 800e4b2:	681b      	ldr	r3, [r3, #0]
}
 800e4b4:	4618      	mov	r0, r3
 800e4b6:	46bd      	mov	sp, r7
 800e4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4bc:	4770      	bx	lr
 800e4be:	bf00      	nop
 800e4c0:	200009f4 	.word	0x200009f4

0800e4c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800e4c4:	b580      	push	{r7, lr}
 800e4c6:	b084      	sub	sp, #16
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800e4cc:	f7ff ffee 	bl	800e4ac <HAL_GetTick>
 800e4d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4dc:	d005      	beq.n	800e4ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800e4de:	4b09      	ldr	r3, [pc, #36]	; (800e504 <HAL_Delay+0x40>)
 800e4e0:	781b      	ldrb	r3, [r3, #0]
 800e4e2:	461a      	mov	r2, r3
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	4413      	add	r3, r2
 800e4e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800e4ea:	bf00      	nop
 800e4ec:	f7ff ffde 	bl	800e4ac <HAL_GetTick>
 800e4f0:	4602      	mov	r2, r0
 800e4f2:	68bb      	ldr	r3, [r7, #8]
 800e4f4:	1ad3      	subs	r3, r2, r3
 800e4f6:	68fa      	ldr	r2, [r7, #12]
 800e4f8:	429a      	cmp	r2, r3
 800e4fa:	d8f7      	bhi.n	800e4ec <HAL_Delay+0x28>
  {
  }
}
 800e4fc:	bf00      	nop
 800e4fe:	3710      	adds	r7, #16
 800e500:	46bd      	mov	sp, r7
 800e502:	bd80      	pop	{r7, pc}
 800e504:	20000020 	.word	0x20000020

0800e508 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800e508:	b580      	push	{r7, lr}
 800e50a:	b084      	sub	sp, #16
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800e510:	2300      	movs	r3, #0
 800e512:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d101      	bne.n	800e51e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800e51a:	2301      	movs	r3, #1
 800e51c:	e033      	b.n	800e586 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e522:	2b00      	cmp	r3, #0
 800e524:	d109      	bne.n	800e53a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800e526:	6878      	ldr	r0, [r7, #4]
 800e528:	f7fe ff44 	bl	800d3b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	2200      	movs	r2, #0
 800e530:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2200      	movs	r2, #0
 800e536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e53e:	f003 0310 	and.w	r3, r3, #16
 800e542:	2b00      	cmp	r3, #0
 800e544:	d118      	bne.n	800e578 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e54a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800e54e:	f023 0302 	bic.w	r3, r3, #2
 800e552:	f043 0202 	orr.w	r2, r3, #2
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800e55a:	6878      	ldr	r0, [r7, #4]
 800e55c:	f000 fbde 	bl	800ed1c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2200      	movs	r2, #0
 800e564:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e56a:	f023 0303 	bic.w	r3, r3, #3
 800e56e:	f043 0201 	orr.w	r2, r3, #1
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	641a      	str	r2, [r3, #64]	; 0x40
 800e576:	e001      	b.n	800e57c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800e578:	2301      	movs	r3, #1
 800e57a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	2200      	movs	r2, #0
 800e580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800e584:	7bfb      	ldrb	r3, [r7, #15]
}
 800e586:	4618      	mov	r0, r3
 800e588:	3710      	adds	r7, #16
 800e58a:	46bd      	mov	sp, r7
 800e58c:	bd80      	pop	{r7, pc}

0800e58e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800e58e:	b580      	push	{r7, lr}
 800e590:	b084      	sub	sp, #16
 800e592:	af00      	add	r7, sp, #0
 800e594:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800e596:	2300      	movs	r3, #0
 800e598:	60fb      	str	r3, [r7, #12]
 800e59a:	2300      	movs	r3, #0
 800e59c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	f003 0302 	and.w	r3, r3, #2
 800e5a8:	2b02      	cmp	r3, #2
 800e5aa:	bf0c      	ite	eq
 800e5ac:	2301      	moveq	r3, #1
 800e5ae:	2300      	movne	r3, #0
 800e5b0:	b2db      	uxtb	r3, r3
 800e5b2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	685b      	ldr	r3, [r3, #4]
 800e5ba:	f003 0320 	and.w	r3, r3, #32
 800e5be:	2b20      	cmp	r3, #32
 800e5c0:	bf0c      	ite	eq
 800e5c2:	2301      	moveq	r3, #1
 800e5c4:	2300      	movne	r3, #0
 800e5c6:	b2db      	uxtb	r3, r3
 800e5c8:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d049      	beq.n	800e664 <HAL_ADC_IRQHandler+0xd6>
 800e5d0:	68bb      	ldr	r3, [r7, #8]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d046      	beq.n	800e664 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5da:	f003 0310 	and.w	r3, r3, #16
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d105      	bne.n	800e5ee <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5e6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	689b      	ldr	r3, [r3, #8]
 800e5f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d12b      	bne.n	800e654 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e600:	2b00      	cmp	r3, #0
 800e602:	d127      	bne.n	800e654 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e60a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d006      	beq.n	800e620 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	689b      	ldr	r3, [r3, #8]
 800e618:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d119      	bne.n	800e654 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	685a      	ldr	r2, [r3, #4]
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	f022 0220 	bic.w	r2, r2, #32
 800e62e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e634:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e640:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e644:	2b00      	cmp	r3, #0
 800e646:	d105      	bne.n	800e654 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e64c:	f043 0201 	orr.w	r2, r3, #1
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800e654:	6878      	ldr	r0, [r7, #4]
 800e656:	f000 fa17 	bl	800ea88 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	f06f 0212 	mvn.w	r2, #18
 800e662:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	f003 0304 	and.w	r3, r3, #4
 800e66e:	2b04      	cmp	r3, #4
 800e670:	bf0c      	ite	eq
 800e672:	2301      	moveq	r3, #1
 800e674:	2300      	movne	r3, #0
 800e676:	b2db      	uxtb	r3, r3
 800e678:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	685b      	ldr	r3, [r3, #4]
 800e680:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e684:	2b80      	cmp	r3, #128	; 0x80
 800e686:	bf0c      	ite	eq
 800e688:	2301      	moveq	r3, #1
 800e68a:	2300      	movne	r3, #0
 800e68c:	b2db      	uxtb	r3, r3
 800e68e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	2b00      	cmp	r3, #0
 800e694:	d057      	beq.n	800e746 <HAL_ADC_IRQHandler+0x1b8>
 800e696:	68bb      	ldr	r3, [r7, #8]
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d054      	beq.n	800e746 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6a0:	f003 0310 	and.w	r3, r3, #16
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d105      	bne.n	800e6b4 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6ac:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	689b      	ldr	r3, [r3, #8]
 800e6ba:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d139      	bne.n	800e736 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6c8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d006      	beq.n	800e6de <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	689b      	ldr	r3, [r3, #8]
 800e6d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d12b      	bne.n	800e736 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	685b      	ldr	r3, [r3, #4]
 800e6e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d124      	bne.n	800e736 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	689b      	ldr	r3, [r3, #8]
 800e6f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d11d      	bne.n	800e736 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d119      	bne.n	800e736 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	685a      	ldr	r2, [r3, #4]
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e710:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e716:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e726:	2b00      	cmp	r3, #0
 800e728:	d105      	bne.n	800e736 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e72e:	f043 0201 	orr.w	r2, r3, #1
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800e736:	6878      	ldr	r0, [r7, #4]
 800e738:	f000 fc6e 	bl	800f018 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	f06f 020c 	mvn.w	r2, #12
 800e744:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	f003 0301 	and.w	r3, r3, #1
 800e750:	2b01      	cmp	r3, #1
 800e752:	bf0c      	ite	eq
 800e754:	2301      	moveq	r3, #1
 800e756:	2300      	movne	r3, #0
 800e758:	b2db      	uxtb	r3, r3
 800e75a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	685b      	ldr	r3, [r3, #4]
 800e762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e766:	2b40      	cmp	r3, #64	; 0x40
 800e768:	bf0c      	ite	eq
 800e76a:	2301      	moveq	r3, #1
 800e76c:	2300      	movne	r3, #0
 800e76e:	b2db      	uxtb	r3, r3
 800e770:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	2b00      	cmp	r3, #0
 800e776:	d017      	beq.n	800e7a8 <HAL_ADC_IRQHandler+0x21a>
 800e778:	68bb      	ldr	r3, [r7, #8]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d014      	beq.n	800e7a8 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	f003 0301 	and.w	r3, r3, #1
 800e788:	2b01      	cmp	r3, #1
 800e78a:	d10d      	bne.n	800e7a8 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e790:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800e798:	6878      	ldr	r0, [r7, #4]
 800e79a:	f000 f989 	bl	800eab0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	f06f 0201 	mvn.w	r2, #1
 800e7a6:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	f003 0320 	and.w	r3, r3, #32
 800e7b2:	2b20      	cmp	r3, #32
 800e7b4:	bf0c      	ite	eq
 800e7b6:	2301      	moveq	r3, #1
 800e7b8:	2300      	movne	r3, #0
 800e7ba:	b2db      	uxtb	r3, r3
 800e7bc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	685b      	ldr	r3, [r3, #4]
 800e7c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e7c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800e7cc:	bf0c      	ite	eq
 800e7ce:	2301      	moveq	r3, #1
 800e7d0:	2300      	movne	r3, #0
 800e7d2:	b2db      	uxtb	r3, r3
 800e7d4:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d015      	beq.n	800e808 <HAL_ADC_IRQHandler+0x27a>
 800e7dc:	68bb      	ldr	r3, [r7, #8]
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d012      	beq.n	800e808 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e7e6:	f043 0202 	orr.w	r2, r3, #2
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	f06f 0220 	mvn.w	r2, #32
 800e7f6:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800e7f8:	6878      	ldr	r0, [r7, #4]
 800e7fa:	f000 f963 	bl	800eac4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	f06f 0220 	mvn.w	r2, #32
 800e806:	601a      	str	r2, [r3, #0]
  }
}
 800e808:	bf00      	nop
 800e80a:	3710      	adds	r7, #16
 800e80c:	46bd      	mov	sp, r7
 800e80e:	bd80      	pop	{r7, pc}

0800e810 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b086      	sub	sp, #24
 800e814:	af00      	add	r7, sp, #0
 800e816:	60f8      	str	r0, [r7, #12]
 800e818:	60b9      	str	r1, [r7, #8]
 800e81a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800e81c:	2300      	movs	r3, #0
 800e81e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e826:	2b01      	cmp	r3, #1
 800e828:	d101      	bne.n	800e82e <HAL_ADC_Start_DMA+0x1e>
 800e82a:	2302      	movs	r3, #2
 800e82c:	e0cc      	b.n	800e9c8 <HAL_ADC_Start_DMA+0x1b8>
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	2201      	movs	r2, #1
 800e832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	689b      	ldr	r3, [r3, #8]
 800e83c:	f003 0301 	and.w	r3, r3, #1
 800e840:	2b01      	cmp	r3, #1
 800e842:	d018      	beq.n	800e876 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	689a      	ldr	r2, [r3, #8]
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	f042 0201 	orr.w	r2, r2, #1
 800e852:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e854:	4b5e      	ldr	r3, [pc, #376]	; (800e9d0 <HAL_ADC_Start_DMA+0x1c0>)
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	4a5e      	ldr	r2, [pc, #376]	; (800e9d4 <HAL_ADC_Start_DMA+0x1c4>)
 800e85a:	fba2 2303 	umull	r2, r3, r2, r3
 800e85e:	0c9a      	lsrs	r2, r3, #18
 800e860:	4613      	mov	r3, r2
 800e862:	005b      	lsls	r3, r3, #1
 800e864:	4413      	add	r3, r2
 800e866:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800e868:	e002      	b.n	800e870 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800e86a:	693b      	ldr	r3, [r7, #16]
 800e86c:	3b01      	subs	r3, #1
 800e86e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800e870:	693b      	ldr	r3, [r7, #16]
 800e872:	2b00      	cmp	r3, #0
 800e874:	d1f9      	bne.n	800e86a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	689b      	ldr	r3, [r3, #8]
 800e87c:	f003 0301 	and.w	r3, r3, #1
 800e880:	2b01      	cmp	r3, #1
 800e882:	f040 80a0 	bne.w	800e9c6 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e88a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800e88e:	f023 0301 	bic.w	r3, r3, #1
 800e892:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	685b      	ldr	r3, [r3, #4]
 800e8a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d007      	beq.n	800e8b8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800e8b0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e8b8:	68fb      	ldr	r3, [r7, #12]
 800e8ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e8c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e8c4:	d106      	bne.n	800e8d4 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8ca:	f023 0206 	bic.w	r2, r3, #6
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	645a      	str	r2, [r3, #68]	; 0x44
 800e8d2:	e002      	b.n	800e8da <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	2200      	movs	r2, #0
 800e8de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800e8e2:	4b3d      	ldr	r3, [pc, #244]	; (800e9d8 <HAL_ADC_Start_DMA+0x1c8>)
 800e8e4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8ea:	4a3c      	ldr	r2, [pc, #240]	; (800e9dc <HAL_ADC_Start_DMA+0x1cc>)
 800e8ec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8f2:	4a3b      	ldr	r2, [pc, #236]	; (800e9e0 <HAL_ADC_Start_DMA+0x1d0>)
 800e8f4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8fa:	4a3a      	ldr	r2, [pc, #232]	; (800e9e4 <HAL_ADC_Start_DMA+0x1d4>)
 800e8fc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800e906:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	685a      	ldr	r2, [r3, #4]
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800e916:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	689a      	ldr	r2, [r3, #8]
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e926:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	334c      	adds	r3, #76	; 0x4c
 800e932:	4619      	mov	r1, r3
 800e934:	68ba      	ldr	r2, [r7, #8]
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	f000 fd38 	bl	800f3ac <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800e93c:	697b      	ldr	r3, [r7, #20]
 800e93e:	685b      	ldr	r3, [r3, #4]
 800e940:	f003 031f 	and.w	r3, r3, #31
 800e944:	2b00      	cmp	r3, #0
 800e946:	d12a      	bne.n	800e99e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	4a26      	ldr	r2, [pc, #152]	; (800e9e8 <HAL_ADC_Start_DMA+0x1d8>)
 800e94e:	4293      	cmp	r3, r2
 800e950:	d015      	beq.n	800e97e <HAL_ADC_Start_DMA+0x16e>
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	4a25      	ldr	r2, [pc, #148]	; (800e9ec <HAL_ADC_Start_DMA+0x1dc>)
 800e958:	4293      	cmp	r3, r2
 800e95a:	d105      	bne.n	800e968 <HAL_ADC_Start_DMA+0x158>
 800e95c:	4b1e      	ldr	r3, [pc, #120]	; (800e9d8 <HAL_ADC_Start_DMA+0x1c8>)
 800e95e:	685b      	ldr	r3, [r3, #4]
 800e960:	f003 031f 	and.w	r3, r3, #31
 800e964:	2b00      	cmp	r3, #0
 800e966:	d00a      	beq.n	800e97e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	4a20      	ldr	r2, [pc, #128]	; (800e9f0 <HAL_ADC_Start_DMA+0x1e0>)
 800e96e:	4293      	cmp	r3, r2
 800e970:	d129      	bne.n	800e9c6 <HAL_ADC_Start_DMA+0x1b6>
 800e972:	4b19      	ldr	r3, [pc, #100]	; (800e9d8 <HAL_ADC_Start_DMA+0x1c8>)
 800e974:	685b      	ldr	r3, [r3, #4]
 800e976:	f003 031f 	and.w	r3, r3, #31
 800e97a:	2b0f      	cmp	r3, #15
 800e97c:	d823      	bhi.n	800e9c6 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	689b      	ldr	r3, [r3, #8]
 800e984:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d11c      	bne.n	800e9c6 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	689a      	ldr	r2, [r3, #8]
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e99a:	609a      	str	r2, [r3, #8]
 800e99c:	e013      	b.n	800e9c6 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	4a11      	ldr	r2, [pc, #68]	; (800e9e8 <HAL_ADC_Start_DMA+0x1d8>)
 800e9a4:	4293      	cmp	r3, r2
 800e9a6:	d10e      	bne.n	800e9c6 <HAL_ADC_Start_DMA+0x1b6>
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	689b      	ldr	r3, [r3, #8]
 800e9ae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d107      	bne.n	800e9c6 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	689a      	ldr	r2, [r3, #8]
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e9c4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800e9c6:	2300      	movs	r3, #0
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	3718      	adds	r7, #24
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	bd80      	pop	{r7, pc}
 800e9d0:	20000018 	.word	0x20000018
 800e9d4:	431bde83 	.word	0x431bde83
 800e9d8:	40012300 	.word	0x40012300
 800e9dc:	0800ef15 	.word	0x0800ef15
 800e9e0:	0800efcf 	.word	0x0800efcf
 800e9e4:	0800efeb 	.word	0x0800efeb
 800e9e8:	40012000 	.word	0x40012000
 800e9ec:	40012100 	.word	0x40012100
 800e9f0:	40012200 	.word	0x40012200

0800e9f4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	b084      	sub	sp, #16
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ea06:	2b01      	cmp	r3, #1
 800ea08:	d101      	bne.n	800ea0e <HAL_ADC_Stop_DMA+0x1a>
 800ea0a:	2302      	movs	r3, #2
 800ea0c:	e038      	b.n	800ea80 <HAL_ADC_Stop_DMA+0x8c>
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	2201      	movs	r2, #1
 800ea12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	689a      	ldr	r2, [r3, #8]
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	f022 0201 	bic.w	r2, r2, #1
 800ea24:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	689b      	ldr	r3, [r3, #8]
 800ea2c:	f003 0301 	and.w	r3, r3, #1
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d120      	bne.n	800ea76 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	689a      	ldr	r2, [r3, #8]
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ea42:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea48:	4618      	mov	r0, r3
 800ea4a:	f000 fd07 	bl	800f45c <HAL_DMA_Abort>
 800ea4e:	4603      	mov	r3, r0
 800ea50:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	685a      	ldr	r2, [r3, #4]
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800ea60:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea66:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800ea6a:	f023 0301 	bic.w	r3, r3, #1
 800ea6e:	f043 0201 	orr.w	r2, r3, #1
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	2200      	movs	r2, #0
 800ea7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800ea7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea80:	4618      	mov	r0, r3
 800ea82:	3710      	adds	r7, #16
 800ea84:	46bd      	mov	sp, r7
 800ea86:	bd80      	pop	{r7, pc}

0800ea88 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800ea88:	b480      	push	{r7}
 800ea8a:	b083      	sub	sp, #12
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800ea90:	bf00      	nop
 800ea92:	370c      	adds	r7, #12
 800ea94:	46bd      	mov	sp, r7
 800ea96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea9a:	4770      	bx	lr

0800ea9c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800ea9c:	b480      	push	{r7}
 800ea9e:	b083      	sub	sp, #12
 800eaa0:	af00      	add	r7, sp, #0
 800eaa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800eaa4:	bf00      	nop
 800eaa6:	370c      	adds	r7, #12
 800eaa8:	46bd      	mov	sp, r7
 800eaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaae:	4770      	bx	lr

0800eab0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800eab0:	b480      	push	{r7}
 800eab2:	b083      	sub	sp, #12
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800eab8:	bf00      	nop
 800eaba:	370c      	adds	r7, #12
 800eabc:	46bd      	mov	sp, r7
 800eabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eac2:	4770      	bx	lr

0800eac4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800eac4:	b480      	push	{r7}
 800eac6:	b083      	sub	sp, #12
 800eac8:	af00      	add	r7, sp, #0
 800eaca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800eacc:	bf00      	nop
 800eace:	370c      	adds	r7, #12
 800ead0:	46bd      	mov	sp, r7
 800ead2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead6:	4770      	bx	lr

0800ead8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800ead8:	b480      	push	{r7}
 800eada:	b085      	sub	sp, #20
 800eadc:	af00      	add	r7, sp, #0
 800eade:	6078      	str	r0, [r7, #4]
 800eae0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800eae2:	2300      	movs	r3, #0
 800eae4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800eaec:	2b01      	cmp	r3, #1
 800eaee:	d101      	bne.n	800eaf4 <HAL_ADC_ConfigChannel+0x1c>
 800eaf0:	2302      	movs	r3, #2
 800eaf2:	e105      	b.n	800ed00 <HAL_ADC_ConfigChannel+0x228>
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	2201      	movs	r2, #1
 800eaf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800eafc:	683b      	ldr	r3, [r7, #0]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	2b09      	cmp	r3, #9
 800eb02:	d925      	bls.n	800eb50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	68d9      	ldr	r1, [r3, #12]
 800eb0a:	683b      	ldr	r3, [r7, #0]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	b29b      	uxth	r3, r3
 800eb10:	461a      	mov	r2, r3
 800eb12:	4613      	mov	r3, r2
 800eb14:	005b      	lsls	r3, r3, #1
 800eb16:	4413      	add	r3, r2
 800eb18:	3b1e      	subs	r3, #30
 800eb1a:	2207      	movs	r2, #7
 800eb1c:	fa02 f303 	lsl.w	r3, r2, r3
 800eb20:	43da      	mvns	r2, r3
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	400a      	ands	r2, r1
 800eb28:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	68d9      	ldr	r1, [r3, #12]
 800eb30:	683b      	ldr	r3, [r7, #0]
 800eb32:	689a      	ldr	r2, [r3, #8]
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	b29b      	uxth	r3, r3
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	005b      	lsls	r3, r3, #1
 800eb40:	4403      	add	r3, r0
 800eb42:	3b1e      	subs	r3, #30
 800eb44:	409a      	lsls	r2, r3
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	430a      	orrs	r2, r1
 800eb4c:	60da      	str	r2, [r3, #12]
 800eb4e:	e022      	b.n	800eb96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	6919      	ldr	r1, [r3, #16]
 800eb56:	683b      	ldr	r3, [r7, #0]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	b29b      	uxth	r3, r3
 800eb5c:	461a      	mov	r2, r3
 800eb5e:	4613      	mov	r3, r2
 800eb60:	005b      	lsls	r3, r3, #1
 800eb62:	4413      	add	r3, r2
 800eb64:	2207      	movs	r2, #7
 800eb66:	fa02 f303 	lsl.w	r3, r2, r3
 800eb6a:	43da      	mvns	r2, r3
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	400a      	ands	r2, r1
 800eb72:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	6919      	ldr	r1, [r3, #16]
 800eb7a:	683b      	ldr	r3, [r7, #0]
 800eb7c:	689a      	ldr	r2, [r3, #8]
 800eb7e:	683b      	ldr	r3, [r7, #0]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	b29b      	uxth	r3, r3
 800eb84:	4618      	mov	r0, r3
 800eb86:	4603      	mov	r3, r0
 800eb88:	005b      	lsls	r3, r3, #1
 800eb8a:	4403      	add	r3, r0
 800eb8c:	409a      	lsls	r2, r3
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	430a      	orrs	r2, r1
 800eb94:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800eb96:	683b      	ldr	r3, [r7, #0]
 800eb98:	685b      	ldr	r3, [r3, #4]
 800eb9a:	2b06      	cmp	r3, #6
 800eb9c:	d824      	bhi.n	800ebe8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	685a      	ldr	r2, [r3, #4]
 800eba8:	4613      	mov	r3, r2
 800ebaa:	009b      	lsls	r3, r3, #2
 800ebac:	4413      	add	r3, r2
 800ebae:	3b05      	subs	r3, #5
 800ebb0:	221f      	movs	r2, #31
 800ebb2:	fa02 f303 	lsl.w	r3, r2, r3
 800ebb6:	43da      	mvns	r2, r3
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	400a      	ands	r2, r1
 800ebbe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	b29b      	uxth	r3, r3
 800ebcc:	4618      	mov	r0, r3
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	685a      	ldr	r2, [r3, #4]
 800ebd2:	4613      	mov	r3, r2
 800ebd4:	009b      	lsls	r3, r3, #2
 800ebd6:	4413      	add	r3, r2
 800ebd8:	3b05      	subs	r3, #5
 800ebda:	fa00 f203 	lsl.w	r2, r0, r3
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	430a      	orrs	r2, r1
 800ebe4:	635a      	str	r2, [r3, #52]	; 0x34
 800ebe6:	e04c      	b.n	800ec82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800ebe8:	683b      	ldr	r3, [r7, #0]
 800ebea:	685b      	ldr	r3, [r3, #4]
 800ebec:	2b0c      	cmp	r3, #12
 800ebee:	d824      	bhi.n	800ec3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800ebf6:	683b      	ldr	r3, [r7, #0]
 800ebf8:	685a      	ldr	r2, [r3, #4]
 800ebfa:	4613      	mov	r3, r2
 800ebfc:	009b      	lsls	r3, r3, #2
 800ebfe:	4413      	add	r3, r2
 800ec00:	3b23      	subs	r3, #35	; 0x23
 800ec02:	221f      	movs	r2, #31
 800ec04:	fa02 f303 	lsl.w	r3, r2, r3
 800ec08:	43da      	mvns	r2, r3
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	400a      	ands	r2, r1
 800ec10:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	b29b      	uxth	r3, r3
 800ec1e:	4618      	mov	r0, r3
 800ec20:	683b      	ldr	r3, [r7, #0]
 800ec22:	685a      	ldr	r2, [r3, #4]
 800ec24:	4613      	mov	r3, r2
 800ec26:	009b      	lsls	r3, r3, #2
 800ec28:	4413      	add	r3, r2
 800ec2a:	3b23      	subs	r3, #35	; 0x23
 800ec2c:	fa00 f203 	lsl.w	r2, r0, r3
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	430a      	orrs	r2, r1
 800ec36:	631a      	str	r2, [r3, #48]	; 0x30
 800ec38:	e023      	b.n	800ec82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	685a      	ldr	r2, [r3, #4]
 800ec44:	4613      	mov	r3, r2
 800ec46:	009b      	lsls	r3, r3, #2
 800ec48:	4413      	add	r3, r2
 800ec4a:	3b41      	subs	r3, #65	; 0x41
 800ec4c:	221f      	movs	r2, #31
 800ec4e:	fa02 f303 	lsl.w	r3, r2, r3
 800ec52:	43da      	mvns	r2, r3
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	400a      	ands	r2, r1
 800ec5a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	b29b      	uxth	r3, r3
 800ec68:	4618      	mov	r0, r3
 800ec6a:	683b      	ldr	r3, [r7, #0]
 800ec6c:	685a      	ldr	r2, [r3, #4]
 800ec6e:	4613      	mov	r3, r2
 800ec70:	009b      	lsls	r3, r3, #2
 800ec72:	4413      	add	r3, r2
 800ec74:	3b41      	subs	r3, #65	; 0x41
 800ec76:	fa00 f203 	lsl.w	r2, r0, r3
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	430a      	orrs	r2, r1
 800ec80:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800ec82:	4b22      	ldr	r3, [pc, #136]	; (800ed0c <HAL_ADC_ConfigChannel+0x234>)
 800ec84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	4a21      	ldr	r2, [pc, #132]	; (800ed10 <HAL_ADC_ConfigChannel+0x238>)
 800ec8c:	4293      	cmp	r3, r2
 800ec8e:	d109      	bne.n	800eca4 <HAL_ADC_ConfigChannel+0x1cc>
 800ec90:	683b      	ldr	r3, [r7, #0]
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	2b12      	cmp	r3, #18
 800ec96:	d105      	bne.n	800eca4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	685b      	ldr	r3, [r3, #4]
 800ec9c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	4a19      	ldr	r2, [pc, #100]	; (800ed10 <HAL_ADC_ConfigChannel+0x238>)
 800ecaa:	4293      	cmp	r3, r2
 800ecac:	d123      	bne.n	800ecf6 <HAL_ADC_ConfigChannel+0x21e>
 800ecae:	683b      	ldr	r3, [r7, #0]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	2b10      	cmp	r3, #16
 800ecb4:	d003      	beq.n	800ecbe <HAL_ADC_ConfigChannel+0x1e6>
 800ecb6:	683b      	ldr	r3, [r7, #0]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	2b11      	cmp	r3, #17
 800ecbc:	d11b      	bne.n	800ecf6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	685b      	ldr	r3, [r3, #4]
 800ecc2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	2b10      	cmp	r3, #16
 800ecd0:	d111      	bne.n	800ecf6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800ecd2:	4b10      	ldr	r3, [pc, #64]	; (800ed14 <HAL_ADC_ConfigChannel+0x23c>)
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	4a10      	ldr	r2, [pc, #64]	; (800ed18 <HAL_ADC_ConfigChannel+0x240>)
 800ecd8:	fba2 2303 	umull	r2, r3, r2, r3
 800ecdc:	0c9a      	lsrs	r2, r3, #18
 800ecde:	4613      	mov	r3, r2
 800ece0:	009b      	lsls	r3, r3, #2
 800ece2:	4413      	add	r3, r2
 800ece4:	005b      	lsls	r3, r3, #1
 800ece6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800ece8:	e002      	b.n	800ecf0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800ecea:	68bb      	ldr	r3, [r7, #8]
 800ecec:	3b01      	subs	r3, #1
 800ecee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800ecf0:	68bb      	ldr	r3, [r7, #8]
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d1f9      	bne.n	800ecea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800ecfe:	2300      	movs	r3, #0
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3714      	adds	r7, #20
 800ed04:	46bd      	mov	sp, r7
 800ed06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0a:	4770      	bx	lr
 800ed0c:	40012300 	.word	0x40012300
 800ed10:	40012000 	.word	0x40012000
 800ed14:	20000018 	.word	0x20000018
 800ed18:	431bde83 	.word	0x431bde83

0800ed1c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800ed1c:	b480      	push	{r7}
 800ed1e:	b085      	sub	sp, #20
 800ed20:	af00      	add	r7, sp, #0
 800ed22:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800ed24:	4b79      	ldr	r3, [pc, #484]	; (800ef0c <ADC_Init+0x1f0>)
 800ed26:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	685b      	ldr	r3, [r3, #4]
 800ed2c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	685a      	ldr	r2, [r3, #4]
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	685b      	ldr	r3, [r3, #4]
 800ed3c:	431a      	orrs	r2, r3
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	685a      	ldr	r2, [r3, #4]
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ed50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	6859      	ldr	r1, [r3, #4]
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	691b      	ldr	r3, [r3, #16]
 800ed5c:	021a      	lsls	r2, r3, #8
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	430a      	orrs	r2, r1
 800ed64:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	685a      	ldr	r2, [r3, #4]
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800ed74:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	6859      	ldr	r1, [r3, #4]
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	689a      	ldr	r2, [r3, #8]
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	430a      	orrs	r2, r1
 800ed86:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	689a      	ldr	r2, [r3, #8]
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ed96:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	6899      	ldr	r1, [r3, #8]
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	68da      	ldr	r2, [r3, #12]
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	430a      	orrs	r2, r1
 800eda8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edae:	4a58      	ldr	r2, [pc, #352]	; (800ef10 <ADC_Init+0x1f4>)
 800edb0:	4293      	cmp	r3, r2
 800edb2:	d022      	beq.n	800edfa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	689a      	ldr	r2, [r3, #8]
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800edc2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	6899      	ldr	r1, [r3, #8]
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	430a      	orrs	r2, r1
 800edd4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	689a      	ldr	r2, [r3, #8]
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800ede4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	6899      	ldr	r1, [r3, #8]
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	430a      	orrs	r2, r1
 800edf6:	609a      	str	r2, [r3, #8]
 800edf8:	e00f      	b.n	800ee1a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	689a      	ldr	r2, [r3, #8]
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800ee08:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	689a      	ldr	r2, [r3, #8]
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800ee18:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	689a      	ldr	r2, [r3, #8]
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	f022 0202 	bic.w	r2, r2, #2
 800ee28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	6899      	ldr	r1, [r3, #8]
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	7e1b      	ldrb	r3, [r3, #24]
 800ee34:	005a      	lsls	r2, r3, #1
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	430a      	orrs	r2, r1
 800ee3c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d01b      	beq.n	800ee80 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	685a      	ldr	r2, [r3, #4]
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ee56:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	685a      	ldr	r2, [r3, #4]
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800ee66:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	681b      	ldr	r3, [r3, #0]
 800ee6c:	6859      	ldr	r1, [r3, #4]
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee72:	3b01      	subs	r3, #1
 800ee74:	035a      	lsls	r2, r3, #13
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	430a      	orrs	r2, r1
 800ee7c:	605a      	str	r2, [r3, #4]
 800ee7e:	e007      	b.n	800ee90 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	685a      	ldr	r2, [r3, #4]
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ee8e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800ee9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	69db      	ldr	r3, [r3, #28]
 800eeaa:	3b01      	subs	r3, #1
 800eeac:	051a      	lsls	r2, r3, #20
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	430a      	orrs	r2, r1
 800eeb4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	689a      	ldr	r2, [r3, #8]
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800eec4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	6899      	ldr	r1, [r3, #8]
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800eed2:	025a      	lsls	r2, r3, #9
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	430a      	orrs	r2, r1
 800eeda:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	689a      	ldr	r2, [r3, #8]
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800eeea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	6899      	ldr	r1, [r3, #8]
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	695b      	ldr	r3, [r3, #20]
 800eef6:	029a      	lsls	r2, r3, #10
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	430a      	orrs	r2, r1
 800eefe:	609a      	str	r2, [r3, #8]
}
 800ef00:	bf00      	nop
 800ef02:	3714      	adds	r7, #20
 800ef04:	46bd      	mov	sp, r7
 800ef06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef0a:	4770      	bx	lr
 800ef0c:	40012300 	.word	0x40012300
 800ef10:	0f000001 	.word	0x0f000001

0800ef14 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b084      	sub	sp, #16
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef20:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef26:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d13c      	bne.n	800efa8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	689b      	ldr	r3, [r3, #8]
 800ef40:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d12b      	bne.n	800efa0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d127      	bne.n	800efa0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ef56:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d006      	beq.n	800ef6c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	689b      	ldr	r3, [r3, #8]
 800ef64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d119      	bne.n	800efa0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	685a      	ldr	r2, [r3, #4]
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	f022 0220 	bic.w	r2, r2, #32
 800ef7a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d105      	bne.n	800efa0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef98:	f043 0201 	orr.w	r2, r3, #1
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800efa0:	68f8      	ldr	r0, [r7, #12]
 800efa2:	f7ff fd71 	bl	800ea88 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800efa6:	e00e      	b.n	800efc6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800efac:	f003 0310 	and.w	r3, r3, #16
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d003      	beq.n	800efbc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800efb4:	68f8      	ldr	r0, [r7, #12]
 800efb6:	f7ff fd85 	bl	800eac4 <HAL_ADC_ErrorCallback>
}
 800efba:	e004      	b.n	800efc6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800efc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800efc2:	6878      	ldr	r0, [r7, #4]
 800efc4:	4798      	blx	r3
}
 800efc6:	bf00      	nop
 800efc8:	3710      	adds	r7, #16
 800efca:	46bd      	mov	sp, r7
 800efcc:	bd80      	pop	{r7, pc}

0800efce <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800efce:	b580      	push	{r7, lr}
 800efd0:	b084      	sub	sp, #16
 800efd2:	af00      	add	r7, sp, #0
 800efd4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800efda:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800efdc:	68f8      	ldr	r0, [r7, #12]
 800efde:	f7ff fd5d 	bl	800ea9c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800efe2:	bf00      	nop
 800efe4:	3710      	adds	r7, #16
 800efe6:	46bd      	mov	sp, r7
 800efe8:	bd80      	pop	{r7, pc}

0800efea <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800efea:	b580      	push	{r7, lr}
 800efec:	b084      	sub	sp, #16
 800efee:	af00      	add	r7, sp, #0
 800eff0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eff6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	2240      	movs	r2, #64	; 0x40
 800effc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f002:	f043 0204 	orr.w	r2, r3, #4
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800f00a:	68f8      	ldr	r0, [r7, #12]
 800f00c:	f7ff fd5a 	bl	800eac4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800f010:	bf00      	nop
 800f012:	3710      	adds	r7, #16
 800f014:	46bd      	mov	sp, r7
 800f016:	bd80      	pop	{r7, pc}

0800f018 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800f018:	b480      	push	{r7}
 800f01a:	b083      	sub	sp, #12
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800f020:	bf00      	nop
 800f022:	370c      	adds	r7, #12
 800f024:	46bd      	mov	sp, r7
 800f026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f02a:	4770      	bx	lr

0800f02c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f02c:	b480      	push	{r7}
 800f02e:	b085      	sub	sp, #20
 800f030:	af00      	add	r7, sp, #0
 800f032:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	f003 0307 	and.w	r3, r3, #7
 800f03a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800f03c:	4b0c      	ldr	r3, [pc, #48]	; (800f070 <__NVIC_SetPriorityGrouping+0x44>)
 800f03e:	68db      	ldr	r3, [r3, #12]
 800f040:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800f042:	68ba      	ldr	r2, [r7, #8]
 800f044:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800f048:	4013      	ands	r3, r2
 800f04a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800f050:	68bb      	ldr	r3, [r7, #8]
 800f052:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800f054:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800f058:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f05c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800f05e:	4a04      	ldr	r2, [pc, #16]	; (800f070 <__NVIC_SetPriorityGrouping+0x44>)
 800f060:	68bb      	ldr	r3, [r7, #8]
 800f062:	60d3      	str	r3, [r2, #12]
}
 800f064:	bf00      	nop
 800f066:	3714      	adds	r7, #20
 800f068:	46bd      	mov	sp, r7
 800f06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f06e:	4770      	bx	lr
 800f070:	e000ed00 	.word	0xe000ed00

0800f074 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800f074:	b480      	push	{r7}
 800f076:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800f078:	4b04      	ldr	r3, [pc, #16]	; (800f08c <__NVIC_GetPriorityGrouping+0x18>)
 800f07a:	68db      	ldr	r3, [r3, #12]
 800f07c:	0a1b      	lsrs	r3, r3, #8
 800f07e:	f003 0307 	and.w	r3, r3, #7
}
 800f082:	4618      	mov	r0, r3
 800f084:	46bd      	mov	sp, r7
 800f086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f08a:	4770      	bx	lr
 800f08c:	e000ed00 	.word	0xe000ed00

0800f090 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f090:	b480      	push	{r7}
 800f092:	b083      	sub	sp, #12
 800f094:	af00      	add	r7, sp, #0
 800f096:	4603      	mov	r3, r0
 800f098:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f09a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	db0b      	blt.n	800f0ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f0a2:	79fb      	ldrb	r3, [r7, #7]
 800f0a4:	f003 021f 	and.w	r2, r3, #31
 800f0a8:	4907      	ldr	r1, [pc, #28]	; (800f0c8 <__NVIC_EnableIRQ+0x38>)
 800f0aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f0ae:	095b      	lsrs	r3, r3, #5
 800f0b0:	2001      	movs	r0, #1
 800f0b2:	fa00 f202 	lsl.w	r2, r0, r2
 800f0b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800f0ba:	bf00      	nop
 800f0bc:	370c      	adds	r7, #12
 800f0be:	46bd      	mov	sp, r7
 800f0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c4:	4770      	bx	lr
 800f0c6:	bf00      	nop
 800f0c8:	e000e100 	.word	0xe000e100

0800f0cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800f0cc:	b480      	push	{r7}
 800f0ce:	b083      	sub	sp, #12
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	4603      	mov	r3, r0
 800f0d4:	6039      	str	r1, [r7, #0]
 800f0d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f0d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	db0a      	blt.n	800f0f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f0e0:	683b      	ldr	r3, [r7, #0]
 800f0e2:	b2da      	uxtb	r2, r3
 800f0e4:	490c      	ldr	r1, [pc, #48]	; (800f118 <__NVIC_SetPriority+0x4c>)
 800f0e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f0ea:	0112      	lsls	r2, r2, #4
 800f0ec:	b2d2      	uxtb	r2, r2
 800f0ee:	440b      	add	r3, r1
 800f0f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800f0f4:	e00a      	b.n	800f10c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	b2da      	uxtb	r2, r3
 800f0fa:	4908      	ldr	r1, [pc, #32]	; (800f11c <__NVIC_SetPriority+0x50>)
 800f0fc:	79fb      	ldrb	r3, [r7, #7]
 800f0fe:	f003 030f 	and.w	r3, r3, #15
 800f102:	3b04      	subs	r3, #4
 800f104:	0112      	lsls	r2, r2, #4
 800f106:	b2d2      	uxtb	r2, r2
 800f108:	440b      	add	r3, r1
 800f10a:	761a      	strb	r2, [r3, #24]
}
 800f10c:	bf00      	nop
 800f10e:	370c      	adds	r7, #12
 800f110:	46bd      	mov	sp, r7
 800f112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f116:	4770      	bx	lr
 800f118:	e000e100 	.word	0xe000e100
 800f11c:	e000ed00 	.word	0xe000ed00

0800f120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800f120:	b480      	push	{r7}
 800f122:	b089      	sub	sp, #36	; 0x24
 800f124:	af00      	add	r7, sp, #0
 800f126:	60f8      	str	r0, [r7, #12]
 800f128:	60b9      	str	r1, [r7, #8]
 800f12a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	f003 0307 	and.w	r3, r3, #7
 800f132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800f134:	69fb      	ldr	r3, [r7, #28]
 800f136:	f1c3 0307 	rsb	r3, r3, #7
 800f13a:	2b04      	cmp	r3, #4
 800f13c:	bf28      	it	cs
 800f13e:	2304      	movcs	r3, #4
 800f140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800f142:	69fb      	ldr	r3, [r7, #28]
 800f144:	3304      	adds	r3, #4
 800f146:	2b06      	cmp	r3, #6
 800f148:	d902      	bls.n	800f150 <NVIC_EncodePriority+0x30>
 800f14a:	69fb      	ldr	r3, [r7, #28]
 800f14c:	3b03      	subs	r3, #3
 800f14e:	e000      	b.n	800f152 <NVIC_EncodePriority+0x32>
 800f150:	2300      	movs	r3, #0
 800f152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f154:	f04f 32ff 	mov.w	r2, #4294967295
 800f158:	69bb      	ldr	r3, [r7, #24]
 800f15a:	fa02 f303 	lsl.w	r3, r2, r3
 800f15e:	43da      	mvns	r2, r3
 800f160:	68bb      	ldr	r3, [r7, #8]
 800f162:	401a      	ands	r2, r3
 800f164:	697b      	ldr	r3, [r7, #20]
 800f166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800f168:	f04f 31ff 	mov.w	r1, #4294967295
 800f16c:	697b      	ldr	r3, [r7, #20]
 800f16e:	fa01 f303 	lsl.w	r3, r1, r3
 800f172:	43d9      	mvns	r1, r3
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f178:	4313      	orrs	r3, r2
         );
}
 800f17a:	4618      	mov	r0, r3
 800f17c:	3724      	adds	r7, #36	; 0x24
 800f17e:	46bd      	mov	sp, r7
 800f180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f184:	4770      	bx	lr
	...

0800f188 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800f188:	b580      	push	{r7, lr}
 800f18a:	b082      	sub	sp, #8
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	3b01      	subs	r3, #1
 800f194:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800f198:	d301      	bcc.n	800f19e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800f19a:	2301      	movs	r3, #1
 800f19c:	e00f      	b.n	800f1be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800f19e:	4a0a      	ldr	r2, [pc, #40]	; (800f1c8 <SysTick_Config+0x40>)
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	3b01      	subs	r3, #1
 800f1a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800f1a6:	210f      	movs	r1, #15
 800f1a8:	f04f 30ff 	mov.w	r0, #4294967295
 800f1ac:	f7ff ff8e 	bl	800f0cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800f1b0:	4b05      	ldr	r3, [pc, #20]	; (800f1c8 <SysTick_Config+0x40>)
 800f1b2:	2200      	movs	r2, #0
 800f1b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800f1b6:	4b04      	ldr	r3, [pc, #16]	; (800f1c8 <SysTick_Config+0x40>)
 800f1b8:	2207      	movs	r2, #7
 800f1ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800f1bc:	2300      	movs	r3, #0
}
 800f1be:	4618      	mov	r0, r3
 800f1c0:	3708      	adds	r7, #8
 800f1c2:	46bd      	mov	sp, r7
 800f1c4:	bd80      	pop	{r7, pc}
 800f1c6:	bf00      	nop
 800f1c8:	e000e010 	.word	0xe000e010

0800f1cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f1cc:	b580      	push	{r7, lr}
 800f1ce:	b082      	sub	sp, #8
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f7ff ff29 	bl	800f02c <__NVIC_SetPriorityGrouping>
}
 800f1da:	bf00      	nop
 800f1dc:	3708      	adds	r7, #8
 800f1de:	46bd      	mov	sp, r7
 800f1e0:	bd80      	pop	{r7, pc}

0800f1e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800f1e2:	b580      	push	{r7, lr}
 800f1e4:	b086      	sub	sp, #24
 800f1e6:	af00      	add	r7, sp, #0
 800f1e8:	4603      	mov	r3, r0
 800f1ea:	60b9      	str	r1, [r7, #8]
 800f1ec:	607a      	str	r2, [r7, #4]
 800f1ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800f1f4:	f7ff ff3e 	bl	800f074 <__NVIC_GetPriorityGrouping>
 800f1f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800f1fa:	687a      	ldr	r2, [r7, #4]
 800f1fc:	68b9      	ldr	r1, [r7, #8]
 800f1fe:	6978      	ldr	r0, [r7, #20]
 800f200:	f7ff ff8e 	bl	800f120 <NVIC_EncodePriority>
 800f204:	4602      	mov	r2, r0
 800f206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f20a:	4611      	mov	r1, r2
 800f20c:	4618      	mov	r0, r3
 800f20e:	f7ff ff5d 	bl	800f0cc <__NVIC_SetPriority>
}
 800f212:	bf00      	nop
 800f214:	3718      	adds	r7, #24
 800f216:	46bd      	mov	sp, r7
 800f218:	bd80      	pop	{r7, pc}

0800f21a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f21a:	b580      	push	{r7, lr}
 800f21c:	b082      	sub	sp, #8
 800f21e:	af00      	add	r7, sp, #0
 800f220:	4603      	mov	r3, r0
 800f222:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800f224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f228:	4618      	mov	r0, r3
 800f22a:	f7ff ff31 	bl	800f090 <__NVIC_EnableIRQ>
}
 800f22e:	bf00      	nop
 800f230:	3708      	adds	r7, #8
 800f232:	46bd      	mov	sp, r7
 800f234:	bd80      	pop	{r7, pc}

0800f236 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800f236:	b580      	push	{r7, lr}
 800f238:	b082      	sub	sp, #8
 800f23a:	af00      	add	r7, sp, #0
 800f23c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800f23e:	6878      	ldr	r0, [r7, #4]
 800f240:	f7ff ffa2 	bl	800f188 <SysTick_Config>
 800f244:	4603      	mov	r3, r0
}
 800f246:	4618      	mov	r0, r3
 800f248:	3708      	adds	r7, #8
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd80      	pop	{r7, pc}
	...

0800f250 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800f250:	b580      	push	{r7, lr}
 800f252:	b086      	sub	sp, #24
 800f254:	af00      	add	r7, sp, #0
 800f256:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800f258:	2300      	movs	r3, #0
 800f25a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800f25c:	f7ff f926 	bl	800e4ac <HAL_GetTick>
 800f260:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	2b00      	cmp	r3, #0
 800f266:	d101      	bne.n	800f26c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800f268:	2301      	movs	r3, #1
 800f26a:	e099      	b.n	800f3a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	2200      	movs	r2, #0
 800f270:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	2202      	movs	r2, #2
 800f278:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	681a      	ldr	r2, [r3, #0]
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	f022 0201 	bic.w	r2, r2, #1
 800f28a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f28c:	e00f      	b.n	800f2ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800f28e:	f7ff f90d 	bl	800e4ac <HAL_GetTick>
 800f292:	4602      	mov	r2, r0
 800f294:	693b      	ldr	r3, [r7, #16]
 800f296:	1ad3      	subs	r3, r2, r3
 800f298:	2b05      	cmp	r3, #5
 800f29a:	d908      	bls.n	800f2ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	2220      	movs	r2, #32
 800f2a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	2203      	movs	r2, #3
 800f2a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800f2aa:	2303      	movs	r3, #3
 800f2ac:	e078      	b.n	800f3a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	f003 0301 	and.w	r3, r3, #1
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d1e8      	bne.n	800f28e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800f2c4:	697a      	ldr	r2, [r7, #20]
 800f2c6:	4b38      	ldr	r3, [pc, #224]	; (800f3a8 <HAL_DMA_Init+0x158>)
 800f2c8:	4013      	ands	r3, r2
 800f2ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	685a      	ldr	r2, [r3, #4]
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	689b      	ldr	r3, [r3, #8]
 800f2d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f2da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	691b      	ldr	r3, [r3, #16]
 800f2e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f2e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	699b      	ldr	r3, [r3, #24]
 800f2ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f2f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	6a1b      	ldr	r3, [r3, #32]
 800f2f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f2fa:	697a      	ldr	r2, [r7, #20]
 800f2fc:	4313      	orrs	r3, r2
 800f2fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f304:	2b04      	cmp	r3, #4
 800f306:	d107      	bne.n	800f318 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f310:	4313      	orrs	r3, r2
 800f312:	697a      	ldr	r2, [r7, #20]
 800f314:	4313      	orrs	r3, r2
 800f316:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	697a      	ldr	r2, [r7, #20]
 800f31e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	695b      	ldr	r3, [r3, #20]
 800f326:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800f328:	697b      	ldr	r3, [r7, #20]
 800f32a:	f023 0307 	bic.w	r3, r3, #7
 800f32e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f334:	697a      	ldr	r2, [r7, #20]
 800f336:	4313      	orrs	r3, r2
 800f338:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f33e:	2b04      	cmp	r3, #4
 800f340:	d117      	bne.n	800f372 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f346:	697a      	ldr	r2, [r7, #20]
 800f348:	4313      	orrs	r3, r2
 800f34a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f350:	2b00      	cmp	r3, #0
 800f352:	d00e      	beq.n	800f372 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800f354:	6878      	ldr	r0, [r7, #4]
 800f356:	f000 fb01 	bl	800f95c <DMA_CheckFifoParam>
 800f35a:	4603      	mov	r3, r0
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d008      	beq.n	800f372 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	2240      	movs	r2, #64	; 0x40
 800f364:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	2201      	movs	r2, #1
 800f36a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800f36e:	2301      	movs	r3, #1
 800f370:	e016      	b.n	800f3a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	697a      	ldr	r2, [r7, #20]
 800f378:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800f37a:	6878      	ldr	r0, [r7, #4]
 800f37c:	f000 fab8 	bl	800f8f0 <DMA_CalcBaseAndBitshift>
 800f380:	4603      	mov	r3, r0
 800f382:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f388:	223f      	movs	r2, #63	; 0x3f
 800f38a:	409a      	lsls	r2, r3
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	2200      	movs	r2, #0
 800f394:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	2201      	movs	r2, #1
 800f39a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800f39e:	2300      	movs	r3, #0
}
 800f3a0:	4618      	mov	r0, r3
 800f3a2:	3718      	adds	r7, #24
 800f3a4:	46bd      	mov	sp, r7
 800f3a6:	bd80      	pop	{r7, pc}
 800f3a8:	f010803f 	.word	0xf010803f

0800f3ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800f3ac:	b580      	push	{r7, lr}
 800f3ae:	b086      	sub	sp, #24
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	60f8      	str	r0, [r7, #12]
 800f3b4:	60b9      	str	r1, [r7, #8]
 800f3b6:	607a      	str	r2, [r7, #4]
 800f3b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f3ba:	2300      	movs	r3, #0
 800f3bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f3c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f3ca:	2b01      	cmp	r3, #1
 800f3cc:	d101      	bne.n	800f3d2 <HAL_DMA_Start_IT+0x26>
 800f3ce:	2302      	movs	r3, #2
 800f3d0:	e040      	b.n	800f454 <HAL_DMA_Start_IT+0xa8>
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	2201      	movs	r2, #1
 800f3d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f3e0:	b2db      	uxtb	r3, r3
 800f3e2:	2b01      	cmp	r3, #1
 800f3e4:	d12f      	bne.n	800f446 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800f3e6:	68fb      	ldr	r3, [r7, #12]
 800f3e8:	2202      	movs	r2, #2
 800f3ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	2200      	movs	r2, #0
 800f3f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800f3f4:	683b      	ldr	r3, [r7, #0]
 800f3f6:	687a      	ldr	r2, [r7, #4]
 800f3f8:	68b9      	ldr	r1, [r7, #8]
 800f3fa:	68f8      	ldr	r0, [r7, #12]
 800f3fc:	f000 fa4a 	bl	800f894 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f404:	223f      	movs	r2, #63	; 0x3f
 800f406:	409a      	lsls	r2, r3
 800f408:	693b      	ldr	r3, [r7, #16]
 800f40a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800f40c:	68fb      	ldr	r3, [r7, #12]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	681a      	ldr	r2, [r3, #0]
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	f042 0216 	orr.w	r2, r2, #22
 800f41a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800f41c:	68fb      	ldr	r3, [r7, #12]
 800f41e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f420:	2b00      	cmp	r3, #0
 800f422:	d007      	beq.n	800f434 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	681a      	ldr	r2, [r3, #0]
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	f042 0208 	orr.w	r2, r2, #8
 800f432:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	681a      	ldr	r2, [r3, #0]
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	f042 0201 	orr.w	r2, r2, #1
 800f442:	601a      	str	r2, [r3, #0]
 800f444:	e005      	b.n	800f452 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	2200      	movs	r2, #0
 800f44a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800f44e:	2302      	movs	r3, #2
 800f450:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800f452:	7dfb      	ldrb	r3, [r7, #23]
}
 800f454:	4618      	mov	r0, r3
 800f456:	3718      	adds	r7, #24
 800f458:	46bd      	mov	sp, r7
 800f45a:	bd80      	pop	{r7, pc}

0800f45c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800f45c:	b580      	push	{r7, lr}
 800f45e:	b084      	sub	sp, #16
 800f460:	af00      	add	r7, sp, #0
 800f462:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f468:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800f46a:	f7ff f81f 	bl	800e4ac <HAL_GetTick>
 800f46e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f476:	b2db      	uxtb	r3, r3
 800f478:	2b02      	cmp	r3, #2
 800f47a:	d008      	beq.n	800f48e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2280      	movs	r2, #128	; 0x80
 800f480:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	2200      	movs	r2, #0
 800f486:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800f48a:	2301      	movs	r3, #1
 800f48c:	e052      	b.n	800f534 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	681a      	ldr	r2, [r3, #0]
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	f022 0216 	bic.w	r2, r2, #22
 800f49c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	695a      	ldr	r2, [r3, #20]
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f4ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d103      	bne.n	800f4be <HAL_DMA_Abort+0x62>
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d007      	beq.n	800f4ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	681a      	ldr	r2, [r3, #0]
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	f022 0208 	bic.w	r2, r2, #8
 800f4cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	681a      	ldr	r2, [r3, #0]
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	f022 0201 	bic.w	r2, r2, #1
 800f4dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f4de:	e013      	b.n	800f508 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800f4e0:	f7fe ffe4 	bl	800e4ac <HAL_GetTick>
 800f4e4:	4602      	mov	r2, r0
 800f4e6:	68bb      	ldr	r3, [r7, #8]
 800f4e8:	1ad3      	subs	r3, r2, r3
 800f4ea:	2b05      	cmp	r3, #5
 800f4ec:	d90c      	bls.n	800f508 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	2220      	movs	r2, #32
 800f4f2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	2200      	movs	r2, #0
 800f4f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	2203      	movs	r2, #3
 800f500:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800f504:	2303      	movs	r3, #3
 800f506:	e015      	b.n	800f534 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	f003 0301 	and.w	r3, r3, #1
 800f512:	2b00      	cmp	r3, #0
 800f514:	d1e4      	bne.n	800f4e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f51a:	223f      	movs	r2, #63	; 0x3f
 800f51c:	409a      	lsls	r2, r3
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	2200      	movs	r2, #0
 800f526:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2201      	movs	r2, #1
 800f52e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800f532:	2300      	movs	r3, #0
}
 800f534:	4618      	mov	r0, r3
 800f536:	3710      	adds	r7, #16
 800f538:	46bd      	mov	sp, r7
 800f53a:	bd80      	pop	{r7, pc}

0800f53c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800f53c:	b480      	push	{r7}
 800f53e:	b083      	sub	sp, #12
 800f540:	af00      	add	r7, sp, #0
 800f542:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f54a:	b2db      	uxtb	r3, r3
 800f54c:	2b02      	cmp	r3, #2
 800f54e:	d004      	beq.n	800f55a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	2280      	movs	r2, #128	; 0x80
 800f554:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800f556:	2301      	movs	r3, #1
 800f558:	e00c      	b.n	800f574 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	2205      	movs	r2, #5
 800f55e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	681a      	ldr	r2, [r3, #0]
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	f022 0201 	bic.w	r2, r2, #1
 800f570:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800f572:	2300      	movs	r3, #0
}
 800f574:	4618      	mov	r0, r3
 800f576:	370c      	adds	r7, #12
 800f578:	46bd      	mov	sp, r7
 800f57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57e:	4770      	bx	lr

0800f580 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800f580:	b580      	push	{r7, lr}
 800f582:	b086      	sub	sp, #24
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800f588:	2300      	movs	r3, #0
 800f58a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800f58c:	4b92      	ldr	r3, [pc, #584]	; (800f7d8 <HAL_DMA_IRQHandler+0x258>)
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	4a92      	ldr	r2, [pc, #584]	; (800f7dc <HAL_DMA_IRQHandler+0x25c>)
 800f592:	fba2 2303 	umull	r2, r3, r2, r3
 800f596:	0a9b      	lsrs	r3, r3, #10
 800f598:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f59e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800f5a0:	693b      	ldr	r3, [r7, #16]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f5aa:	2208      	movs	r2, #8
 800f5ac:	409a      	lsls	r2, r3
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	4013      	ands	r3, r2
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d01a      	beq.n	800f5ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	681b      	ldr	r3, [r3, #0]
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	f003 0304 	and.w	r3, r3, #4
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d013      	beq.n	800f5ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	681a      	ldr	r2, [r3, #0]
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	f022 0204 	bic.w	r2, r2, #4
 800f5d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f5d8:	2208      	movs	r2, #8
 800f5da:	409a      	lsls	r2, r3
 800f5dc:	693b      	ldr	r3, [r7, #16]
 800f5de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f5e4:	f043 0201 	orr.w	r2, r3, #1
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f5f0:	2201      	movs	r2, #1
 800f5f2:	409a      	lsls	r2, r3
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	4013      	ands	r3, r2
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d012      	beq.n	800f622 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	695b      	ldr	r3, [r3, #20]
 800f602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f606:	2b00      	cmp	r3, #0
 800f608:	d00b      	beq.n	800f622 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f60e:	2201      	movs	r2, #1
 800f610:	409a      	lsls	r2, r3
 800f612:	693b      	ldr	r3, [r7, #16]
 800f614:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f61a:	f043 0202 	orr.w	r2, r3, #2
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f626:	2204      	movs	r2, #4
 800f628:	409a      	lsls	r2, r3
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	4013      	ands	r3, r2
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d012      	beq.n	800f658 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	f003 0302 	and.w	r3, r3, #2
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d00b      	beq.n	800f658 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f644:	2204      	movs	r2, #4
 800f646:	409a      	lsls	r2, r3
 800f648:	693b      	ldr	r3, [r7, #16]
 800f64a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f650:	f043 0204 	orr.w	r2, r3, #4
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f65c:	2210      	movs	r2, #16
 800f65e:	409a      	lsls	r2, r3
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	4013      	ands	r3, r2
 800f664:	2b00      	cmp	r3, #0
 800f666:	d043      	beq.n	800f6f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	f003 0308 	and.w	r3, r3, #8
 800f672:	2b00      	cmp	r3, #0
 800f674:	d03c      	beq.n	800f6f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f67a:	2210      	movs	r2, #16
 800f67c:	409a      	lsls	r2, r3
 800f67e:	693b      	ldr	r3, [r7, #16]
 800f680:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d018      	beq.n	800f6c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d108      	bne.n	800f6b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d024      	beq.n	800f6f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f6aa:	6878      	ldr	r0, [r7, #4]
 800f6ac:	4798      	blx	r3
 800f6ae:	e01f      	b.n	800f6f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d01b      	beq.n	800f6f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f6bc:	6878      	ldr	r0, [r7, #4]
 800f6be:	4798      	blx	r3
 800f6c0:	e016      	b.n	800f6f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d107      	bne.n	800f6e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	681a      	ldr	r2, [r3, #0]
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	f022 0208 	bic.w	r2, r2, #8
 800f6de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d003      	beq.n	800f6f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f6ec:	6878      	ldr	r0, [r7, #4]
 800f6ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f6f4:	2220      	movs	r2, #32
 800f6f6:	409a      	lsls	r2, r3
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	4013      	ands	r3, r2
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	f000 808e 	beq.w	800f81e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	f003 0310 	and.w	r3, r3, #16
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	f000 8086 	beq.w	800f81e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f716:	2220      	movs	r2, #32
 800f718:	409a      	lsls	r2, r3
 800f71a:	693b      	ldr	r3, [r7, #16]
 800f71c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f724:	b2db      	uxtb	r3, r3
 800f726:	2b05      	cmp	r3, #5
 800f728:	d136      	bne.n	800f798 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	681a      	ldr	r2, [r3, #0]
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	f022 0216 	bic.w	r2, r2, #22
 800f738:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	695a      	ldr	r2, [r3, #20]
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f748:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d103      	bne.n	800f75a <HAL_DMA_IRQHandler+0x1da>
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f756:	2b00      	cmp	r3, #0
 800f758:	d007      	beq.n	800f76a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	681a      	ldr	r2, [r3, #0]
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	f022 0208 	bic.w	r2, r2, #8
 800f768:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f76e:	223f      	movs	r2, #63	; 0x3f
 800f770:	409a      	lsls	r2, r3
 800f772:	693b      	ldr	r3, [r7, #16]
 800f774:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	2200      	movs	r2, #0
 800f77a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	2201      	movs	r2, #1
 800f782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d07d      	beq.n	800f88a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f792:	6878      	ldr	r0, [r7, #4]
 800f794:	4798      	blx	r3
        }
        return;
 800f796:	e078      	b.n	800f88a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d01c      	beq.n	800f7e0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d108      	bne.n	800f7c6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d030      	beq.n	800f81e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f7c0:	6878      	ldr	r0, [r7, #4]
 800f7c2:	4798      	blx	r3
 800f7c4:	e02b      	b.n	800f81e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d027      	beq.n	800f81e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f7d2:	6878      	ldr	r0, [r7, #4]
 800f7d4:	4798      	blx	r3
 800f7d6:	e022      	b.n	800f81e <HAL_DMA_IRQHandler+0x29e>
 800f7d8:	20000018 	.word	0x20000018
 800f7dc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d10f      	bne.n	800f80e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	681a      	ldr	r2, [r3, #0]
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	f022 0210 	bic.w	r2, r2, #16
 800f7fc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	2200      	movs	r2, #0
 800f802:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	2201      	movs	r2, #1
 800f80a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f812:	2b00      	cmp	r3, #0
 800f814:	d003      	beq.n	800f81e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f822:	2b00      	cmp	r3, #0
 800f824:	d032      	beq.n	800f88c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f82a:	f003 0301 	and.w	r3, r3, #1
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d022      	beq.n	800f878 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	2205      	movs	r2, #5
 800f836:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	681a      	ldr	r2, [r3, #0]
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	f022 0201 	bic.w	r2, r2, #1
 800f848:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800f84a:	68bb      	ldr	r3, [r7, #8]
 800f84c:	3301      	adds	r3, #1
 800f84e:	60bb      	str	r3, [r7, #8]
 800f850:	697a      	ldr	r2, [r7, #20]
 800f852:	429a      	cmp	r2, r3
 800f854:	d307      	bcc.n	800f866 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	f003 0301 	and.w	r3, r3, #1
 800f860:	2b00      	cmp	r3, #0
 800f862:	d1f2      	bne.n	800f84a <HAL_DMA_IRQHandler+0x2ca>
 800f864:	e000      	b.n	800f868 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800f866:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	2200      	movs	r2, #0
 800f86c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	2201      	movs	r2, #1
 800f874:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d005      	beq.n	800f88c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f884:	6878      	ldr	r0, [r7, #4]
 800f886:	4798      	blx	r3
 800f888:	e000      	b.n	800f88c <HAL_DMA_IRQHandler+0x30c>
        return;
 800f88a:	bf00      	nop
    }
  }
}
 800f88c:	3718      	adds	r7, #24
 800f88e:	46bd      	mov	sp, r7
 800f890:	bd80      	pop	{r7, pc}
 800f892:	bf00      	nop

0800f894 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800f894:	b480      	push	{r7}
 800f896:	b085      	sub	sp, #20
 800f898:	af00      	add	r7, sp, #0
 800f89a:	60f8      	str	r0, [r7, #12]
 800f89c:	60b9      	str	r1, [r7, #8]
 800f89e:	607a      	str	r2, [r7, #4]
 800f8a0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800f8a2:	68fb      	ldr	r3, [r7, #12]
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	681a      	ldr	r2, [r3, #0]
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800f8b0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800f8b2:	68fb      	ldr	r3, [r7, #12]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	683a      	ldr	r2, [r7, #0]
 800f8b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	689b      	ldr	r3, [r3, #8]
 800f8be:	2b40      	cmp	r3, #64	; 0x40
 800f8c0:	d108      	bne.n	800f8d4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	687a      	ldr	r2, [r7, #4]
 800f8c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	68ba      	ldr	r2, [r7, #8]
 800f8d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800f8d2:	e007      	b.n	800f8e4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	68ba      	ldr	r2, [r7, #8]
 800f8da:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800f8dc:	68fb      	ldr	r3, [r7, #12]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	687a      	ldr	r2, [r7, #4]
 800f8e2:	60da      	str	r2, [r3, #12]
}
 800f8e4:	bf00      	nop
 800f8e6:	3714      	adds	r7, #20
 800f8e8:	46bd      	mov	sp, r7
 800f8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ee:	4770      	bx	lr

0800f8f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800f8f0:	b480      	push	{r7}
 800f8f2:	b085      	sub	sp, #20
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	b2db      	uxtb	r3, r3
 800f8fe:	3b10      	subs	r3, #16
 800f900:	4a14      	ldr	r2, [pc, #80]	; (800f954 <DMA_CalcBaseAndBitshift+0x64>)
 800f902:	fba2 2303 	umull	r2, r3, r2, r3
 800f906:	091b      	lsrs	r3, r3, #4
 800f908:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800f90a:	4a13      	ldr	r2, [pc, #76]	; (800f958 <DMA_CalcBaseAndBitshift+0x68>)
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	4413      	add	r3, r2
 800f910:	781b      	ldrb	r3, [r3, #0]
 800f912:	461a      	mov	r2, r3
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	2b03      	cmp	r3, #3
 800f91c:	d909      	bls.n	800f932 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800f926:	f023 0303 	bic.w	r3, r3, #3
 800f92a:	1d1a      	adds	r2, r3, #4
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	659a      	str	r2, [r3, #88]	; 0x58
 800f930:	e007      	b.n	800f942 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800f93a:	f023 0303 	bic.w	r3, r3, #3
 800f93e:	687a      	ldr	r2, [r7, #4]
 800f940:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800f946:	4618      	mov	r0, r3
 800f948:	3714      	adds	r7, #20
 800f94a:	46bd      	mov	sp, r7
 800f94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f950:	4770      	bx	lr
 800f952:	bf00      	nop
 800f954:	aaaaaaab 	.word	0xaaaaaaab
 800f958:	08018e34 	.word	0x08018e34

0800f95c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800f95c:	b480      	push	{r7}
 800f95e:	b085      	sub	sp, #20
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f964:	2300      	movs	r3, #0
 800f966:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f96c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	699b      	ldr	r3, [r3, #24]
 800f972:	2b00      	cmp	r3, #0
 800f974:	d11f      	bne.n	800f9b6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800f976:	68bb      	ldr	r3, [r7, #8]
 800f978:	2b03      	cmp	r3, #3
 800f97a:	d855      	bhi.n	800fa28 <DMA_CheckFifoParam+0xcc>
 800f97c:	a201      	add	r2, pc, #4	; (adr r2, 800f984 <DMA_CheckFifoParam+0x28>)
 800f97e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f982:	bf00      	nop
 800f984:	0800f995 	.word	0x0800f995
 800f988:	0800f9a7 	.word	0x0800f9a7
 800f98c:	0800f995 	.word	0x0800f995
 800f990:	0800fa29 	.word	0x0800fa29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f998:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d045      	beq.n	800fa2c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800f9a0:	2301      	movs	r3, #1
 800f9a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800f9a4:	e042      	b.n	800fa2c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9aa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800f9ae:	d13f      	bne.n	800fa30 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800f9b0:	2301      	movs	r3, #1
 800f9b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800f9b4:	e03c      	b.n	800fa30 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	699b      	ldr	r3, [r3, #24]
 800f9ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f9be:	d121      	bne.n	800fa04 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800f9c0:	68bb      	ldr	r3, [r7, #8]
 800f9c2:	2b03      	cmp	r3, #3
 800f9c4:	d836      	bhi.n	800fa34 <DMA_CheckFifoParam+0xd8>
 800f9c6:	a201      	add	r2, pc, #4	; (adr r2, 800f9cc <DMA_CheckFifoParam+0x70>)
 800f9c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9cc:	0800f9dd 	.word	0x0800f9dd
 800f9d0:	0800f9e3 	.word	0x0800f9e3
 800f9d4:	0800f9dd 	.word	0x0800f9dd
 800f9d8:	0800f9f5 	.word	0x0800f9f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800f9dc:	2301      	movs	r3, #1
 800f9de:	73fb      	strb	r3, [r7, #15]
      break;
 800f9e0:	e02f      	b.n	800fa42 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d024      	beq.n	800fa38 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800f9ee:	2301      	movs	r3, #1
 800f9f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800f9f2:	e021      	b.n	800fa38 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f9f8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800f9fc:	d11e      	bne.n	800fa3c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800f9fe:	2301      	movs	r3, #1
 800fa00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800fa02:	e01b      	b.n	800fa3c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800fa04:	68bb      	ldr	r3, [r7, #8]
 800fa06:	2b02      	cmp	r3, #2
 800fa08:	d902      	bls.n	800fa10 <DMA_CheckFifoParam+0xb4>
 800fa0a:	2b03      	cmp	r3, #3
 800fa0c:	d003      	beq.n	800fa16 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800fa0e:	e018      	b.n	800fa42 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800fa10:	2301      	movs	r3, #1
 800fa12:	73fb      	strb	r3, [r7, #15]
      break;
 800fa14:	e015      	b.n	800fa42 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d00e      	beq.n	800fa40 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800fa22:	2301      	movs	r3, #1
 800fa24:	73fb      	strb	r3, [r7, #15]
      break;
 800fa26:	e00b      	b.n	800fa40 <DMA_CheckFifoParam+0xe4>
      break;
 800fa28:	bf00      	nop
 800fa2a:	e00a      	b.n	800fa42 <DMA_CheckFifoParam+0xe6>
      break;
 800fa2c:	bf00      	nop
 800fa2e:	e008      	b.n	800fa42 <DMA_CheckFifoParam+0xe6>
      break;
 800fa30:	bf00      	nop
 800fa32:	e006      	b.n	800fa42 <DMA_CheckFifoParam+0xe6>
      break;
 800fa34:	bf00      	nop
 800fa36:	e004      	b.n	800fa42 <DMA_CheckFifoParam+0xe6>
      break;
 800fa38:	bf00      	nop
 800fa3a:	e002      	b.n	800fa42 <DMA_CheckFifoParam+0xe6>
      break;   
 800fa3c:	bf00      	nop
 800fa3e:	e000      	b.n	800fa42 <DMA_CheckFifoParam+0xe6>
      break;
 800fa40:	bf00      	nop
    }
  } 
  
  return status; 
 800fa42:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa44:	4618      	mov	r0, r3
 800fa46:	3714      	adds	r7, #20
 800fa48:	46bd      	mov	sp, r7
 800fa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4e:	4770      	bx	lr

0800fa50 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b082      	sub	sp, #8
 800fa54:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 800fa56:	2300      	movs	r3, #0
 800fa58:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800fa5a:	4b4b      	ldr	r3, [pc, #300]	; (800fb88 <HAL_FLASH_IRQHandler+0x138>)
 800fa5c:	68db      	ldr	r3, [r3, #12]
 800fa5e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d020      	beq.n	800faa8 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800fa66:	4b49      	ldr	r3, [pc, #292]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fa68:	781b      	ldrb	r3, [r3, #0]
 800fa6a:	b2db      	uxtb	r3, r3
 800fa6c:	2b01      	cmp	r3, #1
 800fa6e:	d107      	bne.n	800fa80 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 800fa70:	4b46      	ldr	r3, [pc, #280]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fa72:	68db      	ldr	r3, [r3, #12]
 800fa74:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 800fa76:	4b45      	ldr	r3, [pc, #276]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fa78:	f04f 32ff 	mov.w	r2, #4294967295
 800fa7c:	60da      	str	r2, [r3, #12]
 800fa7e:	e00b      	b.n	800fa98 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 800fa80:	4b42      	ldr	r3, [pc, #264]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fa82:	781b      	ldrb	r3, [r3, #0]
 800fa84:	b2db      	uxtb	r3, r3
 800fa86:	2b02      	cmp	r3, #2
 800fa88:	d103      	bne.n	800fa92 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 800fa8a:	4b40      	ldr	r3, [pc, #256]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fa8c:	691b      	ldr	r3, [r3, #16]
 800fa8e:	607b      	str	r3, [r7, #4]
 800fa90:	e002      	b.n	800fa98 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 800fa92:	4b3e      	ldr	r3, [pc, #248]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fa94:	695b      	ldr	r3, [r3, #20]
 800fa96:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 800fa98:	f000 f900 	bl	800fc9c <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 800fa9c:	6878      	ldr	r0, [r7, #4]
 800fa9e:	f000 f881 	bl	800fba4 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800faa2:	4b3a      	ldr	r3, [pc, #232]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800faa4:	2200      	movs	r2, #0
 800faa6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800faa8:	4b37      	ldr	r3, [pc, #220]	; (800fb88 <HAL_FLASH_IRQHandler+0x138>)
 800faaa:	68db      	ldr	r3, [r3, #12]
 800faac:	f003 0301 	and.w	r3, r3, #1
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d04a      	beq.n	800fb4a <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800fab4:	4b34      	ldr	r3, [pc, #208]	; (800fb88 <HAL_FLASH_IRQHandler+0x138>)
 800fab6:	2201      	movs	r2, #1
 800fab8:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800faba:	4b34      	ldr	r3, [pc, #208]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fabc:	781b      	ldrb	r3, [r3, #0]
 800fabe:	b2db      	uxtb	r3, r3
 800fac0:	2b01      	cmp	r3, #1
 800fac2:	d12d      	bne.n	800fb20 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 800fac4:	4b31      	ldr	r3, [pc, #196]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fac6:	685b      	ldr	r3, [r3, #4]
 800fac8:	3b01      	subs	r3, #1
 800faca:	4a30      	ldr	r2, [pc, #192]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800facc:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 800face:	4b2f      	ldr	r3, [pc, #188]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fad0:	685b      	ldr	r3, [r3, #4]
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d015      	beq.n	800fb02 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 800fad6:	4b2d      	ldr	r3, [pc, #180]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fad8:	68db      	ldr	r3, [r3, #12]
 800fada:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 800fadc:	6878      	ldr	r0, [r7, #4]
 800fade:	f000 f857 	bl	800fb90 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 800fae2:	4b2a      	ldr	r3, [pc, #168]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fae4:	68db      	ldr	r3, [r3, #12]
 800fae6:	3301      	adds	r3, #1
 800fae8:	4a28      	ldr	r2, [pc, #160]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800faea:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 800faec:	4b27      	ldr	r3, [pc, #156]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800faee:	68db      	ldr	r3, [r3, #12]
 800faf0:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 800faf2:	4b26      	ldr	r3, [pc, #152]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800faf4:	7a1b      	ldrb	r3, [r3, #8]
 800faf6:	b2db      	uxtb	r3, r3
 800faf8:	4619      	mov	r1, r3
 800fafa:	6878      	ldr	r0, [r7, #4]
 800fafc:	f000 f9b8 	bl	800fe70 <FLASH_Erase_Sector>
 800fb00:	e023      	b.n	800fb4a <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 800fb02:	f04f 33ff 	mov.w	r3, #4294967295
 800fb06:	607b      	str	r3, [r7, #4]
 800fb08:	4a20      	ldr	r2, [pc, #128]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800fb0e:	4b1f      	ldr	r3, [pc, #124]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fb10:	2200      	movs	r2, #0
 800fb12:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 800fb14:	f000 f9f4 	bl	800ff00 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 800fb18:	6878      	ldr	r0, [r7, #4]
 800fb1a:	f000 f839 	bl	800fb90 <HAL_FLASH_EndOfOperationCallback>
 800fb1e:	e014      	b.n	800fb4a <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 800fb20:	4b1a      	ldr	r3, [pc, #104]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fb22:	781b      	ldrb	r3, [r3, #0]
 800fb24:	b2db      	uxtb	r3, r3
 800fb26:	2b02      	cmp	r3, #2
 800fb28:	d107      	bne.n	800fb3a <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 800fb2a:	f000 f9e9 	bl	800ff00 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 800fb2e:	4b17      	ldr	r3, [pc, #92]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fb30:	691b      	ldr	r3, [r3, #16]
 800fb32:	4618      	mov	r0, r3
 800fb34:	f000 f82c 	bl	800fb90 <HAL_FLASH_EndOfOperationCallback>
 800fb38:	e004      	b.n	800fb44 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800fb3a:	4b14      	ldr	r3, [pc, #80]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fb3c:	695b      	ldr	r3, [r3, #20]
 800fb3e:	4618      	mov	r0, r3
 800fb40:	f000 f826 	bl	800fb90 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800fb44:	4b11      	ldr	r3, [pc, #68]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fb46:	2200      	movs	r2, #0
 800fb48:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 800fb4a:	4b10      	ldr	r3, [pc, #64]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fb4c:	781b      	ldrb	r3, [r3, #0]
 800fb4e:	b2db      	uxtb	r3, r3
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d114      	bne.n	800fb7e <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 800fb54:	4b0c      	ldr	r3, [pc, #48]	; (800fb88 <HAL_FLASH_IRQHandler+0x138>)
 800fb56:	691b      	ldr	r3, [r3, #16]
 800fb58:	4a0b      	ldr	r2, [pc, #44]	; (800fb88 <HAL_FLASH_IRQHandler+0x138>)
 800fb5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800fb5e:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 800fb60:	4b09      	ldr	r3, [pc, #36]	; (800fb88 <HAL_FLASH_IRQHandler+0x138>)
 800fb62:	691b      	ldr	r3, [r3, #16]
 800fb64:	4a08      	ldr	r2, [pc, #32]	; (800fb88 <HAL_FLASH_IRQHandler+0x138>)
 800fb66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fb6a:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 800fb6c:	4b06      	ldr	r3, [pc, #24]	; (800fb88 <HAL_FLASH_IRQHandler+0x138>)
 800fb6e:	691b      	ldr	r3, [r3, #16]
 800fb70:	4a05      	ldr	r2, [pc, #20]	; (800fb88 <HAL_FLASH_IRQHandler+0x138>)
 800fb72:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800fb76:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 800fb78:	4b04      	ldr	r3, [pc, #16]	; (800fb8c <HAL_FLASH_IRQHandler+0x13c>)
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	761a      	strb	r2, [r3, #24]
  }
}
 800fb7e:	bf00      	nop
 800fb80:	3708      	adds	r7, #8
 800fb82:	46bd      	mov	sp, r7
 800fb84:	bd80      	pop	{r7, pc}
 800fb86:	bf00      	nop
 800fb88:	40023c00 	.word	0x40023c00
 800fb8c:	200009f8 	.word	0x200009f8

0800fb90 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 800fb90:	b480      	push	{r7}
 800fb92:	b083      	sub	sp, #12
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 800fb98:	bf00      	nop
 800fb9a:	370c      	adds	r7, #12
 800fb9c:	46bd      	mov	sp, r7
 800fb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba2:	4770      	bx	lr

0800fba4 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 800fba4:	b480      	push	{r7}
 800fba6:	b083      	sub	sp, #12
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 800fbac:	bf00      	nop
 800fbae:	370c      	adds	r7, #12
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb6:	4770      	bx	lr

0800fbb8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800fbb8:	b480      	push	{r7}
 800fbba:	b083      	sub	sp, #12
 800fbbc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800fbbe:	2300      	movs	r3, #0
 800fbc0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800fbc2:	4b0b      	ldr	r3, [pc, #44]	; (800fbf0 <HAL_FLASH_Unlock+0x38>)
 800fbc4:	691b      	ldr	r3, [r3, #16]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	da0b      	bge.n	800fbe2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800fbca:	4b09      	ldr	r3, [pc, #36]	; (800fbf0 <HAL_FLASH_Unlock+0x38>)
 800fbcc:	4a09      	ldr	r2, [pc, #36]	; (800fbf4 <HAL_FLASH_Unlock+0x3c>)
 800fbce:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800fbd0:	4b07      	ldr	r3, [pc, #28]	; (800fbf0 <HAL_FLASH_Unlock+0x38>)
 800fbd2:	4a09      	ldr	r2, [pc, #36]	; (800fbf8 <HAL_FLASH_Unlock+0x40>)
 800fbd4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800fbd6:	4b06      	ldr	r3, [pc, #24]	; (800fbf0 <HAL_FLASH_Unlock+0x38>)
 800fbd8:	691b      	ldr	r3, [r3, #16]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	da01      	bge.n	800fbe2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800fbde:	2301      	movs	r3, #1
 800fbe0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800fbe2:	79fb      	ldrb	r3, [r7, #7]
}
 800fbe4:	4618      	mov	r0, r3
 800fbe6:	370c      	adds	r7, #12
 800fbe8:	46bd      	mov	sp, r7
 800fbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbee:	4770      	bx	lr
 800fbf0:	40023c00 	.word	0x40023c00
 800fbf4:	45670123 	.word	0x45670123
 800fbf8:	cdef89ab 	.word	0xcdef89ab

0800fbfc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800fbfc:	b480      	push	{r7}
 800fbfe:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800fc00:	4b05      	ldr	r3, [pc, #20]	; (800fc18 <HAL_FLASH_Lock+0x1c>)
 800fc02:	691b      	ldr	r3, [r3, #16]
 800fc04:	4a04      	ldr	r2, [pc, #16]	; (800fc18 <HAL_FLASH_Lock+0x1c>)
 800fc06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800fc0a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800fc0c:	2300      	movs	r3, #0
}
 800fc0e:	4618      	mov	r0, r3
 800fc10:	46bd      	mov	sp, r7
 800fc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc16:	4770      	bx	lr
 800fc18:	40023c00 	.word	0x40023c00

0800fc1c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800fc1c:	b580      	push	{r7, lr}
 800fc1e:	b084      	sub	sp, #16
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800fc24:	2300      	movs	r3, #0
 800fc26:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800fc28:	4b1a      	ldr	r3, [pc, #104]	; (800fc94 <FLASH_WaitForLastOperation+0x78>)
 800fc2a:	2200      	movs	r2, #0
 800fc2c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800fc2e:	f7fe fc3d 	bl	800e4ac <HAL_GetTick>
 800fc32:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800fc34:	e010      	b.n	800fc58 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc3c:	d00c      	beq.n	800fc58 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d007      	beq.n	800fc54 <FLASH_WaitForLastOperation+0x38>
 800fc44:	f7fe fc32 	bl	800e4ac <HAL_GetTick>
 800fc48:	4602      	mov	r2, r0
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	1ad3      	subs	r3, r2, r3
 800fc4e:	687a      	ldr	r2, [r7, #4]
 800fc50:	429a      	cmp	r2, r3
 800fc52:	d201      	bcs.n	800fc58 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800fc54:	2303      	movs	r3, #3
 800fc56:	e019      	b.n	800fc8c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800fc58:	4b0f      	ldr	r3, [pc, #60]	; (800fc98 <FLASH_WaitForLastOperation+0x7c>)
 800fc5a:	68db      	ldr	r3, [r3, #12]
 800fc5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d1e8      	bne.n	800fc36 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800fc64:	4b0c      	ldr	r3, [pc, #48]	; (800fc98 <FLASH_WaitForLastOperation+0x7c>)
 800fc66:	68db      	ldr	r3, [r3, #12]
 800fc68:	f003 0301 	and.w	r3, r3, #1
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d002      	beq.n	800fc76 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800fc70:	4b09      	ldr	r3, [pc, #36]	; (800fc98 <FLASH_WaitForLastOperation+0x7c>)
 800fc72:	2201      	movs	r2, #1
 800fc74:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800fc76:	4b08      	ldr	r3, [pc, #32]	; (800fc98 <FLASH_WaitForLastOperation+0x7c>)
 800fc78:	68db      	ldr	r3, [r3, #12]
 800fc7a:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d003      	beq.n	800fc8a <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800fc82:	f000 f80b 	bl	800fc9c <FLASH_SetErrorCode>
    return HAL_ERROR;
 800fc86:	2301      	movs	r3, #1
 800fc88:	e000      	b.n	800fc8c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800fc8a:	2300      	movs	r3, #0
  
}  
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	3710      	adds	r7, #16
 800fc90:	46bd      	mov	sp, r7
 800fc92:	bd80      	pop	{r7, pc}
 800fc94:	200009f8 	.word	0x200009f8
 800fc98:	40023c00 	.word	0x40023c00

0800fc9c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800fc9c:	b480      	push	{r7}
 800fc9e:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800fca0:	4b27      	ldr	r3, [pc, #156]	; (800fd40 <FLASH_SetErrorCode+0xa4>)
 800fca2:	68db      	ldr	r3, [r3, #12]
 800fca4:	f003 0310 	and.w	r3, r3, #16
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d008      	beq.n	800fcbe <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800fcac:	4b25      	ldr	r3, [pc, #148]	; (800fd44 <FLASH_SetErrorCode+0xa8>)
 800fcae:	69db      	ldr	r3, [r3, #28]
 800fcb0:	f043 0310 	orr.w	r3, r3, #16
 800fcb4:	4a23      	ldr	r2, [pc, #140]	; (800fd44 <FLASH_SetErrorCode+0xa8>)
 800fcb6:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800fcb8:	4b21      	ldr	r3, [pc, #132]	; (800fd40 <FLASH_SetErrorCode+0xa4>)
 800fcba:	2210      	movs	r2, #16
 800fcbc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800fcbe:	4b20      	ldr	r3, [pc, #128]	; (800fd40 <FLASH_SetErrorCode+0xa4>)
 800fcc0:	68db      	ldr	r3, [r3, #12]
 800fcc2:	f003 0320 	and.w	r3, r3, #32
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d008      	beq.n	800fcdc <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800fcca:	4b1e      	ldr	r3, [pc, #120]	; (800fd44 <FLASH_SetErrorCode+0xa8>)
 800fccc:	69db      	ldr	r3, [r3, #28]
 800fcce:	f043 0308 	orr.w	r3, r3, #8
 800fcd2:	4a1c      	ldr	r2, [pc, #112]	; (800fd44 <FLASH_SetErrorCode+0xa8>)
 800fcd4:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800fcd6:	4b1a      	ldr	r3, [pc, #104]	; (800fd40 <FLASH_SetErrorCode+0xa4>)
 800fcd8:	2220      	movs	r2, #32
 800fcda:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800fcdc:	4b18      	ldr	r3, [pc, #96]	; (800fd40 <FLASH_SetErrorCode+0xa4>)
 800fcde:	68db      	ldr	r3, [r3, #12]
 800fce0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d008      	beq.n	800fcfa <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800fce8:	4b16      	ldr	r3, [pc, #88]	; (800fd44 <FLASH_SetErrorCode+0xa8>)
 800fcea:	69db      	ldr	r3, [r3, #28]
 800fcec:	f043 0304 	orr.w	r3, r3, #4
 800fcf0:	4a14      	ldr	r2, [pc, #80]	; (800fd44 <FLASH_SetErrorCode+0xa8>)
 800fcf2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800fcf4:	4b12      	ldr	r3, [pc, #72]	; (800fd40 <FLASH_SetErrorCode+0xa4>)
 800fcf6:	2240      	movs	r2, #64	; 0x40
 800fcf8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800fcfa:	4b11      	ldr	r3, [pc, #68]	; (800fd40 <FLASH_SetErrorCode+0xa4>)
 800fcfc:	68db      	ldr	r3, [r3, #12]
 800fcfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d008      	beq.n	800fd18 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800fd06:	4b0f      	ldr	r3, [pc, #60]	; (800fd44 <FLASH_SetErrorCode+0xa8>)
 800fd08:	69db      	ldr	r3, [r3, #28]
 800fd0a:	f043 0302 	orr.w	r3, r3, #2
 800fd0e:	4a0d      	ldr	r2, [pc, #52]	; (800fd44 <FLASH_SetErrorCode+0xa8>)
 800fd10:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800fd12:	4b0b      	ldr	r3, [pc, #44]	; (800fd40 <FLASH_SetErrorCode+0xa4>)
 800fd14:	2280      	movs	r2, #128	; 0x80
 800fd16:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800fd18:	4b09      	ldr	r3, [pc, #36]	; (800fd40 <FLASH_SetErrorCode+0xa4>)
 800fd1a:	68db      	ldr	r3, [r3, #12]
 800fd1c:	f003 0302 	and.w	r3, r3, #2
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d008      	beq.n	800fd36 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800fd24:	4b07      	ldr	r3, [pc, #28]	; (800fd44 <FLASH_SetErrorCode+0xa8>)
 800fd26:	69db      	ldr	r3, [r3, #28]
 800fd28:	f043 0320 	orr.w	r3, r3, #32
 800fd2c:	4a05      	ldr	r2, [pc, #20]	; (800fd44 <FLASH_SetErrorCode+0xa8>)
 800fd2e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800fd30:	4b03      	ldr	r3, [pc, #12]	; (800fd40 <FLASH_SetErrorCode+0xa4>)
 800fd32:	2202      	movs	r2, #2
 800fd34:	60da      	str	r2, [r3, #12]
  }
}
 800fd36:	bf00      	nop
 800fd38:	46bd      	mov	sp, r7
 800fd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3e:	4770      	bx	lr
 800fd40:	40023c00 	.word	0x40023c00
 800fd44:	200009f8 	.word	0x200009f8

0800fd48 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800fd48:	b580      	push	{r7, lr}
 800fd4a:	b084      	sub	sp, #16
 800fd4c:	af00      	add	r7, sp, #0
 800fd4e:	6078      	str	r0, [r7, #4]
 800fd50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800fd52:	2301      	movs	r3, #1
 800fd54:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800fd56:	2300      	movs	r3, #0
 800fd58:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800fd5a:	4b31      	ldr	r3, [pc, #196]	; (800fe20 <HAL_FLASHEx_Erase+0xd8>)
 800fd5c:	7e1b      	ldrb	r3, [r3, #24]
 800fd5e:	2b01      	cmp	r3, #1
 800fd60:	d101      	bne.n	800fd66 <HAL_FLASHEx_Erase+0x1e>
 800fd62:	2302      	movs	r3, #2
 800fd64:	e058      	b.n	800fe18 <HAL_FLASHEx_Erase+0xd0>
 800fd66:	4b2e      	ldr	r3, [pc, #184]	; (800fe20 <HAL_FLASHEx_Erase+0xd8>)
 800fd68:	2201      	movs	r2, #1
 800fd6a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800fd6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 800fd70:	f7ff ff54 	bl	800fc1c <FLASH_WaitForLastOperation>
 800fd74:	4603      	mov	r3, r0
 800fd76:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800fd78:	7bfb      	ldrb	r3, [r7, #15]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d148      	bne.n	800fe10 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800fd7e:	683b      	ldr	r3, [r7, #0]
 800fd80:	f04f 32ff 	mov.w	r2, #4294967295
 800fd84:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	2b01      	cmp	r3, #1
 800fd8c:	d115      	bne.n	800fdba <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	691b      	ldr	r3, [r3, #16]
 800fd92:	b2da      	uxtb	r2, r3
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	685b      	ldr	r3, [r3, #4]
 800fd98:	4619      	mov	r1, r3
 800fd9a:	4610      	mov	r0, r2
 800fd9c:	f000 f844 	bl	800fe28 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800fda0:	f24c 3050 	movw	r0, #50000	; 0xc350
 800fda4:	f7ff ff3a 	bl	800fc1c <FLASH_WaitForLastOperation>
 800fda8:	4603      	mov	r3, r0
 800fdaa:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800fdac:	4b1d      	ldr	r3, [pc, #116]	; (800fe24 <HAL_FLASHEx_Erase+0xdc>)
 800fdae:	691b      	ldr	r3, [r3, #16]
 800fdb0:	4a1c      	ldr	r2, [pc, #112]	; (800fe24 <HAL_FLASHEx_Erase+0xdc>)
 800fdb2:	f023 0304 	bic.w	r3, r3, #4
 800fdb6:	6113      	str	r3, [r2, #16]
 800fdb8:	e028      	b.n	800fe0c <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	689b      	ldr	r3, [r3, #8]
 800fdbe:	60bb      	str	r3, [r7, #8]
 800fdc0:	e01c      	b.n	800fdfc <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	691b      	ldr	r3, [r3, #16]
 800fdc6:	b2db      	uxtb	r3, r3
 800fdc8:	4619      	mov	r1, r3
 800fdca:	68b8      	ldr	r0, [r7, #8]
 800fdcc:	f000 f850 	bl	800fe70 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800fdd0:	f24c 3050 	movw	r0, #50000	; 0xc350
 800fdd4:	f7ff ff22 	bl	800fc1c <FLASH_WaitForLastOperation>
 800fdd8:	4603      	mov	r3, r0
 800fdda:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800fddc:	4b11      	ldr	r3, [pc, #68]	; (800fe24 <HAL_FLASHEx_Erase+0xdc>)
 800fdde:	691b      	ldr	r3, [r3, #16]
 800fde0:	4a10      	ldr	r2, [pc, #64]	; (800fe24 <HAL_FLASHEx_Erase+0xdc>)
 800fde2:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800fde6:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 800fde8:	7bfb      	ldrb	r3, [r7, #15]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d003      	beq.n	800fdf6 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800fdee:	683b      	ldr	r3, [r7, #0]
 800fdf0:	68ba      	ldr	r2, [r7, #8]
 800fdf2:	601a      	str	r2, [r3, #0]
          break;
 800fdf4:	e00a      	b.n	800fe0c <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800fdf6:	68bb      	ldr	r3, [r7, #8]
 800fdf8:	3301      	adds	r3, #1
 800fdfa:	60bb      	str	r3, [r7, #8]
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	68da      	ldr	r2, [r3, #12]
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	689b      	ldr	r3, [r3, #8]
 800fe04:	4413      	add	r3, r2
 800fe06:	68ba      	ldr	r2, [r7, #8]
 800fe08:	429a      	cmp	r2, r3
 800fe0a:	d3da      	bcc.n	800fdc2 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 800fe0c:	f000 f878 	bl	800ff00 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800fe10:	4b03      	ldr	r3, [pc, #12]	; (800fe20 <HAL_FLASHEx_Erase+0xd8>)
 800fe12:	2200      	movs	r2, #0
 800fe14:	761a      	strb	r2, [r3, #24]

  return status;
 800fe16:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe18:	4618      	mov	r0, r3
 800fe1a:	3710      	adds	r7, #16
 800fe1c:	46bd      	mov	sp, r7
 800fe1e:	bd80      	pop	{r7, pc}
 800fe20:	200009f8 	.word	0x200009f8
 800fe24:	40023c00 	.word	0x40023c00

0800fe28 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800fe28:	b480      	push	{r7}
 800fe2a:	b083      	sub	sp, #12
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	4603      	mov	r3, r0
 800fe30:	6039      	str	r1, [r7, #0]
 800fe32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800fe34:	4b0d      	ldr	r3, [pc, #52]	; (800fe6c <FLASH_MassErase+0x44>)
 800fe36:	691b      	ldr	r3, [r3, #16]
 800fe38:	4a0c      	ldr	r2, [pc, #48]	; (800fe6c <FLASH_MassErase+0x44>)
 800fe3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fe3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800fe40:	4b0a      	ldr	r3, [pc, #40]	; (800fe6c <FLASH_MassErase+0x44>)
 800fe42:	691b      	ldr	r3, [r3, #16]
 800fe44:	4a09      	ldr	r2, [pc, #36]	; (800fe6c <FLASH_MassErase+0x44>)
 800fe46:	f043 0304 	orr.w	r3, r3, #4
 800fe4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800fe4c:	4b07      	ldr	r3, [pc, #28]	; (800fe6c <FLASH_MassErase+0x44>)
 800fe4e:	691a      	ldr	r2, [r3, #16]
 800fe50:	79fb      	ldrb	r3, [r7, #7]
 800fe52:	021b      	lsls	r3, r3, #8
 800fe54:	4313      	orrs	r3, r2
 800fe56:	4a05      	ldr	r2, [pc, #20]	; (800fe6c <FLASH_MassErase+0x44>)
 800fe58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800fe5c:	6113      	str	r3, [r2, #16]
}
 800fe5e:	bf00      	nop
 800fe60:	370c      	adds	r7, #12
 800fe62:	46bd      	mov	sp, r7
 800fe64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe68:	4770      	bx	lr
 800fe6a:	bf00      	nop
 800fe6c:	40023c00 	.word	0x40023c00

0800fe70 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800fe70:	b480      	push	{r7}
 800fe72:	b085      	sub	sp, #20
 800fe74:	af00      	add	r7, sp, #0
 800fe76:	6078      	str	r0, [r7, #4]
 800fe78:	460b      	mov	r3, r1
 800fe7a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800fe7c:	2300      	movs	r3, #0
 800fe7e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800fe80:	78fb      	ldrb	r3, [r7, #3]
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d102      	bne.n	800fe8c <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800fe86:	2300      	movs	r3, #0
 800fe88:	60fb      	str	r3, [r7, #12]
 800fe8a:	e010      	b.n	800feae <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800fe8c:	78fb      	ldrb	r3, [r7, #3]
 800fe8e:	2b01      	cmp	r3, #1
 800fe90:	d103      	bne.n	800fe9a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800fe92:	f44f 7380 	mov.w	r3, #256	; 0x100
 800fe96:	60fb      	str	r3, [r7, #12]
 800fe98:	e009      	b.n	800feae <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800fe9a:	78fb      	ldrb	r3, [r7, #3]
 800fe9c:	2b02      	cmp	r3, #2
 800fe9e:	d103      	bne.n	800fea8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800fea0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fea4:	60fb      	str	r3, [r7, #12]
 800fea6:	e002      	b.n	800feae <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800fea8:	f44f 7340 	mov.w	r3, #768	; 0x300
 800feac:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800feae:	4b13      	ldr	r3, [pc, #76]	; (800fefc <FLASH_Erase_Sector+0x8c>)
 800feb0:	691b      	ldr	r3, [r3, #16]
 800feb2:	4a12      	ldr	r2, [pc, #72]	; (800fefc <FLASH_Erase_Sector+0x8c>)
 800feb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800feb8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800feba:	4b10      	ldr	r3, [pc, #64]	; (800fefc <FLASH_Erase_Sector+0x8c>)
 800febc:	691a      	ldr	r2, [r3, #16]
 800febe:	490f      	ldr	r1, [pc, #60]	; (800fefc <FLASH_Erase_Sector+0x8c>)
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	4313      	orrs	r3, r2
 800fec4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800fec6:	4b0d      	ldr	r3, [pc, #52]	; (800fefc <FLASH_Erase_Sector+0x8c>)
 800fec8:	691b      	ldr	r3, [r3, #16]
 800feca:	4a0c      	ldr	r2, [pc, #48]	; (800fefc <FLASH_Erase_Sector+0x8c>)
 800fecc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800fed0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800fed2:	4b0a      	ldr	r3, [pc, #40]	; (800fefc <FLASH_Erase_Sector+0x8c>)
 800fed4:	691a      	ldr	r2, [r3, #16]
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	00db      	lsls	r3, r3, #3
 800feda:	4313      	orrs	r3, r2
 800fedc:	4a07      	ldr	r2, [pc, #28]	; (800fefc <FLASH_Erase_Sector+0x8c>)
 800fede:	f043 0302 	orr.w	r3, r3, #2
 800fee2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800fee4:	4b05      	ldr	r3, [pc, #20]	; (800fefc <FLASH_Erase_Sector+0x8c>)
 800fee6:	691b      	ldr	r3, [r3, #16]
 800fee8:	4a04      	ldr	r2, [pc, #16]	; (800fefc <FLASH_Erase_Sector+0x8c>)
 800feea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800feee:	6113      	str	r3, [r2, #16]
}
 800fef0:	bf00      	nop
 800fef2:	3714      	adds	r7, #20
 800fef4:	46bd      	mov	sp, r7
 800fef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fefa:	4770      	bx	lr
 800fefc:	40023c00 	.word	0x40023c00

0800ff00 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800ff00:	b480      	push	{r7}
 800ff02:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800ff04:	4b20      	ldr	r3, [pc, #128]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d017      	beq.n	800ff40 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800ff10:	4b1d      	ldr	r3, [pc, #116]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	4a1c      	ldr	r2, [pc, #112]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff16:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ff1a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800ff1c:	4b1a      	ldr	r3, [pc, #104]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	4a19      	ldr	r2, [pc, #100]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff22:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ff26:	6013      	str	r3, [r2, #0]
 800ff28:	4b17      	ldr	r3, [pc, #92]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	4a16      	ldr	r2, [pc, #88]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ff32:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ff34:	4b14      	ldr	r3, [pc, #80]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	4a13      	ldr	r2, [pc, #76]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ff3e:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800ff40:	4b11      	ldr	r3, [pc, #68]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d017      	beq.n	800ff7c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800ff4c:	4b0e      	ldr	r3, [pc, #56]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	4a0d      	ldr	r2, [pc, #52]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ff56:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800ff58:	4b0b      	ldr	r3, [pc, #44]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	4a0a      	ldr	r2, [pc, #40]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff5e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ff62:	6013      	str	r3, [r2, #0]
 800ff64:	4b08      	ldr	r3, [pc, #32]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff66:	681b      	ldr	r3, [r3, #0]
 800ff68:	4a07      	ldr	r2, [pc, #28]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ff6e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800ff70:	4b05      	ldr	r3, [pc, #20]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	4a04      	ldr	r2, [pc, #16]	; (800ff88 <FLASH_FlushCaches+0x88>)
 800ff76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ff7a:	6013      	str	r3, [r2, #0]
  }
}
 800ff7c:	bf00      	nop
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff84:	4770      	bx	lr
 800ff86:	bf00      	nop
 800ff88:	40023c00 	.word	0x40023c00

0800ff8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ff8c:	b480      	push	{r7}
 800ff8e:	b089      	sub	sp, #36	; 0x24
 800ff90:	af00      	add	r7, sp, #0
 800ff92:	6078      	str	r0, [r7, #4]
 800ff94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800ff96:	2300      	movs	r3, #0
 800ff98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	61fb      	str	r3, [r7, #28]
 800ffa6:	e16b      	b.n	8010280 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800ffa8:	2201      	movs	r2, #1
 800ffaa:	69fb      	ldr	r3, [r7, #28]
 800ffac:	fa02 f303 	lsl.w	r3, r2, r3
 800ffb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ffb2:	683b      	ldr	r3, [r7, #0]
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	697a      	ldr	r2, [r7, #20]
 800ffb8:	4013      	ands	r3, r2
 800ffba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800ffbc:	693a      	ldr	r2, [r7, #16]
 800ffbe:	697b      	ldr	r3, [r7, #20]
 800ffc0:	429a      	cmp	r2, r3
 800ffc2:	f040 815a 	bne.w	801027a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ffc6:	683b      	ldr	r3, [r7, #0]
 800ffc8:	685b      	ldr	r3, [r3, #4]
 800ffca:	2b01      	cmp	r3, #1
 800ffcc:	d00b      	beq.n	800ffe6 <HAL_GPIO_Init+0x5a>
 800ffce:	683b      	ldr	r3, [r7, #0]
 800ffd0:	685b      	ldr	r3, [r3, #4]
 800ffd2:	2b02      	cmp	r3, #2
 800ffd4:	d007      	beq.n	800ffe6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ffd6:	683b      	ldr	r3, [r7, #0]
 800ffd8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ffda:	2b11      	cmp	r3, #17
 800ffdc:	d003      	beq.n	800ffe6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ffde:	683b      	ldr	r3, [r7, #0]
 800ffe0:	685b      	ldr	r3, [r3, #4]
 800ffe2:	2b12      	cmp	r3, #18
 800ffe4:	d130      	bne.n	8010048 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	689b      	ldr	r3, [r3, #8]
 800ffea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800ffec:	69fb      	ldr	r3, [r7, #28]
 800ffee:	005b      	lsls	r3, r3, #1
 800fff0:	2203      	movs	r2, #3
 800fff2:	fa02 f303 	lsl.w	r3, r2, r3
 800fff6:	43db      	mvns	r3, r3
 800fff8:	69ba      	ldr	r2, [r7, #24]
 800fffa:	4013      	ands	r3, r2
 800fffc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800fffe:	683b      	ldr	r3, [r7, #0]
 8010000:	68da      	ldr	r2, [r3, #12]
 8010002:	69fb      	ldr	r3, [r7, #28]
 8010004:	005b      	lsls	r3, r3, #1
 8010006:	fa02 f303 	lsl.w	r3, r2, r3
 801000a:	69ba      	ldr	r2, [r7, #24]
 801000c:	4313      	orrs	r3, r2
 801000e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	69ba      	ldr	r2, [r7, #24]
 8010014:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	685b      	ldr	r3, [r3, #4]
 801001a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 801001c:	2201      	movs	r2, #1
 801001e:	69fb      	ldr	r3, [r7, #28]
 8010020:	fa02 f303 	lsl.w	r3, r2, r3
 8010024:	43db      	mvns	r3, r3
 8010026:	69ba      	ldr	r2, [r7, #24]
 8010028:	4013      	ands	r3, r2
 801002a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 801002c:	683b      	ldr	r3, [r7, #0]
 801002e:	685b      	ldr	r3, [r3, #4]
 8010030:	091b      	lsrs	r3, r3, #4
 8010032:	f003 0201 	and.w	r2, r3, #1
 8010036:	69fb      	ldr	r3, [r7, #28]
 8010038:	fa02 f303 	lsl.w	r3, r2, r3
 801003c:	69ba      	ldr	r2, [r7, #24]
 801003e:	4313      	orrs	r3, r2
 8010040:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	69ba      	ldr	r2, [r7, #24]
 8010046:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	68db      	ldr	r3, [r3, #12]
 801004c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 801004e:	69fb      	ldr	r3, [r7, #28]
 8010050:	005b      	lsls	r3, r3, #1
 8010052:	2203      	movs	r2, #3
 8010054:	fa02 f303 	lsl.w	r3, r2, r3
 8010058:	43db      	mvns	r3, r3
 801005a:	69ba      	ldr	r2, [r7, #24]
 801005c:	4013      	ands	r3, r2
 801005e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	689a      	ldr	r2, [r3, #8]
 8010064:	69fb      	ldr	r3, [r7, #28]
 8010066:	005b      	lsls	r3, r3, #1
 8010068:	fa02 f303 	lsl.w	r3, r2, r3
 801006c:	69ba      	ldr	r2, [r7, #24]
 801006e:	4313      	orrs	r3, r2
 8010070:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	69ba      	ldr	r2, [r7, #24]
 8010076:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	685b      	ldr	r3, [r3, #4]
 801007c:	2b02      	cmp	r3, #2
 801007e:	d003      	beq.n	8010088 <HAL_GPIO_Init+0xfc>
 8010080:	683b      	ldr	r3, [r7, #0]
 8010082:	685b      	ldr	r3, [r3, #4]
 8010084:	2b12      	cmp	r3, #18
 8010086:	d123      	bne.n	80100d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8010088:	69fb      	ldr	r3, [r7, #28]
 801008a:	08da      	lsrs	r2, r3, #3
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	3208      	adds	r2, #8
 8010090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010094:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8010096:	69fb      	ldr	r3, [r7, #28]
 8010098:	f003 0307 	and.w	r3, r3, #7
 801009c:	009b      	lsls	r3, r3, #2
 801009e:	220f      	movs	r2, #15
 80100a0:	fa02 f303 	lsl.w	r3, r2, r3
 80100a4:	43db      	mvns	r3, r3
 80100a6:	69ba      	ldr	r2, [r7, #24]
 80100a8:	4013      	ands	r3, r2
 80100aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80100ac:	683b      	ldr	r3, [r7, #0]
 80100ae:	691a      	ldr	r2, [r3, #16]
 80100b0:	69fb      	ldr	r3, [r7, #28]
 80100b2:	f003 0307 	and.w	r3, r3, #7
 80100b6:	009b      	lsls	r3, r3, #2
 80100b8:	fa02 f303 	lsl.w	r3, r2, r3
 80100bc:	69ba      	ldr	r2, [r7, #24]
 80100be:	4313      	orrs	r3, r2
 80100c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80100c2:	69fb      	ldr	r3, [r7, #28]
 80100c4:	08da      	lsrs	r2, r3, #3
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	3208      	adds	r2, #8
 80100ca:	69b9      	ldr	r1, [r7, #24]
 80100cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80100d6:	69fb      	ldr	r3, [r7, #28]
 80100d8:	005b      	lsls	r3, r3, #1
 80100da:	2203      	movs	r2, #3
 80100dc:	fa02 f303 	lsl.w	r3, r2, r3
 80100e0:	43db      	mvns	r3, r3
 80100e2:	69ba      	ldr	r2, [r7, #24]
 80100e4:	4013      	ands	r3, r2
 80100e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80100e8:	683b      	ldr	r3, [r7, #0]
 80100ea:	685b      	ldr	r3, [r3, #4]
 80100ec:	f003 0203 	and.w	r2, r3, #3
 80100f0:	69fb      	ldr	r3, [r7, #28]
 80100f2:	005b      	lsls	r3, r3, #1
 80100f4:	fa02 f303 	lsl.w	r3, r2, r3
 80100f8:	69ba      	ldr	r2, [r7, #24]
 80100fa:	4313      	orrs	r3, r2
 80100fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	69ba      	ldr	r2, [r7, #24]
 8010102:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8010104:	683b      	ldr	r3, [r7, #0]
 8010106:	685b      	ldr	r3, [r3, #4]
 8010108:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801010c:	2b00      	cmp	r3, #0
 801010e:	f000 80b4 	beq.w	801027a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010112:	2300      	movs	r3, #0
 8010114:	60fb      	str	r3, [r7, #12]
 8010116:	4b5f      	ldr	r3, [pc, #380]	; (8010294 <HAL_GPIO_Init+0x308>)
 8010118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801011a:	4a5e      	ldr	r2, [pc, #376]	; (8010294 <HAL_GPIO_Init+0x308>)
 801011c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010120:	6453      	str	r3, [r2, #68]	; 0x44
 8010122:	4b5c      	ldr	r3, [pc, #368]	; (8010294 <HAL_GPIO_Init+0x308>)
 8010124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010126:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801012a:	60fb      	str	r3, [r7, #12]
 801012c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 801012e:	4a5a      	ldr	r2, [pc, #360]	; (8010298 <HAL_GPIO_Init+0x30c>)
 8010130:	69fb      	ldr	r3, [r7, #28]
 8010132:	089b      	lsrs	r3, r3, #2
 8010134:	3302      	adds	r3, #2
 8010136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801013a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 801013c:	69fb      	ldr	r3, [r7, #28]
 801013e:	f003 0303 	and.w	r3, r3, #3
 8010142:	009b      	lsls	r3, r3, #2
 8010144:	220f      	movs	r2, #15
 8010146:	fa02 f303 	lsl.w	r3, r2, r3
 801014a:	43db      	mvns	r3, r3
 801014c:	69ba      	ldr	r2, [r7, #24]
 801014e:	4013      	ands	r3, r2
 8010150:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	4a51      	ldr	r2, [pc, #324]	; (801029c <HAL_GPIO_Init+0x310>)
 8010156:	4293      	cmp	r3, r2
 8010158:	d02b      	beq.n	80101b2 <HAL_GPIO_Init+0x226>
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	4a50      	ldr	r2, [pc, #320]	; (80102a0 <HAL_GPIO_Init+0x314>)
 801015e:	4293      	cmp	r3, r2
 8010160:	d025      	beq.n	80101ae <HAL_GPIO_Init+0x222>
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	4a4f      	ldr	r2, [pc, #316]	; (80102a4 <HAL_GPIO_Init+0x318>)
 8010166:	4293      	cmp	r3, r2
 8010168:	d01f      	beq.n	80101aa <HAL_GPIO_Init+0x21e>
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	4a4e      	ldr	r2, [pc, #312]	; (80102a8 <HAL_GPIO_Init+0x31c>)
 801016e:	4293      	cmp	r3, r2
 8010170:	d019      	beq.n	80101a6 <HAL_GPIO_Init+0x21a>
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	4a4d      	ldr	r2, [pc, #308]	; (80102ac <HAL_GPIO_Init+0x320>)
 8010176:	4293      	cmp	r3, r2
 8010178:	d013      	beq.n	80101a2 <HAL_GPIO_Init+0x216>
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	4a4c      	ldr	r2, [pc, #304]	; (80102b0 <HAL_GPIO_Init+0x324>)
 801017e:	4293      	cmp	r3, r2
 8010180:	d00d      	beq.n	801019e <HAL_GPIO_Init+0x212>
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	4a4b      	ldr	r2, [pc, #300]	; (80102b4 <HAL_GPIO_Init+0x328>)
 8010186:	4293      	cmp	r3, r2
 8010188:	d007      	beq.n	801019a <HAL_GPIO_Init+0x20e>
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	4a4a      	ldr	r2, [pc, #296]	; (80102b8 <HAL_GPIO_Init+0x32c>)
 801018e:	4293      	cmp	r3, r2
 8010190:	d101      	bne.n	8010196 <HAL_GPIO_Init+0x20a>
 8010192:	2307      	movs	r3, #7
 8010194:	e00e      	b.n	80101b4 <HAL_GPIO_Init+0x228>
 8010196:	2308      	movs	r3, #8
 8010198:	e00c      	b.n	80101b4 <HAL_GPIO_Init+0x228>
 801019a:	2306      	movs	r3, #6
 801019c:	e00a      	b.n	80101b4 <HAL_GPIO_Init+0x228>
 801019e:	2305      	movs	r3, #5
 80101a0:	e008      	b.n	80101b4 <HAL_GPIO_Init+0x228>
 80101a2:	2304      	movs	r3, #4
 80101a4:	e006      	b.n	80101b4 <HAL_GPIO_Init+0x228>
 80101a6:	2303      	movs	r3, #3
 80101a8:	e004      	b.n	80101b4 <HAL_GPIO_Init+0x228>
 80101aa:	2302      	movs	r3, #2
 80101ac:	e002      	b.n	80101b4 <HAL_GPIO_Init+0x228>
 80101ae:	2301      	movs	r3, #1
 80101b0:	e000      	b.n	80101b4 <HAL_GPIO_Init+0x228>
 80101b2:	2300      	movs	r3, #0
 80101b4:	69fa      	ldr	r2, [r7, #28]
 80101b6:	f002 0203 	and.w	r2, r2, #3
 80101ba:	0092      	lsls	r2, r2, #2
 80101bc:	4093      	lsls	r3, r2
 80101be:	69ba      	ldr	r2, [r7, #24]
 80101c0:	4313      	orrs	r3, r2
 80101c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80101c4:	4934      	ldr	r1, [pc, #208]	; (8010298 <HAL_GPIO_Init+0x30c>)
 80101c6:	69fb      	ldr	r3, [r7, #28]
 80101c8:	089b      	lsrs	r3, r3, #2
 80101ca:	3302      	adds	r3, #2
 80101cc:	69ba      	ldr	r2, [r7, #24]
 80101ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80101d2:	4b3a      	ldr	r3, [pc, #232]	; (80102bc <HAL_GPIO_Init+0x330>)
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80101d8:	693b      	ldr	r3, [r7, #16]
 80101da:	43db      	mvns	r3, r3
 80101dc:	69ba      	ldr	r2, [r7, #24]
 80101de:	4013      	ands	r3, r2
 80101e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80101e2:	683b      	ldr	r3, [r7, #0]
 80101e4:	685b      	ldr	r3, [r3, #4]
 80101e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d003      	beq.n	80101f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80101ee:	69ba      	ldr	r2, [r7, #24]
 80101f0:	693b      	ldr	r3, [r7, #16]
 80101f2:	4313      	orrs	r3, r2
 80101f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80101f6:	4a31      	ldr	r2, [pc, #196]	; (80102bc <HAL_GPIO_Init+0x330>)
 80101f8:	69bb      	ldr	r3, [r7, #24]
 80101fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80101fc:	4b2f      	ldr	r3, [pc, #188]	; (80102bc <HAL_GPIO_Init+0x330>)
 80101fe:	685b      	ldr	r3, [r3, #4]
 8010200:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010202:	693b      	ldr	r3, [r7, #16]
 8010204:	43db      	mvns	r3, r3
 8010206:	69ba      	ldr	r2, [r7, #24]
 8010208:	4013      	ands	r3, r2
 801020a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 801020c:	683b      	ldr	r3, [r7, #0]
 801020e:	685b      	ldr	r3, [r3, #4]
 8010210:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010214:	2b00      	cmp	r3, #0
 8010216:	d003      	beq.n	8010220 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8010218:	69ba      	ldr	r2, [r7, #24]
 801021a:	693b      	ldr	r3, [r7, #16]
 801021c:	4313      	orrs	r3, r2
 801021e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8010220:	4a26      	ldr	r2, [pc, #152]	; (80102bc <HAL_GPIO_Init+0x330>)
 8010222:	69bb      	ldr	r3, [r7, #24]
 8010224:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8010226:	4b25      	ldr	r3, [pc, #148]	; (80102bc <HAL_GPIO_Init+0x330>)
 8010228:	689b      	ldr	r3, [r3, #8]
 801022a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801022c:	693b      	ldr	r3, [r7, #16]
 801022e:	43db      	mvns	r3, r3
 8010230:	69ba      	ldr	r2, [r7, #24]
 8010232:	4013      	ands	r3, r2
 8010234:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8010236:	683b      	ldr	r3, [r7, #0]
 8010238:	685b      	ldr	r3, [r3, #4]
 801023a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801023e:	2b00      	cmp	r3, #0
 8010240:	d003      	beq.n	801024a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8010242:	69ba      	ldr	r2, [r7, #24]
 8010244:	693b      	ldr	r3, [r7, #16]
 8010246:	4313      	orrs	r3, r2
 8010248:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 801024a:	4a1c      	ldr	r2, [pc, #112]	; (80102bc <HAL_GPIO_Init+0x330>)
 801024c:	69bb      	ldr	r3, [r7, #24]
 801024e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8010250:	4b1a      	ldr	r3, [pc, #104]	; (80102bc <HAL_GPIO_Init+0x330>)
 8010252:	68db      	ldr	r3, [r3, #12]
 8010254:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010256:	693b      	ldr	r3, [r7, #16]
 8010258:	43db      	mvns	r3, r3
 801025a:	69ba      	ldr	r2, [r7, #24]
 801025c:	4013      	ands	r3, r2
 801025e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8010260:	683b      	ldr	r3, [r7, #0]
 8010262:	685b      	ldr	r3, [r3, #4]
 8010264:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010268:	2b00      	cmp	r3, #0
 801026a:	d003      	beq.n	8010274 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 801026c:	69ba      	ldr	r2, [r7, #24]
 801026e:	693b      	ldr	r3, [r7, #16]
 8010270:	4313      	orrs	r3, r2
 8010272:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8010274:	4a11      	ldr	r2, [pc, #68]	; (80102bc <HAL_GPIO_Init+0x330>)
 8010276:	69bb      	ldr	r3, [r7, #24]
 8010278:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 801027a:	69fb      	ldr	r3, [r7, #28]
 801027c:	3301      	adds	r3, #1
 801027e:	61fb      	str	r3, [r7, #28]
 8010280:	69fb      	ldr	r3, [r7, #28]
 8010282:	2b0f      	cmp	r3, #15
 8010284:	f67f ae90 	bls.w	800ffa8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8010288:	bf00      	nop
 801028a:	3724      	adds	r7, #36	; 0x24
 801028c:	46bd      	mov	sp, r7
 801028e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010292:	4770      	bx	lr
 8010294:	40023800 	.word	0x40023800
 8010298:	40013800 	.word	0x40013800
 801029c:	40020000 	.word	0x40020000
 80102a0:	40020400 	.word	0x40020400
 80102a4:	40020800 	.word	0x40020800
 80102a8:	40020c00 	.word	0x40020c00
 80102ac:	40021000 	.word	0x40021000
 80102b0:	40021400 	.word	0x40021400
 80102b4:	40021800 	.word	0x40021800
 80102b8:	40021c00 	.word	0x40021c00
 80102bc:	40013c00 	.word	0x40013c00

080102c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80102c0:	b480      	push	{r7}
 80102c2:	b083      	sub	sp, #12
 80102c4:	af00      	add	r7, sp, #0
 80102c6:	6078      	str	r0, [r7, #4]
 80102c8:	460b      	mov	r3, r1
 80102ca:	807b      	strh	r3, [r7, #2]
 80102cc:	4613      	mov	r3, r2
 80102ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80102d0:	787b      	ldrb	r3, [r7, #1]
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d003      	beq.n	80102de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80102d6:	887a      	ldrh	r2, [r7, #2]
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80102dc:	e003      	b.n	80102e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80102de:	887b      	ldrh	r3, [r7, #2]
 80102e0:	041a      	lsls	r2, r3, #16
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	619a      	str	r2, [r3, #24]
}
 80102e6:	bf00      	nop
 80102e8:	370c      	adds	r7, #12
 80102ea:	46bd      	mov	sp, r7
 80102ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f0:	4770      	bx	lr
	...

080102f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80102f4:	b580      	push	{r7, lr}
 80102f6:	b086      	sub	sp, #24
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d101      	bne.n	8010306 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8010302:	2301      	movs	r3, #1
 8010304:	e25b      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	f003 0301 	and.w	r3, r3, #1
 801030e:	2b00      	cmp	r3, #0
 8010310:	d075      	beq.n	80103fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8010312:	4ba3      	ldr	r3, [pc, #652]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010314:	689b      	ldr	r3, [r3, #8]
 8010316:	f003 030c 	and.w	r3, r3, #12
 801031a:	2b04      	cmp	r3, #4
 801031c:	d00c      	beq.n	8010338 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801031e:	4ba0      	ldr	r3, [pc, #640]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010320:	689b      	ldr	r3, [r3, #8]
 8010322:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8010326:	2b08      	cmp	r3, #8
 8010328:	d112      	bne.n	8010350 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801032a:	4b9d      	ldr	r3, [pc, #628]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 801032c:	685b      	ldr	r3, [r3, #4]
 801032e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010332:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010336:	d10b      	bne.n	8010350 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010338:	4b99      	ldr	r3, [pc, #612]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010340:	2b00      	cmp	r3, #0
 8010342:	d05b      	beq.n	80103fc <HAL_RCC_OscConfig+0x108>
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	685b      	ldr	r3, [r3, #4]
 8010348:	2b00      	cmp	r3, #0
 801034a:	d157      	bne.n	80103fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 801034c:	2301      	movs	r3, #1
 801034e:	e236      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	685b      	ldr	r3, [r3, #4]
 8010354:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010358:	d106      	bne.n	8010368 <HAL_RCC_OscConfig+0x74>
 801035a:	4b91      	ldr	r3, [pc, #580]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	4a90      	ldr	r2, [pc, #576]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010360:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010364:	6013      	str	r3, [r2, #0]
 8010366:	e01d      	b.n	80103a4 <HAL_RCC_OscConfig+0xb0>
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	685b      	ldr	r3, [r3, #4]
 801036c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8010370:	d10c      	bne.n	801038c <HAL_RCC_OscConfig+0x98>
 8010372:	4b8b      	ldr	r3, [pc, #556]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	4a8a      	ldr	r2, [pc, #552]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010378:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801037c:	6013      	str	r3, [r2, #0]
 801037e:	4b88      	ldr	r3, [pc, #544]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	4a87      	ldr	r2, [pc, #540]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010388:	6013      	str	r3, [r2, #0]
 801038a:	e00b      	b.n	80103a4 <HAL_RCC_OscConfig+0xb0>
 801038c:	4b84      	ldr	r3, [pc, #528]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 801038e:	681b      	ldr	r3, [r3, #0]
 8010390:	4a83      	ldr	r2, [pc, #524]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010392:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010396:	6013      	str	r3, [r2, #0]
 8010398:	4b81      	ldr	r3, [pc, #516]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	4a80      	ldr	r2, [pc, #512]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 801039e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80103a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	685b      	ldr	r3, [r3, #4]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d013      	beq.n	80103d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80103ac:	f7fe f87e 	bl	800e4ac <HAL_GetTick>
 80103b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80103b2:	e008      	b.n	80103c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80103b4:	f7fe f87a 	bl	800e4ac <HAL_GetTick>
 80103b8:	4602      	mov	r2, r0
 80103ba:	693b      	ldr	r3, [r7, #16]
 80103bc:	1ad3      	subs	r3, r2, r3
 80103be:	2b64      	cmp	r3, #100	; 0x64
 80103c0:	d901      	bls.n	80103c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80103c2:	2303      	movs	r3, #3
 80103c4:	e1fb      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80103c6:	4b76      	ldr	r3, [pc, #472]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d0f0      	beq.n	80103b4 <HAL_RCC_OscConfig+0xc0>
 80103d2:	e014      	b.n	80103fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80103d4:	f7fe f86a 	bl	800e4ac <HAL_GetTick>
 80103d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80103da:	e008      	b.n	80103ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80103dc:	f7fe f866 	bl	800e4ac <HAL_GetTick>
 80103e0:	4602      	mov	r2, r0
 80103e2:	693b      	ldr	r3, [r7, #16]
 80103e4:	1ad3      	subs	r3, r2, r3
 80103e6:	2b64      	cmp	r3, #100	; 0x64
 80103e8:	d901      	bls.n	80103ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80103ea:	2303      	movs	r3, #3
 80103ec:	e1e7      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80103ee:	4b6c      	ldr	r3, [pc, #432]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d1f0      	bne.n	80103dc <HAL_RCC_OscConfig+0xe8>
 80103fa:	e000      	b.n	80103fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80103fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	f003 0302 	and.w	r3, r3, #2
 8010406:	2b00      	cmp	r3, #0
 8010408:	d063      	beq.n	80104d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 801040a:	4b65      	ldr	r3, [pc, #404]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 801040c:	689b      	ldr	r3, [r3, #8]
 801040e:	f003 030c 	and.w	r3, r3, #12
 8010412:	2b00      	cmp	r3, #0
 8010414:	d00b      	beq.n	801042e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010416:	4b62      	ldr	r3, [pc, #392]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010418:	689b      	ldr	r3, [r3, #8]
 801041a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 801041e:	2b08      	cmp	r3, #8
 8010420:	d11c      	bne.n	801045c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010422:	4b5f      	ldr	r3, [pc, #380]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010424:	685b      	ldr	r3, [r3, #4]
 8010426:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801042a:	2b00      	cmp	r3, #0
 801042c:	d116      	bne.n	801045c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801042e:	4b5c      	ldr	r3, [pc, #368]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	f003 0302 	and.w	r3, r3, #2
 8010436:	2b00      	cmp	r3, #0
 8010438:	d005      	beq.n	8010446 <HAL_RCC_OscConfig+0x152>
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	68db      	ldr	r3, [r3, #12]
 801043e:	2b01      	cmp	r3, #1
 8010440:	d001      	beq.n	8010446 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8010442:	2301      	movs	r3, #1
 8010444:	e1bb      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010446:	4b56      	ldr	r3, [pc, #344]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	691b      	ldr	r3, [r3, #16]
 8010452:	00db      	lsls	r3, r3, #3
 8010454:	4952      	ldr	r1, [pc, #328]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010456:	4313      	orrs	r3, r2
 8010458:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801045a:	e03a      	b.n	80104d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	68db      	ldr	r3, [r3, #12]
 8010460:	2b00      	cmp	r3, #0
 8010462:	d020      	beq.n	80104a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8010464:	4b4f      	ldr	r3, [pc, #316]	; (80105a4 <HAL_RCC_OscConfig+0x2b0>)
 8010466:	2201      	movs	r2, #1
 8010468:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801046a:	f7fe f81f 	bl	800e4ac <HAL_GetTick>
 801046e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010470:	e008      	b.n	8010484 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010472:	f7fe f81b 	bl	800e4ac <HAL_GetTick>
 8010476:	4602      	mov	r2, r0
 8010478:	693b      	ldr	r3, [r7, #16]
 801047a:	1ad3      	subs	r3, r2, r3
 801047c:	2b02      	cmp	r3, #2
 801047e:	d901      	bls.n	8010484 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8010480:	2303      	movs	r3, #3
 8010482:	e19c      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010484:	4b46      	ldr	r3, [pc, #280]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	f003 0302 	and.w	r3, r3, #2
 801048c:	2b00      	cmp	r3, #0
 801048e:	d0f0      	beq.n	8010472 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010490:	4b43      	ldr	r3, [pc, #268]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	691b      	ldr	r3, [r3, #16]
 801049c:	00db      	lsls	r3, r3, #3
 801049e:	4940      	ldr	r1, [pc, #256]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 80104a0:	4313      	orrs	r3, r2
 80104a2:	600b      	str	r3, [r1, #0]
 80104a4:	e015      	b.n	80104d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80104a6:	4b3f      	ldr	r3, [pc, #252]	; (80105a4 <HAL_RCC_OscConfig+0x2b0>)
 80104a8:	2200      	movs	r2, #0
 80104aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80104ac:	f7fd fffe 	bl	800e4ac <HAL_GetTick>
 80104b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80104b2:	e008      	b.n	80104c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80104b4:	f7fd fffa 	bl	800e4ac <HAL_GetTick>
 80104b8:	4602      	mov	r2, r0
 80104ba:	693b      	ldr	r3, [r7, #16]
 80104bc:	1ad3      	subs	r3, r2, r3
 80104be:	2b02      	cmp	r3, #2
 80104c0:	d901      	bls.n	80104c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80104c2:	2303      	movs	r3, #3
 80104c4:	e17b      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80104c6:	4b36      	ldr	r3, [pc, #216]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	f003 0302 	and.w	r3, r3, #2
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d1f0      	bne.n	80104b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	f003 0308 	and.w	r3, r3, #8
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d030      	beq.n	8010540 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	695b      	ldr	r3, [r3, #20]
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d016      	beq.n	8010514 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80104e6:	4b30      	ldr	r3, [pc, #192]	; (80105a8 <HAL_RCC_OscConfig+0x2b4>)
 80104e8:	2201      	movs	r2, #1
 80104ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80104ec:	f7fd ffde 	bl	800e4ac <HAL_GetTick>
 80104f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80104f2:	e008      	b.n	8010506 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80104f4:	f7fd ffda 	bl	800e4ac <HAL_GetTick>
 80104f8:	4602      	mov	r2, r0
 80104fa:	693b      	ldr	r3, [r7, #16]
 80104fc:	1ad3      	subs	r3, r2, r3
 80104fe:	2b02      	cmp	r3, #2
 8010500:	d901      	bls.n	8010506 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8010502:	2303      	movs	r3, #3
 8010504:	e15b      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010506:	4b26      	ldr	r3, [pc, #152]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010508:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801050a:	f003 0302 	and.w	r3, r3, #2
 801050e:	2b00      	cmp	r3, #0
 8010510:	d0f0      	beq.n	80104f4 <HAL_RCC_OscConfig+0x200>
 8010512:	e015      	b.n	8010540 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8010514:	4b24      	ldr	r3, [pc, #144]	; (80105a8 <HAL_RCC_OscConfig+0x2b4>)
 8010516:	2200      	movs	r2, #0
 8010518:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801051a:	f7fd ffc7 	bl	800e4ac <HAL_GetTick>
 801051e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010520:	e008      	b.n	8010534 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010522:	f7fd ffc3 	bl	800e4ac <HAL_GetTick>
 8010526:	4602      	mov	r2, r0
 8010528:	693b      	ldr	r3, [r7, #16]
 801052a:	1ad3      	subs	r3, r2, r3
 801052c:	2b02      	cmp	r3, #2
 801052e:	d901      	bls.n	8010534 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8010530:	2303      	movs	r3, #3
 8010532:	e144      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010534:	4b1a      	ldr	r3, [pc, #104]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010536:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010538:	f003 0302 	and.w	r3, r3, #2
 801053c:	2b00      	cmp	r3, #0
 801053e:	d1f0      	bne.n	8010522 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	f003 0304 	and.w	r3, r3, #4
 8010548:	2b00      	cmp	r3, #0
 801054a:	f000 80a0 	beq.w	801068e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 801054e:	2300      	movs	r3, #0
 8010550:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8010552:	4b13      	ldr	r3, [pc, #76]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801055a:	2b00      	cmp	r3, #0
 801055c:	d10f      	bne.n	801057e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801055e:	2300      	movs	r3, #0
 8010560:	60bb      	str	r3, [r7, #8]
 8010562:	4b0f      	ldr	r3, [pc, #60]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010566:	4a0e      	ldr	r2, [pc, #56]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801056c:	6413      	str	r3, [r2, #64]	; 0x40
 801056e:	4b0c      	ldr	r3, [pc, #48]	; (80105a0 <HAL_RCC_OscConfig+0x2ac>)
 8010570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010576:	60bb      	str	r3, [r7, #8]
 8010578:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801057a:	2301      	movs	r3, #1
 801057c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801057e:	4b0b      	ldr	r3, [pc, #44]	; (80105ac <HAL_RCC_OscConfig+0x2b8>)
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010586:	2b00      	cmp	r3, #0
 8010588:	d121      	bne.n	80105ce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 801058a:	4b08      	ldr	r3, [pc, #32]	; (80105ac <HAL_RCC_OscConfig+0x2b8>)
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	4a07      	ldr	r2, [pc, #28]	; (80105ac <HAL_RCC_OscConfig+0x2b8>)
 8010590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010594:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8010596:	f7fd ff89 	bl	800e4ac <HAL_GetTick>
 801059a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801059c:	e011      	b.n	80105c2 <HAL_RCC_OscConfig+0x2ce>
 801059e:	bf00      	nop
 80105a0:	40023800 	.word	0x40023800
 80105a4:	42470000 	.word	0x42470000
 80105a8:	42470e80 	.word	0x42470e80
 80105ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80105b0:	f7fd ff7c 	bl	800e4ac <HAL_GetTick>
 80105b4:	4602      	mov	r2, r0
 80105b6:	693b      	ldr	r3, [r7, #16]
 80105b8:	1ad3      	subs	r3, r2, r3
 80105ba:	2b02      	cmp	r3, #2
 80105bc:	d901      	bls.n	80105c2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80105be:	2303      	movs	r3, #3
 80105c0:	e0fd      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80105c2:	4b81      	ldr	r3, [pc, #516]	; (80107c8 <HAL_RCC_OscConfig+0x4d4>)
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d0f0      	beq.n	80105b0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	689b      	ldr	r3, [r3, #8]
 80105d2:	2b01      	cmp	r3, #1
 80105d4:	d106      	bne.n	80105e4 <HAL_RCC_OscConfig+0x2f0>
 80105d6:	4b7d      	ldr	r3, [pc, #500]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 80105d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80105da:	4a7c      	ldr	r2, [pc, #496]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 80105dc:	f043 0301 	orr.w	r3, r3, #1
 80105e0:	6713      	str	r3, [r2, #112]	; 0x70
 80105e2:	e01c      	b.n	801061e <HAL_RCC_OscConfig+0x32a>
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	689b      	ldr	r3, [r3, #8]
 80105e8:	2b05      	cmp	r3, #5
 80105ea:	d10c      	bne.n	8010606 <HAL_RCC_OscConfig+0x312>
 80105ec:	4b77      	ldr	r3, [pc, #476]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 80105ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80105f0:	4a76      	ldr	r2, [pc, #472]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 80105f2:	f043 0304 	orr.w	r3, r3, #4
 80105f6:	6713      	str	r3, [r2, #112]	; 0x70
 80105f8:	4b74      	ldr	r3, [pc, #464]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 80105fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80105fc:	4a73      	ldr	r2, [pc, #460]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 80105fe:	f043 0301 	orr.w	r3, r3, #1
 8010602:	6713      	str	r3, [r2, #112]	; 0x70
 8010604:	e00b      	b.n	801061e <HAL_RCC_OscConfig+0x32a>
 8010606:	4b71      	ldr	r3, [pc, #452]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 8010608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801060a:	4a70      	ldr	r2, [pc, #448]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 801060c:	f023 0301 	bic.w	r3, r3, #1
 8010610:	6713      	str	r3, [r2, #112]	; 0x70
 8010612:	4b6e      	ldr	r3, [pc, #440]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 8010614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010616:	4a6d      	ldr	r2, [pc, #436]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 8010618:	f023 0304 	bic.w	r3, r3, #4
 801061c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	689b      	ldr	r3, [r3, #8]
 8010622:	2b00      	cmp	r3, #0
 8010624:	d015      	beq.n	8010652 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010626:	f7fd ff41 	bl	800e4ac <HAL_GetTick>
 801062a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801062c:	e00a      	b.n	8010644 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801062e:	f7fd ff3d 	bl	800e4ac <HAL_GetTick>
 8010632:	4602      	mov	r2, r0
 8010634:	693b      	ldr	r3, [r7, #16]
 8010636:	1ad3      	subs	r3, r2, r3
 8010638:	f241 3288 	movw	r2, #5000	; 0x1388
 801063c:	4293      	cmp	r3, r2
 801063e:	d901      	bls.n	8010644 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8010640:	2303      	movs	r3, #3
 8010642:	e0bc      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010644:	4b61      	ldr	r3, [pc, #388]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 8010646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010648:	f003 0302 	and.w	r3, r3, #2
 801064c:	2b00      	cmp	r3, #0
 801064e:	d0ee      	beq.n	801062e <HAL_RCC_OscConfig+0x33a>
 8010650:	e014      	b.n	801067c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8010652:	f7fd ff2b 	bl	800e4ac <HAL_GetTick>
 8010656:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010658:	e00a      	b.n	8010670 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801065a:	f7fd ff27 	bl	800e4ac <HAL_GetTick>
 801065e:	4602      	mov	r2, r0
 8010660:	693b      	ldr	r3, [r7, #16]
 8010662:	1ad3      	subs	r3, r2, r3
 8010664:	f241 3288 	movw	r2, #5000	; 0x1388
 8010668:	4293      	cmp	r3, r2
 801066a:	d901      	bls.n	8010670 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 801066c:	2303      	movs	r3, #3
 801066e:	e0a6      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010670:	4b56      	ldr	r3, [pc, #344]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 8010672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010674:	f003 0302 	and.w	r3, r3, #2
 8010678:	2b00      	cmp	r3, #0
 801067a:	d1ee      	bne.n	801065a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801067c:	7dfb      	ldrb	r3, [r7, #23]
 801067e:	2b01      	cmp	r3, #1
 8010680:	d105      	bne.n	801068e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8010682:	4b52      	ldr	r3, [pc, #328]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 8010684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010686:	4a51      	ldr	r2, [pc, #324]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 8010688:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801068c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	699b      	ldr	r3, [r3, #24]
 8010692:	2b00      	cmp	r3, #0
 8010694:	f000 8092 	beq.w	80107bc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8010698:	4b4c      	ldr	r3, [pc, #304]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 801069a:	689b      	ldr	r3, [r3, #8]
 801069c:	f003 030c 	and.w	r3, r3, #12
 80106a0:	2b08      	cmp	r3, #8
 80106a2:	d05c      	beq.n	801075e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	699b      	ldr	r3, [r3, #24]
 80106a8:	2b02      	cmp	r3, #2
 80106aa:	d141      	bne.n	8010730 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80106ac:	4b48      	ldr	r3, [pc, #288]	; (80107d0 <HAL_RCC_OscConfig+0x4dc>)
 80106ae:	2200      	movs	r2, #0
 80106b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80106b2:	f7fd fefb 	bl	800e4ac <HAL_GetTick>
 80106b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80106b8:	e008      	b.n	80106cc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80106ba:	f7fd fef7 	bl	800e4ac <HAL_GetTick>
 80106be:	4602      	mov	r2, r0
 80106c0:	693b      	ldr	r3, [r7, #16]
 80106c2:	1ad3      	subs	r3, r2, r3
 80106c4:	2b02      	cmp	r3, #2
 80106c6:	d901      	bls.n	80106cc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80106c8:	2303      	movs	r3, #3
 80106ca:	e078      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80106cc:	4b3f      	ldr	r3, [pc, #252]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d1f0      	bne.n	80106ba <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	69da      	ldr	r2, [r3, #28]
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	6a1b      	ldr	r3, [r3, #32]
 80106e0:	431a      	orrs	r2, r3
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106e6:	019b      	lsls	r3, r3, #6
 80106e8:	431a      	orrs	r2, r3
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80106ee:	085b      	lsrs	r3, r3, #1
 80106f0:	3b01      	subs	r3, #1
 80106f2:	041b      	lsls	r3, r3, #16
 80106f4:	431a      	orrs	r2, r3
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80106fa:	061b      	lsls	r3, r3, #24
 80106fc:	4933      	ldr	r1, [pc, #204]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 80106fe:	4313      	orrs	r3, r2
 8010700:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8010702:	4b33      	ldr	r3, [pc, #204]	; (80107d0 <HAL_RCC_OscConfig+0x4dc>)
 8010704:	2201      	movs	r2, #1
 8010706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010708:	f7fd fed0 	bl	800e4ac <HAL_GetTick>
 801070c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801070e:	e008      	b.n	8010722 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010710:	f7fd fecc 	bl	800e4ac <HAL_GetTick>
 8010714:	4602      	mov	r2, r0
 8010716:	693b      	ldr	r3, [r7, #16]
 8010718:	1ad3      	subs	r3, r2, r3
 801071a:	2b02      	cmp	r3, #2
 801071c:	d901      	bls.n	8010722 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 801071e:	2303      	movs	r3, #3
 8010720:	e04d      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010722:	4b2a      	ldr	r3, [pc, #168]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801072a:	2b00      	cmp	r3, #0
 801072c:	d0f0      	beq.n	8010710 <HAL_RCC_OscConfig+0x41c>
 801072e:	e045      	b.n	80107bc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010730:	4b27      	ldr	r3, [pc, #156]	; (80107d0 <HAL_RCC_OscConfig+0x4dc>)
 8010732:	2200      	movs	r2, #0
 8010734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010736:	f7fd feb9 	bl	800e4ac <HAL_GetTick>
 801073a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801073c:	e008      	b.n	8010750 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801073e:	f7fd feb5 	bl	800e4ac <HAL_GetTick>
 8010742:	4602      	mov	r2, r0
 8010744:	693b      	ldr	r3, [r7, #16]
 8010746:	1ad3      	subs	r3, r2, r3
 8010748:	2b02      	cmp	r3, #2
 801074a:	d901      	bls.n	8010750 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 801074c:	2303      	movs	r3, #3
 801074e:	e036      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010750:	4b1e      	ldr	r3, [pc, #120]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010758:	2b00      	cmp	r3, #0
 801075a:	d1f0      	bne.n	801073e <HAL_RCC_OscConfig+0x44a>
 801075c:	e02e      	b.n	80107bc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	699b      	ldr	r3, [r3, #24]
 8010762:	2b01      	cmp	r3, #1
 8010764:	d101      	bne.n	801076a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8010766:	2301      	movs	r3, #1
 8010768:	e029      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 801076a:	4b18      	ldr	r3, [pc, #96]	; (80107cc <HAL_RCC_OscConfig+0x4d8>)
 801076c:	685b      	ldr	r3, [r3, #4]
 801076e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	69db      	ldr	r3, [r3, #28]
 801077a:	429a      	cmp	r2, r3
 801077c:	d11c      	bne.n	80107b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010788:	429a      	cmp	r2, r3
 801078a:	d115      	bne.n	80107b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 801078c:	68fa      	ldr	r2, [r7, #12]
 801078e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8010792:	4013      	ands	r3, r2
 8010794:	687a      	ldr	r2, [r7, #4]
 8010796:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010798:	4293      	cmp	r3, r2
 801079a:	d10d      	bne.n	80107b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80107a6:	429a      	cmp	r2, r3
 80107a8:	d106      	bne.n	80107b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80107aa:	68fb      	ldr	r3, [r7, #12]
 80107ac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80107b4:	429a      	cmp	r2, r3
 80107b6:	d001      	beq.n	80107bc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80107b8:	2301      	movs	r3, #1
 80107ba:	e000      	b.n	80107be <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80107bc:	2300      	movs	r3, #0
}
 80107be:	4618      	mov	r0, r3
 80107c0:	3718      	adds	r7, #24
 80107c2:	46bd      	mov	sp, r7
 80107c4:	bd80      	pop	{r7, pc}
 80107c6:	bf00      	nop
 80107c8:	40007000 	.word	0x40007000
 80107cc:	40023800 	.word	0x40023800
 80107d0:	42470060 	.word	0x42470060

080107d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80107d4:	b580      	push	{r7, lr}
 80107d6:	b084      	sub	sp, #16
 80107d8:	af00      	add	r7, sp, #0
 80107da:	6078      	str	r0, [r7, #4]
 80107dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d101      	bne.n	80107e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80107e4:	2301      	movs	r3, #1
 80107e6:	e0cc      	b.n	8010982 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80107e8:	4b68      	ldr	r3, [pc, #416]	; (801098c <HAL_RCC_ClockConfig+0x1b8>)
 80107ea:	681b      	ldr	r3, [r3, #0]
 80107ec:	f003 030f 	and.w	r3, r3, #15
 80107f0:	683a      	ldr	r2, [r7, #0]
 80107f2:	429a      	cmp	r2, r3
 80107f4:	d90c      	bls.n	8010810 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80107f6:	4b65      	ldr	r3, [pc, #404]	; (801098c <HAL_RCC_ClockConfig+0x1b8>)
 80107f8:	683a      	ldr	r2, [r7, #0]
 80107fa:	b2d2      	uxtb	r2, r2
 80107fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80107fe:	4b63      	ldr	r3, [pc, #396]	; (801098c <HAL_RCC_ClockConfig+0x1b8>)
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	f003 030f 	and.w	r3, r3, #15
 8010806:	683a      	ldr	r2, [r7, #0]
 8010808:	429a      	cmp	r2, r3
 801080a:	d001      	beq.n	8010810 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 801080c:	2301      	movs	r3, #1
 801080e:	e0b8      	b.n	8010982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	f003 0302 	and.w	r3, r3, #2
 8010818:	2b00      	cmp	r3, #0
 801081a:	d020      	beq.n	801085e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	f003 0304 	and.w	r3, r3, #4
 8010824:	2b00      	cmp	r3, #0
 8010826:	d005      	beq.n	8010834 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010828:	4b59      	ldr	r3, [pc, #356]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 801082a:	689b      	ldr	r3, [r3, #8]
 801082c:	4a58      	ldr	r2, [pc, #352]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 801082e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8010832:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	f003 0308 	and.w	r3, r3, #8
 801083c:	2b00      	cmp	r3, #0
 801083e:	d005      	beq.n	801084c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8010840:	4b53      	ldr	r3, [pc, #332]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 8010842:	689b      	ldr	r3, [r3, #8]
 8010844:	4a52      	ldr	r2, [pc, #328]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 8010846:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 801084a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801084c:	4b50      	ldr	r3, [pc, #320]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 801084e:	689b      	ldr	r3, [r3, #8]
 8010850:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	689b      	ldr	r3, [r3, #8]
 8010858:	494d      	ldr	r1, [pc, #308]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 801085a:	4313      	orrs	r3, r2
 801085c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	f003 0301 	and.w	r3, r3, #1
 8010866:	2b00      	cmp	r3, #0
 8010868:	d044      	beq.n	80108f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	685b      	ldr	r3, [r3, #4]
 801086e:	2b01      	cmp	r3, #1
 8010870:	d107      	bne.n	8010882 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010872:	4b47      	ldr	r3, [pc, #284]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801087a:	2b00      	cmp	r3, #0
 801087c:	d119      	bne.n	80108b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801087e:	2301      	movs	r3, #1
 8010880:	e07f      	b.n	8010982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	685b      	ldr	r3, [r3, #4]
 8010886:	2b02      	cmp	r3, #2
 8010888:	d003      	beq.n	8010892 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801088e:	2b03      	cmp	r3, #3
 8010890:	d107      	bne.n	80108a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010892:	4b3f      	ldr	r3, [pc, #252]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801089a:	2b00      	cmp	r3, #0
 801089c:	d109      	bne.n	80108b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801089e:	2301      	movs	r3, #1
 80108a0:	e06f      	b.n	8010982 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80108a2:	4b3b      	ldr	r3, [pc, #236]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	f003 0302 	and.w	r3, r3, #2
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d101      	bne.n	80108b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80108ae:	2301      	movs	r3, #1
 80108b0:	e067      	b.n	8010982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80108b2:	4b37      	ldr	r3, [pc, #220]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 80108b4:	689b      	ldr	r3, [r3, #8]
 80108b6:	f023 0203 	bic.w	r2, r3, #3
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	685b      	ldr	r3, [r3, #4]
 80108be:	4934      	ldr	r1, [pc, #208]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 80108c0:	4313      	orrs	r3, r2
 80108c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80108c4:	f7fd fdf2 	bl	800e4ac <HAL_GetTick>
 80108c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80108ca:	e00a      	b.n	80108e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80108cc:	f7fd fdee 	bl	800e4ac <HAL_GetTick>
 80108d0:	4602      	mov	r2, r0
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	1ad3      	subs	r3, r2, r3
 80108d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80108da:	4293      	cmp	r3, r2
 80108dc:	d901      	bls.n	80108e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80108de:	2303      	movs	r3, #3
 80108e0:	e04f      	b.n	8010982 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80108e2:	4b2b      	ldr	r3, [pc, #172]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 80108e4:	689b      	ldr	r3, [r3, #8]
 80108e6:	f003 020c 	and.w	r2, r3, #12
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	685b      	ldr	r3, [r3, #4]
 80108ee:	009b      	lsls	r3, r3, #2
 80108f0:	429a      	cmp	r2, r3
 80108f2:	d1eb      	bne.n	80108cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80108f4:	4b25      	ldr	r3, [pc, #148]	; (801098c <HAL_RCC_ClockConfig+0x1b8>)
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	f003 030f 	and.w	r3, r3, #15
 80108fc:	683a      	ldr	r2, [r7, #0]
 80108fe:	429a      	cmp	r2, r3
 8010900:	d20c      	bcs.n	801091c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010902:	4b22      	ldr	r3, [pc, #136]	; (801098c <HAL_RCC_ClockConfig+0x1b8>)
 8010904:	683a      	ldr	r2, [r7, #0]
 8010906:	b2d2      	uxtb	r2, r2
 8010908:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801090a:	4b20      	ldr	r3, [pc, #128]	; (801098c <HAL_RCC_ClockConfig+0x1b8>)
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	f003 030f 	and.w	r3, r3, #15
 8010912:	683a      	ldr	r2, [r7, #0]
 8010914:	429a      	cmp	r2, r3
 8010916:	d001      	beq.n	801091c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8010918:	2301      	movs	r3, #1
 801091a:	e032      	b.n	8010982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	f003 0304 	and.w	r3, r3, #4
 8010924:	2b00      	cmp	r3, #0
 8010926:	d008      	beq.n	801093a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8010928:	4b19      	ldr	r3, [pc, #100]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 801092a:	689b      	ldr	r3, [r3, #8]
 801092c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	68db      	ldr	r3, [r3, #12]
 8010934:	4916      	ldr	r1, [pc, #88]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 8010936:	4313      	orrs	r3, r2
 8010938:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	681b      	ldr	r3, [r3, #0]
 801093e:	f003 0308 	and.w	r3, r3, #8
 8010942:	2b00      	cmp	r3, #0
 8010944:	d009      	beq.n	801095a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8010946:	4b12      	ldr	r3, [pc, #72]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 8010948:	689b      	ldr	r3, [r3, #8]
 801094a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	691b      	ldr	r3, [r3, #16]
 8010952:	00db      	lsls	r3, r3, #3
 8010954:	490e      	ldr	r1, [pc, #56]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 8010956:	4313      	orrs	r3, r2
 8010958:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 801095a:	f000 f821 	bl	80109a0 <HAL_RCC_GetSysClockFreq>
 801095e:	4601      	mov	r1, r0
 8010960:	4b0b      	ldr	r3, [pc, #44]	; (8010990 <HAL_RCC_ClockConfig+0x1bc>)
 8010962:	689b      	ldr	r3, [r3, #8]
 8010964:	091b      	lsrs	r3, r3, #4
 8010966:	f003 030f 	and.w	r3, r3, #15
 801096a:	4a0a      	ldr	r2, [pc, #40]	; (8010994 <HAL_RCC_ClockConfig+0x1c0>)
 801096c:	5cd3      	ldrb	r3, [r2, r3]
 801096e:	fa21 f303 	lsr.w	r3, r1, r3
 8010972:	4a09      	ldr	r2, [pc, #36]	; (8010998 <HAL_RCC_ClockConfig+0x1c4>)
 8010974:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8010976:	4b09      	ldr	r3, [pc, #36]	; (801099c <HAL_RCC_ClockConfig+0x1c8>)
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	4618      	mov	r0, r3
 801097c:	f7fd fd52 	bl	800e424 <HAL_InitTick>

  return HAL_OK;
 8010980:	2300      	movs	r3, #0
}
 8010982:	4618      	mov	r0, r3
 8010984:	3710      	adds	r7, #16
 8010986:	46bd      	mov	sp, r7
 8010988:	bd80      	pop	{r7, pc}
 801098a:	bf00      	nop
 801098c:	40023c00 	.word	0x40023c00
 8010990:	40023800 	.word	0x40023800
 8010994:	08018e18 	.word	0x08018e18
 8010998:	20000018 	.word	0x20000018
 801099c:	2000001c 	.word	0x2000001c

080109a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80109a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80109a2:	b085      	sub	sp, #20
 80109a4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80109a6:	2300      	movs	r3, #0
 80109a8:	607b      	str	r3, [r7, #4]
 80109aa:	2300      	movs	r3, #0
 80109ac:	60fb      	str	r3, [r7, #12]
 80109ae:	2300      	movs	r3, #0
 80109b0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80109b2:	2300      	movs	r3, #0
 80109b4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80109b6:	4b63      	ldr	r3, [pc, #396]	; (8010b44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80109b8:	689b      	ldr	r3, [r3, #8]
 80109ba:	f003 030c 	and.w	r3, r3, #12
 80109be:	2b04      	cmp	r3, #4
 80109c0:	d007      	beq.n	80109d2 <HAL_RCC_GetSysClockFreq+0x32>
 80109c2:	2b08      	cmp	r3, #8
 80109c4:	d008      	beq.n	80109d8 <HAL_RCC_GetSysClockFreq+0x38>
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	f040 80b4 	bne.w	8010b34 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80109cc:	4b5e      	ldr	r3, [pc, #376]	; (8010b48 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80109ce:	60bb      	str	r3, [r7, #8]
       break;
 80109d0:	e0b3      	b.n	8010b3a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80109d2:	4b5e      	ldr	r3, [pc, #376]	; (8010b4c <HAL_RCC_GetSysClockFreq+0x1ac>)
 80109d4:	60bb      	str	r3, [r7, #8]
      break;
 80109d6:	e0b0      	b.n	8010b3a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80109d8:	4b5a      	ldr	r3, [pc, #360]	; (8010b44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80109da:	685b      	ldr	r3, [r3, #4]
 80109dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80109e0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80109e2:	4b58      	ldr	r3, [pc, #352]	; (8010b44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80109e4:	685b      	ldr	r3, [r3, #4]
 80109e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d04a      	beq.n	8010a84 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80109ee:	4b55      	ldr	r3, [pc, #340]	; (8010b44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80109f0:	685b      	ldr	r3, [r3, #4]
 80109f2:	099b      	lsrs	r3, r3, #6
 80109f4:	f04f 0400 	mov.w	r4, #0
 80109f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80109fc:	f04f 0200 	mov.w	r2, #0
 8010a00:	ea03 0501 	and.w	r5, r3, r1
 8010a04:	ea04 0602 	and.w	r6, r4, r2
 8010a08:	4629      	mov	r1, r5
 8010a0a:	4632      	mov	r2, r6
 8010a0c:	f04f 0300 	mov.w	r3, #0
 8010a10:	f04f 0400 	mov.w	r4, #0
 8010a14:	0154      	lsls	r4, r2, #5
 8010a16:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8010a1a:	014b      	lsls	r3, r1, #5
 8010a1c:	4619      	mov	r1, r3
 8010a1e:	4622      	mov	r2, r4
 8010a20:	1b49      	subs	r1, r1, r5
 8010a22:	eb62 0206 	sbc.w	r2, r2, r6
 8010a26:	f04f 0300 	mov.w	r3, #0
 8010a2a:	f04f 0400 	mov.w	r4, #0
 8010a2e:	0194      	lsls	r4, r2, #6
 8010a30:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8010a34:	018b      	lsls	r3, r1, #6
 8010a36:	1a5b      	subs	r3, r3, r1
 8010a38:	eb64 0402 	sbc.w	r4, r4, r2
 8010a3c:	f04f 0100 	mov.w	r1, #0
 8010a40:	f04f 0200 	mov.w	r2, #0
 8010a44:	00e2      	lsls	r2, r4, #3
 8010a46:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8010a4a:	00d9      	lsls	r1, r3, #3
 8010a4c:	460b      	mov	r3, r1
 8010a4e:	4614      	mov	r4, r2
 8010a50:	195b      	adds	r3, r3, r5
 8010a52:	eb44 0406 	adc.w	r4, r4, r6
 8010a56:	f04f 0100 	mov.w	r1, #0
 8010a5a:	f04f 0200 	mov.w	r2, #0
 8010a5e:	0262      	lsls	r2, r4, #9
 8010a60:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8010a64:	0259      	lsls	r1, r3, #9
 8010a66:	460b      	mov	r3, r1
 8010a68:	4614      	mov	r4, r2
 8010a6a:	4618      	mov	r0, r3
 8010a6c:	4621      	mov	r1, r4
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	f04f 0400 	mov.w	r4, #0
 8010a74:	461a      	mov	r2, r3
 8010a76:	4623      	mov	r3, r4
 8010a78:	f7f8 f83e 	bl	8008af8 <__aeabi_uldivmod>
 8010a7c:	4603      	mov	r3, r0
 8010a7e:	460c      	mov	r4, r1
 8010a80:	60fb      	str	r3, [r7, #12]
 8010a82:	e049      	b.n	8010b18 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010a84:	4b2f      	ldr	r3, [pc, #188]	; (8010b44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010a86:	685b      	ldr	r3, [r3, #4]
 8010a88:	099b      	lsrs	r3, r3, #6
 8010a8a:	f04f 0400 	mov.w	r4, #0
 8010a8e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8010a92:	f04f 0200 	mov.w	r2, #0
 8010a96:	ea03 0501 	and.w	r5, r3, r1
 8010a9a:	ea04 0602 	and.w	r6, r4, r2
 8010a9e:	4629      	mov	r1, r5
 8010aa0:	4632      	mov	r2, r6
 8010aa2:	f04f 0300 	mov.w	r3, #0
 8010aa6:	f04f 0400 	mov.w	r4, #0
 8010aaa:	0154      	lsls	r4, r2, #5
 8010aac:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8010ab0:	014b      	lsls	r3, r1, #5
 8010ab2:	4619      	mov	r1, r3
 8010ab4:	4622      	mov	r2, r4
 8010ab6:	1b49      	subs	r1, r1, r5
 8010ab8:	eb62 0206 	sbc.w	r2, r2, r6
 8010abc:	f04f 0300 	mov.w	r3, #0
 8010ac0:	f04f 0400 	mov.w	r4, #0
 8010ac4:	0194      	lsls	r4, r2, #6
 8010ac6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8010aca:	018b      	lsls	r3, r1, #6
 8010acc:	1a5b      	subs	r3, r3, r1
 8010ace:	eb64 0402 	sbc.w	r4, r4, r2
 8010ad2:	f04f 0100 	mov.w	r1, #0
 8010ad6:	f04f 0200 	mov.w	r2, #0
 8010ada:	00e2      	lsls	r2, r4, #3
 8010adc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8010ae0:	00d9      	lsls	r1, r3, #3
 8010ae2:	460b      	mov	r3, r1
 8010ae4:	4614      	mov	r4, r2
 8010ae6:	195b      	adds	r3, r3, r5
 8010ae8:	eb44 0406 	adc.w	r4, r4, r6
 8010aec:	f04f 0100 	mov.w	r1, #0
 8010af0:	f04f 0200 	mov.w	r2, #0
 8010af4:	02a2      	lsls	r2, r4, #10
 8010af6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8010afa:	0299      	lsls	r1, r3, #10
 8010afc:	460b      	mov	r3, r1
 8010afe:	4614      	mov	r4, r2
 8010b00:	4618      	mov	r0, r3
 8010b02:	4621      	mov	r1, r4
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	f04f 0400 	mov.w	r4, #0
 8010b0a:	461a      	mov	r2, r3
 8010b0c:	4623      	mov	r3, r4
 8010b0e:	f7f7 fff3 	bl	8008af8 <__aeabi_uldivmod>
 8010b12:	4603      	mov	r3, r0
 8010b14:	460c      	mov	r4, r1
 8010b16:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8010b18:	4b0a      	ldr	r3, [pc, #40]	; (8010b44 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010b1a:	685b      	ldr	r3, [r3, #4]
 8010b1c:	0c1b      	lsrs	r3, r3, #16
 8010b1e:	f003 0303 	and.w	r3, r3, #3
 8010b22:	3301      	adds	r3, #1
 8010b24:	005b      	lsls	r3, r3, #1
 8010b26:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8010b28:	68fa      	ldr	r2, [r7, #12]
 8010b2a:	683b      	ldr	r3, [r7, #0]
 8010b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010b30:	60bb      	str	r3, [r7, #8]
      break;
 8010b32:	e002      	b.n	8010b3a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8010b34:	4b04      	ldr	r3, [pc, #16]	; (8010b48 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8010b36:	60bb      	str	r3, [r7, #8]
      break;
 8010b38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8010b3a:	68bb      	ldr	r3, [r7, #8]
}
 8010b3c:	4618      	mov	r0, r3
 8010b3e:	3714      	adds	r7, #20
 8010b40:	46bd      	mov	sp, r7
 8010b42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010b44:	40023800 	.word	0x40023800
 8010b48:	00f42400 	.word	0x00f42400
 8010b4c:	007a1200 	.word	0x007a1200

08010b50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8010b50:	b480      	push	{r7}
 8010b52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8010b54:	4b03      	ldr	r3, [pc, #12]	; (8010b64 <HAL_RCC_GetHCLKFreq+0x14>)
 8010b56:	681b      	ldr	r3, [r3, #0]
}
 8010b58:	4618      	mov	r0, r3
 8010b5a:	46bd      	mov	sp, r7
 8010b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b60:	4770      	bx	lr
 8010b62:	bf00      	nop
 8010b64:	20000018 	.word	0x20000018

08010b68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8010b68:	b580      	push	{r7, lr}
 8010b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8010b6c:	f7ff fff0 	bl	8010b50 <HAL_RCC_GetHCLKFreq>
 8010b70:	4601      	mov	r1, r0
 8010b72:	4b05      	ldr	r3, [pc, #20]	; (8010b88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8010b74:	689b      	ldr	r3, [r3, #8]
 8010b76:	0a9b      	lsrs	r3, r3, #10
 8010b78:	f003 0307 	and.w	r3, r3, #7
 8010b7c:	4a03      	ldr	r2, [pc, #12]	; (8010b8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8010b7e:	5cd3      	ldrb	r3, [r2, r3]
 8010b80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8010b84:	4618      	mov	r0, r3
 8010b86:	bd80      	pop	{r7, pc}
 8010b88:	40023800 	.word	0x40023800
 8010b8c:	08018e28 	.word	0x08018e28

08010b90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8010b94:	f7ff ffdc 	bl	8010b50 <HAL_RCC_GetHCLKFreq>
 8010b98:	4601      	mov	r1, r0
 8010b9a:	4b05      	ldr	r3, [pc, #20]	; (8010bb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8010b9c:	689b      	ldr	r3, [r3, #8]
 8010b9e:	0b5b      	lsrs	r3, r3, #13
 8010ba0:	f003 0307 	and.w	r3, r3, #7
 8010ba4:	4a03      	ldr	r2, [pc, #12]	; (8010bb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8010ba6:	5cd3      	ldrb	r3, [r2, r3]
 8010ba8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8010bac:	4618      	mov	r0, r3
 8010bae:	bd80      	pop	{r7, pc}
 8010bb0:	40023800 	.word	0x40023800
 8010bb4:	08018e28 	.word	0x08018e28

08010bb8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	b082      	sub	sp, #8
 8010bbc:	af00      	add	r7, sp, #0
 8010bbe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d101      	bne.n	8010bca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8010bc6:	2301      	movs	r3, #1
 8010bc8:	e056      	b.n	8010c78 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	2200      	movs	r2, #0
 8010bce:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010bd6:	b2db      	uxtb	r3, r3
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	d106      	bne.n	8010bea <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	2200      	movs	r2, #0
 8010be0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8010be4:	6878      	ldr	r0, [r7, #4]
 8010be6:	f7fc fced 	bl	800d5c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	2202      	movs	r2, #2
 8010bee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	681a      	ldr	r2, [r3, #0]
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010c00:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	685a      	ldr	r2, [r3, #4]
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	689b      	ldr	r3, [r3, #8]
 8010c0a:	431a      	orrs	r2, r3
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	68db      	ldr	r3, [r3, #12]
 8010c10:	431a      	orrs	r2, r3
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	691b      	ldr	r3, [r3, #16]
 8010c16:	431a      	orrs	r2, r3
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	695b      	ldr	r3, [r3, #20]
 8010c1c:	431a      	orrs	r2, r3
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	699b      	ldr	r3, [r3, #24]
 8010c22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010c26:	431a      	orrs	r2, r3
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	69db      	ldr	r3, [r3, #28]
 8010c2c:	431a      	orrs	r2, r3
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	6a1b      	ldr	r3, [r3, #32]
 8010c32:	ea42 0103 	orr.w	r1, r2, r3
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	681b      	ldr	r3, [r3, #0]
 8010c3e:	430a      	orrs	r2, r1
 8010c40:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	699b      	ldr	r3, [r3, #24]
 8010c46:	0c1b      	lsrs	r3, r3, #16
 8010c48:	f003 0104 	and.w	r1, r3, #4
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	430a      	orrs	r2, r1
 8010c56:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	681b      	ldr	r3, [r3, #0]
 8010c5c:	69da      	ldr	r2, [r3, #28]
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010c66:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	2200      	movs	r2, #0
 8010c6c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	2201      	movs	r2, #1
 8010c72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8010c76:	2300      	movs	r3, #0
}
 8010c78:	4618      	mov	r0, r3
 8010c7a:	3708      	adds	r7, #8
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	bd80      	pop	{r7, pc}

08010c80 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010c80:	b580      	push	{r7, lr}
 8010c82:	b088      	sub	sp, #32
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	60f8      	str	r0, [r7, #12]
 8010c88:	60b9      	str	r1, [r7, #8]
 8010c8a:	603b      	str	r3, [r7, #0]
 8010c8c:	4613      	mov	r3, r2
 8010c8e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8010c90:	2300      	movs	r3, #0
 8010c92:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8010c9a:	2b01      	cmp	r3, #1
 8010c9c:	d101      	bne.n	8010ca2 <HAL_SPI_Transmit+0x22>
 8010c9e:	2302      	movs	r3, #2
 8010ca0:	e11e      	b.n	8010ee0 <HAL_SPI_Transmit+0x260>
 8010ca2:	68fb      	ldr	r3, [r7, #12]
 8010ca4:	2201      	movs	r2, #1
 8010ca6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010caa:	f7fd fbff 	bl	800e4ac <HAL_GetTick>
 8010cae:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8010cb0:	88fb      	ldrh	r3, [r7, #6]
 8010cb2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010cba:	b2db      	uxtb	r3, r3
 8010cbc:	2b01      	cmp	r3, #1
 8010cbe:	d002      	beq.n	8010cc6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8010cc0:	2302      	movs	r3, #2
 8010cc2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8010cc4:	e103      	b.n	8010ece <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8010cc6:	68bb      	ldr	r3, [r7, #8]
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d002      	beq.n	8010cd2 <HAL_SPI_Transmit+0x52>
 8010ccc:	88fb      	ldrh	r3, [r7, #6]
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d102      	bne.n	8010cd8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8010cd2:	2301      	movs	r3, #1
 8010cd4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8010cd6:	e0fa      	b.n	8010ece <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	2203      	movs	r2, #3
 8010cdc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	2200      	movs	r2, #0
 8010ce4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	68ba      	ldr	r2, [r7, #8]
 8010cea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	88fa      	ldrh	r2, [r7, #6]
 8010cf0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	88fa      	ldrh	r2, [r7, #6]
 8010cf6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8010cf8:	68fb      	ldr	r3, [r7, #12]
 8010cfa:	2200      	movs	r2, #0
 8010cfc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	2200      	movs	r2, #0
 8010d02:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	2200      	movs	r2, #0
 8010d08:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	2200      	movs	r2, #0
 8010d0e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8010d10:	68fb      	ldr	r3, [r7, #12]
 8010d12:	2200      	movs	r2, #0
 8010d14:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	689b      	ldr	r3, [r3, #8]
 8010d1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010d1e:	d107      	bne.n	8010d30 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	681a      	ldr	r2, [r3, #0]
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8010d2e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	681b      	ldr	r3, [r3, #0]
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010d3a:	2b40      	cmp	r3, #64	; 0x40
 8010d3c:	d007      	beq.n	8010d4e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8010d3e:	68fb      	ldr	r3, [r7, #12]
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	681a      	ldr	r2, [r3, #0]
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010d4c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	68db      	ldr	r3, [r3, #12]
 8010d52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010d56:	d14b      	bne.n	8010df0 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	685b      	ldr	r3, [r3, #4]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d002      	beq.n	8010d66 <HAL_SPI_Transmit+0xe6>
 8010d60:	8afb      	ldrh	r3, [r7, #22]
 8010d62:	2b01      	cmp	r3, #1
 8010d64:	d13e      	bne.n	8010de4 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8010d66:	68fb      	ldr	r3, [r7, #12]
 8010d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d6a:	881a      	ldrh	r2, [r3, #0]
 8010d6c:	68fb      	ldr	r3, [r7, #12]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8010d72:	68fb      	ldr	r3, [r7, #12]
 8010d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d76:	1c9a      	adds	r2, r3, #2
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010d80:	b29b      	uxth	r3, r3
 8010d82:	3b01      	subs	r3, #1
 8010d84:	b29a      	uxth	r2, r3
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8010d8a:	e02b      	b.n	8010de4 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	689b      	ldr	r3, [r3, #8]
 8010d92:	f003 0302 	and.w	r3, r3, #2
 8010d96:	2b02      	cmp	r3, #2
 8010d98:	d112      	bne.n	8010dc0 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8010d9a:	68fb      	ldr	r3, [r7, #12]
 8010d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010d9e:	881a      	ldrh	r2, [r3, #0]
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8010da6:	68fb      	ldr	r3, [r7, #12]
 8010da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010daa:	1c9a      	adds	r2, r3, #2
 8010dac:	68fb      	ldr	r3, [r7, #12]
 8010dae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8010db0:	68fb      	ldr	r3, [r7, #12]
 8010db2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010db4:	b29b      	uxth	r3, r3
 8010db6:	3b01      	subs	r3, #1
 8010db8:	b29a      	uxth	r2, r3
 8010dba:	68fb      	ldr	r3, [r7, #12]
 8010dbc:	86da      	strh	r2, [r3, #54]	; 0x36
 8010dbe:	e011      	b.n	8010de4 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010dc0:	f7fd fb74 	bl	800e4ac <HAL_GetTick>
 8010dc4:	4602      	mov	r2, r0
 8010dc6:	69bb      	ldr	r3, [r7, #24]
 8010dc8:	1ad3      	subs	r3, r2, r3
 8010dca:	683a      	ldr	r2, [r7, #0]
 8010dcc:	429a      	cmp	r2, r3
 8010dce:	d803      	bhi.n	8010dd8 <HAL_SPI_Transmit+0x158>
 8010dd0:	683b      	ldr	r3, [r7, #0]
 8010dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010dd6:	d102      	bne.n	8010dde <HAL_SPI_Transmit+0x15e>
 8010dd8:	683b      	ldr	r3, [r7, #0]
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d102      	bne.n	8010de4 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8010dde:	2303      	movs	r3, #3
 8010de0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8010de2:	e074      	b.n	8010ece <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8010de4:	68fb      	ldr	r3, [r7, #12]
 8010de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010de8:	b29b      	uxth	r3, r3
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d1ce      	bne.n	8010d8c <HAL_SPI_Transmit+0x10c>
 8010dee:	e04c      	b.n	8010e8a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	685b      	ldr	r3, [r3, #4]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d002      	beq.n	8010dfe <HAL_SPI_Transmit+0x17e>
 8010df8:	8afb      	ldrh	r3, [r7, #22]
 8010dfa:	2b01      	cmp	r3, #1
 8010dfc:	d140      	bne.n	8010e80 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010e02:	68fb      	ldr	r3, [r7, #12]
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	330c      	adds	r3, #12
 8010e08:	7812      	ldrb	r2, [r2, #0]
 8010e0a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8010e0c:	68fb      	ldr	r3, [r7, #12]
 8010e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e10:	1c5a      	adds	r2, r3, #1
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010e1a:	b29b      	uxth	r3, r3
 8010e1c:	3b01      	subs	r3, #1
 8010e1e:	b29a      	uxth	r2, r3
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8010e24:	e02c      	b.n	8010e80 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	689b      	ldr	r3, [r3, #8]
 8010e2c:	f003 0302 	and.w	r3, r3, #2
 8010e30:	2b02      	cmp	r3, #2
 8010e32:	d113      	bne.n	8010e5c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8010e34:	68fb      	ldr	r3, [r7, #12]
 8010e36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	330c      	adds	r3, #12
 8010e3e:	7812      	ldrb	r2, [r2, #0]
 8010e40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e46:	1c5a      	adds	r2, r3, #1
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010e50:	b29b      	uxth	r3, r3
 8010e52:	3b01      	subs	r3, #1
 8010e54:	b29a      	uxth	r2, r3
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	86da      	strh	r2, [r3, #54]	; 0x36
 8010e5a:	e011      	b.n	8010e80 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010e5c:	f7fd fb26 	bl	800e4ac <HAL_GetTick>
 8010e60:	4602      	mov	r2, r0
 8010e62:	69bb      	ldr	r3, [r7, #24]
 8010e64:	1ad3      	subs	r3, r2, r3
 8010e66:	683a      	ldr	r2, [r7, #0]
 8010e68:	429a      	cmp	r2, r3
 8010e6a:	d803      	bhi.n	8010e74 <HAL_SPI_Transmit+0x1f4>
 8010e6c:	683b      	ldr	r3, [r7, #0]
 8010e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e72:	d102      	bne.n	8010e7a <HAL_SPI_Transmit+0x1fa>
 8010e74:	683b      	ldr	r3, [r7, #0]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d102      	bne.n	8010e80 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8010e7a:	2303      	movs	r3, #3
 8010e7c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8010e7e:	e026      	b.n	8010ece <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010e84:	b29b      	uxth	r3, r3
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d1cd      	bne.n	8010e26 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8010e8a:	69ba      	ldr	r2, [r7, #24]
 8010e8c:	6839      	ldr	r1, [r7, #0]
 8010e8e:	68f8      	ldr	r0, [r7, #12]
 8010e90:	f000 fcc4 	bl	801181c <SPI_EndRxTxTransaction>
 8010e94:	4603      	mov	r3, r0
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d002      	beq.n	8010ea0 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8010e9a:	68fb      	ldr	r3, [r7, #12]
 8010e9c:	2220      	movs	r2, #32
 8010e9e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8010ea0:	68fb      	ldr	r3, [r7, #12]
 8010ea2:	689b      	ldr	r3, [r3, #8]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d10a      	bne.n	8010ebe <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010ea8:	2300      	movs	r3, #0
 8010eaa:	613b      	str	r3, [r7, #16]
 8010eac:	68fb      	ldr	r3, [r7, #12]
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	68db      	ldr	r3, [r3, #12]
 8010eb2:	613b      	str	r3, [r7, #16]
 8010eb4:	68fb      	ldr	r3, [r7, #12]
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	689b      	ldr	r3, [r3, #8]
 8010eba:	613b      	str	r3, [r7, #16]
 8010ebc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010ebe:	68fb      	ldr	r3, [r7, #12]
 8010ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d002      	beq.n	8010ecc <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8010ec6:	2301      	movs	r3, #1
 8010ec8:	77fb      	strb	r3, [r7, #31]
 8010eca:	e000      	b.n	8010ece <HAL_SPI_Transmit+0x24e>
  }

error:
 8010ecc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	2201      	movs	r2, #1
 8010ed2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8010ed6:	68fb      	ldr	r3, [r7, #12]
 8010ed8:	2200      	movs	r2, #0
 8010eda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8010ede:	7ffb      	ldrb	r3, [r7, #31]
}
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	3720      	adds	r7, #32
 8010ee4:	46bd      	mov	sp, r7
 8010ee6:	bd80      	pop	{r7, pc}

08010ee8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010ee8:	b580      	push	{r7, lr}
 8010eea:	b088      	sub	sp, #32
 8010eec:	af02      	add	r7, sp, #8
 8010eee:	60f8      	str	r0, [r7, #12]
 8010ef0:	60b9      	str	r1, [r7, #8]
 8010ef2:	603b      	str	r3, [r7, #0]
 8010ef4:	4613      	mov	r3, r2
 8010ef6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8010ef8:	2300      	movs	r3, #0
 8010efa:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8010efc:	68fb      	ldr	r3, [r7, #12]
 8010efe:	685b      	ldr	r3, [r3, #4]
 8010f00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8010f04:	d112      	bne.n	8010f2c <HAL_SPI_Receive+0x44>
 8010f06:	68fb      	ldr	r3, [r7, #12]
 8010f08:	689b      	ldr	r3, [r3, #8]
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d10e      	bne.n	8010f2c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8010f0e:	68fb      	ldr	r3, [r7, #12]
 8010f10:	2204      	movs	r2, #4
 8010f12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8010f16:	88fa      	ldrh	r2, [r7, #6]
 8010f18:	683b      	ldr	r3, [r7, #0]
 8010f1a:	9300      	str	r3, [sp, #0]
 8010f1c:	4613      	mov	r3, r2
 8010f1e:	68ba      	ldr	r2, [r7, #8]
 8010f20:	68b9      	ldr	r1, [r7, #8]
 8010f22:	68f8      	ldr	r0, [r7, #12]
 8010f24:	f000 f8e9 	bl	80110fa <HAL_SPI_TransmitReceive>
 8010f28:	4603      	mov	r3, r0
 8010f2a:	e0e2      	b.n	80110f2 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8010f2c:	68fb      	ldr	r3, [r7, #12]
 8010f2e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8010f32:	2b01      	cmp	r3, #1
 8010f34:	d101      	bne.n	8010f3a <HAL_SPI_Receive+0x52>
 8010f36:	2302      	movs	r3, #2
 8010f38:	e0db      	b.n	80110f2 <HAL_SPI_Receive+0x20a>
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	2201      	movs	r2, #1
 8010f3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010f42:	f7fd fab3 	bl	800e4ac <HAL_GetTick>
 8010f46:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010f4e:	b2db      	uxtb	r3, r3
 8010f50:	2b01      	cmp	r3, #1
 8010f52:	d002      	beq.n	8010f5a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8010f54:	2302      	movs	r3, #2
 8010f56:	75fb      	strb	r3, [r7, #23]
    goto error;
 8010f58:	e0c2      	b.n	80110e0 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8010f5a:	68bb      	ldr	r3, [r7, #8]
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d002      	beq.n	8010f66 <HAL_SPI_Receive+0x7e>
 8010f60:	88fb      	ldrh	r3, [r7, #6]
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d102      	bne.n	8010f6c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8010f66:	2301      	movs	r3, #1
 8010f68:	75fb      	strb	r3, [r7, #23]
    goto error;
 8010f6a:	e0b9      	b.n	80110e0 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	2204      	movs	r2, #4
 8010f70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	2200      	movs	r2, #0
 8010f78:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	68ba      	ldr	r2, [r7, #8]
 8010f7e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	88fa      	ldrh	r2, [r7, #6]
 8010f84:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	88fa      	ldrh	r2, [r7, #6]
 8010f8a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	2200      	movs	r2, #0
 8010f90:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	2200      	movs	r2, #0
 8010f96:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	2200      	movs	r2, #0
 8010f9c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	2200      	movs	r2, #0
 8010fa2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	2200      	movs	r2, #0
 8010fa8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	689b      	ldr	r3, [r3, #8]
 8010fae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010fb2:	d107      	bne.n	8010fc4 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8010fb4:	68fb      	ldr	r3, [r7, #12]
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	681a      	ldr	r2, [r3, #0]
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8010fc2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010fce:	2b40      	cmp	r3, #64	; 0x40
 8010fd0:	d007      	beq.n	8010fe2 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	681a      	ldr	r2, [r3, #0]
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010fe0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	68db      	ldr	r3, [r3, #12]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d162      	bne.n	80110b0 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8010fea:	e02e      	b.n	801104a <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	689b      	ldr	r3, [r3, #8]
 8010ff2:	f003 0301 	and.w	r3, r3, #1
 8010ff6:	2b01      	cmp	r3, #1
 8010ff8:	d115      	bne.n	8011026 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8010ffa:	68fb      	ldr	r3, [r7, #12]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	f103 020c 	add.w	r2, r3, #12
 8011002:	68fb      	ldr	r3, [r7, #12]
 8011004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011006:	7812      	ldrb	r2, [r2, #0]
 8011008:	b2d2      	uxtb	r2, r2
 801100a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011010:	1c5a      	adds	r2, r3, #1
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801101a:	b29b      	uxth	r3, r3
 801101c:	3b01      	subs	r3, #1
 801101e:	b29a      	uxth	r2, r3
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011024:	e011      	b.n	801104a <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011026:	f7fd fa41 	bl	800e4ac <HAL_GetTick>
 801102a:	4602      	mov	r2, r0
 801102c:	693b      	ldr	r3, [r7, #16]
 801102e:	1ad3      	subs	r3, r2, r3
 8011030:	683a      	ldr	r2, [r7, #0]
 8011032:	429a      	cmp	r2, r3
 8011034:	d803      	bhi.n	801103e <HAL_SPI_Receive+0x156>
 8011036:	683b      	ldr	r3, [r7, #0]
 8011038:	f1b3 3fff 	cmp.w	r3, #4294967295
 801103c:	d102      	bne.n	8011044 <HAL_SPI_Receive+0x15c>
 801103e:	683b      	ldr	r3, [r7, #0]
 8011040:	2b00      	cmp	r3, #0
 8011042:	d102      	bne.n	801104a <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8011044:	2303      	movs	r3, #3
 8011046:	75fb      	strb	r3, [r7, #23]
          goto error;
 8011048:	e04a      	b.n	80110e0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801104e:	b29b      	uxth	r3, r3
 8011050:	2b00      	cmp	r3, #0
 8011052:	d1cb      	bne.n	8010fec <HAL_SPI_Receive+0x104>
 8011054:	e031      	b.n	80110ba <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	689b      	ldr	r3, [r3, #8]
 801105c:	f003 0301 	and.w	r3, r3, #1
 8011060:	2b01      	cmp	r3, #1
 8011062:	d113      	bne.n	801108c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	68da      	ldr	r2, [r3, #12]
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801106e:	b292      	uxth	r2, r2
 8011070:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011076:	1c9a      	adds	r2, r3, #2
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011080:	b29b      	uxth	r3, r3
 8011082:	3b01      	subs	r3, #1
 8011084:	b29a      	uxth	r2, r3
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	87da      	strh	r2, [r3, #62]	; 0x3e
 801108a:	e011      	b.n	80110b0 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801108c:	f7fd fa0e 	bl	800e4ac <HAL_GetTick>
 8011090:	4602      	mov	r2, r0
 8011092:	693b      	ldr	r3, [r7, #16]
 8011094:	1ad3      	subs	r3, r2, r3
 8011096:	683a      	ldr	r2, [r7, #0]
 8011098:	429a      	cmp	r2, r3
 801109a:	d803      	bhi.n	80110a4 <HAL_SPI_Receive+0x1bc>
 801109c:	683b      	ldr	r3, [r7, #0]
 801109e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110a2:	d102      	bne.n	80110aa <HAL_SPI_Receive+0x1c2>
 80110a4:	683b      	ldr	r3, [r7, #0]
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d102      	bne.n	80110b0 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80110aa:	2303      	movs	r3, #3
 80110ac:	75fb      	strb	r3, [r7, #23]
          goto error;
 80110ae:	e017      	b.n	80110e0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80110b4:	b29b      	uxth	r3, r3
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d1cd      	bne.n	8011056 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80110ba:	693a      	ldr	r2, [r7, #16]
 80110bc:	6839      	ldr	r1, [r7, #0]
 80110be:	68f8      	ldr	r0, [r7, #12]
 80110c0:	f000 fb46 	bl	8011750 <SPI_EndRxTransaction>
 80110c4:	4603      	mov	r3, r0
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d002      	beq.n	80110d0 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	2220      	movs	r2, #32
 80110ce:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d002      	beq.n	80110de <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80110d8:	2301      	movs	r3, #1
 80110da:	75fb      	strb	r3, [r7, #23]
 80110dc:	e000      	b.n	80110e0 <HAL_SPI_Receive+0x1f8>
  }

error :
 80110de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	2201      	movs	r2, #1
 80110e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	2200      	movs	r2, #0
 80110ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80110f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80110f2:	4618      	mov	r0, r3
 80110f4:	3718      	adds	r7, #24
 80110f6:	46bd      	mov	sp, r7
 80110f8:	bd80      	pop	{r7, pc}

080110fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80110fa:	b580      	push	{r7, lr}
 80110fc:	b08c      	sub	sp, #48	; 0x30
 80110fe:	af00      	add	r7, sp, #0
 8011100:	60f8      	str	r0, [r7, #12]
 8011102:	60b9      	str	r1, [r7, #8]
 8011104:	607a      	str	r2, [r7, #4]
 8011106:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8011108:	2301      	movs	r3, #1
 801110a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 801110c:	2300      	movs	r3, #0
 801110e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011118:	2b01      	cmp	r3, #1
 801111a:	d101      	bne.n	8011120 <HAL_SPI_TransmitReceive+0x26>
 801111c:	2302      	movs	r3, #2
 801111e:	e18a      	b.n	8011436 <HAL_SPI_TransmitReceive+0x33c>
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	2201      	movs	r2, #1
 8011124:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011128:	f7fd f9c0 	bl	800e4ac <HAL_GetTick>
 801112c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011134:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	685b      	ldr	r3, [r3, #4]
 801113c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 801113e:	887b      	ldrh	r3, [r7, #2]
 8011140:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8011142:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8011146:	2b01      	cmp	r3, #1
 8011148:	d00f      	beq.n	801116a <HAL_SPI_TransmitReceive+0x70>
 801114a:	69fb      	ldr	r3, [r7, #28]
 801114c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011150:	d107      	bne.n	8011162 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	689b      	ldr	r3, [r3, #8]
 8011156:	2b00      	cmp	r3, #0
 8011158:	d103      	bne.n	8011162 <HAL_SPI_TransmitReceive+0x68>
 801115a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801115e:	2b04      	cmp	r3, #4
 8011160:	d003      	beq.n	801116a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8011162:	2302      	movs	r3, #2
 8011164:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8011168:	e15b      	b.n	8011422 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 801116a:	68bb      	ldr	r3, [r7, #8]
 801116c:	2b00      	cmp	r3, #0
 801116e:	d005      	beq.n	801117c <HAL_SPI_TransmitReceive+0x82>
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	2b00      	cmp	r3, #0
 8011174:	d002      	beq.n	801117c <HAL_SPI_TransmitReceive+0x82>
 8011176:	887b      	ldrh	r3, [r7, #2]
 8011178:	2b00      	cmp	r3, #0
 801117a:	d103      	bne.n	8011184 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 801117c:	2301      	movs	r3, #1
 801117e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8011182:	e14e      	b.n	8011422 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801118a:	b2db      	uxtb	r3, r3
 801118c:	2b04      	cmp	r3, #4
 801118e:	d003      	beq.n	8011198 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	2205      	movs	r2, #5
 8011194:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011198:	68fb      	ldr	r3, [r7, #12]
 801119a:	2200      	movs	r2, #0
 801119c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	687a      	ldr	r2, [r7, #4]
 80111a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	887a      	ldrh	r2, [r7, #2]
 80111a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80111aa:	68fb      	ldr	r3, [r7, #12]
 80111ac:	887a      	ldrh	r2, [r7, #2]
 80111ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	68ba      	ldr	r2, [r7, #8]
 80111b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	887a      	ldrh	r2, [r7, #2]
 80111ba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	887a      	ldrh	r2, [r7, #2]
 80111c0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	2200      	movs	r2, #0
 80111c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80111c8:	68fb      	ldr	r3, [r7, #12]
 80111ca:	2200      	movs	r2, #0
 80111cc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	681b      	ldr	r3, [r3, #0]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80111d8:	2b40      	cmp	r3, #64	; 0x40
 80111da:	d007      	beq.n	80111ec <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	681a      	ldr	r2, [r3, #0]
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80111ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80111ec:	68fb      	ldr	r3, [r7, #12]
 80111ee:	68db      	ldr	r3, [r3, #12]
 80111f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80111f4:	d178      	bne.n	80112e8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80111f6:	68fb      	ldr	r3, [r7, #12]
 80111f8:	685b      	ldr	r3, [r3, #4]
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d002      	beq.n	8011204 <HAL_SPI_TransmitReceive+0x10a>
 80111fe:	8b7b      	ldrh	r3, [r7, #26]
 8011200:	2b01      	cmp	r3, #1
 8011202:	d166      	bne.n	80112d2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011204:	68fb      	ldr	r3, [r7, #12]
 8011206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011208:	881a      	ldrh	r2, [r3, #0]
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8011210:	68fb      	ldr	r3, [r7, #12]
 8011212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011214:	1c9a      	adds	r2, r3, #2
 8011216:	68fb      	ldr	r3, [r7, #12]
 8011218:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801121e:	b29b      	uxth	r3, r3
 8011220:	3b01      	subs	r3, #1
 8011222:	b29a      	uxth	r2, r3
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011228:	e053      	b.n	80112d2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801122a:	68fb      	ldr	r3, [r7, #12]
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	689b      	ldr	r3, [r3, #8]
 8011230:	f003 0302 	and.w	r3, r3, #2
 8011234:	2b02      	cmp	r3, #2
 8011236:	d11b      	bne.n	8011270 <HAL_SPI_TransmitReceive+0x176>
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801123c:	b29b      	uxth	r3, r3
 801123e:	2b00      	cmp	r3, #0
 8011240:	d016      	beq.n	8011270 <HAL_SPI_TransmitReceive+0x176>
 8011242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011244:	2b01      	cmp	r3, #1
 8011246:	d113      	bne.n	8011270 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011248:	68fb      	ldr	r3, [r7, #12]
 801124a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801124c:	881a      	ldrh	r2, [r3, #0]
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	681b      	ldr	r3, [r3, #0]
 8011252:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011258:	1c9a      	adds	r2, r3, #2
 801125a:	68fb      	ldr	r3, [r7, #12]
 801125c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 801125e:	68fb      	ldr	r3, [r7, #12]
 8011260:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011262:	b29b      	uxth	r3, r3
 8011264:	3b01      	subs	r3, #1
 8011266:	b29a      	uxth	r2, r3
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 801126c:	2300      	movs	r3, #0
 801126e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	689b      	ldr	r3, [r3, #8]
 8011276:	f003 0301 	and.w	r3, r3, #1
 801127a:	2b01      	cmp	r3, #1
 801127c:	d119      	bne.n	80112b2 <HAL_SPI_TransmitReceive+0x1b8>
 801127e:	68fb      	ldr	r3, [r7, #12]
 8011280:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011282:	b29b      	uxth	r3, r3
 8011284:	2b00      	cmp	r3, #0
 8011286:	d014      	beq.n	80112b2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	68da      	ldr	r2, [r3, #12]
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011292:	b292      	uxth	r2, r2
 8011294:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801129a:	1c9a      	adds	r2, r3, #2
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80112a0:	68fb      	ldr	r3, [r7, #12]
 80112a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80112a4:	b29b      	uxth	r3, r3
 80112a6:	3b01      	subs	r3, #1
 80112a8:	b29a      	uxth	r2, r3
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80112ae:	2301      	movs	r3, #1
 80112b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80112b2:	f7fd f8fb 	bl	800e4ac <HAL_GetTick>
 80112b6:	4602      	mov	r2, r0
 80112b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112ba:	1ad3      	subs	r3, r2, r3
 80112bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112be:	429a      	cmp	r2, r3
 80112c0:	d807      	bhi.n	80112d2 <HAL_SPI_TransmitReceive+0x1d8>
 80112c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112c8:	d003      	beq.n	80112d2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80112ca:	2303      	movs	r3, #3
 80112cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80112d0:	e0a7      	b.n	8011422 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80112d6:	b29b      	uxth	r3, r3
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d1a6      	bne.n	801122a <HAL_SPI_TransmitReceive+0x130>
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80112e0:	b29b      	uxth	r3, r3
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d1a1      	bne.n	801122a <HAL_SPI_TransmitReceive+0x130>
 80112e6:	e07c      	b.n	80113e2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	685b      	ldr	r3, [r3, #4]
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d002      	beq.n	80112f6 <HAL_SPI_TransmitReceive+0x1fc>
 80112f0:	8b7b      	ldrh	r3, [r7, #26]
 80112f2:	2b01      	cmp	r3, #1
 80112f4:	d16b      	bne.n	80113ce <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80112fa:	68fb      	ldr	r3, [r7, #12]
 80112fc:	681b      	ldr	r3, [r3, #0]
 80112fe:	330c      	adds	r3, #12
 8011300:	7812      	ldrb	r2, [r2, #0]
 8011302:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011308:	1c5a      	adds	r2, r3, #1
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011312:	b29b      	uxth	r3, r3
 8011314:	3b01      	subs	r3, #1
 8011316:	b29a      	uxth	r2, r3
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801131c:	e057      	b.n	80113ce <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	689b      	ldr	r3, [r3, #8]
 8011324:	f003 0302 	and.w	r3, r3, #2
 8011328:	2b02      	cmp	r3, #2
 801132a:	d11c      	bne.n	8011366 <HAL_SPI_TransmitReceive+0x26c>
 801132c:	68fb      	ldr	r3, [r7, #12]
 801132e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011330:	b29b      	uxth	r3, r3
 8011332:	2b00      	cmp	r3, #0
 8011334:	d017      	beq.n	8011366 <HAL_SPI_TransmitReceive+0x26c>
 8011336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011338:	2b01      	cmp	r3, #1
 801133a:	d114      	bne.n	8011366 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	330c      	adds	r3, #12
 8011346:	7812      	ldrb	r2, [r2, #0]
 8011348:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801134e:	1c5a      	adds	r2, r3, #1
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011358:	b29b      	uxth	r3, r3
 801135a:	3b01      	subs	r3, #1
 801135c:	b29a      	uxth	r2, r3
 801135e:	68fb      	ldr	r3, [r7, #12]
 8011360:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8011362:	2300      	movs	r3, #0
 8011364:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	689b      	ldr	r3, [r3, #8]
 801136c:	f003 0301 	and.w	r3, r3, #1
 8011370:	2b01      	cmp	r3, #1
 8011372:	d119      	bne.n	80113a8 <HAL_SPI_TransmitReceive+0x2ae>
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011378:	b29b      	uxth	r3, r3
 801137a:	2b00      	cmp	r3, #0
 801137c:	d014      	beq.n	80113a8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 801137e:	68fb      	ldr	r3, [r7, #12]
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	68da      	ldr	r2, [r3, #12]
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011388:	b2d2      	uxtb	r2, r2
 801138a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011390:	1c5a      	adds	r2, r3, #1
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801139a:	b29b      	uxth	r3, r3
 801139c:	3b01      	subs	r3, #1
 801139e:	b29a      	uxth	r2, r3
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80113a4:	2301      	movs	r3, #1
 80113a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80113a8:	f7fd f880 	bl	800e4ac <HAL_GetTick>
 80113ac:	4602      	mov	r2, r0
 80113ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113b0:	1ad3      	subs	r3, r2, r3
 80113b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80113b4:	429a      	cmp	r2, r3
 80113b6:	d803      	bhi.n	80113c0 <HAL_SPI_TransmitReceive+0x2c6>
 80113b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113be:	d102      	bne.n	80113c6 <HAL_SPI_TransmitReceive+0x2cc>
 80113c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d103      	bne.n	80113ce <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80113c6:	2303      	movs	r3, #3
 80113c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80113cc:	e029      	b.n	8011422 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80113d2:	b29b      	uxth	r3, r3
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d1a2      	bne.n	801131e <HAL_SPI_TransmitReceive+0x224>
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80113dc:	b29b      	uxth	r3, r3
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d19d      	bne.n	801131e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80113e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80113e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80113e6:	68f8      	ldr	r0, [r7, #12]
 80113e8:	f000 fa18 	bl	801181c <SPI_EndRxTxTransaction>
 80113ec:	4603      	mov	r3, r0
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d006      	beq.n	8011400 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80113f2:	2301      	movs	r3, #1
 80113f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	2220      	movs	r2, #32
 80113fc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80113fe:	e010      	b.n	8011422 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	689b      	ldr	r3, [r3, #8]
 8011404:	2b00      	cmp	r3, #0
 8011406:	d10b      	bne.n	8011420 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011408:	2300      	movs	r3, #0
 801140a:	617b      	str	r3, [r7, #20]
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	68db      	ldr	r3, [r3, #12]
 8011412:	617b      	str	r3, [r7, #20]
 8011414:	68fb      	ldr	r3, [r7, #12]
 8011416:	681b      	ldr	r3, [r3, #0]
 8011418:	689b      	ldr	r3, [r3, #8]
 801141a:	617b      	str	r3, [r7, #20]
 801141c:	697b      	ldr	r3, [r7, #20]
 801141e:	e000      	b.n	8011422 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8011420:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8011422:	68fb      	ldr	r3, [r7, #12]
 8011424:	2201      	movs	r2, #1
 8011426:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	2200      	movs	r2, #0
 801142e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8011432:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8011436:	4618      	mov	r0, r3
 8011438:	3730      	adds	r7, #48	; 0x30
 801143a:	46bd      	mov	sp, r7
 801143c:	bd80      	pop	{r7, pc}
	...

08011440 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8011440:	b580      	push	{r7, lr}
 8011442:	b088      	sub	sp, #32
 8011444:	af00      	add	r7, sp, #0
 8011446:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	685b      	ldr	r3, [r3, #4]
 801144e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	689b      	ldr	r3, [r3, #8]
 8011456:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8011458:	69bb      	ldr	r3, [r7, #24]
 801145a:	099b      	lsrs	r3, r3, #6
 801145c:	f003 0301 	and.w	r3, r3, #1
 8011460:	2b00      	cmp	r3, #0
 8011462:	d10f      	bne.n	8011484 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8011464:	69bb      	ldr	r3, [r7, #24]
 8011466:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 801146a:	2b00      	cmp	r3, #0
 801146c:	d00a      	beq.n	8011484 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 801146e:	69fb      	ldr	r3, [r7, #28]
 8011470:	099b      	lsrs	r3, r3, #6
 8011472:	f003 0301 	and.w	r3, r3, #1
 8011476:	2b00      	cmp	r3, #0
 8011478:	d004      	beq.n	8011484 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801147e:	6878      	ldr	r0, [r7, #4]
 8011480:	4798      	blx	r3
    return;
 8011482:	e0d8      	b.n	8011636 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8011484:	69bb      	ldr	r3, [r7, #24]
 8011486:	085b      	lsrs	r3, r3, #1
 8011488:	f003 0301 	and.w	r3, r3, #1
 801148c:	2b00      	cmp	r3, #0
 801148e:	d00a      	beq.n	80114a6 <HAL_SPI_IRQHandler+0x66>
 8011490:	69fb      	ldr	r3, [r7, #28]
 8011492:	09db      	lsrs	r3, r3, #7
 8011494:	f003 0301 	and.w	r3, r3, #1
 8011498:	2b00      	cmp	r3, #0
 801149a:	d004      	beq.n	80114a6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80114a0:	6878      	ldr	r0, [r7, #4]
 80114a2:	4798      	blx	r3
    return;
 80114a4:	e0c7      	b.n	8011636 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80114a6:	69bb      	ldr	r3, [r7, #24]
 80114a8:	095b      	lsrs	r3, r3, #5
 80114aa:	f003 0301 	and.w	r3, r3, #1
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d10c      	bne.n	80114cc <HAL_SPI_IRQHandler+0x8c>
 80114b2:	69bb      	ldr	r3, [r7, #24]
 80114b4:	099b      	lsrs	r3, r3, #6
 80114b6:	f003 0301 	and.w	r3, r3, #1
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d106      	bne.n	80114cc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80114be:	69bb      	ldr	r3, [r7, #24]
 80114c0:	0a1b      	lsrs	r3, r3, #8
 80114c2:	f003 0301 	and.w	r3, r3, #1
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	f000 80b5 	beq.w	8011636 <HAL_SPI_IRQHandler+0x1f6>
 80114cc:	69fb      	ldr	r3, [r7, #28]
 80114ce:	095b      	lsrs	r3, r3, #5
 80114d0:	f003 0301 	and.w	r3, r3, #1
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	f000 80ae 	beq.w	8011636 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80114da:	69bb      	ldr	r3, [r7, #24]
 80114dc:	099b      	lsrs	r3, r3, #6
 80114de:	f003 0301 	and.w	r3, r3, #1
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d023      	beq.n	801152e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80114ec:	b2db      	uxtb	r3, r3
 80114ee:	2b03      	cmp	r3, #3
 80114f0:	d011      	beq.n	8011516 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80114f6:	f043 0204 	orr.w	r2, r3, #4
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80114fe:	2300      	movs	r3, #0
 8011500:	617b      	str	r3, [r7, #20]
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	68db      	ldr	r3, [r3, #12]
 8011508:	617b      	str	r3, [r7, #20]
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	689b      	ldr	r3, [r3, #8]
 8011510:	617b      	str	r3, [r7, #20]
 8011512:	697b      	ldr	r3, [r7, #20]
 8011514:	e00b      	b.n	801152e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011516:	2300      	movs	r3, #0
 8011518:	613b      	str	r3, [r7, #16]
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	681b      	ldr	r3, [r3, #0]
 801151e:	68db      	ldr	r3, [r3, #12]
 8011520:	613b      	str	r3, [r7, #16]
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	681b      	ldr	r3, [r3, #0]
 8011526:	689b      	ldr	r3, [r3, #8]
 8011528:	613b      	str	r3, [r7, #16]
 801152a:	693b      	ldr	r3, [r7, #16]
        return;
 801152c:	e083      	b.n	8011636 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 801152e:	69bb      	ldr	r3, [r7, #24]
 8011530:	095b      	lsrs	r3, r3, #5
 8011532:	f003 0301 	and.w	r3, r3, #1
 8011536:	2b00      	cmp	r3, #0
 8011538:	d014      	beq.n	8011564 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801153e:	f043 0201 	orr.w	r2, r3, #1
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8011546:	2300      	movs	r3, #0
 8011548:	60fb      	str	r3, [r7, #12]
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	681b      	ldr	r3, [r3, #0]
 801154e:	689b      	ldr	r3, [r3, #8]
 8011550:	60fb      	str	r3, [r7, #12]
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	681a      	ldr	r2, [r3, #0]
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011560:	601a      	str	r2, [r3, #0]
 8011562:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8011564:	69bb      	ldr	r3, [r7, #24]
 8011566:	0a1b      	lsrs	r3, r3, #8
 8011568:	f003 0301 	and.w	r3, r3, #1
 801156c:	2b00      	cmp	r3, #0
 801156e:	d00c      	beq.n	801158a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011574:	f043 0208 	orr.w	r2, r3, #8
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801157c:	2300      	movs	r3, #0
 801157e:	60bb      	str	r3, [r7, #8]
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	689b      	ldr	r3, [r3, #8]
 8011586:	60bb      	str	r3, [r7, #8]
 8011588:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801158e:	2b00      	cmp	r3, #0
 8011590:	d050      	beq.n	8011634 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	685a      	ldr	r2, [r3, #4]
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80115a0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	2201      	movs	r2, #1
 80115a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80115aa:	69fb      	ldr	r3, [r7, #28]
 80115ac:	f003 0302 	and.w	r3, r3, #2
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d104      	bne.n	80115be <HAL_SPI_IRQHandler+0x17e>
 80115b4:	69fb      	ldr	r3, [r7, #28]
 80115b6:	f003 0301 	and.w	r3, r3, #1
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d034      	beq.n	8011628 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	681b      	ldr	r3, [r3, #0]
 80115c2:	685a      	ldr	r2, [r3, #4]
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	f022 0203 	bic.w	r2, r2, #3
 80115cc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d011      	beq.n	80115fa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80115da:	4a18      	ldr	r2, [pc, #96]	; (801163c <HAL_SPI_IRQHandler+0x1fc>)
 80115dc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80115e2:	4618      	mov	r0, r3
 80115e4:	f7fd ffaa 	bl	800f53c <HAL_DMA_Abort_IT>
 80115e8:	4603      	mov	r3, r0
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d005      	beq.n	80115fa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80115f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d016      	beq.n	8011630 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011606:	4a0d      	ldr	r2, [pc, #52]	; (801163c <HAL_SPI_IRQHandler+0x1fc>)
 8011608:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801160e:	4618      	mov	r0, r3
 8011610:	f7fd ff94 	bl	800f53c <HAL_DMA_Abort_IT>
 8011614:	4603      	mov	r3, r0
 8011616:	2b00      	cmp	r3, #0
 8011618:	d00a      	beq.n	8011630 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801161e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8011626:	e003      	b.n	8011630 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8011628:	6878      	ldr	r0, [r7, #4]
 801162a:	f000 f809 	bl	8011640 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801162e:	e000      	b.n	8011632 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8011630:	bf00      	nop
    return;
 8011632:	bf00      	nop
 8011634:	bf00      	nop
  }
}
 8011636:	3720      	adds	r7, #32
 8011638:	46bd      	mov	sp, r7
 801163a:	bd80      	pop	{r7, pc}
 801163c:	08011655 	.word	0x08011655

08011640 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8011640:	b480      	push	{r7}
 8011642:	b083      	sub	sp, #12
 8011644:	af00      	add	r7, sp, #0
 8011646:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8011648:	bf00      	nop
 801164a:	370c      	adds	r7, #12
 801164c:	46bd      	mov	sp, r7
 801164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011652:	4770      	bx	lr

08011654 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011654:	b580      	push	{r7, lr}
 8011656:	b084      	sub	sp, #16
 8011658:	af00      	add	r7, sp, #0
 801165a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011660:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	2200      	movs	r2, #0
 8011666:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8011668:	68fb      	ldr	r3, [r7, #12]
 801166a:	2200      	movs	r2, #0
 801166c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801166e:	68f8      	ldr	r0, [r7, #12]
 8011670:	f7ff ffe6 	bl	8011640 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011674:	bf00      	nop
 8011676:	3710      	adds	r7, #16
 8011678:	46bd      	mov	sp, r7
 801167a:	bd80      	pop	{r7, pc}

0801167c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801167c:	b580      	push	{r7, lr}
 801167e:	b084      	sub	sp, #16
 8011680:	af00      	add	r7, sp, #0
 8011682:	60f8      	str	r0, [r7, #12]
 8011684:	60b9      	str	r1, [r7, #8]
 8011686:	603b      	str	r3, [r7, #0]
 8011688:	4613      	mov	r3, r2
 801168a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801168c:	e04c      	b.n	8011728 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 801168e:	683b      	ldr	r3, [r7, #0]
 8011690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011694:	d048      	beq.n	8011728 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8011696:	f7fc ff09 	bl	800e4ac <HAL_GetTick>
 801169a:	4602      	mov	r2, r0
 801169c:	69bb      	ldr	r3, [r7, #24]
 801169e:	1ad3      	subs	r3, r2, r3
 80116a0:	683a      	ldr	r2, [r7, #0]
 80116a2:	429a      	cmp	r2, r3
 80116a4:	d902      	bls.n	80116ac <SPI_WaitFlagStateUntilTimeout+0x30>
 80116a6:	683b      	ldr	r3, [r7, #0]
 80116a8:	2b00      	cmp	r3, #0
 80116aa:	d13d      	bne.n	8011728 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80116ac:	68fb      	ldr	r3, [r7, #12]
 80116ae:	681b      	ldr	r3, [r3, #0]
 80116b0:	685a      	ldr	r2, [r3, #4]
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80116ba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80116bc:	68fb      	ldr	r3, [r7, #12]
 80116be:	685b      	ldr	r3, [r3, #4]
 80116c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80116c4:	d111      	bne.n	80116ea <SPI_WaitFlagStateUntilTimeout+0x6e>
 80116c6:	68fb      	ldr	r3, [r7, #12]
 80116c8:	689b      	ldr	r3, [r3, #8]
 80116ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80116ce:	d004      	beq.n	80116da <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	689b      	ldr	r3, [r3, #8]
 80116d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80116d8:	d107      	bne.n	80116ea <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	681a      	ldr	r2, [r3, #0]
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80116e8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80116f2:	d10f      	bne.n	8011714 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	681b      	ldr	r3, [r3, #0]
 80116f8:	681a      	ldr	r2, [r3, #0]
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8011702:	601a      	str	r2, [r3, #0]
 8011704:	68fb      	ldr	r3, [r7, #12]
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	681a      	ldr	r2, [r3, #0]
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8011712:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8011714:	68fb      	ldr	r3, [r7, #12]
 8011716:	2201      	movs	r2, #1
 8011718:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801171c:	68fb      	ldr	r3, [r7, #12]
 801171e:	2200      	movs	r2, #0
 8011720:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8011724:	2303      	movs	r3, #3
 8011726:	e00f      	b.n	8011748 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	681b      	ldr	r3, [r3, #0]
 801172c:	689a      	ldr	r2, [r3, #8]
 801172e:	68bb      	ldr	r3, [r7, #8]
 8011730:	4013      	ands	r3, r2
 8011732:	68ba      	ldr	r2, [r7, #8]
 8011734:	429a      	cmp	r2, r3
 8011736:	bf0c      	ite	eq
 8011738:	2301      	moveq	r3, #1
 801173a:	2300      	movne	r3, #0
 801173c:	b2db      	uxtb	r3, r3
 801173e:	461a      	mov	r2, r3
 8011740:	79fb      	ldrb	r3, [r7, #7]
 8011742:	429a      	cmp	r2, r3
 8011744:	d1a3      	bne.n	801168e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8011746:	2300      	movs	r3, #0
}
 8011748:	4618      	mov	r0, r3
 801174a:	3710      	adds	r7, #16
 801174c:	46bd      	mov	sp, r7
 801174e:	bd80      	pop	{r7, pc}

08011750 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8011750:	b580      	push	{r7, lr}
 8011752:	b086      	sub	sp, #24
 8011754:	af02      	add	r7, sp, #8
 8011756:	60f8      	str	r0, [r7, #12]
 8011758:	60b9      	str	r1, [r7, #8]
 801175a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	685b      	ldr	r3, [r3, #4]
 8011760:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011764:	d111      	bne.n	801178a <SPI_EndRxTransaction+0x3a>
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	689b      	ldr	r3, [r3, #8]
 801176a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801176e:	d004      	beq.n	801177a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	689b      	ldr	r3, [r3, #8]
 8011774:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011778:	d107      	bne.n	801178a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	681a      	ldr	r2, [r3, #0]
 8011780:	68fb      	ldr	r3, [r7, #12]
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011788:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801178a:	68fb      	ldr	r3, [r7, #12]
 801178c:	685b      	ldr	r3, [r3, #4]
 801178e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011792:	d12a      	bne.n	80117ea <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	689b      	ldr	r3, [r3, #8]
 8011798:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801179c:	d012      	beq.n	80117c4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	9300      	str	r3, [sp, #0]
 80117a2:	68bb      	ldr	r3, [r7, #8]
 80117a4:	2200      	movs	r2, #0
 80117a6:	2180      	movs	r1, #128	; 0x80
 80117a8:	68f8      	ldr	r0, [r7, #12]
 80117aa:	f7ff ff67 	bl	801167c <SPI_WaitFlagStateUntilTimeout>
 80117ae:	4603      	mov	r3, r0
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	d02d      	beq.n	8011810 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117b8:	f043 0220 	orr.w	r2, r3, #32
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80117c0:	2303      	movs	r3, #3
 80117c2:	e026      	b.n	8011812 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	9300      	str	r3, [sp, #0]
 80117c8:	68bb      	ldr	r3, [r7, #8]
 80117ca:	2200      	movs	r2, #0
 80117cc:	2101      	movs	r1, #1
 80117ce:	68f8      	ldr	r0, [r7, #12]
 80117d0:	f7ff ff54 	bl	801167c <SPI_WaitFlagStateUntilTimeout>
 80117d4:	4603      	mov	r3, r0
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d01a      	beq.n	8011810 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117de:	f043 0220 	orr.w	r2, r3, #32
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80117e6:	2303      	movs	r3, #3
 80117e8:	e013      	b.n	8011812 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	9300      	str	r3, [sp, #0]
 80117ee:	68bb      	ldr	r3, [r7, #8]
 80117f0:	2200      	movs	r2, #0
 80117f2:	2101      	movs	r1, #1
 80117f4:	68f8      	ldr	r0, [r7, #12]
 80117f6:	f7ff ff41 	bl	801167c <SPI_WaitFlagStateUntilTimeout>
 80117fa:	4603      	mov	r3, r0
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d007      	beq.n	8011810 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011804:	f043 0220 	orr.w	r2, r3, #32
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 801180c:	2303      	movs	r3, #3
 801180e:	e000      	b.n	8011812 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8011810:	2300      	movs	r3, #0
}
 8011812:	4618      	mov	r0, r3
 8011814:	3710      	adds	r7, #16
 8011816:	46bd      	mov	sp, r7
 8011818:	bd80      	pop	{r7, pc}
	...

0801181c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 801181c:	b580      	push	{r7, lr}
 801181e:	b088      	sub	sp, #32
 8011820:	af02      	add	r7, sp, #8
 8011822:	60f8      	str	r0, [r7, #12]
 8011824:	60b9      	str	r1, [r7, #8]
 8011826:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8011828:	4b1b      	ldr	r3, [pc, #108]	; (8011898 <SPI_EndRxTxTransaction+0x7c>)
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	4a1b      	ldr	r2, [pc, #108]	; (801189c <SPI_EndRxTxTransaction+0x80>)
 801182e:	fba2 2303 	umull	r2, r3, r2, r3
 8011832:	0d5b      	lsrs	r3, r3, #21
 8011834:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011838:	fb02 f303 	mul.w	r3, r2, r3
 801183c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	685b      	ldr	r3, [r3, #4]
 8011842:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011846:	d112      	bne.n	801186e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	9300      	str	r3, [sp, #0]
 801184c:	68bb      	ldr	r3, [r7, #8]
 801184e:	2200      	movs	r2, #0
 8011850:	2180      	movs	r1, #128	; 0x80
 8011852:	68f8      	ldr	r0, [r7, #12]
 8011854:	f7ff ff12 	bl	801167c <SPI_WaitFlagStateUntilTimeout>
 8011858:	4603      	mov	r3, r0
 801185a:	2b00      	cmp	r3, #0
 801185c:	d016      	beq.n	801188c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801185e:	68fb      	ldr	r3, [r7, #12]
 8011860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011862:	f043 0220 	orr.w	r2, r3, #32
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 801186a:	2303      	movs	r3, #3
 801186c:	e00f      	b.n	801188e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 801186e:	697b      	ldr	r3, [r7, #20]
 8011870:	2b00      	cmp	r3, #0
 8011872:	d00a      	beq.n	801188a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8011874:	697b      	ldr	r3, [r7, #20]
 8011876:	3b01      	subs	r3, #1
 8011878:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	689b      	ldr	r3, [r3, #8]
 8011880:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011884:	2b80      	cmp	r3, #128	; 0x80
 8011886:	d0f2      	beq.n	801186e <SPI_EndRxTxTransaction+0x52>
 8011888:	e000      	b.n	801188c <SPI_EndRxTxTransaction+0x70>
        break;
 801188a:	bf00      	nop
  }

  return HAL_OK;
 801188c:	2300      	movs	r3, #0
}
 801188e:	4618      	mov	r0, r3
 8011890:	3718      	adds	r7, #24
 8011892:	46bd      	mov	sp, r7
 8011894:	bd80      	pop	{r7, pc}
 8011896:	bf00      	nop
 8011898:	20000018 	.word	0x20000018
 801189c:	165e9f81 	.word	0x165e9f81

080118a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	b082      	sub	sp, #8
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d101      	bne.n	80118b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80118ae:	2301      	movs	r3, #1
 80118b0:	e01d      	b.n	80118ee <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80118b8:	b2db      	uxtb	r3, r3
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d106      	bne.n	80118cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	2200      	movs	r2, #0
 80118c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80118c6:	6878      	ldr	r0, [r7, #4]
 80118c8:	f7fb fecc 	bl	800d664 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	2202      	movs	r2, #2
 80118d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681a      	ldr	r2, [r3, #0]
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	3304      	adds	r3, #4
 80118dc:	4619      	mov	r1, r3
 80118de:	4610      	mov	r0, r2
 80118e0:	f000 fe96 	bl	8012610 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	2201      	movs	r2, #1
 80118e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80118ec:	2300      	movs	r3, #0
}
 80118ee:	4618      	mov	r0, r3
 80118f0:	3708      	adds	r7, #8
 80118f2:	46bd      	mov	sp, r7
 80118f4:	bd80      	pop	{r7, pc}

080118f6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80118f6:	b480      	push	{r7}
 80118f8:	b085      	sub	sp, #20
 80118fa:	af00      	add	r7, sp, #0
 80118fc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	68da      	ldr	r2, [r3, #12]
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	681b      	ldr	r3, [r3, #0]
 8011908:	f042 0201 	orr.w	r2, r2, #1
 801190c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	689b      	ldr	r3, [r3, #8]
 8011914:	f003 0307 	and.w	r3, r3, #7
 8011918:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801191a:	68fb      	ldr	r3, [r7, #12]
 801191c:	2b06      	cmp	r3, #6
 801191e:	d007      	beq.n	8011930 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	681a      	ldr	r2, [r3, #0]
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	681b      	ldr	r3, [r3, #0]
 801192a:	f042 0201 	orr.w	r2, r2, #1
 801192e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011930:	2300      	movs	r3, #0
}
 8011932:	4618      	mov	r0, r3
 8011934:	3714      	adds	r7, #20
 8011936:	46bd      	mov	sp, r7
 8011938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193c:	4770      	bx	lr

0801193e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 801193e:	b480      	push	{r7}
 8011940:	b083      	sub	sp, #12
 8011942:	af00      	add	r7, sp, #0
 8011944:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	68da      	ldr	r2, [r3, #12]
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	f022 0201 	bic.w	r2, r2, #1
 8011954:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	6a1a      	ldr	r2, [r3, #32]
 801195c:	f241 1311 	movw	r3, #4369	; 0x1111
 8011960:	4013      	ands	r3, r2
 8011962:	2b00      	cmp	r3, #0
 8011964:	d10f      	bne.n	8011986 <HAL_TIM_Base_Stop_IT+0x48>
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	681b      	ldr	r3, [r3, #0]
 801196a:	6a1a      	ldr	r2, [r3, #32]
 801196c:	f240 4344 	movw	r3, #1092	; 0x444
 8011970:	4013      	ands	r3, r2
 8011972:	2b00      	cmp	r3, #0
 8011974:	d107      	bne.n	8011986 <HAL_TIM_Base_Stop_IT+0x48>
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	681a      	ldr	r2, [r3, #0]
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	681b      	ldr	r3, [r3, #0]
 8011980:	f022 0201 	bic.w	r2, r2, #1
 8011984:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011986:	2300      	movs	r3, #0
}
 8011988:	4618      	mov	r0, r3
 801198a:	370c      	adds	r7, #12
 801198c:	46bd      	mov	sp, r7
 801198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011992:	4770      	bx	lr

08011994 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b082      	sub	sp, #8
 8011998:	af00      	add	r7, sp, #0
 801199a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d101      	bne.n	80119a6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80119a2:	2301      	movs	r3, #1
 80119a4:	e01d      	b.n	80119e2 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80119ac:	b2db      	uxtb	r3, r3
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d106      	bne.n	80119c0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	2200      	movs	r2, #0
 80119b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80119ba:	6878      	ldr	r0, [r7, #4]
 80119bc:	f000 f815 	bl	80119ea <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	2202      	movs	r2, #2
 80119c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	681a      	ldr	r2, [r3, #0]
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	3304      	adds	r3, #4
 80119d0:	4619      	mov	r1, r3
 80119d2:	4610      	mov	r0, r2
 80119d4:	f000 fe1c 	bl	8012610 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	2201      	movs	r2, #1
 80119dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80119e0:	2300      	movs	r3, #0
}
 80119e2:	4618      	mov	r0, r3
 80119e4:	3708      	adds	r7, #8
 80119e6:	46bd      	mov	sp, r7
 80119e8:	bd80      	pop	{r7, pc}

080119ea <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80119ea:	b480      	push	{r7}
 80119ec:	b083      	sub	sp, #12
 80119ee:	af00      	add	r7, sp, #0
 80119f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80119f2:	bf00      	nop
 80119f4:	370c      	adds	r7, #12
 80119f6:	46bd      	mov	sp, r7
 80119f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119fc:	4770      	bx	lr
	...

08011a00 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011a00:	b580      	push	{r7, lr}
 8011a02:	b084      	sub	sp, #16
 8011a04:	af00      	add	r7, sp, #0
 8011a06:	6078      	str	r0, [r7, #4]
 8011a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8011a0a:	683b      	ldr	r3, [r7, #0]
 8011a0c:	2b0c      	cmp	r3, #12
 8011a0e:	d841      	bhi.n	8011a94 <HAL_TIM_OC_Start_IT+0x94>
 8011a10:	a201      	add	r2, pc, #4	; (adr r2, 8011a18 <HAL_TIM_OC_Start_IT+0x18>)
 8011a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011a16:	bf00      	nop
 8011a18:	08011a4d 	.word	0x08011a4d
 8011a1c:	08011a95 	.word	0x08011a95
 8011a20:	08011a95 	.word	0x08011a95
 8011a24:	08011a95 	.word	0x08011a95
 8011a28:	08011a5f 	.word	0x08011a5f
 8011a2c:	08011a95 	.word	0x08011a95
 8011a30:	08011a95 	.word	0x08011a95
 8011a34:	08011a95 	.word	0x08011a95
 8011a38:	08011a71 	.word	0x08011a71
 8011a3c:	08011a95 	.word	0x08011a95
 8011a40:	08011a95 	.word	0x08011a95
 8011a44:	08011a95 	.word	0x08011a95
 8011a48:	08011a83 	.word	0x08011a83
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	68da      	ldr	r2, [r3, #12]
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	681b      	ldr	r3, [r3, #0]
 8011a56:	f042 0202 	orr.w	r2, r2, #2
 8011a5a:	60da      	str	r2, [r3, #12]
      break;
 8011a5c:	e01b      	b.n	8011a96 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	68da      	ldr	r2, [r3, #12]
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	f042 0204 	orr.w	r2, r2, #4
 8011a6c:	60da      	str	r2, [r3, #12]
      break;
 8011a6e:	e012      	b.n	8011a96 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	681b      	ldr	r3, [r3, #0]
 8011a74:	68da      	ldr	r2, [r3, #12]
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	681b      	ldr	r3, [r3, #0]
 8011a7a:	f042 0208 	orr.w	r2, r2, #8
 8011a7e:	60da      	str	r2, [r3, #12]
      break;
 8011a80:	e009      	b.n	8011a96 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	681b      	ldr	r3, [r3, #0]
 8011a86:	68da      	ldr	r2, [r3, #12]
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	f042 0210 	orr.w	r2, r2, #16
 8011a90:	60da      	str	r2, [r3, #12]
      break;
 8011a92:	e000      	b.n	8011a96 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8011a94:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	681b      	ldr	r3, [r3, #0]
 8011a9a:	2201      	movs	r2, #1
 8011a9c:	6839      	ldr	r1, [r7, #0]
 8011a9e:	4618      	mov	r0, r3
 8011aa0:	f001 f8a0 	bl	8012be4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	681b      	ldr	r3, [r3, #0]
 8011aa8:	4a15      	ldr	r2, [pc, #84]	; (8011b00 <HAL_TIM_OC_Start_IT+0x100>)
 8011aaa:	4293      	cmp	r3, r2
 8011aac:	d004      	beq.n	8011ab8 <HAL_TIM_OC_Start_IT+0xb8>
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	4a14      	ldr	r2, [pc, #80]	; (8011b04 <HAL_TIM_OC_Start_IT+0x104>)
 8011ab4:	4293      	cmp	r3, r2
 8011ab6:	d101      	bne.n	8011abc <HAL_TIM_OC_Start_IT+0xbc>
 8011ab8:	2301      	movs	r3, #1
 8011aba:	e000      	b.n	8011abe <HAL_TIM_OC_Start_IT+0xbe>
 8011abc:	2300      	movs	r3, #0
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d007      	beq.n	8011ad2 <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	681b      	ldr	r3, [r3, #0]
 8011acc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8011ad0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	681b      	ldr	r3, [r3, #0]
 8011ad6:	689b      	ldr	r3, [r3, #8]
 8011ad8:	f003 0307 	and.w	r3, r3, #7
 8011adc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	2b06      	cmp	r3, #6
 8011ae2:	d007      	beq.n	8011af4 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	681a      	ldr	r2, [r3, #0]
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	681b      	ldr	r3, [r3, #0]
 8011aee:	f042 0201 	orr.w	r2, r2, #1
 8011af2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011af4:	2300      	movs	r3, #0
}
 8011af6:	4618      	mov	r0, r3
 8011af8:	3710      	adds	r7, #16
 8011afa:	46bd      	mov	sp, r7
 8011afc:	bd80      	pop	{r7, pc}
 8011afe:	bf00      	nop
 8011b00:	40010000 	.word	0x40010000
 8011b04:	40010400 	.word	0x40010400

08011b08 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011b08:	b580      	push	{r7, lr}
 8011b0a:	b082      	sub	sp, #8
 8011b0c:	af00      	add	r7, sp, #0
 8011b0e:	6078      	str	r0, [r7, #4]
 8011b10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8011b12:	683b      	ldr	r3, [r7, #0]
 8011b14:	2b0c      	cmp	r3, #12
 8011b16:	d841      	bhi.n	8011b9c <HAL_TIM_OC_Stop_IT+0x94>
 8011b18:	a201      	add	r2, pc, #4	; (adr r2, 8011b20 <HAL_TIM_OC_Stop_IT+0x18>)
 8011b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b1e:	bf00      	nop
 8011b20:	08011b55 	.word	0x08011b55
 8011b24:	08011b9d 	.word	0x08011b9d
 8011b28:	08011b9d 	.word	0x08011b9d
 8011b2c:	08011b9d 	.word	0x08011b9d
 8011b30:	08011b67 	.word	0x08011b67
 8011b34:	08011b9d 	.word	0x08011b9d
 8011b38:	08011b9d 	.word	0x08011b9d
 8011b3c:	08011b9d 	.word	0x08011b9d
 8011b40:	08011b79 	.word	0x08011b79
 8011b44:	08011b9d 	.word	0x08011b9d
 8011b48:	08011b9d 	.word	0x08011b9d
 8011b4c:	08011b9d 	.word	0x08011b9d
 8011b50:	08011b8b 	.word	0x08011b8b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	681b      	ldr	r3, [r3, #0]
 8011b58:	68da      	ldr	r2, [r3, #12]
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	f022 0202 	bic.w	r2, r2, #2
 8011b62:	60da      	str	r2, [r3, #12]
      break;
 8011b64:	e01b      	b.n	8011b9e <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	68da      	ldr	r2, [r3, #12]
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	f022 0204 	bic.w	r2, r2, #4
 8011b74:	60da      	str	r2, [r3, #12]
      break;
 8011b76:	e012      	b.n	8011b9e <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	681b      	ldr	r3, [r3, #0]
 8011b7c:	68da      	ldr	r2, [r3, #12]
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	f022 0208 	bic.w	r2, r2, #8
 8011b86:	60da      	str	r2, [r3, #12]
      break;
 8011b88:	e009      	b.n	8011b9e <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	68da      	ldr	r2, [r3, #12]
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	f022 0210 	bic.w	r2, r2, #16
 8011b98:	60da      	str	r2, [r3, #12]
      break;
 8011b9a:	e000      	b.n	8011b9e <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8011b9c:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	2200      	movs	r2, #0
 8011ba4:	6839      	ldr	r1, [r7, #0]
 8011ba6:	4618      	mov	r0, r3
 8011ba8:	f001 f81c 	bl	8012be4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	681b      	ldr	r3, [r3, #0]
 8011bb0:	4a20      	ldr	r2, [pc, #128]	; (8011c34 <HAL_TIM_OC_Stop_IT+0x12c>)
 8011bb2:	4293      	cmp	r3, r2
 8011bb4:	d004      	beq.n	8011bc0 <HAL_TIM_OC_Stop_IT+0xb8>
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	4a1f      	ldr	r2, [pc, #124]	; (8011c38 <HAL_TIM_OC_Stop_IT+0x130>)
 8011bbc:	4293      	cmp	r3, r2
 8011bbe:	d101      	bne.n	8011bc4 <HAL_TIM_OC_Stop_IT+0xbc>
 8011bc0:	2301      	movs	r3, #1
 8011bc2:	e000      	b.n	8011bc6 <HAL_TIM_OC_Stop_IT+0xbe>
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d017      	beq.n	8011bfa <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	681b      	ldr	r3, [r3, #0]
 8011bce:	6a1a      	ldr	r2, [r3, #32]
 8011bd0:	f241 1311 	movw	r3, #4369	; 0x1111
 8011bd4:	4013      	ands	r3, r2
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d10f      	bne.n	8011bfa <HAL_TIM_OC_Stop_IT+0xf2>
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	681b      	ldr	r3, [r3, #0]
 8011bde:	6a1a      	ldr	r2, [r3, #32]
 8011be0:	f240 4344 	movw	r3, #1092	; 0x444
 8011be4:	4013      	ands	r3, r2
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d107      	bne.n	8011bfa <HAL_TIM_OC_Stop_IT+0xf2>
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	681b      	ldr	r3, [r3, #0]
 8011bee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011bf8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	6a1a      	ldr	r2, [r3, #32]
 8011c00:	f241 1311 	movw	r3, #4369	; 0x1111
 8011c04:	4013      	ands	r3, r2
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d10f      	bne.n	8011c2a <HAL_TIM_OC_Stop_IT+0x122>
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	6a1a      	ldr	r2, [r3, #32]
 8011c10:	f240 4344 	movw	r3, #1092	; 0x444
 8011c14:	4013      	ands	r3, r2
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d107      	bne.n	8011c2a <HAL_TIM_OC_Stop_IT+0x122>
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	681a      	ldr	r2, [r3, #0]
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	f022 0201 	bic.w	r2, r2, #1
 8011c28:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011c2a:	2300      	movs	r3, #0
}
 8011c2c:	4618      	mov	r0, r3
 8011c2e:	3708      	adds	r7, #8
 8011c30:	46bd      	mov	sp, r7
 8011c32:	bd80      	pop	{r7, pc}
 8011c34:	40010000 	.word	0x40010000
 8011c38:	40010400 	.word	0x40010400

08011c3c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b082      	sub	sp, #8
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d101      	bne.n	8011c4e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8011c4a:	2301      	movs	r3, #1
 8011c4c:	e01d      	b.n	8011c8a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011c54:	b2db      	uxtb	r3, r3
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d106      	bne.n	8011c68 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	2200      	movs	r2, #0
 8011c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011c62:	6878      	ldr	r0, [r7, #4]
 8011c64:	f000 f815 	bl	8011c92 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	2202      	movs	r2, #2
 8011c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	681a      	ldr	r2, [r3, #0]
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	3304      	adds	r3, #4
 8011c78:	4619      	mov	r1, r3
 8011c7a:	4610      	mov	r0, r2
 8011c7c:	f000 fcc8 	bl	8012610 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	2201      	movs	r2, #1
 8011c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8011c88:	2300      	movs	r3, #0
}
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	3708      	adds	r7, #8
 8011c8e:	46bd      	mov	sp, r7
 8011c90:	bd80      	pop	{r7, pc}

08011c92 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8011c92:	b480      	push	{r7}
 8011c94:	b083      	sub	sp, #12
 8011c96:	af00      	add	r7, sp, #0
 8011c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8011c9a:	bf00      	nop
 8011c9c:	370c      	adds	r7, #12
 8011c9e:	46bd      	mov	sp, r7
 8011ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ca4:	4770      	bx	lr
	...

08011ca8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011ca8:	b580      	push	{r7, lr}
 8011caa:	b084      	sub	sp, #16
 8011cac:	af00      	add	r7, sp, #0
 8011cae:	6078      	str	r0, [r7, #4]
 8011cb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	681b      	ldr	r3, [r3, #0]
 8011cb6:	2201      	movs	r2, #1
 8011cb8:	6839      	ldr	r1, [r7, #0]
 8011cba:	4618      	mov	r0, r3
 8011cbc:	f000 ff92 	bl	8012be4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	4a15      	ldr	r2, [pc, #84]	; (8011d1c <HAL_TIM_PWM_Start+0x74>)
 8011cc6:	4293      	cmp	r3, r2
 8011cc8:	d004      	beq.n	8011cd4 <HAL_TIM_PWM_Start+0x2c>
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	681b      	ldr	r3, [r3, #0]
 8011cce:	4a14      	ldr	r2, [pc, #80]	; (8011d20 <HAL_TIM_PWM_Start+0x78>)
 8011cd0:	4293      	cmp	r3, r2
 8011cd2:	d101      	bne.n	8011cd8 <HAL_TIM_PWM_Start+0x30>
 8011cd4:	2301      	movs	r3, #1
 8011cd6:	e000      	b.n	8011cda <HAL_TIM_PWM_Start+0x32>
 8011cd8:	2300      	movs	r3, #0
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	d007      	beq.n	8011cee <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	681b      	ldr	r3, [r3, #0]
 8011ce2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8011cec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	689b      	ldr	r3, [r3, #8]
 8011cf4:	f003 0307 	and.w	r3, r3, #7
 8011cf8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	2b06      	cmp	r3, #6
 8011cfe:	d007      	beq.n	8011d10 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	681b      	ldr	r3, [r3, #0]
 8011d04:	681a      	ldr	r2, [r3, #0]
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	681b      	ldr	r3, [r3, #0]
 8011d0a:	f042 0201 	orr.w	r2, r2, #1
 8011d0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011d10:	2300      	movs	r3, #0
}
 8011d12:	4618      	mov	r0, r3
 8011d14:	3710      	adds	r7, #16
 8011d16:	46bd      	mov	sp, r7
 8011d18:	bd80      	pop	{r7, pc}
 8011d1a:	bf00      	nop
 8011d1c:	40010000 	.word	0x40010000
 8011d20:	40010400 	.word	0x40010400

08011d24 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011d24:	b580      	push	{r7, lr}
 8011d26:	b082      	sub	sp, #8
 8011d28:	af00      	add	r7, sp, #0
 8011d2a:	6078      	str	r0, [r7, #4]
 8011d2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	681b      	ldr	r3, [r3, #0]
 8011d32:	2200      	movs	r2, #0
 8011d34:	6839      	ldr	r1, [r7, #0]
 8011d36:	4618      	mov	r0, r3
 8011d38:	f000 ff54 	bl	8012be4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	4a22      	ldr	r2, [pc, #136]	; (8011dcc <HAL_TIM_PWM_Stop+0xa8>)
 8011d42:	4293      	cmp	r3, r2
 8011d44:	d004      	beq.n	8011d50 <HAL_TIM_PWM_Stop+0x2c>
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	4a21      	ldr	r2, [pc, #132]	; (8011dd0 <HAL_TIM_PWM_Stop+0xac>)
 8011d4c:	4293      	cmp	r3, r2
 8011d4e:	d101      	bne.n	8011d54 <HAL_TIM_PWM_Stop+0x30>
 8011d50:	2301      	movs	r3, #1
 8011d52:	e000      	b.n	8011d56 <HAL_TIM_PWM_Stop+0x32>
 8011d54:	2300      	movs	r3, #0
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d017      	beq.n	8011d8a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	6a1a      	ldr	r2, [r3, #32]
 8011d60:	f241 1311 	movw	r3, #4369	; 0x1111
 8011d64:	4013      	ands	r3, r2
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	d10f      	bne.n	8011d8a <HAL_TIM_PWM_Stop+0x66>
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	681b      	ldr	r3, [r3, #0]
 8011d6e:	6a1a      	ldr	r2, [r3, #32]
 8011d70:	f240 4344 	movw	r3, #1092	; 0x444
 8011d74:	4013      	ands	r3, r2
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d107      	bne.n	8011d8a <HAL_TIM_PWM_Stop+0x66>
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011d88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	6a1a      	ldr	r2, [r3, #32]
 8011d90:	f241 1311 	movw	r3, #4369	; 0x1111
 8011d94:	4013      	ands	r3, r2
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d10f      	bne.n	8011dba <HAL_TIM_PWM_Stop+0x96>
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	6a1a      	ldr	r2, [r3, #32]
 8011da0:	f240 4344 	movw	r3, #1092	; 0x444
 8011da4:	4013      	ands	r3, r2
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d107      	bne.n	8011dba <HAL_TIM_PWM_Stop+0x96>
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	681a      	ldr	r2, [r3, #0]
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	f022 0201 	bic.w	r2, r2, #1
 8011db8:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	2201      	movs	r2, #1
 8011dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8011dc2:	2300      	movs	r3, #0
}
 8011dc4:	4618      	mov	r0, r3
 8011dc6:	3708      	adds	r7, #8
 8011dc8:	46bd      	mov	sp, r7
 8011dca:	bd80      	pop	{r7, pc}
 8011dcc:	40010000 	.word	0x40010000
 8011dd0:	40010400 	.word	0x40010400

08011dd4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8011dd4:	b580      	push	{r7, lr}
 8011dd6:	b086      	sub	sp, #24
 8011dd8:	af00      	add	r7, sp, #0
 8011dda:	6078      	str	r0, [r7, #4]
 8011ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d101      	bne.n	8011de8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8011de4:	2301      	movs	r3, #1
 8011de6:	e083      	b.n	8011ef0 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011dee:	b2db      	uxtb	r3, r3
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d106      	bne.n	8011e02 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	2200      	movs	r2, #0
 8011df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8011dfc:	6878      	ldr	r0, [r7, #4]
 8011dfe:	f7fb fcc9 	bl	800d794 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011e02:	687b      	ldr	r3, [r7, #4]
 8011e04:	2202      	movs	r2, #2
 8011e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	689b      	ldr	r3, [r3, #8]
 8011e10:	687a      	ldr	r2, [r7, #4]
 8011e12:	6812      	ldr	r2, [r2, #0]
 8011e14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011e18:	f023 0307 	bic.w	r3, r3, #7
 8011e1c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	681a      	ldr	r2, [r3, #0]
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	3304      	adds	r3, #4
 8011e26:	4619      	mov	r1, r3
 8011e28:	4610      	mov	r0, r2
 8011e2a:	f000 fbf1 	bl	8012610 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	681b      	ldr	r3, [r3, #0]
 8011e32:	689b      	ldr	r3, [r3, #8]
 8011e34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	699b      	ldr	r3, [r3, #24]
 8011e3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	6a1b      	ldr	r3, [r3, #32]
 8011e44:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8011e46:	683b      	ldr	r3, [r7, #0]
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	697a      	ldr	r2, [r7, #20]
 8011e4c:	4313      	orrs	r3, r2
 8011e4e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8011e50:	693b      	ldr	r3, [r7, #16]
 8011e52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011e56:	f023 0303 	bic.w	r3, r3, #3
 8011e5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8011e5c:	683b      	ldr	r3, [r7, #0]
 8011e5e:	689a      	ldr	r2, [r3, #8]
 8011e60:	683b      	ldr	r3, [r7, #0]
 8011e62:	699b      	ldr	r3, [r3, #24]
 8011e64:	021b      	lsls	r3, r3, #8
 8011e66:	4313      	orrs	r3, r2
 8011e68:	693a      	ldr	r2, [r7, #16]
 8011e6a:	4313      	orrs	r3, r2
 8011e6c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8011e6e:	693b      	ldr	r3, [r7, #16]
 8011e70:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8011e74:	f023 030c 	bic.w	r3, r3, #12
 8011e78:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8011e7a:	693b      	ldr	r3, [r7, #16]
 8011e7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8011e80:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8011e84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8011e86:	683b      	ldr	r3, [r7, #0]
 8011e88:	68da      	ldr	r2, [r3, #12]
 8011e8a:	683b      	ldr	r3, [r7, #0]
 8011e8c:	69db      	ldr	r3, [r3, #28]
 8011e8e:	021b      	lsls	r3, r3, #8
 8011e90:	4313      	orrs	r3, r2
 8011e92:	693a      	ldr	r2, [r7, #16]
 8011e94:	4313      	orrs	r3, r2
 8011e96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8011e98:	683b      	ldr	r3, [r7, #0]
 8011e9a:	691b      	ldr	r3, [r3, #16]
 8011e9c:	011a      	lsls	r2, r3, #4
 8011e9e:	683b      	ldr	r3, [r7, #0]
 8011ea0:	6a1b      	ldr	r3, [r3, #32]
 8011ea2:	031b      	lsls	r3, r3, #12
 8011ea4:	4313      	orrs	r3, r2
 8011ea6:	693a      	ldr	r2, [r7, #16]
 8011ea8:	4313      	orrs	r3, r2
 8011eaa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8011eac:	68fb      	ldr	r3, [r7, #12]
 8011eae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8011eb2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8011eba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8011ebc:	683b      	ldr	r3, [r7, #0]
 8011ebe:	685a      	ldr	r2, [r3, #4]
 8011ec0:	683b      	ldr	r3, [r7, #0]
 8011ec2:	695b      	ldr	r3, [r3, #20]
 8011ec4:	011b      	lsls	r3, r3, #4
 8011ec6:	4313      	orrs	r3, r2
 8011ec8:	68fa      	ldr	r2, [r7, #12]
 8011eca:	4313      	orrs	r3, r2
 8011ecc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	697a      	ldr	r2, [r7, #20]
 8011ed4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	693a      	ldr	r2, [r7, #16]
 8011edc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	68fa      	ldr	r2, [r7, #12]
 8011ee4:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	2201      	movs	r2, #1
 8011eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8011eee:	2300      	movs	r3, #0
}
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	3718      	adds	r7, #24
 8011ef4:	46bd      	mov	sp, r7
 8011ef6:	bd80      	pop	{r7, pc}

08011ef8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011ef8:	b580      	push	{r7, lr}
 8011efa:	b082      	sub	sp, #8
 8011efc:	af00      	add	r7, sp, #0
 8011efe:	6078      	str	r0, [r7, #4]
 8011f00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8011f02:	683b      	ldr	r3, [r7, #0]
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d002      	beq.n	8011f0e <HAL_TIM_Encoder_Start+0x16>
 8011f08:	2b04      	cmp	r3, #4
 8011f0a:	d008      	beq.n	8011f1e <HAL_TIM_Encoder_Start+0x26>
 8011f0c:	e00f      	b.n	8011f2e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	2201      	movs	r2, #1
 8011f14:	2100      	movs	r1, #0
 8011f16:	4618      	mov	r0, r3
 8011f18:	f000 fe64 	bl	8012be4 <TIM_CCxChannelCmd>
      break;
 8011f1c:	e016      	b.n	8011f4c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	681b      	ldr	r3, [r3, #0]
 8011f22:	2201      	movs	r2, #1
 8011f24:	2104      	movs	r1, #4
 8011f26:	4618      	mov	r0, r3
 8011f28:	f000 fe5c 	bl	8012be4 <TIM_CCxChannelCmd>
      break;
 8011f2c:	e00e      	b.n	8011f4c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	2201      	movs	r2, #1
 8011f34:	2100      	movs	r1, #0
 8011f36:	4618      	mov	r0, r3
 8011f38:	f000 fe54 	bl	8012be4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	2201      	movs	r2, #1
 8011f42:	2104      	movs	r1, #4
 8011f44:	4618      	mov	r0, r3
 8011f46:	f000 fe4d 	bl	8012be4 <TIM_CCxChannelCmd>
      break;
 8011f4a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	681a      	ldr	r2, [r3, #0]
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	f042 0201 	orr.w	r2, r2, #1
 8011f5a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011f5c:	2300      	movs	r3, #0
}
 8011f5e:	4618      	mov	r0, r3
 8011f60:	3708      	adds	r7, #8
 8011f62:	46bd      	mov	sp, r7
 8011f64:	bd80      	pop	{r7, pc}

08011f66 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011f66:	b580      	push	{r7, lr}
 8011f68:	b082      	sub	sp, #8
 8011f6a:	af00      	add	r7, sp, #0
 8011f6c:	6078      	str	r0, [r7, #4]
 8011f6e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8011f70:	683b      	ldr	r3, [r7, #0]
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d002      	beq.n	8011f7c <HAL_TIM_Encoder_Stop+0x16>
 8011f76:	2b04      	cmp	r3, #4
 8011f78:	d008      	beq.n	8011f8c <HAL_TIM_Encoder_Stop+0x26>
 8011f7a:	e00f      	b.n	8011f9c <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	681b      	ldr	r3, [r3, #0]
 8011f80:	2200      	movs	r2, #0
 8011f82:	2100      	movs	r1, #0
 8011f84:	4618      	mov	r0, r3
 8011f86:	f000 fe2d 	bl	8012be4 <TIM_CCxChannelCmd>
      break;
 8011f8a:	e016      	b.n	8011fba <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	681b      	ldr	r3, [r3, #0]
 8011f90:	2200      	movs	r2, #0
 8011f92:	2104      	movs	r1, #4
 8011f94:	4618      	mov	r0, r3
 8011f96:	f000 fe25 	bl	8012be4 <TIM_CCxChannelCmd>
      break;
 8011f9a:	e00e      	b.n	8011fba <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	681b      	ldr	r3, [r3, #0]
 8011fa0:	2200      	movs	r2, #0
 8011fa2:	2100      	movs	r1, #0
 8011fa4:	4618      	mov	r0, r3
 8011fa6:	f000 fe1d 	bl	8012be4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	2200      	movs	r2, #0
 8011fb0:	2104      	movs	r1, #4
 8011fb2:	4618      	mov	r0, r3
 8011fb4:	f000 fe16 	bl	8012be4 <TIM_CCxChannelCmd>
      break;
 8011fb8:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	681b      	ldr	r3, [r3, #0]
 8011fbe:	6a1a      	ldr	r2, [r3, #32]
 8011fc0:	f241 1311 	movw	r3, #4369	; 0x1111
 8011fc4:	4013      	ands	r3, r2
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d10f      	bne.n	8011fea <HAL_TIM_Encoder_Stop+0x84>
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	681b      	ldr	r3, [r3, #0]
 8011fce:	6a1a      	ldr	r2, [r3, #32]
 8011fd0:	f240 4344 	movw	r3, #1092	; 0x444
 8011fd4:	4013      	ands	r3, r2
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d107      	bne.n	8011fea <HAL_TIM_Encoder_Stop+0x84>
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	681a      	ldr	r2, [r3, #0]
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	f022 0201 	bic.w	r2, r2, #1
 8011fe8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011fea:	2300      	movs	r3, #0
}
 8011fec:	4618      	mov	r0, r3
 8011fee:	3708      	adds	r7, #8
 8011ff0:	46bd      	mov	sp, r7
 8011ff2:	bd80      	pop	{r7, pc}

08011ff4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8011ff4:	b580      	push	{r7, lr}
 8011ff6:	b082      	sub	sp, #8
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	681b      	ldr	r3, [r3, #0]
 8012000:	691b      	ldr	r3, [r3, #16]
 8012002:	f003 0302 	and.w	r3, r3, #2
 8012006:	2b02      	cmp	r3, #2
 8012008:	d122      	bne.n	8012050 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	68db      	ldr	r3, [r3, #12]
 8012010:	f003 0302 	and.w	r3, r3, #2
 8012014:	2b02      	cmp	r3, #2
 8012016:	d11b      	bne.n	8012050 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	f06f 0202 	mvn.w	r2, #2
 8012020:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	2201      	movs	r2, #1
 8012026:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	699b      	ldr	r3, [r3, #24]
 801202e:	f003 0303 	and.w	r3, r3, #3
 8012032:	2b00      	cmp	r3, #0
 8012034:	d003      	beq.n	801203e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8012036:	6878      	ldr	r0, [r7, #4]
 8012038:	f000 facb 	bl	80125d2 <HAL_TIM_IC_CaptureCallback>
 801203c:	e005      	b.n	801204a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801203e:	6878      	ldr	r0, [r7, #4]
 8012040:	f000 fabd 	bl	80125be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012044:	6878      	ldr	r0, [r7, #4]
 8012046:	f000 face 	bl	80125e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	2200      	movs	r2, #0
 801204e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	691b      	ldr	r3, [r3, #16]
 8012056:	f003 0304 	and.w	r3, r3, #4
 801205a:	2b04      	cmp	r3, #4
 801205c:	d122      	bne.n	80120a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	68db      	ldr	r3, [r3, #12]
 8012064:	f003 0304 	and.w	r3, r3, #4
 8012068:	2b04      	cmp	r3, #4
 801206a:	d11b      	bne.n	80120a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	f06f 0204 	mvn.w	r2, #4
 8012074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	2202      	movs	r2, #2
 801207a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	699b      	ldr	r3, [r3, #24]
 8012082:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012086:	2b00      	cmp	r3, #0
 8012088:	d003      	beq.n	8012092 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801208a:	6878      	ldr	r0, [r7, #4]
 801208c:	f000 faa1 	bl	80125d2 <HAL_TIM_IC_CaptureCallback>
 8012090:	e005      	b.n	801209e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012092:	6878      	ldr	r0, [r7, #4]
 8012094:	f000 fa93 	bl	80125be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012098:	6878      	ldr	r0, [r7, #4]
 801209a:	f000 faa4 	bl	80125e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	2200      	movs	r2, #0
 80120a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	691b      	ldr	r3, [r3, #16]
 80120aa:	f003 0308 	and.w	r3, r3, #8
 80120ae:	2b08      	cmp	r3, #8
 80120b0:	d122      	bne.n	80120f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	68db      	ldr	r3, [r3, #12]
 80120b8:	f003 0308 	and.w	r3, r3, #8
 80120bc:	2b08      	cmp	r3, #8
 80120be:	d11b      	bne.n	80120f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	f06f 0208 	mvn.w	r2, #8
 80120c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	2204      	movs	r2, #4
 80120ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	681b      	ldr	r3, [r3, #0]
 80120d4:	69db      	ldr	r3, [r3, #28]
 80120d6:	f003 0303 	and.w	r3, r3, #3
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d003      	beq.n	80120e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80120de:	6878      	ldr	r0, [r7, #4]
 80120e0:	f000 fa77 	bl	80125d2 <HAL_TIM_IC_CaptureCallback>
 80120e4:	e005      	b.n	80120f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80120e6:	6878      	ldr	r0, [r7, #4]
 80120e8:	f000 fa69 	bl	80125be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80120ec:	6878      	ldr	r0, [r7, #4]
 80120ee:	f000 fa7a 	bl	80125e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	2200      	movs	r2, #0
 80120f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	691b      	ldr	r3, [r3, #16]
 80120fe:	f003 0310 	and.w	r3, r3, #16
 8012102:	2b10      	cmp	r3, #16
 8012104:	d122      	bne.n	801214c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	68db      	ldr	r3, [r3, #12]
 801210c:	f003 0310 	and.w	r3, r3, #16
 8012110:	2b10      	cmp	r3, #16
 8012112:	d11b      	bne.n	801214c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	f06f 0210 	mvn.w	r2, #16
 801211c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	2208      	movs	r2, #8
 8012122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	69db      	ldr	r3, [r3, #28]
 801212a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801212e:	2b00      	cmp	r3, #0
 8012130:	d003      	beq.n	801213a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012132:	6878      	ldr	r0, [r7, #4]
 8012134:	f000 fa4d 	bl	80125d2 <HAL_TIM_IC_CaptureCallback>
 8012138:	e005      	b.n	8012146 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801213a:	6878      	ldr	r0, [r7, #4]
 801213c:	f000 fa3f 	bl	80125be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012140:	6878      	ldr	r0, [r7, #4]
 8012142:	f000 fa50 	bl	80125e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	2200      	movs	r2, #0
 801214a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	691b      	ldr	r3, [r3, #16]
 8012152:	f003 0301 	and.w	r3, r3, #1
 8012156:	2b01      	cmp	r3, #1
 8012158:	d10e      	bne.n	8012178 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	681b      	ldr	r3, [r3, #0]
 801215e:	68db      	ldr	r3, [r3, #12]
 8012160:	f003 0301 	and.w	r3, r3, #1
 8012164:	2b01      	cmp	r3, #1
 8012166:	d107      	bne.n	8012178 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	f06f 0201 	mvn.w	r2, #1
 8012170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8012172:	6878      	ldr	r0, [r7, #4]
 8012174:	f7f9 f932 	bl	800b3dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	681b      	ldr	r3, [r3, #0]
 801217c:	691b      	ldr	r3, [r3, #16]
 801217e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012182:	2b80      	cmp	r3, #128	; 0x80
 8012184:	d10e      	bne.n	80121a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	681b      	ldr	r3, [r3, #0]
 801218a:	68db      	ldr	r3, [r3, #12]
 801218c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012190:	2b80      	cmp	r3, #128	; 0x80
 8012192:	d107      	bne.n	80121a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	f06f 0280 	mvn.w	r2, #128	; 0x80
 801219c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801219e:	6878      	ldr	r0, [r7, #4]
 80121a0:	f000 fee8 	bl	8012f74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	691b      	ldr	r3, [r3, #16]
 80121aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80121ae:	2b40      	cmp	r3, #64	; 0x40
 80121b0:	d10e      	bne.n	80121d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	68db      	ldr	r3, [r3, #12]
 80121b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80121bc:	2b40      	cmp	r3, #64	; 0x40
 80121be:	d107      	bne.n	80121d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80121c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80121ca:	6878      	ldr	r0, [r7, #4]
 80121cc:	f000 fa15 	bl	80125fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	691b      	ldr	r3, [r3, #16]
 80121d6:	f003 0320 	and.w	r3, r3, #32
 80121da:	2b20      	cmp	r3, #32
 80121dc:	d10e      	bne.n	80121fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	681b      	ldr	r3, [r3, #0]
 80121e2:	68db      	ldr	r3, [r3, #12]
 80121e4:	f003 0320 	and.w	r3, r3, #32
 80121e8:	2b20      	cmp	r3, #32
 80121ea:	d107      	bne.n	80121fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	f06f 0220 	mvn.w	r2, #32
 80121f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80121f6:	6878      	ldr	r0, [r7, #4]
 80121f8:	f000 feb2 	bl	8012f60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80121fc:	bf00      	nop
 80121fe:	3708      	adds	r7, #8
 8012200:	46bd      	mov	sp, r7
 8012202:	bd80      	pop	{r7, pc}

08012204 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8012204:	b580      	push	{r7, lr}
 8012206:	b084      	sub	sp, #16
 8012208:	af00      	add	r7, sp, #0
 801220a:	60f8      	str	r0, [r7, #12]
 801220c:	60b9      	str	r1, [r7, #8]
 801220e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012210:	68fb      	ldr	r3, [r7, #12]
 8012212:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012216:	2b01      	cmp	r3, #1
 8012218:	d101      	bne.n	801221e <HAL_TIM_OC_ConfigChannel+0x1a>
 801221a:	2302      	movs	r3, #2
 801221c:	e04e      	b.n	80122bc <HAL_TIM_OC_ConfigChannel+0xb8>
 801221e:	68fb      	ldr	r3, [r7, #12]
 8012220:	2201      	movs	r2, #1
 8012222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012226:	68fb      	ldr	r3, [r7, #12]
 8012228:	2202      	movs	r2, #2
 801222a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	2b0c      	cmp	r3, #12
 8012232:	d839      	bhi.n	80122a8 <HAL_TIM_OC_ConfigChannel+0xa4>
 8012234:	a201      	add	r2, pc, #4	; (adr r2, 801223c <HAL_TIM_OC_ConfigChannel+0x38>)
 8012236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801223a:	bf00      	nop
 801223c:	08012271 	.word	0x08012271
 8012240:	080122a9 	.word	0x080122a9
 8012244:	080122a9 	.word	0x080122a9
 8012248:	080122a9 	.word	0x080122a9
 801224c:	0801227f 	.word	0x0801227f
 8012250:	080122a9 	.word	0x080122a9
 8012254:	080122a9 	.word	0x080122a9
 8012258:	080122a9 	.word	0x080122a9
 801225c:	0801228d 	.word	0x0801228d
 8012260:	080122a9 	.word	0x080122a9
 8012264:	080122a9 	.word	0x080122a9
 8012268:	080122a9 	.word	0x080122a9
 801226c:	0801229b 	.word	0x0801229b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012270:	68fb      	ldr	r3, [r7, #12]
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	68b9      	ldr	r1, [r7, #8]
 8012276:	4618      	mov	r0, r3
 8012278:	f000 fa6a 	bl	8012750 <TIM_OC1_SetConfig>
      break;
 801227c:	e015      	b.n	80122aa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801227e:	68fb      	ldr	r3, [r7, #12]
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	68b9      	ldr	r1, [r7, #8]
 8012284:	4618      	mov	r0, r3
 8012286:	f000 fad3 	bl	8012830 <TIM_OC2_SetConfig>
      break;
 801228a:	e00e      	b.n	80122aa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	68b9      	ldr	r1, [r7, #8]
 8012292:	4618      	mov	r0, r3
 8012294:	f000 fb42 	bl	801291c <TIM_OC3_SetConfig>
      break;
 8012298:	e007      	b.n	80122aa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	68b9      	ldr	r1, [r7, #8]
 80122a0:	4618      	mov	r0, r3
 80122a2:	f000 fbaf 	bl	8012a04 <TIM_OC4_SetConfig>
      break;
 80122a6:	e000      	b.n	80122aa <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80122a8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	2201      	movs	r2, #1
 80122ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80122b2:	68fb      	ldr	r3, [r7, #12]
 80122b4:	2200      	movs	r2, #0
 80122b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80122ba:	2300      	movs	r3, #0
}
 80122bc:	4618      	mov	r0, r3
 80122be:	3710      	adds	r7, #16
 80122c0:	46bd      	mov	sp, r7
 80122c2:	bd80      	pop	{r7, pc}

080122c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	b084      	sub	sp, #16
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	60f8      	str	r0, [r7, #12]
 80122cc:	60b9      	str	r1, [r7, #8]
 80122ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80122d6:	2b01      	cmp	r3, #1
 80122d8:	d101      	bne.n	80122de <HAL_TIM_PWM_ConfigChannel+0x1a>
 80122da:	2302      	movs	r3, #2
 80122dc:	e0b4      	b.n	8012448 <HAL_TIM_PWM_ConfigChannel+0x184>
 80122de:	68fb      	ldr	r3, [r7, #12]
 80122e0:	2201      	movs	r2, #1
 80122e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	2202      	movs	r2, #2
 80122ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	2b0c      	cmp	r3, #12
 80122f2:	f200 809f 	bhi.w	8012434 <HAL_TIM_PWM_ConfigChannel+0x170>
 80122f6:	a201      	add	r2, pc, #4	; (adr r2, 80122fc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80122f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122fc:	08012331 	.word	0x08012331
 8012300:	08012435 	.word	0x08012435
 8012304:	08012435 	.word	0x08012435
 8012308:	08012435 	.word	0x08012435
 801230c:	08012371 	.word	0x08012371
 8012310:	08012435 	.word	0x08012435
 8012314:	08012435 	.word	0x08012435
 8012318:	08012435 	.word	0x08012435
 801231c:	080123b3 	.word	0x080123b3
 8012320:	08012435 	.word	0x08012435
 8012324:	08012435 	.word	0x08012435
 8012328:	08012435 	.word	0x08012435
 801232c:	080123f3 	.word	0x080123f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012330:	68fb      	ldr	r3, [r7, #12]
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	68b9      	ldr	r1, [r7, #8]
 8012336:	4618      	mov	r0, r3
 8012338:	f000 fa0a 	bl	8012750 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	699a      	ldr	r2, [r3, #24]
 8012342:	68fb      	ldr	r3, [r7, #12]
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	f042 0208 	orr.w	r2, r2, #8
 801234a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	699a      	ldr	r2, [r3, #24]
 8012352:	68fb      	ldr	r3, [r7, #12]
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	f022 0204 	bic.w	r2, r2, #4
 801235a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	6999      	ldr	r1, [r3, #24]
 8012362:	68bb      	ldr	r3, [r7, #8]
 8012364:	691a      	ldr	r2, [r3, #16]
 8012366:	68fb      	ldr	r3, [r7, #12]
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	430a      	orrs	r2, r1
 801236c:	619a      	str	r2, [r3, #24]
      break;
 801236e:	e062      	b.n	8012436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	681b      	ldr	r3, [r3, #0]
 8012374:	68b9      	ldr	r1, [r7, #8]
 8012376:	4618      	mov	r0, r3
 8012378:	f000 fa5a 	bl	8012830 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801237c:	68fb      	ldr	r3, [r7, #12]
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	699a      	ldr	r2, [r3, #24]
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	681b      	ldr	r3, [r3, #0]
 8012386:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801238a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801238c:	68fb      	ldr	r3, [r7, #12]
 801238e:	681b      	ldr	r3, [r3, #0]
 8012390:	699a      	ldr	r2, [r3, #24]
 8012392:	68fb      	ldr	r3, [r7, #12]
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801239a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	6999      	ldr	r1, [r3, #24]
 80123a2:	68bb      	ldr	r3, [r7, #8]
 80123a4:	691b      	ldr	r3, [r3, #16]
 80123a6:	021a      	lsls	r2, r3, #8
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	430a      	orrs	r2, r1
 80123ae:	619a      	str	r2, [r3, #24]
      break;
 80123b0:	e041      	b.n	8012436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80123b2:	68fb      	ldr	r3, [r7, #12]
 80123b4:	681b      	ldr	r3, [r3, #0]
 80123b6:	68b9      	ldr	r1, [r7, #8]
 80123b8:	4618      	mov	r0, r3
 80123ba:	f000 faaf 	bl	801291c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	681b      	ldr	r3, [r3, #0]
 80123c2:	69da      	ldr	r2, [r3, #28]
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	f042 0208 	orr.w	r2, r2, #8
 80123cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80123ce:	68fb      	ldr	r3, [r7, #12]
 80123d0:	681b      	ldr	r3, [r3, #0]
 80123d2:	69da      	ldr	r2, [r3, #28]
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	f022 0204 	bic.w	r2, r2, #4
 80123dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80123de:	68fb      	ldr	r3, [r7, #12]
 80123e0:	681b      	ldr	r3, [r3, #0]
 80123e2:	69d9      	ldr	r1, [r3, #28]
 80123e4:	68bb      	ldr	r3, [r7, #8]
 80123e6:	691a      	ldr	r2, [r3, #16]
 80123e8:	68fb      	ldr	r3, [r7, #12]
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	430a      	orrs	r2, r1
 80123ee:	61da      	str	r2, [r3, #28]
      break;
 80123f0:	e021      	b.n	8012436 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80123f2:	68fb      	ldr	r3, [r7, #12]
 80123f4:	681b      	ldr	r3, [r3, #0]
 80123f6:	68b9      	ldr	r1, [r7, #8]
 80123f8:	4618      	mov	r0, r3
 80123fa:	f000 fb03 	bl	8012a04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80123fe:	68fb      	ldr	r3, [r7, #12]
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	69da      	ldr	r2, [r3, #28]
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801240c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	69da      	ldr	r2, [r3, #28]
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801241c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801241e:	68fb      	ldr	r3, [r7, #12]
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	69d9      	ldr	r1, [r3, #28]
 8012424:	68bb      	ldr	r3, [r7, #8]
 8012426:	691b      	ldr	r3, [r3, #16]
 8012428:	021a      	lsls	r2, r3, #8
 801242a:	68fb      	ldr	r3, [r7, #12]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	430a      	orrs	r2, r1
 8012430:	61da      	str	r2, [r3, #28]
      break;
 8012432:	e000      	b.n	8012436 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8012434:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8012436:	68fb      	ldr	r3, [r7, #12]
 8012438:	2201      	movs	r2, #1
 801243a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	2200      	movs	r2, #0
 8012442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8012446:	2300      	movs	r3, #0
}
 8012448:	4618      	mov	r0, r3
 801244a:	3710      	adds	r7, #16
 801244c:	46bd      	mov	sp, r7
 801244e:	bd80      	pop	{r7, pc}

08012450 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8012450:	b580      	push	{r7, lr}
 8012452:	b084      	sub	sp, #16
 8012454:	af00      	add	r7, sp, #0
 8012456:	6078      	str	r0, [r7, #4]
 8012458:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012460:	2b01      	cmp	r3, #1
 8012462:	d101      	bne.n	8012468 <HAL_TIM_ConfigClockSource+0x18>
 8012464:	2302      	movs	r3, #2
 8012466:	e0a6      	b.n	80125b6 <HAL_TIM_ConfigClockSource+0x166>
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	2201      	movs	r2, #1
 801246c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	2202      	movs	r2, #2
 8012474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	689b      	ldr	r3, [r3, #8]
 801247e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012480:	68fb      	ldr	r3, [r7, #12]
 8012482:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8012486:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012488:	68fb      	ldr	r3, [r7, #12]
 801248a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801248e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	68fa      	ldr	r2, [r7, #12]
 8012496:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012498:	683b      	ldr	r3, [r7, #0]
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	2b40      	cmp	r3, #64	; 0x40
 801249e:	d067      	beq.n	8012570 <HAL_TIM_ConfigClockSource+0x120>
 80124a0:	2b40      	cmp	r3, #64	; 0x40
 80124a2:	d80b      	bhi.n	80124bc <HAL_TIM_ConfigClockSource+0x6c>
 80124a4:	2b10      	cmp	r3, #16
 80124a6:	d073      	beq.n	8012590 <HAL_TIM_ConfigClockSource+0x140>
 80124a8:	2b10      	cmp	r3, #16
 80124aa:	d802      	bhi.n	80124b2 <HAL_TIM_ConfigClockSource+0x62>
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d06f      	beq.n	8012590 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80124b0:	e078      	b.n	80125a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80124b2:	2b20      	cmp	r3, #32
 80124b4:	d06c      	beq.n	8012590 <HAL_TIM_ConfigClockSource+0x140>
 80124b6:	2b30      	cmp	r3, #48	; 0x30
 80124b8:	d06a      	beq.n	8012590 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80124ba:	e073      	b.n	80125a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80124bc:	2b70      	cmp	r3, #112	; 0x70
 80124be:	d00d      	beq.n	80124dc <HAL_TIM_ConfigClockSource+0x8c>
 80124c0:	2b70      	cmp	r3, #112	; 0x70
 80124c2:	d804      	bhi.n	80124ce <HAL_TIM_ConfigClockSource+0x7e>
 80124c4:	2b50      	cmp	r3, #80	; 0x50
 80124c6:	d033      	beq.n	8012530 <HAL_TIM_ConfigClockSource+0xe0>
 80124c8:	2b60      	cmp	r3, #96	; 0x60
 80124ca:	d041      	beq.n	8012550 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80124cc:	e06a      	b.n	80125a4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80124ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80124d2:	d066      	beq.n	80125a2 <HAL_TIM_ConfigClockSource+0x152>
 80124d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80124d8:	d017      	beq.n	801250a <HAL_TIM_ConfigClockSource+0xba>
      break;
 80124da:	e063      	b.n	80125a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	6818      	ldr	r0, [r3, #0]
 80124e0:	683b      	ldr	r3, [r7, #0]
 80124e2:	6899      	ldr	r1, [r3, #8]
 80124e4:	683b      	ldr	r3, [r7, #0]
 80124e6:	685a      	ldr	r2, [r3, #4]
 80124e8:	683b      	ldr	r3, [r7, #0]
 80124ea:	68db      	ldr	r3, [r3, #12]
 80124ec:	f000 fb5a 	bl	8012ba4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	689b      	ldr	r3, [r3, #8]
 80124f6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80124f8:	68fb      	ldr	r3, [r7, #12]
 80124fa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80124fe:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	68fa      	ldr	r2, [r7, #12]
 8012506:	609a      	str	r2, [r3, #8]
      break;
 8012508:	e04c      	b.n	80125a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	6818      	ldr	r0, [r3, #0]
 801250e:	683b      	ldr	r3, [r7, #0]
 8012510:	6899      	ldr	r1, [r3, #8]
 8012512:	683b      	ldr	r3, [r7, #0]
 8012514:	685a      	ldr	r2, [r3, #4]
 8012516:	683b      	ldr	r3, [r7, #0]
 8012518:	68db      	ldr	r3, [r3, #12]
 801251a:	f000 fb43 	bl	8012ba4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	681b      	ldr	r3, [r3, #0]
 8012522:	689a      	ldr	r2, [r3, #8]
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801252c:	609a      	str	r2, [r3, #8]
      break;
 801252e:	e039      	b.n	80125a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	6818      	ldr	r0, [r3, #0]
 8012534:	683b      	ldr	r3, [r7, #0]
 8012536:	6859      	ldr	r1, [r3, #4]
 8012538:	683b      	ldr	r3, [r7, #0]
 801253a:	68db      	ldr	r3, [r3, #12]
 801253c:	461a      	mov	r2, r3
 801253e:	f000 fab7 	bl	8012ab0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	2150      	movs	r1, #80	; 0x50
 8012548:	4618      	mov	r0, r3
 801254a:	f000 fb10 	bl	8012b6e <TIM_ITRx_SetConfig>
      break;
 801254e:	e029      	b.n	80125a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	6818      	ldr	r0, [r3, #0]
 8012554:	683b      	ldr	r3, [r7, #0]
 8012556:	6859      	ldr	r1, [r3, #4]
 8012558:	683b      	ldr	r3, [r7, #0]
 801255a:	68db      	ldr	r3, [r3, #12]
 801255c:	461a      	mov	r2, r3
 801255e:	f000 fad6 	bl	8012b0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	2160      	movs	r1, #96	; 0x60
 8012568:	4618      	mov	r0, r3
 801256a:	f000 fb00 	bl	8012b6e <TIM_ITRx_SetConfig>
      break;
 801256e:	e019      	b.n	80125a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	6818      	ldr	r0, [r3, #0]
 8012574:	683b      	ldr	r3, [r7, #0]
 8012576:	6859      	ldr	r1, [r3, #4]
 8012578:	683b      	ldr	r3, [r7, #0]
 801257a:	68db      	ldr	r3, [r3, #12]
 801257c:	461a      	mov	r2, r3
 801257e:	f000 fa97 	bl	8012ab0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	2140      	movs	r1, #64	; 0x40
 8012588:	4618      	mov	r0, r3
 801258a:	f000 faf0 	bl	8012b6e <TIM_ITRx_SetConfig>
      break;
 801258e:	e009      	b.n	80125a4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	681a      	ldr	r2, [r3, #0]
 8012594:	683b      	ldr	r3, [r7, #0]
 8012596:	681b      	ldr	r3, [r3, #0]
 8012598:	4619      	mov	r1, r3
 801259a:	4610      	mov	r0, r2
 801259c:	f000 fae7 	bl	8012b6e <TIM_ITRx_SetConfig>
      break;
 80125a0:	e000      	b.n	80125a4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80125a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	2201      	movs	r2, #1
 80125a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	2200      	movs	r2, #0
 80125b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80125b4:	2300      	movs	r3, #0
}
 80125b6:	4618      	mov	r0, r3
 80125b8:	3710      	adds	r7, #16
 80125ba:	46bd      	mov	sp, r7
 80125bc:	bd80      	pop	{r7, pc}

080125be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80125be:	b480      	push	{r7}
 80125c0:	b083      	sub	sp, #12
 80125c2:	af00      	add	r7, sp, #0
 80125c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80125c6:	bf00      	nop
 80125c8:	370c      	adds	r7, #12
 80125ca:	46bd      	mov	sp, r7
 80125cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125d0:	4770      	bx	lr

080125d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80125d2:	b480      	push	{r7}
 80125d4:	b083      	sub	sp, #12
 80125d6:	af00      	add	r7, sp, #0
 80125d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80125da:	bf00      	nop
 80125dc:	370c      	adds	r7, #12
 80125de:	46bd      	mov	sp, r7
 80125e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125e4:	4770      	bx	lr

080125e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80125e6:	b480      	push	{r7}
 80125e8:	b083      	sub	sp, #12
 80125ea:	af00      	add	r7, sp, #0
 80125ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80125ee:	bf00      	nop
 80125f0:	370c      	adds	r7, #12
 80125f2:	46bd      	mov	sp, r7
 80125f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125f8:	4770      	bx	lr

080125fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80125fa:	b480      	push	{r7}
 80125fc:	b083      	sub	sp, #12
 80125fe:	af00      	add	r7, sp, #0
 8012600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012602:	bf00      	nop
 8012604:	370c      	adds	r7, #12
 8012606:	46bd      	mov	sp, r7
 8012608:	f85d 7b04 	ldr.w	r7, [sp], #4
 801260c:	4770      	bx	lr
	...

08012610 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8012610:	b480      	push	{r7}
 8012612:	b085      	sub	sp, #20
 8012614:	af00      	add	r7, sp, #0
 8012616:	6078      	str	r0, [r7, #4]
 8012618:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	4a40      	ldr	r2, [pc, #256]	; (8012724 <TIM_Base_SetConfig+0x114>)
 8012624:	4293      	cmp	r3, r2
 8012626:	d013      	beq.n	8012650 <TIM_Base_SetConfig+0x40>
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801262e:	d00f      	beq.n	8012650 <TIM_Base_SetConfig+0x40>
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	4a3d      	ldr	r2, [pc, #244]	; (8012728 <TIM_Base_SetConfig+0x118>)
 8012634:	4293      	cmp	r3, r2
 8012636:	d00b      	beq.n	8012650 <TIM_Base_SetConfig+0x40>
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	4a3c      	ldr	r2, [pc, #240]	; (801272c <TIM_Base_SetConfig+0x11c>)
 801263c:	4293      	cmp	r3, r2
 801263e:	d007      	beq.n	8012650 <TIM_Base_SetConfig+0x40>
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	4a3b      	ldr	r2, [pc, #236]	; (8012730 <TIM_Base_SetConfig+0x120>)
 8012644:	4293      	cmp	r3, r2
 8012646:	d003      	beq.n	8012650 <TIM_Base_SetConfig+0x40>
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	4a3a      	ldr	r2, [pc, #232]	; (8012734 <TIM_Base_SetConfig+0x124>)
 801264c:	4293      	cmp	r3, r2
 801264e:	d108      	bne.n	8012662 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012650:	68fb      	ldr	r3, [r7, #12]
 8012652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012656:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012658:	683b      	ldr	r3, [r7, #0]
 801265a:	685b      	ldr	r3, [r3, #4]
 801265c:	68fa      	ldr	r2, [r7, #12]
 801265e:	4313      	orrs	r3, r2
 8012660:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	4a2f      	ldr	r2, [pc, #188]	; (8012724 <TIM_Base_SetConfig+0x114>)
 8012666:	4293      	cmp	r3, r2
 8012668:	d02b      	beq.n	80126c2 <TIM_Base_SetConfig+0xb2>
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012670:	d027      	beq.n	80126c2 <TIM_Base_SetConfig+0xb2>
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	4a2c      	ldr	r2, [pc, #176]	; (8012728 <TIM_Base_SetConfig+0x118>)
 8012676:	4293      	cmp	r3, r2
 8012678:	d023      	beq.n	80126c2 <TIM_Base_SetConfig+0xb2>
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	4a2b      	ldr	r2, [pc, #172]	; (801272c <TIM_Base_SetConfig+0x11c>)
 801267e:	4293      	cmp	r3, r2
 8012680:	d01f      	beq.n	80126c2 <TIM_Base_SetConfig+0xb2>
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	4a2a      	ldr	r2, [pc, #168]	; (8012730 <TIM_Base_SetConfig+0x120>)
 8012686:	4293      	cmp	r3, r2
 8012688:	d01b      	beq.n	80126c2 <TIM_Base_SetConfig+0xb2>
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	4a29      	ldr	r2, [pc, #164]	; (8012734 <TIM_Base_SetConfig+0x124>)
 801268e:	4293      	cmp	r3, r2
 8012690:	d017      	beq.n	80126c2 <TIM_Base_SetConfig+0xb2>
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	4a28      	ldr	r2, [pc, #160]	; (8012738 <TIM_Base_SetConfig+0x128>)
 8012696:	4293      	cmp	r3, r2
 8012698:	d013      	beq.n	80126c2 <TIM_Base_SetConfig+0xb2>
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	4a27      	ldr	r2, [pc, #156]	; (801273c <TIM_Base_SetConfig+0x12c>)
 801269e:	4293      	cmp	r3, r2
 80126a0:	d00f      	beq.n	80126c2 <TIM_Base_SetConfig+0xb2>
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	4a26      	ldr	r2, [pc, #152]	; (8012740 <TIM_Base_SetConfig+0x130>)
 80126a6:	4293      	cmp	r3, r2
 80126a8:	d00b      	beq.n	80126c2 <TIM_Base_SetConfig+0xb2>
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	4a25      	ldr	r2, [pc, #148]	; (8012744 <TIM_Base_SetConfig+0x134>)
 80126ae:	4293      	cmp	r3, r2
 80126b0:	d007      	beq.n	80126c2 <TIM_Base_SetConfig+0xb2>
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	4a24      	ldr	r2, [pc, #144]	; (8012748 <TIM_Base_SetConfig+0x138>)
 80126b6:	4293      	cmp	r3, r2
 80126b8:	d003      	beq.n	80126c2 <TIM_Base_SetConfig+0xb2>
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	4a23      	ldr	r2, [pc, #140]	; (801274c <TIM_Base_SetConfig+0x13c>)
 80126be:	4293      	cmp	r3, r2
 80126c0:	d108      	bne.n	80126d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80126c2:	68fb      	ldr	r3, [r7, #12]
 80126c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80126c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80126ca:	683b      	ldr	r3, [r7, #0]
 80126cc:	68db      	ldr	r3, [r3, #12]
 80126ce:	68fa      	ldr	r2, [r7, #12]
 80126d0:	4313      	orrs	r3, r2
 80126d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80126da:	683b      	ldr	r3, [r7, #0]
 80126dc:	695b      	ldr	r3, [r3, #20]
 80126de:	4313      	orrs	r3, r2
 80126e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	68fa      	ldr	r2, [r7, #12]
 80126e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80126e8:	683b      	ldr	r3, [r7, #0]
 80126ea:	689a      	ldr	r2, [r3, #8]
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80126f0:	683b      	ldr	r3, [r7, #0]
 80126f2:	681a      	ldr	r2, [r3, #0]
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	4a0a      	ldr	r2, [pc, #40]	; (8012724 <TIM_Base_SetConfig+0x114>)
 80126fc:	4293      	cmp	r3, r2
 80126fe:	d003      	beq.n	8012708 <TIM_Base_SetConfig+0xf8>
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	4a0c      	ldr	r2, [pc, #48]	; (8012734 <TIM_Base_SetConfig+0x124>)
 8012704:	4293      	cmp	r3, r2
 8012706:	d103      	bne.n	8012710 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012708:	683b      	ldr	r3, [r7, #0]
 801270a:	691a      	ldr	r2, [r3, #16]
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	2201      	movs	r2, #1
 8012714:	615a      	str	r2, [r3, #20]
}
 8012716:	bf00      	nop
 8012718:	3714      	adds	r7, #20
 801271a:	46bd      	mov	sp, r7
 801271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012720:	4770      	bx	lr
 8012722:	bf00      	nop
 8012724:	40010000 	.word	0x40010000
 8012728:	40000400 	.word	0x40000400
 801272c:	40000800 	.word	0x40000800
 8012730:	40000c00 	.word	0x40000c00
 8012734:	40010400 	.word	0x40010400
 8012738:	40014000 	.word	0x40014000
 801273c:	40014400 	.word	0x40014400
 8012740:	40014800 	.word	0x40014800
 8012744:	40001800 	.word	0x40001800
 8012748:	40001c00 	.word	0x40001c00
 801274c:	40002000 	.word	0x40002000

08012750 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012750:	b480      	push	{r7}
 8012752:	b087      	sub	sp, #28
 8012754:	af00      	add	r7, sp, #0
 8012756:	6078      	str	r0, [r7, #4]
 8012758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	6a1b      	ldr	r3, [r3, #32]
 801275e:	f023 0201 	bic.w	r2, r3, #1
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	6a1b      	ldr	r3, [r3, #32]
 801276a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	685b      	ldr	r3, [r3, #4]
 8012770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	699b      	ldr	r3, [r3, #24]
 8012776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012778:	68fb      	ldr	r3, [r7, #12]
 801277a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801277e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012780:	68fb      	ldr	r3, [r7, #12]
 8012782:	f023 0303 	bic.w	r3, r3, #3
 8012786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012788:	683b      	ldr	r3, [r7, #0]
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	68fa      	ldr	r2, [r7, #12]
 801278e:	4313      	orrs	r3, r2
 8012790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8012792:	697b      	ldr	r3, [r7, #20]
 8012794:	f023 0302 	bic.w	r3, r3, #2
 8012798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 801279a:	683b      	ldr	r3, [r7, #0]
 801279c:	689b      	ldr	r3, [r3, #8]
 801279e:	697a      	ldr	r2, [r7, #20]
 80127a0:	4313      	orrs	r3, r2
 80127a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	4a20      	ldr	r2, [pc, #128]	; (8012828 <TIM_OC1_SetConfig+0xd8>)
 80127a8:	4293      	cmp	r3, r2
 80127aa:	d003      	beq.n	80127b4 <TIM_OC1_SetConfig+0x64>
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	4a1f      	ldr	r2, [pc, #124]	; (801282c <TIM_OC1_SetConfig+0xdc>)
 80127b0:	4293      	cmp	r3, r2
 80127b2:	d10c      	bne.n	80127ce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80127b4:	697b      	ldr	r3, [r7, #20]
 80127b6:	f023 0308 	bic.w	r3, r3, #8
 80127ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80127bc:	683b      	ldr	r3, [r7, #0]
 80127be:	68db      	ldr	r3, [r3, #12]
 80127c0:	697a      	ldr	r2, [r7, #20]
 80127c2:	4313      	orrs	r3, r2
 80127c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80127c6:	697b      	ldr	r3, [r7, #20]
 80127c8:	f023 0304 	bic.w	r3, r3, #4
 80127cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	4a15      	ldr	r2, [pc, #84]	; (8012828 <TIM_OC1_SetConfig+0xd8>)
 80127d2:	4293      	cmp	r3, r2
 80127d4:	d003      	beq.n	80127de <TIM_OC1_SetConfig+0x8e>
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	4a14      	ldr	r2, [pc, #80]	; (801282c <TIM_OC1_SetConfig+0xdc>)
 80127da:	4293      	cmp	r3, r2
 80127dc:	d111      	bne.n	8012802 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80127de:	693b      	ldr	r3, [r7, #16]
 80127e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80127e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80127e6:	693b      	ldr	r3, [r7, #16]
 80127e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80127ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80127ee:	683b      	ldr	r3, [r7, #0]
 80127f0:	695b      	ldr	r3, [r3, #20]
 80127f2:	693a      	ldr	r2, [r7, #16]
 80127f4:	4313      	orrs	r3, r2
 80127f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80127f8:	683b      	ldr	r3, [r7, #0]
 80127fa:	699b      	ldr	r3, [r3, #24]
 80127fc:	693a      	ldr	r2, [r7, #16]
 80127fe:	4313      	orrs	r3, r2
 8012800:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	693a      	ldr	r2, [r7, #16]
 8012806:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	68fa      	ldr	r2, [r7, #12]
 801280c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801280e:	683b      	ldr	r3, [r7, #0]
 8012810:	685a      	ldr	r2, [r3, #4]
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	697a      	ldr	r2, [r7, #20]
 801281a:	621a      	str	r2, [r3, #32]
}
 801281c:	bf00      	nop
 801281e:	371c      	adds	r7, #28
 8012820:	46bd      	mov	sp, r7
 8012822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012826:	4770      	bx	lr
 8012828:	40010000 	.word	0x40010000
 801282c:	40010400 	.word	0x40010400

08012830 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012830:	b480      	push	{r7}
 8012832:	b087      	sub	sp, #28
 8012834:	af00      	add	r7, sp, #0
 8012836:	6078      	str	r0, [r7, #4]
 8012838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	6a1b      	ldr	r3, [r3, #32]
 801283e:	f023 0210 	bic.w	r2, r3, #16
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	6a1b      	ldr	r3, [r3, #32]
 801284a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	685b      	ldr	r3, [r3, #4]
 8012850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	699b      	ldr	r3, [r3, #24]
 8012856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801285e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012860:	68fb      	ldr	r3, [r7, #12]
 8012862:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012866:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012868:	683b      	ldr	r3, [r7, #0]
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	021b      	lsls	r3, r3, #8
 801286e:	68fa      	ldr	r2, [r7, #12]
 8012870:	4313      	orrs	r3, r2
 8012872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012874:	697b      	ldr	r3, [r7, #20]
 8012876:	f023 0320 	bic.w	r3, r3, #32
 801287a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801287c:	683b      	ldr	r3, [r7, #0]
 801287e:	689b      	ldr	r3, [r3, #8]
 8012880:	011b      	lsls	r3, r3, #4
 8012882:	697a      	ldr	r2, [r7, #20]
 8012884:	4313      	orrs	r3, r2
 8012886:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	4a22      	ldr	r2, [pc, #136]	; (8012914 <TIM_OC2_SetConfig+0xe4>)
 801288c:	4293      	cmp	r3, r2
 801288e:	d003      	beq.n	8012898 <TIM_OC2_SetConfig+0x68>
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	4a21      	ldr	r2, [pc, #132]	; (8012918 <TIM_OC2_SetConfig+0xe8>)
 8012894:	4293      	cmp	r3, r2
 8012896:	d10d      	bne.n	80128b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012898:	697b      	ldr	r3, [r7, #20]
 801289a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801289e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80128a0:	683b      	ldr	r3, [r7, #0]
 80128a2:	68db      	ldr	r3, [r3, #12]
 80128a4:	011b      	lsls	r3, r3, #4
 80128a6:	697a      	ldr	r2, [r7, #20]
 80128a8:	4313      	orrs	r3, r2
 80128aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80128ac:	697b      	ldr	r3, [r7, #20]
 80128ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80128b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	4a17      	ldr	r2, [pc, #92]	; (8012914 <TIM_OC2_SetConfig+0xe4>)
 80128b8:	4293      	cmp	r3, r2
 80128ba:	d003      	beq.n	80128c4 <TIM_OC2_SetConfig+0x94>
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	4a16      	ldr	r2, [pc, #88]	; (8012918 <TIM_OC2_SetConfig+0xe8>)
 80128c0:	4293      	cmp	r3, r2
 80128c2:	d113      	bne.n	80128ec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80128c4:	693b      	ldr	r3, [r7, #16]
 80128c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80128ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80128cc:	693b      	ldr	r3, [r7, #16]
 80128ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80128d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80128d4:	683b      	ldr	r3, [r7, #0]
 80128d6:	695b      	ldr	r3, [r3, #20]
 80128d8:	009b      	lsls	r3, r3, #2
 80128da:	693a      	ldr	r2, [r7, #16]
 80128dc:	4313      	orrs	r3, r2
 80128de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80128e0:	683b      	ldr	r3, [r7, #0]
 80128e2:	699b      	ldr	r3, [r3, #24]
 80128e4:	009b      	lsls	r3, r3, #2
 80128e6:	693a      	ldr	r2, [r7, #16]
 80128e8:	4313      	orrs	r3, r2
 80128ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	693a      	ldr	r2, [r7, #16]
 80128f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	68fa      	ldr	r2, [r7, #12]
 80128f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80128f8:	683b      	ldr	r3, [r7, #0]
 80128fa:	685a      	ldr	r2, [r3, #4]
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	697a      	ldr	r2, [r7, #20]
 8012904:	621a      	str	r2, [r3, #32]
}
 8012906:	bf00      	nop
 8012908:	371c      	adds	r7, #28
 801290a:	46bd      	mov	sp, r7
 801290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012910:	4770      	bx	lr
 8012912:	bf00      	nop
 8012914:	40010000 	.word	0x40010000
 8012918:	40010400 	.word	0x40010400

0801291c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801291c:	b480      	push	{r7}
 801291e:	b087      	sub	sp, #28
 8012920:	af00      	add	r7, sp, #0
 8012922:	6078      	str	r0, [r7, #4]
 8012924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	6a1b      	ldr	r3, [r3, #32]
 801292a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	6a1b      	ldr	r3, [r3, #32]
 8012936:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	685b      	ldr	r3, [r3, #4]
 801293c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	69db      	ldr	r3, [r3, #28]
 8012942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801294a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	f023 0303 	bic.w	r3, r3, #3
 8012952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012954:	683b      	ldr	r3, [r7, #0]
 8012956:	681b      	ldr	r3, [r3, #0]
 8012958:	68fa      	ldr	r2, [r7, #12]
 801295a:	4313      	orrs	r3, r2
 801295c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801295e:	697b      	ldr	r3, [r7, #20]
 8012960:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012964:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012966:	683b      	ldr	r3, [r7, #0]
 8012968:	689b      	ldr	r3, [r3, #8]
 801296a:	021b      	lsls	r3, r3, #8
 801296c:	697a      	ldr	r2, [r7, #20]
 801296e:	4313      	orrs	r3, r2
 8012970:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	4a21      	ldr	r2, [pc, #132]	; (80129fc <TIM_OC3_SetConfig+0xe0>)
 8012976:	4293      	cmp	r3, r2
 8012978:	d003      	beq.n	8012982 <TIM_OC3_SetConfig+0x66>
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	4a20      	ldr	r2, [pc, #128]	; (8012a00 <TIM_OC3_SetConfig+0xe4>)
 801297e:	4293      	cmp	r3, r2
 8012980:	d10d      	bne.n	801299e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012982:	697b      	ldr	r3, [r7, #20]
 8012984:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012988:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801298a:	683b      	ldr	r3, [r7, #0]
 801298c:	68db      	ldr	r3, [r3, #12]
 801298e:	021b      	lsls	r3, r3, #8
 8012990:	697a      	ldr	r2, [r7, #20]
 8012992:	4313      	orrs	r3, r2
 8012994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012996:	697b      	ldr	r3, [r7, #20]
 8012998:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801299c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	4a16      	ldr	r2, [pc, #88]	; (80129fc <TIM_OC3_SetConfig+0xe0>)
 80129a2:	4293      	cmp	r3, r2
 80129a4:	d003      	beq.n	80129ae <TIM_OC3_SetConfig+0x92>
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	4a15      	ldr	r2, [pc, #84]	; (8012a00 <TIM_OC3_SetConfig+0xe4>)
 80129aa:	4293      	cmp	r3, r2
 80129ac:	d113      	bne.n	80129d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80129ae:	693b      	ldr	r3, [r7, #16]
 80129b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80129b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80129b6:	693b      	ldr	r3, [r7, #16]
 80129b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80129bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80129be:	683b      	ldr	r3, [r7, #0]
 80129c0:	695b      	ldr	r3, [r3, #20]
 80129c2:	011b      	lsls	r3, r3, #4
 80129c4:	693a      	ldr	r2, [r7, #16]
 80129c6:	4313      	orrs	r3, r2
 80129c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80129ca:	683b      	ldr	r3, [r7, #0]
 80129cc:	699b      	ldr	r3, [r3, #24]
 80129ce:	011b      	lsls	r3, r3, #4
 80129d0:	693a      	ldr	r2, [r7, #16]
 80129d2:	4313      	orrs	r3, r2
 80129d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	693a      	ldr	r2, [r7, #16]
 80129da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	68fa      	ldr	r2, [r7, #12]
 80129e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80129e2:	683b      	ldr	r3, [r7, #0]
 80129e4:	685a      	ldr	r2, [r3, #4]
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	697a      	ldr	r2, [r7, #20]
 80129ee:	621a      	str	r2, [r3, #32]
}
 80129f0:	bf00      	nop
 80129f2:	371c      	adds	r7, #28
 80129f4:	46bd      	mov	sp, r7
 80129f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129fa:	4770      	bx	lr
 80129fc:	40010000 	.word	0x40010000
 8012a00:	40010400 	.word	0x40010400

08012a04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012a04:	b480      	push	{r7}
 8012a06:	b087      	sub	sp, #28
 8012a08:	af00      	add	r7, sp, #0
 8012a0a:	6078      	str	r0, [r7, #4]
 8012a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	6a1b      	ldr	r3, [r3, #32]
 8012a12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	6a1b      	ldr	r3, [r3, #32]
 8012a1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	685b      	ldr	r3, [r3, #4]
 8012a24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	69db      	ldr	r3, [r3, #28]
 8012a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012a2c:	68fb      	ldr	r3, [r7, #12]
 8012a2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012a3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012a3c:	683b      	ldr	r3, [r7, #0]
 8012a3e:	681b      	ldr	r3, [r3, #0]
 8012a40:	021b      	lsls	r3, r3, #8
 8012a42:	68fa      	ldr	r2, [r7, #12]
 8012a44:	4313      	orrs	r3, r2
 8012a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012a48:	693b      	ldr	r3, [r7, #16]
 8012a4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012a4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012a50:	683b      	ldr	r3, [r7, #0]
 8012a52:	689b      	ldr	r3, [r3, #8]
 8012a54:	031b      	lsls	r3, r3, #12
 8012a56:	693a      	ldr	r2, [r7, #16]
 8012a58:	4313      	orrs	r3, r2
 8012a5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	4a12      	ldr	r2, [pc, #72]	; (8012aa8 <TIM_OC4_SetConfig+0xa4>)
 8012a60:	4293      	cmp	r3, r2
 8012a62:	d003      	beq.n	8012a6c <TIM_OC4_SetConfig+0x68>
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	4a11      	ldr	r2, [pc, #68]	; (8012aac <TIM_OC4_SetConfig+0xa8>)
 8012a68:	4293      	cmp	r3, r2
 8012a6a:	d109      	bne.n	8012a80 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012a6c:	697b      	ldr	r3, [r7, #20]
 8012a6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8012a72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012a74:	683b      	ldr	r3, [r7, #0]
 8012a76:	695b      	ldr	r3, [r3, #20]
 8012a78:	019b      	lsls	r3, r3, #6
 8012a7a:	697a      	ldr	r2, [r7, #20]
 8012a7c:	4313      	orrs	r3, r2
 8012a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	697a      	ldr	r2, [r7, #20]
 8012a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	68fa      	ldr	r2, [r7, #12]
 8012a8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012a8c:	683b      	ldr	r3, [r7, #0]
 8012a8e:	685a      	ldr	r2, [r3, #4]
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	693a      	ldr	r2, [r7, #16]
 8012a98:	621a      	str	r2, [r3, #32]
}
 8012a9a:	bf00      	nop
 8012a9c:	371c      	adds	r7, #28
 8012a9e:	46bd      	mov	sp, r7
 8012aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aa4:	4770      	bx	lr
 8012aa6:	bf00      	nop
 8012aa8:	40010000 	.word	0x40010000
 8012aac:	40010400 	.word	0x40010400

08012ab0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012ab0:	b480      	push	{r7}
 8012ab2:	b087      	sub	sp, #28
 8012ab4:	af00      	add	r7, sp, #0
 8012ab6:	60f8      	str	r0, [r7, #12]
 8012ab8:	60b9      	str	r1, [r7, #8]
 8012aba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012abc:	68fb      	ldr	r3, [r7, #12]
 8012abe:	6a1b      	ldr	r3, [r3, #32]
 8012ac0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012ac2:	68fb      	ldr	r3, [r7, #12]
 8012ac4:	6a1b      	ldr	r3, [r3, #32]
 8012ac6:	f023 0201 	bic.w	r2, r3, #1
 8012aca:	68fb      	ldr	r3, [r7, #12]
 8012acc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012ace:	68fb      	ldr	r3, [r7, #12]
 8012ad0:	699b      	ldr	r3, [r3, #24]
 8012ad2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012ad4:	693b      	ldr	r3, [r7, #16]
 8012ad6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8012ada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	011b      	lsls	r3, r3, #4
 8012ae0:	693a      	ldr	r2, [r7, #16]
 8012ae2:	4313      	orrs	r3, r2
 8012ae4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8012ae6:	697b      	ldr	r3, [r7, #20]
 8012ae8:	f023 030a 	bic.w	r3, r3, #10
 8012aec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8012aee:	697a      	ldr	r2, [r7, #20]
 8012af0:	68bb      	ldr	r3, [r7, #8]
 8012af2:	4313      	orrs	r3, r2
 8012af4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8012af6:	68fb      	ldr	r3, [r7, #12]
 8012af8:	693a      	ldr	r2, [r7, #16]
 8012afa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012afc:	68fb      	ldr	r3, [r7, #12]
 8012afe:	697a      	ldr	r2, [r7, #20]
 8012b00:	621a      	str	r2, [r3, #32]
}
 8012b02:	bf00      	nop
 8012b04:	371c      	adds	r7, #28
 8012b06:	46bd      	mov	sp, r7
 8012b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b0c:	4770      	bx	lr

08012b0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012b0e:	b480      	push	{r7}
 8012b10:	b087      	sub	sp, #28
 8012b12:	af00      	add	r7, sp, #0
 8012b14:	60f8      	str	r0, [r7, #12]
 8012b16:	60b9      	str	r1, [r7, #8]
 8012b18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012b1a:	68fb      	ldr	r3, [r7, #12]
 8012b1c:	6a1b      	ldr	r3, [r3, #32]
 8012b1e:	f023 0210 	bic.w	r2, r3, #16
 8012b22:	68fb      	ldr	r3, [r7, #12]
 8012b24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012b26:	68fb      	ldr	r3, [r7, #12]
 8012b28:	699b      	ldr	r3, [r3, #24]
 8012b2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8012b2c:	68fb      	ldr	r3, [r7, #12]
 8012b2e:	6a1b      	ldr	r3, [r3, #32]
 8012b30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8012b32:	697b      	ldr	r3, [r7, #20]
 8012b34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8012b38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	031b      	lsls	r3, r3, #12
 8012b3e:	697a      	ldr	r2, [r7, #20]
 8012b40:	4313      	orrs	r3, r2
 8012b42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012b44:	693b      	ldr	r3, [r7, #16]
 8012b46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8012b4a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012b4c:	68bb      	ldr	r3, [r7, #8]
 8012b4e:	011b      	lsls	r3, r3, #4
 8012b50:	693a      	ldr	r2, [r7, #16]
 8012b52:	4313      	orrs	r3, r2
 8012b54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	697a      	ldr	r2, [r7, #20]
 8012b5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	693a      	ldr	r2, [r7, #16]
 8012b60:	621a      	str	r2, [r3, #32]
}
 8012b62:	bf00      	nop
 8012b64:	371c      	adds	r7, #28
 8012b66:	46bd      	mov	sp, r7
 8012b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b6c:	4770      	bx	lr

08012b6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012b6e:	b480      	push	{r7}
 8012b70:	b085      	sub	sp, #20
 8012b72:	af00      	add	r7, sp, #0
 8012b74:	6078      	str	r0, [r7, #4]
 8012b76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	689b      	ldr	r3, [r3, #8]
 8012b7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012b7e:	68fb      	ldr	r3, [r7, #12]
 8012b80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012b84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012b86:	683a      	ldr	r2, [r7, #0]
 8012b88:	68fb      	ldr	r3, [r7, #12]
 8012b8a:	4313      	orrs	r3, r2
 8012b8c:	f043 0307 	orr.w	r3, r3, #7
 8012b90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	68fa      	ldr	r2, [r7, #12]
 8012b96:	609a      	str	r2, [r3, #8]
}
 8012b98:	bf00      	nop
 8012b9a:	3714      	adds	r7, #20
 8012b9c:	46bd      	mov	sp, r7
 8012b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ba2:	4770      	bx	lr

08012ba4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012ba4:	b480      	push	{r7}
 8012ba6:	b087      	sub	sp, #28
 8012ba8:	af00      	add	r7, sp, #0
 8012baa:	60f8      	str	r0, [r7, #12]
 8012bac:	60b9      	str	r1, [r7, #8]
 8012bae:	607a      	str	r2, [r7, #4]
 8012bb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012bb2:	68fb      	ldr	r3, [r7, #12]
 8012bb4:	689b      	ldr	r3, [r3, #8]
 8012bb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012bb8:	697b      	ldr	r3, [r7, #20]
 8012bba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8012bbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8012bc0:	683b      	ldr	r3, [r7, #0]
 8012bc2:	021a      	lsls	r2, r3, #8
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	431a      	orrs	r2, r3
 8012bc8:	68bb      	ldr	r3, [r7, #8]
 8012bca:	4313      	orrs	r3, r2
 8012bcc:	697a      	ldr	r2, [r7, #20]
 8012bce:	4313      	orrs	r3, r2
 8012bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012bd2:	68fb      	ldr	r3, [r7, #12]
 8012bd4:	697a      	ldr	r2, [r7, #20]
 8012bd6:	609a      	str	r2, [r3, #8]
}
 8012bd8:	bf00      	nop
 8012bda:	371c      	adds	r7, #28
 8012bdc:	46bd      	mov	sp, r7
 8012bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012be2:	4770      	bx	lr

08012be4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8012be4:	b480      	push	{r7}
 8012be6:	b087      	sub	sp, #28
 8012be8:	af00      	add	r7, sp, #0
 8012bea:	60f8      	str	r0, [r7, #12]
 8012bec:	60b9      	str	r1, [r7, #8]
 8012bee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8012bf0:	68bb      	ldr	r3, [r7, #8]
 8012bf2:	f003 031f 	and.w	r3, r3, #31
 8012bf6:	2201      	movs	r2, #1
 8012bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8012bfc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8012bfe:	68fb      	ldr	r3, [r7, #12]
 8012c00:	6a1a      	ldr	r2, [r3, #32]
 8012c02:	697b      	ldr	r3, [r7, #20]
 8012c04:	43db      	mvns	r3, r3
 8012c06:	401a      	ands	r2, r3
 8012c08:	68fb      	ldr	r3, [r7, #12]
 8012c0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8012c0c:	68fb      	ldr	r3, [r7, #12]
 8012c0e:	6a1a      	ldr	r2, [r3, #32]
 8012c10:	68bb      	ldr	r3, [r7, #8]
 8012c12:	f003 031f 	and.w	r3, r3, #31
 8012c16:	6879      	ldr	r1, [r7, #4]
 8012c18:	fa01 f303 	lsl.w	r3, r1, r3
 8012c1c:	431a      	orrs	r2, r3
 8012c1e:	68fb      	ldr	r3, [r7, #12]
 8012c20:	621a      	str	r2, [r3, #32]
}
 8012c22:	bf00      	nop
 8012c24:	371c      	adds	r7, #28
 8012c26:	46bd      	mov	sp, r7
 8012c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c2c:	4770      	bx	lr

08012c2e <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012c2e:	b580      	push	{r7, lr}
 8012c30:	b084      	sub	sp, #16
 8012c32:	af00      	add	r7, sp, #0
 8012c34:	6078      	str	r0, [r7, #4]
 8012c36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8012c38:	683b      	ldr	r3, [r7, #0]
 8012c3a:	2b04      	cmp	r3, #4
 8012c3c:	d00d      	beq.n	8012c5a <HAL_TIMEx_OCN_Start_IT+0x2c>
 8012c3e:	2b08      	cmp	r3, #8
 8012c40:	d014      	beq.n	8012c6c <HAL_TIMEx_OCN_Start_IT+0x3e>
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d000      	beq.n	8012c48 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 8012c46:	e01a      	b.n	8012c7e <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	681b      	ldr	r3, [r3, #0]
 8012c4c:	68da      	ldr	r2, [r3, #12]
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	f042 0202 	orr.w	r2, r2, #2
 8012c56:	60da      	str	r2, [r3, #12]
      break;
 8012c58:	e011      	b.n	8012c7e <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012c5a:	687b      	ldr	r3, [r7, #4]
 8012c5c:	681b      	ldr	r3, [r3, #0]
 8012c5e:	68da      	ldr	r2, [r3, #12]
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	681b      	ldr	r3, [r3, #0]
 8012c64:	f042 0204 	orr.w	r2, r2, #4
 8012c68:	60da      	str	r2, [r3, #12]
      break;
 8012c6a:	e008      	b.n	8012c7e <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	681b      	ldr	r3, [r3, #0]
 8012c70:	68da      	ldr	r2, [r3, #12]
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	f042 0208 	orr.w	r2, r2, #8
 8012c7a:	60da      	str	r2, [r3, #12]
      break;
 8012c7c:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	68da      	ldr	r2, [r3, #12]
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8012c8c:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	681b      	ldr	r3, [r3, #0]
 8012c92:	2204      	movs	r2, #4
 8012c94:	6839      	ldr	r1, [r7, #0]
 8012c96:	4618      	mov	r0, r3
 8012c98:	f000 f976 	bl	8012f88 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	681b      	ldr	r3, [r3, #0]
 8012ca0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	681b      	ldr	r3, [r3, #0]
 8012ca6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8012caa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	681b      	ldr	r3, [r3, #0]
 8012cb0:	689b      	ldr	r3, [r3, #8]
 8012cb2:	f003 0307 	and.w	r3, r3, #7
 8012cb6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012cb8:	68fb      	ldr	r3, [r7, #12]
 8012cba:	2b06      	cmp	r3, #6
 8012cbc:	d007      	beq.n	8012cce <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	681a      	ldr	r2, [r3, #0]
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	681b      	ldr	r3, [r3, #0]
 8012cc8:	f042 0201 	orr.w	r2, r2, #1
 8012ccc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012cce:	2300      	movs	r3, #0
}
 8012cd0:	4618      	mov	r0, r3
 8012cd2:	3710      	adds	r7, #16
 8012cd4:	46bd      	mov	sp, r7
 8012cd6:	bd80      	pop	{r7, pc}

08012cd8 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012cd8:	b580      	push	{r7, lr}
 8012cda:	b084      	sub	sp, #16
 8012cdc:	af00      	add	r7, sp, #0
 8012cde:	6078      	str	r0, [r7, #4]
 8012ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8012ce2:	683b      	ldr	r3, [r7, #0]
 8012ce4:	2b04      	cmp	r3, #4
 8012ce6:	d00d      	beq.n	8012d04 <HAL_TIMEx_OCN_Stop_IT+0x2c>
 8012ce8:	2b08      	cmp	r3, #8
 8012cea:	d014      	beq.n	8012d16 <HAL_TIMEx_OCN_Stop_IT+0x3e>
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d000      	beq.n	8012cf2 <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8012cf0:	e01a      	b.n	8012d28 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	68da      	ldr	r2, [r3, #12]
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	f022 0202 	bic.w	r2, r2, #2
 8012d00:	60da      	str	r2, [r3, #12]
      break;
 8012d02:	e011      	b.n	8012d28 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	68da      	ldr	r2, [r3, #12]
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	681b      	ldr	r3, [r3, #0]
 8012d0e:	f022 0204 	bic.w	r2, r2, #4
 8012d12:	60da      	str	r2, [r3, #12]
      break;
 8012d14:	e008      	b.n	8012d28 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	68da      	ldr	r2, [r3, #12]
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	f022 0208 	bic.w	r2, r2, #8
 8012d24:	60da      	str	r2, [r3, #12]
      break;
 8012d26:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	681b      	ldr	r3, [r3, #0]
 8012d2c:	2200      	movs	r2, #0
 8012d2e:	6839      	ldr	r1, [r7, #0]
 8012d30:	4618      	mov	r0, r3
 8012d32:	f000 f929 	bl	8012f88 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 8012d36:	687b      	ldr	r3, [r7, #4]
 8012d38:	681b      	ldr	r3, [r3, #0]
 8012d3a:	6a1b      	ldr	r3, [r3, #32]
 8012d3c:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 8012d3e:	68fa      	ldr	r2, [r7, #12]
 8012d40:	f240 4344 	movw	r3, #1092	; 0x444
 8012d44:	4013      	ands	r3, r2
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d107      	bne.n	8012d5a <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	681b      	ldr	r3, [r3, #0]
 8012d4e:	68da      	ldr	r2, [r3, #12]
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8012d58:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	6a1a      	ldr	r2, [r3, #32]
 8012d60:	f241 1311 	movw	r3, #4369	; 0x1111
 8012d64:	4013      	ands	r3, r2
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d10f      	bne.n	8012d8a <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	681b      	ldr	r3, [r3, #0]
 8012d6e:	6a1a      	ldr	r2, [r3, #32]
 8012d70:	f240 4344 	movw	r3, #1092	; 0x444
 8012d74:	4013      	ands	r3, r2
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d107      	bne.n	8012d8a <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	681b      	ldr	r3, [r3, #0]
 8012d7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	681b      	ldr	r3, [r3, #0]
 8012d84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012d88:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	6a1a      	ldr	r2, [r3, #32]
 8012d90:	f241 1311 	movw	r3, #4369	; 0x1111
 8012d94:	4013      	ands	r3, r2
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	d10f      	bne.n	8012dba <HAL_TIMEx_OCN_Stop_IT+0xe2>
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	6a1a      	ldr	r2, [r3, #32]
 8012da0:	f240 4344 	movw	r3, #1092	; 0x444
 8012da4:	4013      	ands	r3, r2
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	d107      	bne.n	8012dba <HAL_TIMEx_OCN_Stop_IT+0xe2>
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	681b      	ldr	r3, [r3, #0]
 8012dae:	681a      	ldr	r2, [r3, #0]
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	681b      	ldr	r3, [r3, #0]
 8012db4:	f022 0201 	bic.w	r2, r2, #1
 8012db8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8012dba:	2300      	movs	r3, #0
}
 8012dbc:	4618      	mov	r0, r3
 8012dbe:	3710      	adds	r7, #16
 8012dc0:	46bd      	mov	sp, r7
 8012dc2:	bd80      	pop	{r7, pc}

08012dc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8012dc4:	b480      	push	{r7}
 8012dc6:	b085      	sub	sp, #20
 8012dc8:	af00      	add	r7, sp, #0
 8012dca:	6078      	str	r0, [r7, #4]
 8012dcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012dd4:	2b01      	cmp	r3, #1
 8012dd6:	d101      	bne.n	8012ddc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8012dd8:	2302      	movs	r3, #2
 8012dda:	e05a      	b.n	8012e92 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	2201      	movs	r2, #1
 8012de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	2202      	movs	r2, #2
 8012de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	685b      	ldr	r3, [r3, #4]
 8012df2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	681b      	ldr	r3, [r3, #0]
 8012df8:	689b      	ldr	r3, [r3, #8]
 8012dfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8012dfc:	68fb      	ldr	r3, [r7, #12]
 8012dfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012e02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8012e04:	683b      	ldr	r3, [r7, #0]
 8012e06:	681b      	ldr	r3, [r3, #0]
 8012e08:	68fa      	ldr	r2, [r7, #12]
 8012e0a:	4313      	orrs	r3, r2
 8012e0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	681b      	ldr	r3, [r3, #0]
 8012e12:	68fa      	ldr	r2, [r7, #12]
 8012e14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012e16:	687b      	ldr	r3, [r7, #4]
 8012e18:	681b      	ldr	r3, [r3, #0]
 8012e1a:	4a21      	ldr	r2, [pc, #132]	; (8012ea0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8012e1c:	4293      	cmp	r3, r2
 8012e1e:	d022      	beq.n	8012e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012e28:	d01d      	beq.n	8012e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	4a1d      	ldr	r2, [pc, #116]	; (8012ea4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8012e30:	4293      	cmp	r3, r2
 8012e32:	d018      	beq.n	8012e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	681b      	ldr	r3, [r3, #0]
 8012e38:	4a1b      	ldr	r2, [pc, #108]	; (8012ea8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8012e3a:	4293      	cmp	r3, r2
 8012e3c:	d013      	beq.n	8012e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	681b      	ldr	r3, [r3, #0]
 8012e42:	4a1a      	ldr	r2, [pc, #104]	; (8012eac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8012e44:	4293      	cmp	r3, r2
 8012e46:	d00e      	beq.n	8012e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	4a18      	ldr	r2, [pc, #96]	; (8012eb0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8012e4e:	4293      	cmp	r3, r2
 8012e50:	d009      	beq.n	8012e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	4a17      	ldr	r2, [pc, #92]	; (8012eb4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8012e58:	4293      	cmp	r3, r2
 8012e5a:	d004      	beq.n	8012e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	4a15      	ldr	r2, [pc, #84]	; (8012eb8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8012e62:	4293      	cmp	r3, r2
 8012e64:	d10c      	bne.n	8012e80 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8012e66:	68bb      	ldr	r3, [r7, #8]
 8012e68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012e6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8012e6e:	683b      	ldr	r3, [r7, #0]
 8012e70:	685b      	ldr	r3, [r3, #4]
 8012e72:	68ba      	ldr	r2, [r7, #8]
 8012e74:	4313      	orrs	r3, r2
 8012e76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	68ba      	ldr	r2, [r7, #8]
 8012e7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	2201      	movs	r2, #1
 8012e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	2200      	movs	r2, #0
 8012e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8012e90:	2300      	movs	r3, #0
}
 8012e92:	4618      	mov	r0, r3
 8012e94:	3714      	adds	r7, #20
 8012e96:	46bd      	mov	sp, r7
 8012e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e9c:	4770      	bx	lr
 8012e9e:	bf00      	nop
 8012ea0:	40010000 	.word	0x40010000
 8012ea4:	40000400 	.word	0x40000400
 8012ea8:	40000800 	.word	0x40000800
 8012eac:	40000c00 	.word	0x40000c00
 8012eb0:	40010400 	.word	0x40010400
 8012eb4:	40014000 	.word	0x40014000
 8012eb8:	40001800 	.word	0x40001800

08012ebc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8012ebc:	b480      	push	{r7}
 8012ebe:	b085      	sub	sp, #20
 8012ec0:	af00      	add	r7, sp, #0
 8012ec2:	6078      	str	r0, [r7, #4]
 8012ec4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8012ec6:	2300      	movs	r3, #0
 8012ec8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8012ed0:	2b01      	cmp	r3, #1
 8012ed2:	d101      	bne.n	8012ed8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8012ed4:	2302      	movs	r3, #2
 8012ed6:	e03d      	b.n	8012f54 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	2201      	movs	r2, #1
 8012edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8012ee0:	68fb      	ldr	r3, [r7, #12]
 8012ee2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8012ee6:	683b      	ldr	r3, [r7, #0]
 8012ee8:	68db      	ldr	r3, [r3, #12]
 8012eea:	4313      	orrs	r3, r2
 8012eec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8012eee:	68fb      	ldr	r3, [r7, #12]
 8012ef0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8012ef4:	683b      	ldr	r3, [r7, #0]
 8012ef6:	689b      	ldr	r3, [r3, #8]
 8012ef8:	4313      	orrs	r3, r2
 8012efa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8012f02:	683b      	ldr	r3, [r7, #0]
 8012f04:	685b      	ldr	r3, [r3, #4]
 8012f06:	4313      	orrs	r3, r2
 8012f08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8012f0a:	68fb      	ldr	r3, [r7, #12]
 8012f0c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8012f10:	683b      	ldr	r3, [r7, #0]
 8012f12:	681b      	ldr	r3, [r3, #0]
 8012f14:	4313      	orrs	r3, r2
 8012f16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8012f18:	68fb      	ldr	r3, [r7, #12]
 8012f1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8012f1e:	683b      	ldr	r3, [r7, #0]
 8012f20:	691b      	ldr	r3, [r3, #16]
 8012f22:	4313      	orrs	r3, r2
 8012f24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8012f26:	68fb      	ldr	r3, [r7, #12]
 8012f28:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8012f2c:	683b      	ldr	r3, [r7, #0]
 8012f2e:	695b      	ldr	r3, [r3, #20]
 8012f30:	4313      	orrs	r3, r2
 8012f32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8012f3a:	683b      	ldr	r3, [r7, #0]
 8012f3c:	69db      	ldr	r3, [r3, #28]
 8012f3e:	4313      	orrs	r3, r2
 8012f40:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	681b      	ldr	r3, [r3, #0]
 8012f46:	68fa      	ldr	r2, [r7, #12]
 8012f48:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	2200      	movs	r2, #0
 8012f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8012f52:	2300      	movs	r3, #0
}
 8012f54:	4618      	mov	r0, r3
 8012f56:	3714      	adds	r7, #20
 8012f58:	46bd      	mov	sp, r7
 8012f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f5e:	4770      	bx	lr

08012f60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8012f60:	b480      	push	{r7}
 8012f62:	b083      	sub	sp, #12
 8012f64:	af00      	add	r7, sp, #0
 8012f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8012f68:	bf00      	nop
 8012f6a:	370c      	adds	r7, #12
 8012f6c:	46bd      	mov	sp, r7
 8012f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f72:	4770      	bx	lr

08012f74 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8012f74:	b480      	push	{r7}
 8012f76:	b083      	sub	sp, #12
 8012f78:	af00      	add	r7, sp, #0
 8012f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8012f7c:	bf00      	nop
 8012f7e:	370c      	adds	r7, #12
 8012f80:	46bd      	mov	sp, r7
 8012f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f86:	4770      	bx	lr

08012f88 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8012f88:	b480      	push	{r7}
 8012f8a:	b087      	sub	sp, #28
 8012f8c:	af00      	add	r7, sp, #0
 8012f8e:	60f8      	str	r0, [r7, #12]
 8012f90:	60b9      	str	r1, [r7, #8]
 8012f92:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8012f94:	68bb      	ldr	r3, [r7, #8]
 8012f96:	f003 031f 	and.w	r3, r3, #31
 8012f9a:	2204      	movs	r2, #4
 8012f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8012fa0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8012fa2:	68fb      	ldr	r3, [r7, #12]
 8012fa4:	6a1a      	ldr	r2, [r3, #32]
 8012fa6:	697b      	ldr	r3, [r7, #20]
 8012fa8:	43db      	mvns	r3, r3
 8012faa:	401a      	ands	r2, r3
 8012fac:	68fb      	ldr	r3, [r7, #12]
 8012fae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8012fb0:	68fb      	ldr	r3, [r7, #12]
 8012fb2:	6a1a      	ldr	r2, [r3, #32]
 8012fb4:	68bb      	ldr	r3, [r7, #8]
 8012fb6:	f003 031f 	and.w	r3, r3, #31
 8012fba:	6879      	ldr	r1, [r7, #4]
 8012fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8012fc0:	431a      	orrs	r2, r3
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	621a      	str	r2, [r3, #32]
}
 8012fc6:	bf00      	nop
 8012fc8:	371c      	adds	r7, #28
 8012fca:	46bd      	mov	sp, r7
 8012fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fd0:	4770      	bx	lr

08012fd2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8012fd2:	b580      	push	{r7, lr}
 8012fd4:	b082      	sub	sp, #8
 8012fd6:	af00      	add	r7, sp, #0
 8012fd8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	2b00      	cmp	r3, #0
 8012fde:	d101      	bne.n	8012fe4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8012fe0:	2301      	movs	r3, #1
 8012fe2:	e03f      	b.n	8013064 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8012fea:	b2db      	uxtb	r3, r3
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d106      	bne.n	8012ffe <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	2200      	movs	r2, #0
 8012ff4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8012ff8:	6878      	ldr	r0, [r7, #4]
 8012ffa:	f7fa fcfd 	bl	800d9f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	2224      	movs	r2, #36	; 0x24
 8013002:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	681b      	ldr	r3, [r3, #0]
 801300a:	68da      	ldr	r2, [r3, #12]
 801300c:	687b      	ldr	r3, [r7, #4]
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8013014:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8013016:	6878      	ldr	r0, [r7, #4]
 8013018:	f000 f9b2 	bl	8013380 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	691a      	ldr	r2, [r3, #16]
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	681b      	ldr	r3, [r3, #0]
 8013026:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801302a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	681b      	ldr	r3, [r3, #0]
 8013030:	695a      	ldr	r2, [r3, #20]
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801303a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	681b      	ldr	r3, [r3, #0]
 8013040:	68da      	ldr	r2, [r3, #12]
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	681b      	ldr	r3, [r3, #0]
 8013046:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801304a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	2200      	movs	r2, #0
 8013050:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	2220      	movs	r2, #32
 8013056:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	2220      	movs	r2, #32
 801305e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8013062:	2300      	movs	r3, #0
}
 8013064:	4618      	mov	r0, r3
 8013066:	3708      	adds	r7, #8
 8013068:	46bd      	mov	sp, r7
 801306a:	bd80      	pop	{r7, pc}

0801306c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801306c:	b580      	push	{r7, lr}
 801306e:	b088      	sub	sp, #32
 8013070:	af02      	add	r7, sp, #8
 8013072:	60f8      	str	r0, [r7, #12]
 8013074:	60b9      	str	r1, [r7, #8]
 8013076:	603b      	str	r3, [r7, #0]
 8013078:	4613      	mov	r3, r2
 801307a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 801307c:	2300      	movs	r3, #0
 801307e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8013086:	b2db      	uxtb	r3, r3
 8013088:	2b20      	cmp	r3, #32
 801308a:	f040 8083 	bne.w	8013194 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 801308e:	68bb      	ldr	r3, [r7, #8]
 8013090:	2b00      	cmp	r3, #0
 8013092:	d002      	beq.n	801309a <HAL_UART_Transmit+0x2e>
 8013094:	88fb      	ldrh	r3, [r7, #6]
 8013096:	2b00      	cmp	r3, #0
 8013098:	d101      	bne.n	801309e <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 801309a:	2301      	movs	r3, #1
 801309c:	e07b      	b.n	8013196 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 801309e:	68fb      	ldr	r3, [r7, #12]
 80130a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80130a4:	2b01      	cmp	r3, #1
 80130a6:	d101      	bne.n	80130ac <HAL_UART_Transmit+0x40>
 80130a8:	2302      	movs	r3, #2
 80130aa:	e074      	b.n	8013196 <HAL_UART_Transmit+0x12a>
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	2201      	movs	r2, #1
 80130b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80130b4:	68fb      	ldr	r3, [r7, #12]
 80130b6:	2200      	movs	r2, #0
 80130b8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80130ba:	68fb      	ldr	r3, [r7, #12]
 80130bc:	2221      	movs	r2, #33	; 0x21
 80130be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80130c2:	f7fb f9f3 	bl	800e4ac <HAL_GetTick>
 80130c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	88fa      	ldrh	r2, [r7, #6]
 80130cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80130ce:	68fb      	ldr	r3, [r7, #12]
 80130d0:	88fa      	ldrh	r2, [r7, #6]
 80130d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80130d4:	68fb      	ldr	r3, [r7, #12]
 80130d6:	2200      	movs	r2, #0
 80130d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80130dc:	e042      	b.n	8013164 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80130de:	68fb      	ldr	r3, [r7, #12]
 80130e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80130e2:	b29b      	uxth	r3, r3
 80130e4:	3b01      	subs	r3, #1
 80130e6:	b29a      	uxth	r2, r3
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80130ec:	68fb      	ldr	r3, [r7, #12]
 80130ee:	689b      	ldr	r3, [r3, #8]
 80130f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80130f4:	d122      	bne.n	801313c <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80130f6:	683b      	ldr	r3, [r7, #0]
 80130f8:	9300      	str	r3, [sp, #0]
 80130fa:	697b      	ldr	r3, [r7, #20]
 80130fc:	2200      	movs	r2, #0
 80130fe:	2180      	movs	r1, #128	; 0x80
 8013100:	68f8      	ldr	r0, [r7, #12]
 8013102:	f000 f8f2 	bl	80132ea <UART_WaitOnFlagUntilTimeout>
 8013106:	4603      	mov	r3, r0
 8013108:	2b00      	cmp	r3, #0
 801310a:	d001      	beq.n	8013110 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 801310c:	2303      	movs	r3, #3
 801310e:	e042      	b.n	8013196 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8013110:	68bb      	ldr	r3, [r7, #8]
 8013112:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8013114:	693b      	ldr	r3, [r7, #16]
 8013116:	881b      	ldrh	r3, [r3, #0]
 8013118:	461a      	mov	r2, r3
 801311a:	68fb      	ldr	r3, [r7, #12]
 801311c:	681b      	ldr	r3, [r3, #0]
 801311e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8013122:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8013124:	68fb      	ldr	r3, [r7, #12]
 8013126:	691b      	ldr	r3, [r3, #16]
 8013128:	2b00      	cmp	r3, #0
 801312a:	d103      	bne.n	8013134 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 801312c:	68bb      	ldr	r3, [r7, #8]
 801312e:	3302      	adds	r3, #2
 8013130:	60bb      	str	r3, [r7, #8]
 8013132:	e017      	b.n	8013164 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8013134:	68bb      	ldr	r3, [r7, #8]
 8013136:	3301      	adds	r3, #1
 8013138:	60bb      	str	r3, [r7, #8]
 801313a:	e013      	b.n	8013164 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801313c:	683b      	ldr	r3, [r7, #0]
 801313e:	9300      	str	r3, [sp, #0]
 8013140:	697b      	ldr	r3, [r7, #20]
 8013142:	2200      	movs	r2, #0
 8013144:	2180      	movs	r1, #128	; 0x80
 8013146:	68f8      	ldr	r0, [r7, #12]
 8013148:	f000 f8cf 	bl	80132ea <UART_WaitOnFlagUntilTimeout>
 801314c:	4603      	mov	r3, r0
 801314e:	2b00      	cmp	r3, #0
 8013150:	d001      	beq.n	8013156 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8013152:	2303      	movs	r3, #3
 8013154:	e01f      	b.n	8013196 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8013156:	68bb      	ldr	r3, [r7, #8]
 8013158:	1c5a      	adds	r2, r3, #1
 801315a:	60ba      	str	r2, [r7, #8]
 801315c:	781a      	ldrb	r2, [r3, #0]
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	681b      	ldr	r3, [r3, #0]
 8013162:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8013164:	68fb      	ldr	r3, [r7, #12]
 8013166:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8013168:	b29b      	uxth	r3, r3
 801316a:	2b00      	cmp	r3, #0
 801316c:	d1b7      	bne.n	80130de <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801316e:	683b      	ldr	r3, [r7, #0]
 8013170:	9300      	str	r3, [sp, #0]
 8013172:	697b      	ldr	r3, [r7, #20]
 8013174:	2200      	movs	r2, #0
 8013176:	2140      	movs	r1, #64	; 0x40
 8013178:	68f8      	ldr	r0, [r7, #12]
 801317a:	f000 f8b6 	bl	80132ea <UART_WaitOnFlagUntilTimeout>
 801317e:	4603      	mov	r3, r0
 8013180:	2b00      	cmp	r3, #0
 8013182:	d001      	beq.n	8013188 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8013184:	2303      	movs	r3, #3
 8013186:	e006      	b.n	8013196 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8013188:	68fb      	ldr	r3, [r7, #12]
 801318a:	2220      	movs	r2, #32
 801318c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8013190:	2300      	movs	r3, #0
 8013192:	e000      	b.n	8013196 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8013194:	2302      	movs	r3, #2
  }
}
 8013196:	4618      	mov	r0, r3
 8013198:	3718      	adds	r7, #24
 801319a:	46bd      	mov	sp, r7
 801319c:	bd80      	pop	{r7, pc}

0801319e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801319e:	b580      	push	{r7, lr}
 80131a0:	b088      	sub	sp, #32
 80131a2:	af02      	add	r7, sp, #8
 80131a4:	60f8      	str	r0, [r7, #12]
 80131a6:	60b9      	str	r1, [r7, #8]
 80131a8:	603b      	str	r3, [r7, #0]
 80131aa:	4613      	mov	r3, r2
 80131ac:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80131ae:	2300      	movs	r3, #0
 80131b0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80131b8:	b2db      	uxtb	r3, r3
 80131ba:	2b20      	cmp	r3, #32
 80131bc:	f040 8090 	bne.w	80132e0 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80131c0:	68bb      	ldr	r3, [r7, #8]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d002      	beq.n	80131cc <HAL_UART_Receive+0x2e>
 80131c6:	88fb      	ldrh	r3, [r7, #6]
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	d101      	bne.n	80131d0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80131cc:	2301      	movs	r3, #1
 80131ce:	e088      	b.n	80132e2 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80131d0:	68fb      	ldr	r3, [r7, #12]
 80131d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80131d6:	2b01      	cmp	r3, #1
 80131d8:	d101      	bne.n	80131de <HAL_UART_Receive+0x40>
 80131da:	2302      	movs	r3, #2
 80131dc:	e081      	b.n	80132e2 <HAL_UART_Receive+0x144>
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	2201      	movs	r2, #1
 80131e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	2200      	movs	r2, #0
 80131ea:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	2222      	movs	r2, #34	; 0x22
 80131f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80131f4:	f7fb f95a 	bl	800e4ac <HAL_GetTick>
 80131f8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	88fa      	ldrh	r2, [r7, #6]
 80131fe:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8013200:	68fb      	ldr	r3, [r7, #12]
 8013202:	88fa      	ldrh	r2, [r7, #6]
 8013204:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	2200      	movs	r2, #0
 801320a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 801320e:	e05c      	b.n	80132ca <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8013210:	68fb      	ldr	r3, [r7, #12]
 8013212:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8013214:	b29b      	uxth	r3, r3
 8013216:	3b01      	subs	r3, #1
 8013218:	b29a      	uxth	r2, r3
 801321a:	68fb      	ldr	r3, [r7, #12]
 801321c:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 801321e:	68fb      	ldr	r3, [r7, #12]
 8013220:	689b      	ldr	r3, [r3, #8]
 8013222:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013226:	d12b      	bne.n	8013280 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8013228:	683b      	ldr	r3, [r7, #0]
 801322a:	9300      	str	r3, [sp, #0]
 801322c:	697b      	ldr	r3, [r7, #20]
 801322e:	2200      	movs	r2, #0
 8013230:	2120      	movs	r1, #32
 8013232:	68f8      	ldr	r0, [r7, #12]
 8013234:	f000 f859 	bl	80132ea <UART_WaitOnFlagUntilTimeout>
 8013238:	4603      	mov	r3, r0
 801323a:	2b00      	cmp	r3, #0
 801323c:	d001      	beq.n	8013242 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 801323e:	2303      	movs	r3, #3
 8013240:	e04f      	b.n	80132e2 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8013242:	68bb      	ldr	r3, [r7, #8]
 8013244:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8013246:	68fb      	ldr	r3, [r7, #12]
 8013248:	691b      	ldr	r3, [r3, #16]
 801324a:	2b00      	cmp	r3, #0
 801324c:	d10c      	bne.n	8013268 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 801324e:	68fb      	ldr	r3, [r7, #12]
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	685b      	ldr	r3, [r3, #4]
 8013254:	b29b      	uxth	r3, r3
 8013256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801325a:	b29a      	uxth	r2, r3
 801325c:	693b      	ldr	r3, [r7, #16]
 801325e:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8013260:	68bb      	ldr	r3, [r7, #8]
 8013262:	3302      	adds	r3, #2
 8013264:	60bb      	str	r3, [r7, #8]
 8013266:	e030      	b.n	80132ca <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8013268:	68fb      	ldr	r3, [r7, #12]
 801326a:	681b      	ldr	r3, [r3, #0]
 801326c:	685b      	ldr	r3, [r3, #4]
 801326e:	b29b      	uxth	r3, r3
 8013270:	b2db      	uxtb	r3, r3
 8013272:	b29a      	uxth	r2, r3
 8013274:	693b      	ldr	r3, [r7, #16]
 8013276:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8013278:	68bb      	ldr	r3, [r7, #8]
 801327a:	3301      	adds	r3, #1
 801327c:	60bb      	str	r3, [r7, #8]
 801327e:	e024      	b.n	80132ca <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8013280:	683b      	ldr	r3, [r7, #0]
 8013282:	9300      	str	r3, [sp, #0]
 8013284:	697b      	ldr	r3, [r7, #20]
 8013286:	2200      	movs	r2, #0
 8013288:	2120      	movs	r1, #32
 801328a:	68f8      	ldr	r0, [r7, #12]
 801328c:	f000 f82d 	bl	80132ea <UART_WaitOnFlagUntilTimeout>
 8013290:	4603      	mov	r3, r0
 8013292:	2b00      	cmp	r3, #0
 8013294:	d001      	beq.n	801329a <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8013296:	2303      	movs	r3, #3
 8013298:	e023      	b.n	80132e2 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 801329a:	68fb      	ldr	r3, [r7, #12]
 801329c:	691b      	ldr	r3, [r3, #16]
 801329e:	2b00      	cmp	r3, #0
 80132a0:	d108      	bne.n	80132b4 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80132a2:	68fb      	ldr	r3, [r7, #12]
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	6859      	ldr	r1, [r3, #4]
 80132a8:	68bb      	ldr	r3, [r7, #8]
 80132aa:	1c5a      	adds	r2, r3, #1
 80132ac:	60ba      	str	r2, [r7, #8]
 80132ae:	b2ca      	uxtb	r2, r1
 80132b0:	701a      	strb	r2, [r3, #0]
 80132b2:	e00a      	b.n	80132ca <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80132b4:	68fb      	ldr	r3, [r7, #12]
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	685b      	ldr	r3, [r3, #4]
 80132ba:	b2da      	uxtb	r2, r3
 80132bc:	68bb      	ldr	r3, [r7, #8]
 80132be:	1c59      	adds	r1, r3, #1
 80132c0:	60b9      	str	r1, [r7, #8]
 80132c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80132c6:	b2d2      	uxtb	r2, r2
 80132c8:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80132ce:	b29b      	uxth	r3, r3
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d19d      	bne.n	8013210 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80132d4:	68fb      	ldr	r3, [r7, #12]
 80132d6:	2220      	movs	r2, #32
 80132d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80132dc:	2300      	movs	r3, #0
 80132de:	e000      	b.n	80132e2 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80132e0:	2302      	movs	r3, #2
  }
}
 80132e2:	4618      	mov	r0, r3
 80132e4:	3718      	adds	r7, #24
 80132e6:	46bd      	mov	sp, r7
 80132e8:	bd80      	pop	{r7, pc}

080132ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80132ea:	b580      	push	{r7, lr}
 80132ec:	b084      	sub	sp, #16
 80132ee:	af00      	add	r7, sp, #0
 80132f0:	60f8      	str	r0, [r7, #12]
 80132f2:	60b9      	str	r1, [r7, #8]
 80132f4:	603b      	str	r3, [r7, #0]
 80132f6:	4613      	mov	r3, r2
 80132f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80132fa:	e02c      	b.n	8013356 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80132fc:	69bb      	ldr	r3, [r7, #24]
 80132fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013302:	d028      	beq.n	8013356 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8013304:	69bb      	ldr	r3, [r7, #24]
 8013306:	2b00      	cmp	r3, #0
 8013308:	d007      	beq.n	801331a <UART_WaitOnFlagUntilTimeout+0x30>
 801330a:	f7fb f8cf 	bl	800e4ac <HAL_GetTick>
 801330e:	4602      	mov	r2, r0
 8013310:	683b      	ldr	r3, [r7, #0]
 8013312:	1ad3      	subs	r3, r2, r3
 8013314:	69ba      	ldr	r2, [r7, #24]
 8013316:	429a      	cmp	r2, r3
 8013318:	d21d      	bcs.n	8013356 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 801331a:	68fb      	ldr	r3, [r7, #12]
 801331c:	681b      	ldr	r3, [r3, #0]
 801331e:	68da      	ldr	r2, [r3, #12]
 8013320:	68fb      	ldr	r3, [r7, #12]
 8013322:	681b      	ldr	r3, [r3, #0]
 8013324:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8013328:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801332a:	68fb      	ldr	r3, [r7, #12]
 801332c:	681b      	ldr	r3, [r3, #0]
 801332e:	695a      	ldr	r2, [r3, #20]
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	f022 0201 	bic.w	r2, r2, #1
 8013338:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	2220      	movs	r2, #32
 801333e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8013342:	68fb      	ldr	r3, [r7, #12]
 8013344:	2220      	movs	r2, #32
 8013346:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	2200      	movs	r2, #0
 801334e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8013352:	2303      	movs	r3, #3
 8013354:	e00f      	b.n	8013376 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013356:	68fb      	ldr	r3, [r7, #12]
 8013358:	681b      	ldr	r3, [r3, #0]
 801335a:	681a      	ldr	r2, [r3, #0]
 801335c:	68bb      	ldr	r3, [r7, #8]
 801335e:	4013      	ands	r3, r2
 8013360:	68ba      	ldr	r2, [r7, #8]
 8013362:	429a      	cmp	r2, r3
 8013364:	bf0c      	ite	eq
 8013366:	2301      	moveq	r3, #1
 8013368:	2300      	movne	r3, #0
 801336a:	b2db      	uxtb	r3, r3
 801336c:	461a      	mov	r2, r3
 801336e:	79fb      	ldrb	r3, [r7, #7]
 8013370:	429a      	cmp	r2, r3
 8013372:	d0c3      	beq.n	80132fc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8013374:	2300      	movs	r3, #0
}
 8013376:	4618      	mov	r0, r3
 8013378:	3710      	adds	r7, #16
 801337a:	46bd      	mov	sp, r7
 801337c:	bd80      	pop	{r7, pc}
	...

08013380 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013384:	b085      	sub	sp, #20
 8013386:	af00      	add	r7, sp, #0
 8013388:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	691b      	ldr	r3, [r3, #16]
 8013390:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	68da      	ldr	r2, [r3, #12]
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	681b      	ldr	r3, [r3, #0]
 801339c:	430a      	orrs	r2, r1
 801339e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	689a      	ldr	r2, [r3, #8]
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	691b      	ldr	r3, [r3, #16]
 80133a8:	431a      	orrs	r2, r3
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	695b      	ldr	r3, [r3, #20]
 80133ae:	431a      	orrs	r2, r3
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	69db      	ldr	r3, [r3, #28]
 80133b4:	4313      	orrs	r3, r2
 80133b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	68db      	ldr	r3, [r3, #12]
 80133be:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80133c2:	f023 030c 	bic.w	r3, r3, #12
 80133c6:	687a      	ldr	r2, [r7, #4]
 80133c8:	6812      	ldr	r2, [r2, #0]
 80133ca:	68f9      	ldr	r1, [r7, #12]
 80133cc:	430b      	orrs	r3, r1
 80133ce:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	695b      	ldr	r3, [r3, #20]
 80133d6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80133da:	687b      	ldr	r3, [r7, #4]
 80133dc:	699a      	ldr	r2, [r3, #24]
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	430a      	orrs	r2, r1
 80133e4:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	69db      	ldr	r3, [r3, #28]
 80133ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80133ee:	f040 818b 	bne.w	8013708 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	681b      	ldr	r3, [r3, #0]
 80133f6:	4ac1      	ldr	r2, [pc, #772]	; (80136fc <UART_SetConfig+0x37c>)
 80133f8:	4293      	cmp	r3, r2
 80133fa:	d005      	beq.n	8013408 <UART_SetConfig+0x88>
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	4abf      	ldr	r2, [pc, #764]	; (8013700 <UART_SetConfig+0x380>)
 8013402:	4293      	cmp	r3, r2
 8013404:	f040 80bd 	bne.w	8013582 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8013408:	f7fd fbc2 	bl	8010b90 <HAL_RCC_GetPCLK2Freq>
 801340c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 801340e:	68bb      	ldr	r3, [r7, #8]
 8013410:	461d      	mov	r5, r3
 8013412:	f04f 0600 	mov.w	r6, #0
 8013416:	46a8      	mov	r8, r5
 8013418:	46b1      	mov	r9, r6
 801341a:	eb18 0308 	adds.w	r3, r8, r8
 801341e:	eb49 0409 	adc.w	r4, r9, r9
 8013422:	4698      	mov	r8, r3
 8013424:	46a1      	mov	r9, r4
 8013426:	eb18 0805 	adds.w	r8, r8, r5
 801342a:	eb49 0906 	adc.w	r9, r9, r6
 801342e:	f04f 0100 	mov.w	r1, #0
 8013432:	f04f 0200 	mov.w	r2, #0
 8013436:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 801343a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 801343e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013442:	4688      	mov	r8, r1
 8013444:	4691      	mov	r9, r2
 8013446:	eb18 0005 	adds.w	r0, r8, r5
 801344a:	eb49 0106 	adc.w	r1, r9, r6
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	685b      	ldr	r3, [r3, #4]
 8013452:	461d      	mov	r5, r3
 8013454:	f04f 0600 	mov.w	r6, #0
 8013458:	196b      	adds	r3, r5, r5
 801345a:	eb46 0406 	adc.w	r4, r6, r6
 801345e:	461a      	mov	r2, r3
 8013460:	4623      	mov	r3, r4
 8013462:	f7f5 fb49 	bl	8008af8 <__aeabi_uldivmod>
 8013466:	4603      	mov	r3, r0
 8013468:	460c      	mov	r4, r1
 801346a:	461a      	mov	r2, r3
 801346c:	4ba5      	ldr	r3, [pc, #660]	; (8013704 <UART_SetConfig+0x384>)
 801346e:	fba3 2302 	umull	r2, r3, r3, r2
 8013472:	095b      	lsrs	r3, r3, #5
 8013474:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013478:	68bb      	ldr	r3, [r7, #8]
 801347a:	461d      	mov	r5, r3
 801347c:	f04f 0600 	mov.w	r6, #0
 8013480:	46a9      	mov	r9, r5
 8013482:	46b2      	mov	sl, r6
 8013484:	eb19 0309 	adds.w	r3, r9, r9
 8013488:	eb4a 040a 	adc.w	r4, sl, sl
 801348c:	4699      	mov	r9, r3
 801348e:	46a2      	mov	sl, r4
 8013490:	eb19 0905 	adds.w	r9, r9, r5
 8013494:	eb4a 0a06 	adc.w	sl, sl, r6
 8013498:	f04f 0100 	mov.w	r1, #0
 801349c:	f04f 0200 	mov.w	r2, #0
 80134a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80134a4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80134a8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80134ac:	4689      	mov	r9, r1
 80134ae:	4692      	mov	sl, r2
 80134b0:	eb19 0005 	adds.w	r0, r9, r5
 80134b4:	eb4a 0106 	adc.w	r1, sl, r6
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	685b      	ldr	r3, [r3, #4]
 80134bc:	461d      	mov	r5, r3
 80134be:	f04f 0600 	mov.w	r6, #0
 80134c2:	196b      	adds	r3, r5, r5
 80134c4:	eb46 0406 	adc.w	r4, r6, r6
 80134c8:	461a      	mov	r2, r3
 80134ca:	4623      	mov	r3, r4
 80134cc:	f7f5 fb14 	bl	8008af8 <__aeabi_uldivmod>
 80134d0:	4603      	mov	r3, r0
 80134d2:	460c      	mov	r4, r1
 80134d4:	461a      	mov	r2, r3
 80134d6:	4b8b      	ldr	r3, [pc, #556]	; (8013704 <UART_SetConfig+0x384>)
 80134d8:	fba3 1302 	umull	r1, r3, r3, r2
 80134dc:	095b      	lsrs	r3, r3, #5
 80134de:	2164      	movs	r1, #100	; 0x64
 80134e0:	fb01 f303 	mul.w	r3, r1, r3
 80134e4:	1ad3      	subs	r3, r2, r3
 80134e6:	00db      	lsls	r3, r3, #3
 80134e8:	3332      	adds	r3, #50	; 0x32
 80134ea:	4a86      	ldr	r2, [pc, #536]	; (8013704 <UART_SetConfig+0x384>)
 80134ec:	fba2 2303 	umull	r2, r3, r2, r3
 80134f0:	095b      	lsrs	r3, r3, #5
 80134f2:	005b      	lsls	r3, r3, #1
 80134f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80134f8:	4498      	add	r8, r3
 80134fa:	68bb      	ldr	r3, [r7, #8]
 80134fc:	461d      	mov	r5, r3
 80134fe:	f04f 0600 	mov.w	r6, #0
 8013502:	46a9      	mov	r9, r5
 8013504:	46b2      	mov	sl, r6
 8013506:	eb19 0309 	adds.w	r3, r9, r9
 801350a:	eb4a 040a 	adc.w	r4, sl, sl
 801350e:	4699      	mov	r9, r3
 8013510:	46a2      	mov	sl, r4
 8013512:	eb19 0905 	adds.w	r9, r9, r5
 8013516:	eb4a 0a06 	adc.w	sl, sl, r6
 801351a:	f04f 0100 	mov.w	r1, #0
 801351e:	f04f 0200 	mov.w	r2, #0
 8013522:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013526:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801352a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801352e:	4689      	mov	r9, r1
 8013530:	4692      	mov	sl, r2
 8013532:	eb19 0005 	adds.w	r0, r9, r5
 8013536:	eb4a 0106 	adc.w	r1, sl, r6
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	685b      	ldr	r3, [r3, #4]
 801353e:	461d      	mov	r5, r3
 8013540:	f04f 0600 	mov.w	r6, #0
 8013544:	196b      	adds	r3, r5, r5
 8013546:	eb46 0406 	adc.w	r4, r6, r6
 801354a:	461a      	mov	r2, r3
 801354c:	4623      	mov	r3, r4
 801354e:	f7f5 fad3 	bl	8008af8 <__aeabi_uldivmod>
 8013552:	4603      	mov	r3, r0
 8013554:	460c      	mov	r4, r1
 8013556:	461a      	mov	r2, r3
 8013558:	4b6a      	ldr	r3, [pc, #424]	; (8013704 <UART_SetConfig+0x384>)
 801355a:	fba3 1302 	umull	r1, r3, r3, r2
 801355e:	095b      	lsrs	r3, r3, #5
 8013560:	2164      	movs	r1, #100	; 0x64
 8013562:	fb01 f303 	mul.w	r3, r1, r3
 8013566:	1ad3      	subs	r3, r2, r3
 8013568:	00db      	lsls	r3, r3, #3
 801356a:	3332      	adds	r3, #50	; 0x32
 801356c:	4a65      	ldr	r2, [pc, #404]	; (8013704 <UART_SetConfig+0x384>)
 801356e:	fba2 2303 	umull	r2, r3, r2, r3
 8013572:	095b      	lsrs	r3, r3, #5
 8013574:	f003 0207 	and.w	r2, r3, #7
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	681b      	ldr	r3, [r3, #0]
 801357c:	4442      	add	r2, r8
 801357e:	609a      	str	r2, [r3, #8]
 8013580:	e26f      	b.n	8013a62 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8013582:	f7fd faf1 	bl	8010b68 <HAL_RCC_GetPCLK1Freq>
 8013586:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8013588:	68bb      	ldr	r3, [r7, #8]
 801358a:	461d      	mov	r5, r3
 801358c:	f04f 0600 	mov.w	r6, #0
 8013590:	46a8      	mov	r8, r5
 8013592:	46b1      	mov	r9, r6
 8013594:	eb18 0308 	adds.w	r3, r8, r8
 8013598:	eb49 0409 	adc.w	r4, r9, r9
 801359c:	4698      	mov	r8, r3
 801359e:	46a1      	mov	r9, r4
 80135a0:	eb18 0805 	adds.w	r8, r8, r5
 80135a4:	eb49 0906 	adc.w	r9, r9, r6
 80135a8:	f04f 0100 	mov.w	r1, #0
 80135ac:	f04f 0200 	mov.w	r2, #0
 80135b0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80135b4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80135b8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80135bc:	4688      	mov	r8, r1
 80135be:	4691      	mov	r9, r2
 80135c0:	eb18 0005 	adds.w	r0, r8, r5
 80135c4:	eb49 0106 	adc.w	r1, r9, r6
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	685b      	ldr	r3, [r3, #4]
 80135cc:	461d      	mov	r5, r3
 80135ce:	f04f 0600 	mov.w	r6, #0
 80135d2:	196b      	adds	r3, r5, r5
 80135d4:	eb46 0406 	adc.w	r4, r6, r6
 80135d8:	461a      	mov	r2, r3
 80135da:	4623      	mov	r3, r4
 80135dc:	f7f5 fa8c 	bl	8008af8 <__aeabi_uldivmod>
 80135e0:	4603      	mov	r3, r0
 80135e2:	460c      	mov	r4, r1
 80135e4:	461a      	mov	r2, r3
 80135e6:	4b47      	ldr	r3, [pc, #284]	; (8013704 <UART_SetConfig+0x384>)
 80135e8:	fba3 2302 	umull	r2, r3, r3, r2
 80135ec:	095b      	lsrs	r3, r3, #5
 80135ee:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80135f2:	68bb      	ldr	r3, [r7, #8]
 80135f4:	461d      	mov	r5, r3
 80135f6:	f04f 0600 	mov.w	r6, #0
 80135fa:	46a9      	mov	r9, r5
 80135fc:	46b2      	mov	sl, r6
 80135fe:	eb19 0309 	adds.w	r3, r9, r9
 8013602:	eb4a 040a 	adc.w	r4, sl, sl
 8013606:	4699      	mov	r9, r3
 8013608:	46a2      	mov	sl, r4
 801360a:	eb19 0905 	adds.w	r9, r9, r5
 801360e:	eb4a 0a06 	adc.w	sl, sl, r6
 8013612:	f04f 0100 	mov.w	r1, #0
 8013616:	f04f 0200 	mov.w	r2, #0
 801361a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801361e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013622:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013626:	4689      	mov	r9, r1
 8013628:	4692      	mov	sl, r2
 801362a:	eb19 0005 	adds.w	r0, r9, r5
 801362e:	eb4a 0106 	adc.w	r1, sl, r6
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	685b      	ldr	r3, [r3, #4]
 8013636:	461d      	mov	r5, r3
 8013638:	f04f 0600 	mov.w	r6, #0
 801363c:	196b      	adds	r3, r5, r5
 801363e:	eb46 0406 	adc.w	r4, r6, r6
 8013642:	461a      	mov	r2, r3
 8013644:	4623      	mov	r3, r4
 8013646:	f7f5 fa57 	bl	8008af8 <__aeabi_uldivmod>
 801364a:	4603      	mov	r3, r0
 801364c:	460c      	mov	r4, r1
 801364e:	461a      	mov	r2, r3
 8013650:	4b2c      	ldr	r3, [pc, #176]	; (8013704 <UART_SetConfig+0x384>)
 8013652:	fba3 1302 	umull	r1, r3, r3, r2
 8013656:	095b      	lsrs	r3, r3, #5
 8013658:	2164      	movs	r1, #100	; 0x64
 801365a:	fb01 f303 	mul.w	r3, r1, r3
 801365e:	1ad3      	subs	r3, r2, r3
 8013660:	00db      	lsls	r3, r3, #3
 8013662:	3332      	adds	r3, #50	; 0x32
 8013664:	4a27      	ldr	r2, [pc, #156]	; (8013704 <UART_SetConfig+0x384>)
 8013666:	fba2 2303 	umull	r2, r3, r2, r3
 801366a:	095b      	lsrs	r3, r3, #5
 801366c:	005b      	lsls	r3, r3, #1
 801366e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8013672:	4498      	add	r8, r3
 8013674:	68bb      	ldr	r3, [r7, #8]
 8013676:	461d      	mov	r5, r3
 8013678:	f04f 0600 	mov.w	r6, #0
 801367c:	46a9      	mov	r9, r5
 801367e:	46b2      	mov	sl, r6
 8013680:	eb19 0309 	adds.w	r3, r9, r9
 8013684:	eb4a 040a 	adc.w	r4, sl, sl
 8013688:	4699      	mov	r9, r3
 801368a:	46a2      	mov	sl, r4
 801368c:	eb19 0905 	adds.w	r9, r9, r5
 8013690:	eb4a 0a06 	adc.w	sl, sl, r6
 8013694:	f04f 0100 	mov.w	r1, #0
 8013698:	f04f 0200 	mov.w	r2, #0
 801369c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80136a0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80136a4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80136a8:	4689      	mov	r9, r1
 80136aa:	4692      	mov	sl, r2
 80136ac:	eb19 0005 	adds.w	r0, r9, r5
 80136b0:	eb4a 0106 	adc.w	r1, sl, r6
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	685b      	ldr	r3, [r3, #4]
 80136b8:	461d      	mov	r5, r3
 80136ba:	f04f 0600 	mov.w	r6, #0
 80136be:	196b      	adds	r3, r5, r5
 80136c0:	eb46 0406 	adc.w	r4, r6, r6
 80136c4:	461a      	mov	r2, r3
 80136c6:	4623      	mov	r3, r4
 80136c8:	f7f5 fa16 	bl	8008af8 <__aeabi_uldivmod>
 80136cc:	4603      	mov	r3, r0
 80136ce:	460c      	mov	r4, r1
 80136d0:	461a      	mov	r2, r3
 80136d2:	4b0c      	ldr	r3, [pc, #48]	; (8013704 <UART_SetConfig+0x384>)
 80136d4:	fba3 1302 	umull	r1, r3, r3, r2
 80136d8:	095b      	lsrs	r3, r3, #5
 80136da:	2164      	movs	r1, #100	; 0x64
 80136dc:	fb01 f303 	mul.w	r3, r1, r3
 80136e0:	1ad3      	subs	r3, r2, r3
 80136e2:	00db      	lsls	r3, r3, #3
 80136e4:	3332      	adds	r3, #50	; 0x32
 80136e6:	4a07      	ldr	r2, [pc, #28]	; (8013704 <UART_SetConfig+0x384>)
 80136e8:	fba2 2303 	umull	r2, r3, r2, r3
 80136ec:	095b      	lsrs	r3, r3, #5
 80136ee:	f003 0207 	and.w	r2, r3, #7
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	681b      	ldr	r3, [r3, #0]
 80136f6:	4442      	add	r2, r8
 80136f8:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80136fa:	e1b2      	b.n	8013a62 <UART_SetConfig+0x6e2>
 80136fc:	40011000 	.word	0x40011000
 8013700:	40011400 	.word	0x40011400
 8013704:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	4ad7      	ldr	r2, [pc, #860]	; (8013a6c <UART_SetConfig+0x6ec>)
 801370e:	4293      	cmp	r3, r2
 8013710:	d005      	beq.n	801371e <UART_SetConfig+0x39e>
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	681b      	ldr	r3, [r3, #0]
 8013716:	4ad6      	ldr	r2, [pc, #856]	; (8013a70 <UART_SetConfig+0x6f0>)
 8013718:	4293      	cmp	r3, r2
 801371a:	f040 80d1 	bne.w	80138c0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 801371e:	f7fd fa37 	bl	8010b90 <HAL_RCC_GetPCLK2Freq>
 8013722:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8013724:	68bb      	ldr	r3, [r7, #8]
 8013726:	469a      	mov	sl, r3
 8013728:	f04f 0b00 	mov.w	fp, #0
 801372c:	46d0      	mov	r8, sl
 801372e:	46d9      	mov	r9, fp
 8013730:	eb18 0308 	adds.w	r3, r8, r8
 8013734:	eb49 0409 	adc.w	r4, r9, r9
 8013738:	4698      	mov	r8, r3
 801373a:	46a1      	mov	r9, r4
 801373c:	eb18 080a 	adds.w	r8, r8, sl
 8013740:	eb49 090b 	adc.w	r9, r9, fp
 8013744:	f04f 0100 	mov.w	r1, #0
 8013748:	f04f 0200 	mov.w	r2, #0
 801374c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8013750:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013754:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013758:	4688      	mov	r8, r1
 801375a:	4691      	mov	r9, r2
 801375c:	eb1a 0508 	adds.w	r5, sl, r8
 8013760:	eb4b 0609 	adc.w	r6, fp, r9
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	685b      	ldr	r3, [r3, #4]
 8013768:	4619      	mov	r1, r3
 801376a:	f04f 0200 	mov.w	r2, #0
 801376e:	f04f 0300 	mov.w	r3, #0
 8013772:	f04f 0400 	mov.w	r4, #0
 8013776:	0094      	lsls	r4, r2, #2
 8013778:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801377c:	008b      	lsls	r3, r1, #2
 801377e:	461a      	mov	r2, r3
 8013780:	4623      	mov	r3, r4
 8013782:	4628      	mov	r0, r5
 8013784:	4631      	mov	r1, r6
 8013786:	f7f5 f9b7 	bl	8008af8 <__aeabi_uldivmod>
 801378a:	4603      	mov	r3, r0
 801378c:	460c      	mov	r4, r1
 801378e:	461a      	mov	r2, r3
 8013790:	4bb8      	ldr	r3, [pc, #736]	; (8013a74 <UART_SetConfig+0x6f4>)
 8013792:	fba3 2302 	umull	r2, r3, r3, r2
 8013796:	095b      	lsrs	r3, r3, #5
 8013798:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801379c:	68bb      	ldr	r3, [r7, #8]
 801379e:	469b      	mov	fp, r3
 80137a0:	f04f 0c00 	mov.w	ip, #0
 80137a4:	46d9      	mov	r9, fp
 80137a6:	46e2      	mov	sl, ip
 80137a8:	eb19 0309 	adds.w	r3, r9, r9
 80137ac:	eb4a 040a 	adc.w	r4, sl, sl
 80137b0:	4699      	mov	r9, r3
 80137b2:	46a2      	mov	sl, r4
 80137b4:	eb19 090b 	adds.w	r9, r9, fp
 80137b8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80137bc:	f04f 0100 	mov.w	r1, #0
 80137c0:	f04f 0200 	mov.w	r2, #0
 80137c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80137c8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80137cc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80137d0:	4689      	mov	r9, r1
 80137d2:	4692      	mov	sl, r2
 80137d4:	eb1b 0509 	adds.w	r5, fp, r9
 80137d8:	eb4c 060a 	adc.w	r6, ip, sl
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	685b      	ldr	r3, [r3, #4]
 80137e0:	4619      	mov	r1, r3
 80137e2:	f04f 0200 	mov.w	r2, #0
 80137e6:	f04f 0300 	mov.w	r3, #0
 80137ea:	f04f 0400 	mov.w	r4, #0
 80137ee:	0094      	lsls	r4, r2, #2
 80137f0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80137f4:	008b      	lsls	r3, r1, #2
 80137f6:	461a      	mov	r2, r3
 80137f8:	4623      	mov	r3, r4
 80137fa:	4628      	mov	r0, r5
 80137fc:	4631      	mov	r1, r6
 80137fe:	f7f5 f97b 	bl	8008af8 <__aeabi_uldivmod>
 8013802:	4603      	mov	r3, r0
 8013804:	460c      	mov	r4, r1
 8013806:	461a      	mov	r2, r3
 8013808:	4b9a      	ldr	r3, [pc, #616]	; (8013a74 <UART_SetConfig+0x6f4>)
 801380a:	fba3 1302 	umull	r1, r3, r3, r2
 801380e:	095b      	lsrs	r3, r3, #5
 8013810:	2164      	movs	r1, #100	; 0x64
 8013812:	fb01 f303 	mul.w	r3, r1, r3
 8013816:	1ad3      	subs	r3, r2, r3
 8013818:	011b      	lsls	r3, r3, #4
 801381a:	3332      	adds	r3, #50	; 0x32
 801381c:	4a95      	ldr	r2, [pc, #596]	; (8013a74 <UART_SetConfig+0x6f4>)
 801381e:	fba2 2303 	umull	r2, r3, r2, r3
 8013822:	095b      	lsrs	r3, r3, #5
 8013824:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013828:	4498      	add	r8, r3
 801382a:	68bb      	ldr	r3, [r7, #8]
 801382c:	469b      	mov	fp, r3
 801382e:	f04f 0c00 	mov.w	ip, #0
 8013832:	46d9      	mov	r9, fp
 8013834:	46e2      	mov	sl, ip
 8013836:	eb19 0309 	adds.w	r3, r9, r9
 801383a:	eb4a 040a 	adc.w	r4, sl, sl
 801383e:	4699      	mov	r9, r3
 8013840:	46a2      	mov	sl, r4
 8013842:	eb19 090b 	adds.w	r9, r9, fp
 8013846:	eb4a 0a0c 	adc.w	sl, sl, ip
 801384a:	f04f 0100 	mov.w	r1, #0
 801384e:	f04f 0200 	mov.w	r2, #0
 8013852:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013856:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801385a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801385e:	4689      	mov	r9, r1
 8013860:	4692      	mov	sl, r2
 8013862:	eb1b 0509 	adds.w	r5, fp, r9
 8013866:	eb4c 060a 	adc.w	r6, ip, sl
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	685b      	ldr	r3, [r3, #4]
 801386e:	4619      	mov	r1, r3
 8013870:	f04f 0200 	mov.w	r2, #0
 8013874:	f04f 0300 	mov.w	r3, #0
 8013878:	f04f 0400 	mov.w	r4, #0
 801387c:	0094      	lsls	r4, r2, #2
 801387e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013882:	008b      	lsls	r3, r1, #2
 8013884:	461a      	mov	r2, r3
 8013886:	4623      	mov	r3, r4
 8013888:	4628      	mov	r0, r5
 801388a:	4631      	mov	r1, r6
 801388c:	f7f5 f934 	bl	8008af8 <__aeabi_uldivmod>
 8013890:	4603      	mov	r3, r0
 8013892:	460c      	mov	r4, r1
 8013894:	461a      	mov	r2, r3
 8013896:	4b77      	ldr	r3, [pc, #476]	; (8013a74 <UART_SetConfig+0x6f4>)
 8013898:	fba3 1302 	umull	r1, r3, r3, r2
 801389c:	095b      	lsrs	r3, r3, #5
 801389e:	2164      	movs	r1, #100	; 0x64
 80138a0:	fb01 f303 	mul.w	r3, r1, r3
 80138a4:	1ad3      	subs	r3, r2, r3
 80138a6:	011b      	lsls	r3, r3, #4
 80138a8:	3332      	adds	r3, #50	; 0x32
 80138aa:	4a72      	ldr	r2, [pc, #456]	; (8013a74 <UART_SetConfig+0x6f4>)
 80138ac:	fba2 2303 	umull	r2, r3, r2, r3
 80138b0:	095b      	lsrs	r3, r3, #5
 80138b2:	f003 020f 	and.w	r2, r3, #15
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	681b      	ldr	r3, [r3, #0]
 80138ba:	4442      	add	r2, r8
 80138bc:	609a      	str	r2, [r3, #8]
 80138be:	e0d0      	b.n	8013a62 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80138c0:	f7fd f952 	bl	8010b68 <HAL_RCC_GetPCLK1Freq>
 80138c4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80138c6:	68bb      	ldr	r3, [r7, #8]
 80138c8:	469a      	mov	sl, r3
 80138ca:	f04f 0b00 	mov.w	fp, #0
 80138ce:	46d0      	mov	r8, sl
 80138d0:	46d9      	mov	r9, fp
 80138d2:	eb18 0308 	adds.w	r3, r8, r8
 80138d6:	eb49 0409 	adc.w	r4, r9, r9
 80138da:	4698      	mov	r8, r3
 80138dc:	46a1      	mov	r9, r4
 80138de:	eb18 080a 	adds.w	r8, r8, sl
 80138e2:	eb49 090b 	adc.w	r9, r9, fp
 80138e6:	f04f 0100 	mov.w	r1, #0
 80138ea:	f04f 0200 	mov.w	r2, #0
 80138ee:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80138f2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80138f6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80138fa:	4688      	mov	r8, r1
 80138fc:	4691      	mov	r9, r2
 80138fe:	eb1a 0508 	adds.w	r5, sl, r8
 8013902:	eb4b 0609 	adc.w	r6, fp, r9
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	685b      	ldr	r3, [r3, #4]
 801390a:	4619      	mov	r1, r3
 801390c:	f04f 0200 	mov.w	r2, #0
 8013910:	f04f 0300 	mov.w	r3, #0
 8013914:	f04f 0400 	mov.w	r4, #0
 8013918:	0094      	lsls	r4, r2, #2
 801391a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801391e:	008b      	lsls	r3, r1, #2
 8013920:	461a      	mov	r2, r3
 8013922:	4623      	mov	r3, r4
 8013924:	4628      	mov	r0, r5
 8013926:	4631      	mov	r1, r6
 8013928:	f7f5 f8e6 	bl	8008af8 <__aeabi_uldivmod>
 801392c:	4603      	mov	r3, r0
 801392e:	460c      	mov	r4, r1
 8013930:	461a      	mov	r2, r3
 8013932:	4b50      	ldr	r3, [pc, #320]	; (8013a74 <UART_SetConfig+0x6f4>)
 8013934:	fba3 2302 	umull	r2, r3, r3, r2
 8013938:	095b      	lsrs	r3, r3, #5
 801393a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801393e:	68bb      	ldr	r3, [r7, #8]
 8013940:	469b      	mov	fp, r3
 8013942:	f04f 0c00 	mov.w	ip, #0
 8013946:	46d9      	mov	r9, fp
 8013948:	46e2      	mov	sl, ip
 801394a:	eb19 0309 	adds.w	r3, r9, r9
 801394e:	eb4a 040a 	adc.w	r4, sl, sl
 8013952:	4699      	mov	r9, r3
 8013954:	46a2      	mov	sl, r4
 8013956:	eb19 090b 	adds.w	r9, r9, fp
 801395a:	eb4a 0a0c 	adc.w	sl, sl, ip
 801395e:	f04f 0100 	mov.w	r1, #0
 8013962:	f04f 0200 	mov.w	r2, #0
 8013966:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801396a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801396e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013972:	4689      	mov	r9, r1
 8013974:	4692      	mov	sl, r2
 8013976:	eb1b 0509 	adds.w	r5, fp, r9
 801397a:	eb4c 060a 	adc.w	r6, ip, sl
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	685b      	ldr	r3, [r3, #4]
 8013982:	4619      	mov	r1, r3
 8013984:	f04f 0200 	mov.w	r2, #0
 8013988:	f04f 0300 	mov.w	r3, #0
 801398c:	f04f 0400 	mov.w	r4, #0
 8013990:	0094      	lsls	r4, r2, #2
 8013992:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013996:	008b      	lsls	r3, r1, #2
 8013998:	461a      	mov	r2, r3
 801399a:	4623      	mov	r3, r4
 801399c:	4628      	mov	r0, r5
 801399e:	4631      	mov	r1, r6
 80139a0:	f7f5 f8aa 	bl	8008af8 <__aeabi_uldivmod>
 80139a4:	4603      	mov	r3, r0
 80139a6:	460c      	mov	r4, r1
 80139a8:	461a      	mov	r2, r3
 80139aa:	4b32      	ldr	r3, [pc, #200]	; (8013a74 <UART_SetConfig+0x6f4>)
 80139ac:	fba3 1302 	umull	r1, r3, r3, r2
 80139b0:	095b      	lsrs	r3, r3, #5
 80139b2:	2164      	movs	r1, #100	; 0x64
 80139b4:	fb01 f303 	mul.w	r3, r1, r3
 80139b8:	1ad3      	subs	r3, r2, r3
 80139ba:	011b      	lsls	r3, r3, #4
 80139bc:	3332      	adds	r3, #50	; 0x32
 80139be:	4a2d      	ldr	r2, [pc, #180]	; (8013a74 <UART_SetConfig+0x6f4>)
 80139c0:	fba2 2303 	umull	r2, r3, r2, r3
 80139c4:	095b      	lsrs	r3, r3, #5
 80139c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80139ca:	4498      	add	r8, r3
 80139cc:	68bb      	ldr	r3, [r7, #8]
 80139ce:	469b      	mov	fp, r3
 80139d0:	f04f 0c00 	mov.w	ip, #0
 80139d4:	46d9      	mov	r9, fp
 80139d6:	46e2      	mov	sl, ip
 80139d8:	eb19 0309 	adds.w	r3, r9, r9
 80139dc:	eb4a 040a 	adc.w	r4, sl, sl
 80139e0:	4699      	mov	r9, r3
 80139e2:	46a2      	mov	sl, r4
 80139e4:	eb19 090b 	adds.w	r9, r9, fp
 80139e8:	eb4a 0a0c 	adc.w	sl, sl, ip
 80139ec:	f04f 0100 	mov.w	r1, #0
 80139f0:	f04f 0200 	mov.w	r2, #0
 80139f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80139f8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80139fc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013a00:	4689      	mov	r9, r1
 8013a02:	4692      	mov	sl, r2
 8013a04:	eb1b 0509 	adds.w	r5, fp, r9
 8013a08:	eb4c 060a 	adc.w	r6, ip, sl
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	685b      	ldr	r3, [r3, #4]
 8013a10:	4619      	mov	r1, r3
 8013a12:	f04f 0200 	mov.w	r2, #0
 8013a16:	f04f 0300 	mov.w	r3, #0
 8013a1a:	f04f 0400 	mov.w	r4, #0
 8013a1e:	0094      	lsls	r4, r2, #2
 8013a20:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013a24:	008b      	lsls	r3, r1, #2
 8013a26:	461a      	mov	r2, r3
 8013a28:	4623      	mov	r3, r4
 8013a2a:	4628      	mov	r0, r5
 8013a2c:	4631      	mov	r1, r6
 8013a2e:	f7f5 f863 	bl	8008af8 <__aeabi_uldivmod>
 8013a32:	4603      	mov	r3, r0
 8013a34:	460c      	mov	r4, r1
 8013a36:	461a      	mov	r2, r3
 8013a38:	4b0e      	ldr	r3, [pc, #56]	; (8013a74 <UART_SetConfig+0x6f4>)
 8013a3a:	fba3 1302 	umull	r1, r3, r3, r2
 8013a3e:	095b      	lsrs	r3, r3, #5
 8013a40:	2164      	movs	r1, #100	; 0x64
 8013a42:	fb01 f303 	mul.w	r3, r1, r3
 8013a46:	1ad3      	subs	r3, r2, r3
 8013a48:	011b      	lsls	r3, r3, #4
 8013a4a:	3332      	adds	r3, #50	; 0x32
 8013a4c:	4a09      	ldr	r2, [pc, #36]	; (8013a74 <UART_SetConfig+0x6f4>)
 8013a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8013a52:	095b      	lsrs	r3, r3, #5
 8013a54:	f003 020f 	and.w	r2, r3, #15
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	4442      	add	r2, r8
 8013a5e:	609a      	str	r2, [r3, #8]
}
 8013a60:	e7ff      	b.n	8013a62 <UART_SetConfig+0x6e2>
 8013a62:	bf00      	nop
 8013a64:	3714      	adds	r7, #20
 8013a66:	46bd      	mov	sp, r7
 8013a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a6c:	40011000 	.word	0x40011000
 8013a70:	40011400 	.word	0x40011400
 8013a74:	51eb851f 	.word	0x51eb851f

08013a78 <round>:
 8013a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a7a:	ec57 6b10 	vmov	r6, r7, d0
 8013a7e:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8013a82:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8013a86:	2c13      	cmp	r4, #19
 8013a88:	463b      	mov	r3, r7
 8013a8a:	463d      	mov	r5, r7
 8013a8c:	dc17      	bgt.n	8013abe <round+0x46>
 8013a8e:	2c00      	cmp	r4, #0
 8013a90:	da09      	bge.n	8013aa6 <round+0x2e>
 8013a92:	3401      	adds	r4, #1
 8013a94:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8013a98:	d103      	bne.n	8013aa2 <round+0x2a>
 8013a9a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8013a9e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8013aa2:	2100      	movs	r1, #0
 8013aa4:	e02c      	b.n	8013b00 <round+0x88>
 8013aa6:	4a18      	ldr	r2, [pc, #96]	; (8013b08 <round+0x90>)
 8013aa8:	4122      	asrs	r2, r4
 8013aaa:	4217      	tst	r7, r2
 8013aac:	d100      	bne.n	8013ab0 <round+0x38>
 8013aae:	b19e      	cbz	r6, 8013ad8 <round+0x60>
 8013ab0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013ab4:	4123      	asrs	r3, r4
 8013ab6:	442b      	add	r3, r5
 8013ab8:	ea23 0302 	bic.w	r3, r3, r2
 8013abc:	e7f1      	b.n	8013aa2 <round+0x2a>
 8013abe:	2c33      	cmp	r4, #51	; 0x33
 8013ac0:	dd0d      	ble.n	8013ade <round+0x66>
 8013ac2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8013ac6:	d107      	bne.n	8013ad8 <round+0x60>
 8013ac8:	4630      	mov	r0, r6
 8013aca:	4639      	mov	r1, r7
 8013acc:	ee10 2a10 	vmov	r2, s0
 8013ad0:	f7f4 fb14 	bl	80080fc <__adddf3>
 8013ad4:	4606      	mov	r6, r0
 8013ad6:	460f      	mov	r7, r1
 8013ad8:	ec47 6b10 	vmov	d0, r6, r7
 8013adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ade:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8013ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8013ae6:	40d0      	lsrs	r0, r2
 8013ae8:	4206      	tst	r6, r0
 8013aea:	d0f5      	beq.n	8013ad8 <round+0x60>
 8013aec:	2201      	movs	r2, #1
 8013aee:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8013af2:	fa02 f404 	lsl.w	r4, r2, r4
 8013af6:	1931      	adds	r1, r6, r4
 8013af8:	bf28      	it	cs
 8013afa:	189b      	addcs	r3, r3, r2
 8013afc:	ea21 0100 	bic.w	r1, r1, r0
 8013b00:	461f      	mov	r7, r3
 8013b02:	460e      	mov	r6, r1
 8013b04:	e7e8      	b.n	8013ad8 <round+0x60>
 8013b06:	bf00      	nop
 8013b08:	000fffff 	.word	0x000fffff

08013b0c <__errno>:
 8013b0c:	4b01      	ldr	r3, [pc, #4]	; (8013b14 <__errno+0x8>)
 8013b0e:	6818      	ldr	r0, [r3, #0]
 8013b10:	4770      	bx	lr
 8013b12:	bf00      	nop
 8013b14:	20000024 	.word	0x20000024

08013b18 <__libc_init_array>:
 8013b18:	b570      	push	{r4, r5, r6, lr}
 8013b1a:	4e0d      	ldr	r6, [pc, #52]	; (8013b50 <__libc_init_array+0x38>)
 8013b1c:	4c0d      	ldr	r4, [pc, #52]	; (8013b54 <__libc_init_array+0x3c>)
 8013b1e:	1ba4      	subs	r4, r4, r6
 8013b20:	10a4      	asrs	r4, r4, #2
 8013b22:	2500      	movs	r5, #0
 8013b24:	42a5      	cmp	r5, r4
 8013b26:	d109      	bne.n	8013b3c <__libc_init_array+0x24>
 8013b28:	4e0b      	ldr	r6, [pc, #44]	; (8013b58 <__libc_init_array+0x40>)
 8013b2a:	4c0c      	ldr	r4, [pc, #48]	; (8013b5c <__libc_init_array+0x44>)
 8013b2c:	f005 f83c 	bl	8018ba8 <_init>
 8013b30:	1ba4      	subs	r4, r4, r6
 8013b32:	10a4      	asrs	r4, r4, #2
 8013b34:	2500      	movs	r5, #0
 8013b36:	42a5      	cmp	r5, r4
 8013b38:	d105      	bne.n	8013b46 <__libc_init_array+0x2e>
 8013b3a:	bd70      	pop	{r4, r5, r6, pc}
 8013b3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013b40:	4798      	blx	r3
 8013b42:	3501      	adds	r5, #1
 8013b44:	e7ee      	b.n	8013b24 <__libc_init_array+0xc>
 8013b46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013b4a:	4798      	blx	r3
 8013b4c:	3501      	adds	r5, #1
 8013b4e:	e7f2      	b.n	8013b36 <__libc_init_array+0x1e>
 8013b50:	0801917c 	.word	0x0801917c
 8013b54:	0801917c 	.word	0x0801917c
 8013b58:	0801917c 	.word	0x0801917c
 8013b5c:	08019180 	.word	0x08019180

08013b60 <memcpy>:
 8013b60:	b510      	push	{r4, lr}
 8013b62:	1e43      	subs	r3, r0, #1
 8013b64:	440a      	add	r2, r1
 8013b66:	4291      	cmp	r1, r2
 8013b68:	d100      	bne.n	8013b6c <memcpy+0xc>
 8013b6a:	bd10      	pop	{r4, pc}
 8013b6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013b70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013b74:	e7f7      	b.n	8013b66 <memcpy+0x6>

08013b76 <memset>:
 8013b76:	4402      	add	r2, r0
 8013b78:	4603      	mov	r3, r0
 8013b7a:	4293      	cmp	r3, r2
 8013b7c:	d100      	bne.n	8013b80 <memset+0xa>
 8013b7e:	4770      	bx	lr
 8013b80:	f803 1b01 	strb.w	r1, [r3], #1
 8013b84:	e7f9      	b.n	8013b7a <memset+0x4>

08013b86 <__cvt>:
 8013b86:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013b8a:	ec55 4b10 	vmov	r4, r5, d0
 8013b8e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8013b90:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013b94:	2d00      	cmp	r5, #0
 8013b96:	460e      	mov	r6, r1
 8013b98:	4691      	mov	r9, r2
 8013b9a:	4619      	mov	r1, r3
 8013b9c:	bfb8      	it	lt
 8013b9e:	4622      	movlt	r2, r4
 8013ba0:	462b      	mov	r3, r5
 8013ba2:	f027 0720 	bic.w	r7, r7, #32
 8013ba6:	bfbb      	ittet	lt
 8013ba8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013bac:	461d      	movlt	r5, r3
 8013bae:	2300      	movge	r3, #0
 8013bb0:	232d      	movlt	r3, #45	; 0x2d
 8013bb2:	bfb8      	it	lt
 8013bb4:	4614      	movlt	r4, r2
 8013bb6:	2f46      	cmp	r7, #70	; 0x46
 8013bb8:	700b      	strb	r3, [r1, #0]
 8013bba:	d004      	beq.n	8013bc6 <__cvt+0x40>
 8013bbc:	2f45      	cmp	r7, #69	; 0x45
 8013bbe:	d100      	bne.n	8013bc2 <__cvt+0x3c>
 8013bc0:	3601      	adds	r6, #1
 8013bc2:	2102      	movs	r1, #2
 8013bc4:	e000      	b.n	8013bc8 <__cvt+0x42>
 8013bc6:	2103      	movs	r1, #3
 8013bc8:	ab03      	add	r3, sp, #12
 8013bca:	9301      	str	r3, [sp, #4]
 8013bcc:	ab02      	add	r3, sp, #8
 8013bce:	9300      	str	r3, [sp, #0]
 8013bd0:	4632      	mov	r2, r6
 8013bd2:	4653      	mov	r3, sl
 8013bd4:	ec45 4b10 	vmov	d0, r4, r5
 8013bd8:	f001 ff82 	bl	8015ae0 <_dtoa_r>
 8013bdc:	2f47      	cmp	r7, #71	; 0x47
 8013bde:	4680      	mov	r8, r0
 8013be0:	d102      	bne.n	8013be8 <__cvt+0x62>
 8013be2:	f019 0f01 	tst.w	r9, #1
 8013be6:	d026      	beq.n	8013c36 <__cvt+0xb0>
 8013be8:	2f46      	cmp	r7, #70	; 0x46
 8013bea:	eb08 0906 	add.w	r9, r8, r6
 8013bee:	d111      	bne.n	8013c14 <__cvt+0x8e>
 8013bf0:	f898 3000 	ldrb.w	r3, [r8]
 8013bf4:	2b30      	cmp	r3, #48	; 0x30
 8013bf6:	d10a      	bne.n	8013c0e <__cvt+0x88>
 8013bf8:	2200      	movs	r2, #0
 8013bfa:	2300      	movs	r3, #0
 8013bfc:	4620      	mov	r0, r4
 8013bfe:	4629      	mov	r1, r5
 8013c00:	f7f4 fe9a 	bl	8008938 <__aeabi_dcmpeq>
 8013c04:	b918      	cbnz	r0, 8013c0e <__cvt+0x88>
 8013c06:	f1c6 0601 	rsb	r6, r6, #1
 8013c0a:	f8ca 6000 	str.w	r6, [sl]
 8013c0e:	f8da 3000 	ldr.w	r3, [sl]
 8013c12:	4499      	add	r9, r3
 8013c14:	2200      	movs	r2, #0
 8013c16:	2300      	movs	r3, #0
 8013c18:	4620      	mov	r0, r4
 8013c1a:	4629      	mov	r1, r5
 8013c1c:	f7f4 fe8c 	bl	8008938 <__aeabi_dcmpeq>
 8013c20:	b938      	cbnz	r0, 8013c32 <__cvt+0xac>
 8013c22:	2230      	movs	r2, #48	; 0x30
 8013c24:	9b03      	ldr	r3, [sp, #12]
 8013c26:	454b      	cmp	r3, r9
 8013c28:	d205      	bcs.n	8013c36 <__cvt+0xb0>
 8013c2a:	1c59      	adds	r1, r3, #1
 8013c2c:	9103      	str	r1, [sp, #12]
 8013c2e:	701a      	strb	r2, [r3, #0]
 8013c30:	e7f8      	b.n	8013c24 <__cvt+0x9e>
 8013c32:	f8cd 900c 	str.w	r9, [sp, #12]
 8013c36:	9b03      	ldr	r3, [sp, #12]
 8013c38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013c3a:	eba3 0308 	sub.w	r3, r3, r8
 8013c3e:	4640      	mov	r0, r8
 8013c40:	6013      	str	r3, [r2, #0]
 8013c42:	b004      	add	sp, #16
 8013c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013c48 <__exponent>:
 8013c48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013c4a:	2900      	cmp	r1, #0
 8013c4c:	4604      	mov	r4, r0
 8013c4e:	bfba      	itte	lt
 8013c50:	4249      	neglt	r1, r1
 8013c52:	232d      	movlt	r3, #45	; 0x2d
 8013c54:	232b      	movge	r3, #43	; 0x2b
 8013c56:	2909      	cmp	r1, #9
 8013c58:	f804 2b02 	strb.w	r2, [r4], #2
 8013c5c:	7043      	strb	r3, [r0, #1]
 8013c5e:	dd20      	ble.n	8013ca2 <__exponent+0x5a>
 8013c60:	f10d 0307 	add.w	r3, sp, #7
 8013c64:	461f      	mov	r7, r3
 8013c66:	260a      	movs	r6, #10
 8013c68:	fb91 f5f6 	sdiv	r5, r1, r6
 8013c6c:	fb06 1115 	mls	r1, r6, r5, r1
 8013c70:	3130      	adds	r1, #48	; 0x30
 8013c72:	2d09      	cmp	r5, #9
 8013c74:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013c78:	f103 32ff 	add.w	r2, r3, #4294967295
 8013c7c:	4629      	mov	r1, r5
 8013c7e:	dc09      	bgt.n	8013c94 <__exponent+0x4c>
 8013c80:	3130      	adds	r1, #48	; 0x30
 8013c82:	3b02      	subs	r3, #2
 8013c84:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013c88:	42bb      	cmp	r3, r7
 8013c8a:	4622      	mov	r2, r4
 8013c8c:	d304      	bcc.n	8013c98 <__exponent+0x50>
 8013c8e:	1a10      	subs	r0, r2, r0
 8013c90:	b003      	add	sp, #12
 8013c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013c94:	4613      	mov	r3, r2
 8013c96:	e7e7      	b.n	8013c68 <__exponent+0x20>
 8013c98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013c9c:	f804 2b01 	strb.w	r2, [r4], #1
 8013ca0:	e7f2      	b.n	8013c88 <__exponent+0x40>
 8013ca2:	2330      	movs	r3, #48	; 0x30
 8013ca4:	4419      	add	r1, r3
 8013ca6:	7083      	strb	r3, [r0, #2]
 8013ca8:	1d02      	adds	r2, r0, #4
 8013caa:	70c1      	strb	r1, [r0, #3]
 8013cac:	e7ef      	b.n	8013c8e <__exponent+0x46>
	...

08013cb0 <_printf_float>:
 8013cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cb4:	b08d      	sub	sp, #52	; 0x34
 8013cb6:	460c      	mov	r4, r1
 8013cb8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8013cbc:	4616      	mov	r6, r2
 8013cbe:	461f      	mov	r7, r3
 8013cc0:	4605      	mov	r5, r0
 8013cc2:	f003 f9a7 	bl	8017014 <_localeconv_r>
 8013cc6:	6803      	ldr	r3, [r0, #0]
 8013cc8:	9304      	str	r3, [sp, #16]
 8013cca:	4618      	mov	r0, r3
 8013ccc:	f7f4 f9b8 	bl	8008040 <strlen>
 8013cd0:	2300      	movs	r3, #0
 8013cd2:	930a      	str	r3, [sp, #40]	; 0x28
 8013cd4:	f8d8 3000 	ldr.w	r3, [r8]
 8013cd8:	9005      	str	r0, [sp, #20]
 8013cda:	3307      	adds	r3, #7
 8013cdc:	f023 0307 	bic.w	r3, r3, #7
 8013ce0:	f103 0208 	add.w	r2, r3, #8
 8013ce4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013ce8:	f8d4 b000 	ldr.w	fp, [r4]
 8013cec:	f8c8 2000 	str.w	r2, [r8]
 8013cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cf4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013cf8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8013cfc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013d00:	9307      	str	r3, [sp, #28]
 8013d02:	f8cd 8018 	str.w	r8, [sp, #24]
 8013d06:	f04f 32ff 	mov.w	r2, #4294967295
 8013d0a:	4ba7      	ldr	r3, [pc, #668]	; (8013fa8 <_printf_float+0x2f8>)
 8013d0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013d10:	f7f4 fe44 	bl	800899c <__aeabi_dcmpun>
 8013d14:	bb70      	cbnz	r0, 8013d74 <_printf_float+0xc4>
 8013d16:	f04f 32ff 	mov.w	r2, #4294967295
 8013d1a:	4ba3      	ldr	r3, [pc, #652]	; (8013fa8 <_printf_float+0x2f8>)
 8013d1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013d20:	f7f4 fe1e 	bl	8008960 <__aeabi_dcmple>
 8013d24:	bb30      	cbnz	r0, 8013d74 <_printf_float+0xc4>
 8013d26:	2200      	movs	r2, #0
 8013d28:	2300      	movs	r3, #0
 8013d2a:	4640      	mov	r0, r8
 8013d2c:	4649      	mov	r1, r9
 8013d2e:	f7f4 fe0d 	bl	800894c <__aeabi_dcmplt>
 8013d32:	b110      	cbz	r0, 8013d3a <_printf_float+0x8a>
 8013d34:	232d      	movs	r3, #45	; 0x2d
 8013d36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013d3a:	4a9c      	ldr	r2, [pc, #624]	; (8013fac <_printf_float+0x2fc>)
 8013d3c:	4b9c      	ldr	r3, [pc, #624]	; (8013fb0 <_printf_float+0x300>)
 8013d3e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013d42:	bf8c      	ite	hi
 8013d44:	4690      	movhi	r8, r2
 8013d46:	4698      	movls	r8, r3
 8013d48:	2303      	movs	r3, #3
 8013d4a:	f02b 0204 	bic.w	r2, fp, #4
 8013d4e:	6123      	str	r3, [r4, #16]
 8013d50:	6022      	str	r2, [r4, #0]
 8013d52:	f04f 0900 	mov.w	r9, #0
 8013d56:	9700      	str	r7, [sp, #0]
 8013d58:	4633      	mov	r3, r6
 8013d5a:	aa0b      	add	r2, sp, #44	; 0x2c
 8013d5c:	4621      	mov	r1, r4
 8013d5e:	4628      	mov	r0, r5
 8013d60:	f000 f9e6 	bl	8014130 <_printf_common>
 8013d64:	3001      	adds	r0, #1
 8013d66:	f040 808d 	bne.w	8013e84 <_printf_float+0x1d4>
 8013d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8013d6e:	b00d      	add	sp, #52	; 0x34
 8013d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d74:	4642      	mov	r2, r8
 8013d76:	464b      	mov	r3, r9
 8013d78:	4640      	mov	r0, r8
 8013d7a:	4649      	mov	r1, r9
 8013d7c:	f7f4 fe0e 	bl	800899c <__aeabi_dcmpun>
 8013d80:	b110      	cbz	r0, 8013d88 <_printf_float+0xd8>
 8013d82:	4a8c      	ldr	r2, [pc, #560]	; (8013fb4 <_printf_float+0x304>)
 8013d84:	4b8c      	ldr	r3, [pc, #560]	; (8013fb8 <_printf_float+0x308>)
 8013d86:	e7da      	b.n	8013d3e <_printf_float+0x8e>
 8013d88:	6861      	ldr	r1, [r4, #4]
 8013d8a:	1c4b      	adds	r3, r1, #1
 8013d8c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8013d90:	a80a      	add	r0, sp, #40	; 0x28
 8013d92:	d13e      	bne.n	8013e12 <_printf_float+0x162>
 8013d94:	2306      	movs	r3, #6
 8013d96:	6063      	str	r3, [r4, #4]
 8013d98:	2300      	movs	r3, #0
 8013d9a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8013d9e:	ab09      	add	r3, sp, #36	; 0x24
 8013da0:	9300      	str	r3, [sp, #0]
 8013da2:	ec49 8b10 	vmov	d0, r8, r9
 8013da6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013daa:	6022      	str	r2, [r4, #0]
 8013dac:	f8cd a004 	str.w	sl, [sp, #4]
 8013db0:	6861      	ldr	r1, [r4, #4]
 8013db2:	4628      	mov	r0, r5
 8013db4:	f7ff fee7 	bl	8013b86 <__cvt>
 8013db8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8013dbc:	2b47      	cmp	r3, #71	; 0x47
 8013dbe:	4680      	mov	r8, r0
 8013dc0:	d109      	bne.n	8013dd6 <_printf_float+0x126>
 8013dc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013dc4:	1cd8      	adds	r0, r3, #3
 8013dc6:	db02      	blt.n	8013dce <_printf_float+0x11e>
 8013dc8:	6862      	ldr	r2, [r4, #4]
 8013dca:	4293      	cmp	r3, r2
 8013dcc:	dd47      	ble.n	8013e5e <_printf_float+0x1ae>
 8013dce:	f1aa 0a02 	sub.w	sl, sl, #2
 8013dd2:	fa5f fa8a 	uxtb.w	sl, sl
 8013dd6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8013dda:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013ddc:	d824      	bhi.n	8013e28 <_printf_float+0x178>
 8013dde:	3901      	subs	r1, #1
 8013de0:	4652      	mov	r2, sl
 8013de2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013de6:	9109      	str	r1, [sp, #36]	; 0x24
 8013de8:	f7ff ff2e 	bl	8013c48 <__exponent>
 8013dec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013dee:	1813      	adds	r3, r2, r0
 8013df0:	2a01      	cmp	r2, #1
 8013df2:	4681      	mov	r9, r0
 8013df4:	6123      	str	r3, [r4, #16]
 8013df6:	dc02      	bgt.n	8013dfe <_printf_float+0x14e>
 8013df8:	6822      	ldr	r2, [r4, #0]
 8013dfa:	07d1      	lsls	r1, r2, #31
 8013dfc:	d501      	bpl.n	8013e02 <_printf_float+0x152>
 8013dfe:	3301      	adds	r3, #1
 8013e00:	6123      	str	r3, [r4, #16]
 8013e02:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013e06:	2b00      	cmp	r3, #0
 8013e08:	d0a5      	beq.n	8013d56 <_printf_float+0xa6>
 8013e0a:	232d      	movs	r3, #45	; 0x2d
 8013e0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013e10:	e7a1      	b.n	8013d56 <_printf_float+0xa6>
 8013e12:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8013e16:	f000 8177 	beq.w	8014108 <_printf_float+0x458>
 8013e1a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013e1e:	d1bb      	bne.n	8013d98 <_printf_float+0xe8>
 8013e20:	2900      	cmp	r1, #0
 8013e22:	d1b9      	bne.n	8013d98 <_printf_float+0xe8>
 8013e24:	2301      	movs	r3, #1
 8013e26:	e7b6      	b.n	8013d96 <_printf_float+0xe6>
 8013e28:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8013e2c:	d119      	bne.n	8013e62 <_printf_float+0x1b2>
 8013e2e:	2900      	cmp	r1, #0
 8013e30:	6863      	ldr	r3, [r4, #4]
 8013e32:	dd0c      	ble.n	8013e4e <_printf_float+0x19e>
 8013e34:	6121      	str	r1, [r4, #16]
 8013e36:	b913      	cbnz	r3, 8013e3e <_printf_float+0x18e>
 8013e38:	6822      	ldr	r2, [r4, #0]
 8013e3a:	07d2      	lsls	r2, r2, #31
 8013e3c:	d502      	bpl.n	8013e44 <_printf_float+0x194>
 8013e3e:	3301      	adds	r3, #1
 8013e40:	440b      	add	r3, r1
 8013e42:	6123      	str	r3, [r4, #16]
 8013e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013e46:	65a3      	str	r3, [r4, #88]	; 0x58
 8013e48:	f04f 0900 	mov.w	r9, #0
 8013e4c:	e7d9      	b.n	8013e02 <_printf_float+0x152>
 8013e4e:	b913      	cbnz	r3, 8013e56 <_printf_float+0x1a6>
 8013e50:	6822      	ldr	r2, [r4, #0]
 8013e52:	07d0      	lsls	r0, r2, #31
 8013e54:	d501      	bpl.n	8013e5a <_printf_float+0x1aa>
 8013e56:	3302      	adds	r3, #2
 8013e58:	e7f3      	b.n	8013e42 <_printf_float+0x192>
 8013e5a:	2301      	movs	r3, #1
 8013e5c:	e7f1      	b.n	8013e42 <_printf_float+0x192>
 8013e5e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8013e62:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8013e66:	4293      	cmp	r3, r2
 8013e68:	db05      	blt.n	8013e76 <_printf_float+0x1c6>
 8013e6a:	6822      	ldr	r2, [r4, #0]
 8013e6c:	6123      	str	r3, [r4, #16]
 8013e6e:	07d1      	lsls	r1, r2, #31
 8013e70:	d5e8      	bpl.n	8013e44 <_printf_float+0x194>
 8013e72:	3301      	adds	r3, #1
 8013e74:	e7e5      	b.n	8013e42 <_printf_float+0x192>
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	bfd4      	ite	le
 8013e7a:	f1c3 0302 	rsble	r3, r3, #2
 8013e7e:	2301      	movgt	r3, #1
 8013e80:	4413      	add	r3, r2
 8013e82:	e7de      	b.n	8013e42 <_printf_float+0x192>
 8013e84:	6823      	ldr	r3, [r4, #0]
 8013e86:	055a      	lsls	r2, r3, #21
 8013e88:	d407      	bmi.n	8013e9a <_printf_float+0x1ea>
 8013e8a:	6923      	ldr	r3, [r4, #16]
 8013e8c:	4642      	mov	r2, r8
 8013e8e:	4631      	mov	r1, r6
 8013e90:	4628      	mov	r0, r5
 8013e92:	47b8      	blx	r7
 8013e94:	3001      	adds	r0, #1
 8013e96:	d12b      	bne.n	8013ef0 <_printf_float+0x240>
 8013e98:	e767      	b.n	8013d6a <_printf_float+0xba>
 8013e9a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8013e9e:	f240 80dc 	bls.w	801405a <_printf_float+0x3aa>
 8013ea2:	2200      	movs	r2, #0
 8013ea4:	2300      	movs	r3, #0
 8013ea6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013eaa:	f7f4 fd45 	bl	8008938 <__aeabi_dcmpeq>
 8013eae:	2800      	cmp	r0, #0
 8013eb0:	d033      	beq.n	8013f1a <_printf_float+0x26a>
 8013eb2:	2301      	movs	r3, #1
 8013eb4:	4a41      	ldr	r2, [pc, #260]	; (8013fbc <_printf_float+0x30c>)
 8013eb6:	4631      	mov	r1, r6
 8013eb8:	4628      	mov	r0, r5
 8013eba:	47b8      	blx	r7
 8013ebc:	3001      	adds	r0, #1
 8013ebe:	f43f af54 	beq.w	8013d6a <_printf_float+0xba>
 8013ec2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013ec6:	429a      	cmp	r2, r3
 8013ec8:	db02      	blt.n	8013ed0 <_printf_float+0x220>
 8013eca:	6823      	ldr	r3, [r4, #0]
 8013ecc:	07d8      	lsls	r0, r3, #31
 8013ece:	d50f      	bpl.n	8013ef0 <_printf_float+0x240>
 8013ed0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013ed4:	4631      	mov	r1, r6
 8013ed6:	4628      	mov	r0, r5
 8013ed8:	47b8      	blx	r7
 8013eda:	3001      	adds	r0, #1
 8013edc:	f43f af45 	beq.w	8013d6a <_printf_float+0xba>
 8013ee0:	f04f 0800 	mov.w	r8, #0
 8013ee4:	f104 091a 	add.w	r9, r4, #26
 8013ee8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013eea:	3b01      	subs	r3, #1
 8013eec:	4543      	cmp	r3, r8
 8013eee:	dc09      	bgt.n	8013f04 <_printf_float+0x254>
 8013ef0:	6823      	ldr	r3, [r4, #0]
 8013ef2:	079b      	lsls	r3, r3, #30
 8013ef4:	f100 8103 	bmi.w	80140fe <_printf_float+0x44e>
 8013ef8:	68e0      	ldr	r0, [r4, #12]
 8013efa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013efc:	4298      	cmp	r0, r3
 8013efe:	bfb8      	it	lt
 8013f00:	4618      	movlt	r0, r3
 8013f02:	e734      	b.n	8013d6e <_printf_float+0xbe>
 8013f04:	2301      	movs	r3, #1
 8013f06:	464a      	mov	r2, r9
 8013f08:	4631      	mov	r1, r6
 8013f0a:	4628      	mov	r0, r5
 8013f0c:	47b8      	blx	r7
 8013f0e:	3001      	adds	r0, #1
 8013f10:	f43f af2b 	beq.w	8013d6a <_printf_float+0xba>
 8013f14:	f108 0801 	add.w	r8, r8, #1
 8013f18:	e7e6      	b.n	8013ee8 <_printf_float+0x238>
 8013f1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	dc2b      	bgt.n	8013f78 <_printf_float+0x2c8>
 8013f20:	2301      	movs	r3, #1
 8013f22:	4a26      	ldr	r2, [pc, #152]	; (8013fbc <_printf_float+0x30c>)
 8013f24:	4631      	mov	r1, r6
 8013f26:	4628      	mov	r0, r5
 8013f28:	47b8      	blx	r7
 8013f2a:	3001      	adds	r0, #1
 8013f2c:	f43f af1d 	beq.w	8013d6a <_printf_float+0xba>
 8013f30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f32:	b923      	cbnz	r3, 8013f3e <_printf_float+0x28e>
 8013f34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f36:	b913      	cbnz	r3, 8013f3e <_printf_float+0x28e>
 8013f38:	6823      	ldr	r3, [r4, #0]
 8013f3a:	07d9      	lsls	r1, r3, #31
 8013f3c:	d5d8      	bpl.n	8013ef0 <_printf_float+0x240>
 8013f3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013f42:	4631      	mov	r1, r6
 8013f44:	4628      	mov	r0, r5
 8013f46:	47b8      	blx	r7
 8013f48:	3001      	adds	r0, #1
 8013f4a:	f43f af0e 	beq.w	8013d6a <_printf_float+0xba>
 8013f4e:	f04f 0900 	mov.w	r9, #0
 8013f52:	f104 0a1a 	add.w	sl, r4, #26
 8013f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f58:	425b      	negs	r3, r3
 8013f5a:	454b      	cmp	r3, r9
 8013f5c:	dc01      	bgt.n	8013f62 <_printf_float+0x2b2>
 8013f5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f60:	e794      	b.n	8013e8c <_printf_float+0x1dc>
 8013f62:	2301      	movs	r3, #1
 8013f64:	4652      	mov	r2, sl
 8013f66:	4631      	mov	r1, r6
 8013f68:	4628      	mov	r0, r5
 8013f6a:	47b8      	blx	r7
 8013f6c:	3001      	adds	r0, #1
 8013f6e:	f43f aefc 	beq.w	8013d6a <_printf_float+0xba>
 8013f72:	f109 0901 	add.w	r9, r9, #1
 8013f76:	e7ee      	b.n	8013f56 <_printf_float+0x2a6>
 8013f78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013f7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013f7c:	429a      	cmp	r2, r3
 8013f7e:	bfa8      	it	ge
 8013f80:	461a      	movge	r2, r3
 8013f82:	2a00      	cmp	r2, #0
 8013f84:	4691      	mov	r9, r2
 8013f86:	dd07      	ble.n	8013f98 <_printf_float+0x2e8>
 8013f88:	4613      	mov	r3, r2
 8013f8a:	4631      	mov	r1, r6
 8013f8c:	4642      	mov	r2, r8
 8013f8e:	4628      	mov	r0, r5
 8013f90:	47b8      	blx	r7
 8013f92:	3001      	adds	r0, #1
 8013f94:	f43f aee9 	beq.w	8013d6a <_printf_float+0xba>
 8013f98:	f104 031a 	add.w	r3, r4, #26
 8013f9c:	f04f 0b00 	mov.w	fp, #0
 8013fa0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013fa4:	9306      	str	r3, [sp, #24]
 8013fa6:	e015      	b.n	8013fd4 <_printf_float+0x324>
 8013fa8:	7fefffff 	.word	0x7fefffff
 8013fac:	08018e44 	.word	0x08018e44
 8013fb0:	08018e40 	.word	0x08018e40
 8013fb4:	08018e4c 	.word	0x08018e4c
 8013fb8:	08018e48 	.word	0x08018e48
 8013fbc:	0801906b 	.word	0x0801906b
 8013fc0:	2301      	movs	r3, #1
 8013fc2:	9a06      	ldr	r2, [sp, #24]
 8013fc4:	4631      	mov	r1, r6
 8013fc6:	4628      	mov	r0, r5
 8013fc8:	47b8      	blx	r7
 8013fca:	3001      	adds	r0, #1
 8013fcc:	f43f aecd 	beq.w	8013d6a <_printf_float+0xba>
 8013fd0:	f10b 0b01 	add.w	fp, fp, #1
 8013fd4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8013fd8:	ebaa 0309 	sub.w	r3, sl, r9
 8013fdc:	455b      	cmp	r3, fp
 8013fde:	dcef      	bgt.n	8013fc0 <_printf_float+0x310>
 8013fe0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013fe4:	429a      	cmp	r2, r3
 8013fe6:	44d0      	add	r8, sl
 8013fe8:	db15      	blt.n	8014016 <_printf_float+0x366>
 8013fea:	6823      	ldr	r3, [r4, #0]
 8013fec:	07da      	lsls	r2, r3, #31
 8013fee:	d412      	bmi.n	8014016 <_printf_float+0x366>
 8013ff0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013ff2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013ff4:	eba3 020a 	sub.w	r2, r3, sl
 8013ff8:	eba3 0a01 	sub.w	sl, r3, r1
 8013ffc:	4592      	cmp	sl, r2
 8013ffe:	bfa8      	it	ge
 8014000:	4692      	movge	sl, r2
 8014002:	f1ba 0f00 	cmp.w	sl, #0
 8014006:	dc0e      	bgt.n	8014026 <_printf_float+0x376>
 8014008:	f04f 0800 	mov.w	r8, #0
 801400c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014010:	f104 091a 	add.w	r9, r4, #26
 8014014:	e019      	b.n	801404a <_printf_float+0x39a>
 8014016:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801401a:	4631      	mov	r1, r6
 801401c:	4628      	mov	r0, r5
 801401e:	47b8      	blx	r7
 8014020:	3001      	adds	r0, #1
 8014022:	d1e5      	bne.n	8013ff0 <_printf_float+0x340>
 8014024:	e6a1      	b.n	8013d6a <_printf_float+0xba>
 8014026:	4653      	mov	r3, sl
 8014028:	4642      	mov	r2, r8
 801402a:	4631      	mov	r1, r6
 801402c:	4628      	mov	r0, r5
 801402e:	47b8      	blx	r7
 8014030:	3001      	adds	r0, #1
 8014032:	d1e9      	bne.n	8014008 <_printf_float+0x358>
 8014034:	e699      	b.n	8013d6a <_printf_float+0xba>
 8014036:	2301      	movs	r3, #1
 8014038:	464a      	mov	r2, r9
 801403a:	4631      	mov	r1, r6
 801403c:	4628      	mov	r0, r5
 801403e:	47b8      	blx	r7
 8014040:	3001      	adds	r0, #1
 8014042:	f43f ae92 	beq.w	8013d6a <_printf_float+0xba>
 8014046:	f108 0801 	add.w	r8, r8, #1
 801404a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801404e:	1a9b      	subs	r3, r3, r2
 8014050:	eba3 030a 	sub.w	r3, r3, sl
 8014054:	4543      	cmp	r3, r8
 8014056:	dcee      	bgt.n	8014036 <_printf_float+0x386>
 8014058:	e74a      	b.n	8013ef0 <_printf_float+0x240>
 801405a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801405c:	2a01      	cmp	r2, #1
 801405e:	dc01      	bgt.n	8014064 <_printf_float+0x3b4>
 8014060:	07db      	lsls	r3, r3, #31
 8014062:	d53a      	bpl.n	80140da <_printf_float+0x42a>
 8014064:	2301      	movs	r3, #1
 8014066:	4642      	mov	r2, r8
 8014068:	4631      	mov	r1, r6
 801406a:	4628      	mov	r0, r5
 801406c:	47b8      	blx	r7
 801406e:	3001      	adds	r0, #1
 8014070:	f43f ae7b 	beq.w	8013d6a <_printf_float+0xba>
 8014074:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014078:	4631      	mov	r1, r6
 801407a:	4628      	mov	r0, r5
 801407c:	47b8      	blx	r7
 801407e:	3001      	adds	r0, #1
 8014080:	f108 0801 	add.w	r8, r8, #1
 8014084:	f43f ae71 	beq.w	8013d6a <_printf_float+0xba>
 8014088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801408a:	2200      	movs	r2, #0
 801408c:	f103 3aff 	add.w	sl, r3, #4294967295
 8014090:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014094:	2300      	movs	r3, #0
 8014096:	f7f4 fc4f 	bl	8008938 <__aeabi_dcmpeq>
 801409a:	b9c8      	cbnz	r0, 80140d0 <_printf_float+0x420>
 801409c:	4653      	mov	r3, sl
 801409e:	4642      	mov	r2, r8
 80140a0:	4631      	mov	r1, r6
 80140a2:	4628      	mov	r0, r5
 80140a4:	47b8      	blx	r7
 80140a6:	3001      	adds	r0, #1
 80140a8:	d10e      	bne.n	80140c8 <_printf_float+0x418>
 80140aa:	e65e      	b.n	8013d6a <_printf_float+0xba>
 80140ac:	2301      	movs	r3, #1
 80140ae:	4652      	mov	r2, sl
 80140b0:	4631      	mov	r1, r6
 80140b2:	4628      	mov	r0, r5
 80140b4:	47b8      	blx	r7
 80140b6:	3001      	adds	r0, #1
 80140b8:	f43f ae57 	beq.w	8013d6a <_printf_float+0xba>
 80140bc:	f108 0801 	add.w	r8, r8, #1
 80140c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80140c2:	3b01      	subs	r3, #1
 80140c4:	4543      	cmp	r3, r8
 80140c6:	dcf1      	bgt.n	80140ac <_printf_float+0x3fc>
 80140c8:	464b      	mov	r3, r9
 80140ca:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80140ce:	e6de      	b.n	8013e8e <_printf_float+0x1de>
 80140d0:	f04f 0800 	mov.w	r8, #0
 80140d4:	f104 0a1a 	add.w	sl, r4, #26
 80140d8:	e7f2      	b.n	80140c0 <_printf_float+0x410>
 80140da:	2301      	movs	r3, #1
 80140dc:	e7df      	b.n	801409e <_printf_float+0x3ee>
 80140de:	2301      	movs	r3, #1
 80140e0:	464a      	mov	r2, r9
 80140e2:	4631      	mov	r1, r6
 80140e4:	4628      	mov	r0, r5
 80140e6:	47b8      	blx	r7
 80140e8:	3001      	adds	r0, #1
 80140ea:	f43f ae3e 	beq.w	8013d6a <_printf_float+0xba>
 80140ee:	f108 0801 	add.w	r8, r8, #1
 80140f2:	68e3      	ldr	r3, [r4, #12]
 80140f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80140f6:	1a9b      	subs	r3, r3, r2
 80140f8:	4543      	cmp	r3, r8
 80140fa:	dcf0      	bgt.n	80140de <_printf_float+0x42e>
 80140fc:	e6fc      	b.n	8013ef8 <_printf_float+0x248>
 80140fe:	f04f 0800 	mov.w	r8, #0
 8014102:	f104 0919 	add.w	r9, r4, #25
 8014106:	e7f4      	b.n	80140f2 <_printf_float+0x442>
 8014108:	2900      	cmp	r1, #0
 801410a:	f43f ae8b 	beq.w	8013e24 <_printf_float+0x174>
 801410e:	2300      	movs	r3, #0
 8014110:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8014114:	ab09      	add	r3, sp, #36	; 0x24
 8014116:	9300      	str	r3, [sp, #0]
 8014118:	ec49 8b10 	vmov	d0, r8, r9
 801411c:	6022      	str	r2, [r4, #0]
 801411e:	f8cd a004 	str.w	sl, [sp, #4]
 8014122:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014126:	4628      	mov	r0, r5
 8014128:	f7ff fd2d 	bl	8013b86 <__cvt>
 801412c:	4680      	mov	r8, r0
 801412e:	e648      	b.n	8013dc2 <_printf_float+0x112>

08014130 <_printf_common>:
 8014130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014134:	4691      	mov	r9, r2
 8014136:	461f      	mov	r7, r3
 8014138:	688a      	ldr	r2, [r1, #8]
 801413a:	690b      	ldr	r3, [r1, #16]
 801413c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014140:	4293      	cmp	r3, r2
 8014142:	bfb8      	it	lt
 8014144:	4613      	movlt	r3, r2
 8014146:	f8c9 3000 	str.w	r3, [r9]
 801414a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801414e:	4606      	mov	r6, r0
 8014150:	460c      	mov	r4, r1
 8014152:	b112      	cbz	r2, 801415a <_printf_common+0x2a>
 8014154:	3301      	adds	r3, #1
 8014156:	f8c9 3000 	str.w	r3, [r9]
 801415a:	6823      	ldr	r3, [r4, #0]
 801415c:	0699      	lsls	r1, r3, #26
 801415e:	bf42      	ittt	mi
 8014160:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014164:	3302      	addmi	r3, #2
 8014166:	f8c9 3000 	strmi.w	r3, [r9]
 801416a:	6825      	ldr	r5, [r4, #0]
 801416c:	f015 0506 	ands.w	r5, r5, #6
 8014170:	d107      	bne.n	8014182 <_printf_common+0x52>
 8014172:	f104 0a19 	add.w	sl, r4, #25
 8014176:	68e3      	ldr	r3, [r4, #12]
 8014178:	f8d9 2000 	ldr.w	r2, [r9]
 801417c:	1a9b      	subs	r3, r3, r2
 801417e:	42ab      	cmp	r3, r5
 8014180:	dc28      	bgt.n	80141d4 <_printf_common+0xa4>
 8014182:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014186:	6822      	ldr	r2, [r4, #0]
 8014188:	3300      	adds	r3, #0
 801418a:	bf18      	it	ne
 801418c:	2301      	movne	r3, #1
 801418e:	0692      	lsls	r2, r2, #26
 8014190:	d42d      	bmi.n	80141ee <_printf_common+0xbe>
 8014192:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014196:	4639      	mov	r1, r7
 8014198:	4630      	mov	r0, r6
 801419a:	47c0      	blx	r8
 801419c:	3001      	adds	r0, #1
 801419e:	d020      	beq.n	80141e2 <_printf_common+0xb2>
 80141a0:	6823      	ldr	r3, [r4, #0]
 80141a2:	68e5      	ldr	r5, [r4, #12]
 80141a4:	f8d9 2000 	ldr.w	r2, [r9]
 80141a8:	f003 0306 	and.w	r3, r3, #6
 80141ac:	2b04      	cmp	r3, #4
 80141ae:	bf08      	it	eq
 80141b0:	1aad      	subeq	r5, r5, r2
 80141b2:	68a3      	ldr	r3, [r4, #8]
 80141b4:	6922      	ldr	r2, [r4, #16]
 80141b6:	bf0c      	ite	eq
 80141b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80141bc:	2500      	movne	r5, #0
 80141be:	4293      	cmp	r3, r2
 80141c0:	bfc4      	itt	gt
 80141c2:	1a9b      	subgt	r3, r3, r2
 80141c4:	18ed      	addgt	r5, r5, r3
 80141c6:	f04f 0900 	mov.w	r9, #0
 80141ca:	341a      	adds	r4, #26
 80141cc:	454d      	cmp	r5, r9
 80141ce:	d11a      	bne.n	8014206 <_printf_common+0xd6>
 80141d0:	2000      	movs	r0, #0
 80141d2:	e008      	b.n	80141e6 <_printf_common+0xb6>
 80141d4:	2301      	movs	r3, #1
 80141d6:	4652      	mov	r2, sl
 80141d8:	4639      	mov	r1, r7
 80141da:	4630      	mov	r0, r6
 80141dc:	47c0      	blx	r8
 80141de:	3001      	adds	r0, #1
 80141e0:	d103      	bne.n	80141ea <_printf_common+0xba>
 80141e2:	f04f 30ff 	mov.w	r0, #4294967295
 80141e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80141ea:	3501      	adds	r5, #1
 80141ec:	e7c3      	b.n	8014176 <_printf_common+0x46>
 80141ee:	18e1      	adds	r1, r4, r3
 80141f0:	1c5a      	adds	r2, r3, #1
 80141f2:	2030      	movs	r0, #48	; 0x30
 80141f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80141f8:	4422      	add	r2, r4
 80141fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80141fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014202:	3302      	adds	r3, #2
 8014204:	e7c5      	b.n	8014192 <_printf_common+0x62>
 8014206:	2301      	movs	r3, #1
 8014208:	4622      	mov	r2, r4
 801420a:	4639      	mov	r1, r7
 801420c:	4630      	mov	r0, r6
 801420e:	47c0      	blx	r8
 8014210:	3001      	adds	r0, #1
 8014212:	d0e6      	beq.n	80141e2 <_printf_common+0xb2>
 8014214:	f109 0901 	add.w	r9, r9, #1
 8014218:	e7d8      	b.n	80141cc <_printf_common+0x9c>
	...

0801421c <_printf_i>:
 801421c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014220:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014224:	460c      	mov	r4, r1
 8014226:	7e09      	ldrb	r1, [r1, #24]
 8014228:	b085      	sub	sp, #20
 801422a:	296e      	cmp	r1, #110	; 0x6e
 801422c:	4617      	mov	r7, r2
 801422e:	4606      	mov	r6, r0
 8014230:	4698      	mov	r8, r3
 8014232:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014234:	f000 80b3 	beq.w	801439e <_printf_i+0x182>
 8014238:	d822      	bhi.n	8014280 <_printf_i+0x64>
 801423a:	2963      	cmp	r1, #99	; 0x63
 801423c:	d036      	beq.n	80142ac <_printf_i+0x90>
 801423e:	d80a      	bhi.n	8014256 <_printf_i+0x3a>
 8014240:	2900      	cmp	r1, #0
 8014242:	f000 80b9 	beq.w	80143b8 <_printf_i+0x19c>
 8014246:	2958      	cmp	r1, #88	; 0x58
 8014248:	f000 8083 	beq.w	8014352 <_printf_i+0x136>
 801424c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014250:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014254:	e032      	b.n	80142bc <_printf_i+0xa0>
 8014256:	2964      	cmp	r1, #100	; 0x64
 8014258:	d001      	beq.n	801425e <_printf_i+0x42>
 801425a:	2969      	cmp	r1, #105	; 0x69
 801425c:	d1f6      	bne.n	801424c <_printf_i+0x30>
 801425e:	6820      	ldr	r0, [r4, #0]
 8014260:	6813      	ldr	r3, [r2, #0]
 8014262:	0605      	lsls	r5, r0, #24
 8014264:	f103 0104 	add.w	r1, r3, #4
 8014268:	d52a      	bpl.n	80142c0 <_printf_i+0xa4>
 801426a:	681b      	ldr	r3, [r3, #0]
 801426c:	6011      	str	r1, [r2, #0]
 801426e:	2b00      	cmp	r3, #0
 8014270:	da03      	bge.n	801427a <_printf_i+0x5e>
 8014272:	222d      	movs	r2, #45	; 0x2d
 8014274:	425b      	negs	r3, r3
 8014276:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801427a:	486f      	ldr	r0, [pc, #444]	; (8014438 <_printf_i+0x21c>)
 801427c:	220a      	movs	r2, #10
 801427e:	e039      	b.n	80142f4 <_printf_i+0xd8>
 8014280:	2973      	cmp	r1, #115	; 0x73
 8014282:	f000 809d 	beq.w	80143c0 <_printf_i+0x1a4>
 8014286:	d808      	bhi.n	801429a <_printf_i+0x7e>
 8014288:	296f      	cmp	r1, #111	; 0x6f
 801428a:	d020      	beq.n	80142ce <_printf_i+0xb2>
 801428c:	2970      	cmp	r1, #112	; 0x70
 801428e:	d1dd      	bne.n	801424c <_printf_i+0x30>
 8014290:	6823      	ldr	r3, [r4, #0]
 8014292:	f043 0320 	orr.w	r3, r3, #32
 8014296:	6023      	str	r3, [r4, #0]
 8014298:	e003      	b.n	80142a2 <_printf_i+0x86>
 801429a:	2975      	cmp	r1, #117	; 0x75
 801429c:	d017      	beq.n	80142ce <_printf_i+0xb2>
 801429e:	2978      	cmp	r1, #120	; 0x78
 80142a0:	d1d4      	bne.n	801424c <_printf_i+0x30>
 80142a2:	2378      	movs	r3, #120	; 0x78
 80142a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80142a8:	4864      	ldr	r0, [pc, #400]	; (801443c <_printf_i+0x220>)
 80142aa:	e055      	b.n	8014358 <_printf_i+0x13c>
 80142ac:	6813      	ldr	r3, [r2, #0]
 80142ae:	1d19      	adds	r1, r3, #4
 80142b0:	681b      	ldr	r3, [r3, #0]
 80142b2:	6011      	str	r1, [r2, #0]
 80142b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80142b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80142bc:	2301      	movs	r3, #1
 80142be:	e08c      	b.n	80143da <_printf_i+0x1be>
 80142c0:	681b      	ldr	r3, [r3, #0]
 80142c2:	6011      	str	r1, [r2, #0]
 80142c4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80142c8:	bf18      	it	ne
 80142ca:	b21b      	sxthne	r3, r3
 80142cc:	e7cf      	b.n	801426e <_printf_i+0x52>
 80142ce:	6813      	ldr	r3, [r2, #0]
 80142d0:	6825      	ldr	r5, [r4, #0]
 80142d2:	1d18      	adds	r0, r3, #4
 80142d4:	6010      	str	r0, [r2, #0]
 80142d6:	0628      	lsls	r0, r5, #24
 80142d8:	d501      	bpl.n	80142de <_printf_i+0xc2>
 80142da:	681b      	ldr	r3, [r3, #0]
 80142dc:	e002      	b.n	80142e4 <_printf_i+0xc8>
 80142de:	0668      	lsls	r0, r5, #25
 80142e0:	d5fb      	bpl.n	80142da <_printf_i+0xbe>
 80142e2:	881b      	ldrh	r3, [r3, #0]
 80142e4:	4854      	ldr	r0, [pc, #336]	; (8014438 <_printf_i+0x21c>)
 80142e6:	296f      	cmp	r1, #111	; 0x6f
 80142e8:	bf14      	ite	ne
 80142ea:	220a      	movne	r2, #10
 80142ec:	2208      	moveq	r2, #8
 80142ee:	2100      	movs	r1, #0
 80142f0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80142f4:	6865      	ldr	r5, [r4, #4]
 80142f6:	60a5      	str	r5, [r4, #8]
 80142f8:	2d00      	cmp	r5, #0
 80142fa:	f2c0 8095 	blt.w	8014428 <_printf_i+0x20c>
 80142fe:	6821      	ldr	r1, [r4, #0]
 8014300:	f021 0104 	bic.w	r1, r1, #4
 8014304:	6021      	str	r1, [r4, #0]
 8014306:	2b00      	cmp	r3, #0
 8014308:	d13d      	bne.n	8014386 <_printf_i+0x16a>
 801430a:	2d00      	cmp	r5, #0
 801430c:	f040 808e 	bne.w	801442c <_printf_i+0x210>
 8014310:	4665      	mov	r5, ip
 8014312:	2a08      	cmp	r2, #8
 8014314:	d10b      	bne.n	801432e <_printf_i+0x112>
 8014316:	6823      	ldr	r3, [r4, #0]
 8014318:	07db      	lsls	r3, r3, #31
 801431a:	d508      	bpl.n	801432e <_printf_i+0x112>
 801431c:	6923      	ldr	r3, [r4, #16]
 801431e:	6862      	ldr	r2, [r4, #4]
 8014320:	429a      	cmp	r2, r3
 8014322:	bfde      	ittt	le
 8014324:	2330      	movle	r3, #48	; 0x30
 8014326:	f805 3c01 	strble.w	r3, [r5, #-1]
 801432a:	f105 35ff 	addle.w	r5, r5, #4294967295
 801432e:	ebac 0305 	sub.w	r3, ip, r5
 8014332:	6123      	str	r3, [r4, #16]
 8014334:	f8cd 8000 	str.w	r8, [sp]
 8014338:	463b      	mov	r3, r7
 801433a:	aa03      	add	r2, sp, #12
 801433c:	4621      	mov	r1, r4
 801433e:	4630      	mov	r0, r6
 8014340:	f7ff fef6 	bl	8014130 <_printf_common>
 8014344:	3001      	adds	r0, #1
 8014346:	d14d      	bne.n	80143e4 <_printf_i+0x1c8>
 8014348:	f04f 30ff 	mov.w	r0, #4294967295
 801434c:	b005      	add	sp, #20
 801434e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014352:	4839      	ldr	r0, [pc, #228]	; (8014438 <_printf_i+0x21c>)
 8014354:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8014358:	6813      	ldr	r3, [r2, #0]
 801435a:	6821      	ldr	r1, [r4, #0]
 801435c:	1d1d      	adds	r5, r3, #4
 801435e:	681b      	ldr	r3, [r3, #0]
 8014360:	6015      	str	r5, [r2, #0]
 8014362:	060a      	lsls	r2, r1, #24
 8014364:	d50b      	bpl.n	801437e <_printf_i+0x162>
 8014366:	07ca      	lsls	r2, r1, #31
 8014368:	bf44      	itt	mi
 801436a:	f041 0120 	orrmi.w	r1, r1, #32
 801436e:	6021      	strmi	r1, [r4, #0]
 8014370:	b91b      	cbnz	r3, 801437a <_printf_i+0x15e>
 8014372:	6822      	ldr	r2, [r4, #0]
 8014374:	f022 0220 	bic.w	r2, r2, #32
 8014378:	6022      	str	r2, [r4, #0]
 801437a:	2210      	movs	r2, #16
 801437c:	e7b7      	b.n	80142ee <_printf_i+0xd2>
 801437e:	064d      	lsls	r5, r1, #25
 8014380:	bf48      	it	mi
 8014382:	b29b      	uxthmi	r3, r3
 8014384:	e7ef      	b.n	8014366 <_printf_i+0x14a>
 8014386:	4665      	mov	r5, ip
 8014388:	fbb3 f1f2 	udiv	r1, r3, r2
 801438c:	fb02 3311 	mls	r3, r2, r1, r3
 8014390:	5cc3      	ldrb	r3, [r0, r3]
 8014392:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8014396:	460b      	mov	r3, r1
 8014398:	2900      	cmp	r1, #0
 801439a:	d1f5      	bne.n	8014388 <_printf_i+0x16c>
 801439c:	e7b9      	b.n	8014312 <_printf_i+0xf6>
 801439e:	6813      	ldr	r3, [r2, #0]
 80143a0:	6825      	ldr	r5, [r4, #0]
 80143a2:	6961      	ldr	r1, [r4, #20]
 80143a4:	1d18      	adds	r0, r3, #4
 80143a6:	6010      	str	r0, [r2, #0]
 80143a8:	0628      	lsls	r0, r5, #24
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	d501      	bpl.n	80143b2 <_printf_i+0x196>
 80143ae:	6019      	str	r1, [r3, #0]
 80143b0:	e002      	b.n	80143b8 <_printf_i+0x19c>
 80143b2:	066a      	lsls	r2, r5, #25
 80143b4:	d5fb      	bpl.n	80143ae <_printf_i+0x192>
 80143b6:	8019      	strh	r1, [r3, #0]
 80143b8:	2300      	movs	r3, #0
 80143ba:	6123      	str	r3, [r4, #16]
 80143bc:	4665      	mov	r5, ip
 80143be:	e7b9      	b.n	8014334 <_printf_i+0x118>
 80143c0:	6813      	ldr	r3, [r2, #0]
 80143c2:	1d19      	adds	r1, r3, #4
 80143c4:	6011      	str	r1, [r2, #0]
 80143c6:	681d      	ldr	r5, [r3, #0]
 80143c8:	6862      	ldr	r2, [r4, #4]
 80143ca:	2100      	movs	r1, #0
 80143cc:	4628      	mov	r0, r5
 80143ce:	f7f3 fe3f 	bl	8008050 <memchr>
 80143d2:	b108      	cbz	r0, 80143d8 <_printf_i+0x1bc>
 80143d4:	1b40      	subs	r0, r0, r5
 80143d6:	6060      	str	r0, [r4, #4]
 80143d8:	6863      	ldr	r3, [r4, #4]
 80143da:	6123      	str	r3, [r4, #16]
 80143dc:	2300      	movs	r3, #0
 80143de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80143e2:	e7a7      	b.n	8014334 <_printf_i+0x118>
 80143e4:	6923      	ldr	r3, [r4, #16]
 80143e6:	462a      	mov	r2, r5
 80143e8:	4639      	mov	r1, r7
 80143ea:	4630      	mov	r0, r6
 80143ec:	47c0      	blx	r8
 80143ee:	3001      	adds	r0, #1
 80143f0:	d0aa      	beq.n	8014348 <_printf_i+0x12c>
 80143f2:	6823      	ldr	r3, [r4, #0]
 80143f4:	079b      	lsls	r3, r3, #30
 80143f6:	d413      	bmi.n	8014420 <_printf_i+0x204>
 80143f8:	68e0      	ldr	r0, [r4, #12]
 80143fa:	9b03      	ldr	r3, [sp, #12]
 80143fc:	4298      	cmp	r0, r3
 80143fe:	bfb8      	it	lt
 8014400:	4618      	movlt	r0, r3
 8014402:	e7a3      	b.n	801434c <_printf_i+0x130>
 8014404:	2301      	movs	r3, #1
 8014406:	464a      	mov	r2, r9
 8014408:	4639      	mov	r1, r7
 801440a:	4630      	mov	r0, r6
 801440c:	47c0      	blx	r8
 801440e:	3001      	adds	r0, #1
 8014410:	d09a      	beq.n	8014348 <_printf_i+0x12c>
 8014412:	3501      	adds	r5, #1
 8014414:	68e3      	ldr	r3, [r4, #12]
 8014416:	9a03      	ldr	r2, [sp, #12]
 8014418:	1a9b      	subs	r3, r3, r2
 801441a:	42ab      	cmp	r3, r5
 801441c:	dcf2      	bgt.n	8014404 <_printf_i+0x1e8>
 801441e:	e7eb      	b.n	80143f8 <_printf_i+0x1dc>
 8014420:	2500      	movs	r5, #0
 8014422:	f104 0919 	add.w	r9, r4, #25
 8014426:	e7f5      	b.n	8014414 <_printf_i+0x1f8>
 8014428:	2b00      	cmp	r3, #0
 801442a:	d1ac      	bne.n	8014386 <_printf_i+0x16a>
 801442c:	7803      	ldrb	r3, [r0, #0]
 801442e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014432:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014436:	e76c      	b.n	8014312 <_printf_i+0xf6>
 8014438:	08018e50 	.word	0x08018e50
 801443c:	08018e61 	.word	0x08018e61

08014440 <_scanf_float>:
 8014440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014444:	469a      	mov	sl, r3
 8014446:	688b      	ldr	r3, [r1, #8]
 8014448:	4616      	mov	r6, r2
 801444a:	1e5a      	subs	r2, r3, #1
 801444c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8014450:	b087      	sub	sp, #28
 8014452:	bf83      	ittte	hi
 8014454:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8014458:	189b      	addhi	r3, r3, r2
 801445a:	9301      	strhi	r3, [sp, #4]
 801445c:	2300      	movls	r3, #0
 801445e:	bf86      	itte	hi
 8014460:	f240 135d 	movwhi	r3, #349	; 0x15d
 8014464:	608b      	strhi	r3, [r1, #8]
 8014466:	9301      	strls	r3, [sp, #4]
 8014468:	680b      	ldr	r3, [r1, #0]
 801446a:	4688      	mov	r8, r1
 801446c:	f04f 0b00 	mov.w	fp, #0
 8014470:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8014474:	f848 3b1c 	str.w	r3, [r8], #28
 8014478:	e9cd bb03 	strd	fp, fp, [sp, #12]
 801447c:	4607      	mov	r7, r0
 801447e:	460c      	mov	r4, r1
 8014480:	4645      	mov	r5, r8
 8014482:	465a      	mov	r2, fp
 8014484:	46d9      	mov	r9, fp
 8014486:	f8cd b008 	str.w	fp, [sp, #8]
 801448a:	68a1      	ldr	r1, [r4, #8]
 801448c:	b181      	cbz	r1, 80144b0 <_scanf_float+0x70>
 801448e:	6833      	ldr	r3, [r6, #0]
 8014490:	781b      	ldrb	r3, [r3, #0]
 8014492:	2b49      	cmp	r3, #73	; 0x49
 8014494:	d071      	beq.n	801457a <_scanf_float+0x13a>
 8014496:	d84d      	bhi.n	8014534 <_scanf_float+0xf4>
 8014498:	2b39      	cmp	r3, #57	; 0x39
 801449a:	d840      	bhi.n	801451e <_scanf_float+0xde>
 801449c:	2b31      	cmp	r3, #49	; 0x31
 801449e:	f080 8088 	bcs.w	80145b2 <_scanf_float+0x172>
 80144a2:	2b2d      	cmp	r3, #45	; 0x2d
 80144a4:	f000 8090 	beq.w	80145c8 <_scanf_float+0x188>
 80144a8:	d815      	bhi.n	80144d6 <_scanf_float+0x96>
 80144aa:	2b2b      	cmp	r3, #43	; 0x2b
 80144ac:	f000 808c 	beq.w	80145c8 <_scanf_float+0x188>
 80144b0:	f1b9 0f00 	cmp.w	r9, #0
 80144b4:	d003      	beq.n	80144be <_scanf_float+0x7e>
 80144b6:	6823      	ldr	r3, [r4, #0]
 80144b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80144bc:	6023      	str	r3, [r4, #0]
 80144be:	3a01      	subs	r2, #1
 80144c0:	2a01      	cmp	r2, #1
 80144c2:	f200 80ea 	bhi.w	801469a <_scanf_float+0x25a>
 80144c6:	4545      	cmp	r5, r8
 80144c8:	f200 80dc 	bhi.w	8014684 <_scanf_float+0x244>
 80144cc:	2601      	movs	r6, #1
 80144ce:	4630      	mov	r0, r6
 80144d0:	b007      	add	sp, #28
 80144d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144d6:	2b2e      	cmp	r3, #46	; 0x2e
 80144d8:	f000 809f 	beq.w	801461a <_scanf_float+0x1da>
 80144dc:	2b30      	cmp	r3, #48	; 0x30
 80144de:	d1e7      	bne.n	80144b0 <_scanf_float+0x70>
 80144e0:	6820      	ldr	r0, [r4, #0]
 80144e2:	f410 7f80 	tst.w	r0, #256	; 0x100
 80144e6:	d064      	beq.n	80145b2 <_scanf_float+0x172>
 80144e8:	9b01      	ldr	r3, [sp, #4]
 80144ea:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80144ee:	6020      	str	r0, [r4, #0]
 80144f0:	f109 0901 	add.w	r9, r9, #1
 80144f4:	b11b      	cbz	r3, 80144fe <_scanf_float+0xbe>
 80144f6:	3b01      	subs	r3, #1
 80144f8:	3101      	adds	r1, #1
 80144fa:	9301      	str	r3, [sp, #4]
 80144fc:	60a1      	str	r1, [r4, #8]
 80144fe:	68a3      	ldr	r3, [r4, #8]
 8014500:	3b01      	subs	r3, #1
 8014502:	60a3      	str	r3, [r4, #8]
 8014504:	6923      	ldr	r3, [r4, #16]
 8014506:	3301      	adds	r3, #1
 8014508:	6123      	str	r3, [r4, #16]
 801450a:	6873      	ldr	r3, [r6, #4]
 801450c:	3b01      	subs	r3, #1
 801450e:	2b00      	cmp	r3, #0
 8014510:	6073      	str	r3, [r6, #4]
 8014512:	f340 80ac 	ble.w	801466e <_scanf_float+0x22e>
 8014516:	6833      	ldr	r3, [r6, #0]
 8014518:	3301      	adds	r3, #1
 801451a:	6033      	str	r3, [r6, #0]
 801451c:	e7b5      	b.n	801448a <_scanf_float+0x4a>
 801451e:	2b45      	cmp	r3, #69	; 0x45
 8014520:	f000 8085 	beq.w	801462e <_scanf_float+0x1ee>
 8014524:	2b46      	cmp	r3, #70	; 0x46
 8014526:	d06a      	beq.n	80145fe <_scanf_float+0x1be>
 8014528:	2b41      	cmp	r3, #65	; 0x41
 801452a:	d1c1      	bne.n	80144b0 <_scanf_float+0x70>
 801452c:	2a01      	cmp	r2, #1
 801452e:	d1bf      	bne.n	80144b0 <_scanf_float+0x70>
 8014530:	2202      	movs	r2, #2
 8014532:	e046      	b.n	80145c2 <_scanf_float+0x182>
 8014534:	2b65      	cmp	r3, #101	; 0x65
 8014536:	d07a      	beq.n	801462e <_scanf_float+0x1ee>
 8014538:	d818      	bhi.n	801456c <_scanf_float+0x12c>
 801453a:	2b54      	cmp	r3, #84	; 0x54
 801453c:	d066      	beq.n	801460c <_scanf_float+0x1cc>
 801453e:	d811      	bhi.n	8014564 <_scanf_float+0x124>
 8014540:	2b4e      	cmp	r3, #78	; 0x4e
 8014542:	d1b5      	bne.n	80144b0 <_scanf_float+0x70>
 8014544:	2a00      	cmp	r2, #0
 8014546:	d146      	bne.n	80145d6 <_scanf_float+0x196>
 8014548:	f1b9 0f00 	cmp.w	r9, #0
 801454c:	d145      	bne.n	80145da <_scanf_float+0x19a>
 801454e:	6821      	ldr	r1, [r4, #0]
 8014550:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8014554:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8014558:	d13f      	bne.n	80145da <_scanf_float+0x19a>
 801455a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801455e:	6021      	str	r1, [r4, #0]
 8014560:	2201      	movs	r2, #1
 8014562:	e02e      	b.n	80145c2 <_scanf_float+0x182>
 8014564:	2b59      	cmp	r3, #89	; 0x59
 8014566:	d01e      	beq.n	80145a6 <_scanf_float+0x166>
 8014568:	2b61      	cmp	r3, #97	; 0x61
 801456a:	e7de      	b.n	801452a <_scanf_float+0xea>
 801456c:	2b6e      	cmp	r3, #110	; 0x6e
 801456e:	d0e9      	beq.n	8014544 <_scanf_float+0x104>
 8014570:	d815      	bhi.n	801459e <_scanf_float+0x15e>
 8014572:	2b66      	cmp	r3, #102	; 0x66
 8014574:	d043      	beq.n	80145fe <_scanf_float+0x1be>
 8014576:	2b69      	cmp	r3, #105	; 0x69
 8014578:	d19a      	bne.n	80144b0 <_scanf_float+0x70>
 801457a:	f1bb 0f00 	cmp.w	fp, #0
 801457e:	d138      	bne.n	80145f2 <_scanf_float+0x1b2>
 8014580:	f1b9 0f00 	cmp.w	r9, #0
 8014584:	d197      	bne.n	80144b6 <_scanf_float+0x76>
 8014586:	6821      	ldr	r1, [r4, #0]
 8014588:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801458c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8014590:	d195      	bne.n	80144be <_scanf_float+0x7e>
 8014592:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8014596:	6021      	str	r1, [r4, #0]
 8014598:	f04f 0b01 	mov.w	fp, #1
 801459c:	e011      	b.n	80145c2 <_scanf_float+0x182>
 801459e:	2b74      	cmp	r3, #116	; 0x74
 80145a0:	d034      	beq.n	801460c <_scanf_float+0x1cc>
 80145a2:	2b79      	cmp	r3, #121	; 0x79
 80145a4:	d184      	bne.n	80144b0 <_scanf_float+0x70>
 80145a6:	f1bb 0f07 	cmp.w	fp, #7
 80145aa:	d181      	bne.n	80144b0 <_scanf_float+0x70>
 80145ac:	f04f 0b08 	mov.w	fp, #8
 80145b0:	e007      	b.n	80145c2 <_scanf_float+0x182>
 80145b2:	eb12 0f0b 	cmn.w	r2, fp
 80145b6:	f47f af7b 	bne.w	80144b0 <_scanf_float+0x70>
 80145ba:	6821      	ldr	r1, [r4, #0]
 80145bc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80145c0:	6021      	str	r1, [r4, #0]
 80145c2:	702b      	strb	r3, [r5, #0]
 80145c4:	3501      	adds	r5, #1
 80145c6:	e79a      	b.n	80144fe <_scanf_float+0xbe>
 80145c8:	6821      	ldr	r1, [r4, #0]
 80145ca:	0608      	lsls	r0, r1, #24
 80145cc:	f57f af70 	bpl.w	80144b0 <_scanf_float+0x70>
 80145d0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80145d4:	e7f4      	b.n	80145c0 <_scanf_float+0x180>
 80145d6:	2a02      	cmp	r2, #2
 80145d8:	d047      	beq.n	801466a <_scanf_float+0x22a>
 80145da:	f1bb 0f01 	cmp.w	fp, #1
 80145de:	d003      	beq.n	80145e8 <_scanf_float+0x1a8>
 80145e0:	f1bb 0f04 	cmp.w	fp, #4
 80145e4:	f47f af64 	bne.w	80144b0 <_scanf_float+0x70>
 80145e8:	f10b 0b01 	add.w	fp, fp, #1
 80145ec:	fa5f fb8b 	uxtb.w	fp, fp
 80145f0:	e7e7      	b.n	80145c2 <_scanf_float+0x182>
 80145f2:	f1bb 0f03 	cmp.w	fp, #3
 80145f6:	d0f7      	beq.n	80145e8 <_scanf_float+0x1a8>
 80145f8:	f1bb 0f05 	cmp.w	fp, #5
 80145fc:	e7f2      	b.n	80145e4 <_scanf_float+0x1a4>
 80145fe:	f1bb 0f02 	cmp.w	fp, #2
 8014602:	f47f af55 	bne.w	80144b0 <_scanf_float+0x70>
 8014606:	f04f 0b03 	mov.w	fp, #3
 801460a:	e7da      	b.n	80145c2 <_scanf_float+0x182>
 801460c:	f1bb 0f06 	cmp.w	fp, #6
 8014610:	f47f af4e 	bne.w	80144b0 <_scanf_float+0x70>
 8014614:	f04f 0b07 	mov.w	fp, #7
 8014618:	e7d3      	b.n	80145c2 <_scanf_float+0x182>
 801461a:	6821      	ldr	r1, [r4, #0]
 801461c:	0588      	lsls	r0, r1, #22
 801461e:	f57f af47 	bpl.w	80144b0 <_scanf_float+0x70>
 8014622:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8014626:	6021      	str	r1, [r4, #0]
 8014628:	f8cd 9008 	str.w	r9, [sp, #8]
 801462c:	e7c9      	b.n	80145c2 <_scanf_float+0x182>
 801462e:	6821      	ldr	r1, [r4, #0]
 8014630:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8014634:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8014638:	d006      	beq.n	8014648 <_scanf_float+0x208>
 801463a:	0548      	lsls	r0, r1, #21
 801463c:	f57f af38 	bpl.w	80144b0 <_scanf_float+0x70>
 8014640:	f1b9 0f00 	cmp.w	r9, #0
 8014644:	f43f af3b 	beq.w	80144be <_scanf_float+0x7e>
 8014648:	0588      	lsls	r0, r1, #22
 801464a:	bf58      	it	pl
 801464c:	9802      	ldrpl	r0, [sp, #8]
 801464e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8014652:	bf58      	it	pl
 8014654:	eba9 0000 	subpl.w	r0, r9, r0
 8014658:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 801465c:	bf58      	it	pl
 801465e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8014662:	6021      	str	r1, [r4, #0]
 8014664:	f04f 0900 	mov.w	r9, #0
 8014668:	e7ab      	b.n	80145c2 <_scanf_float+0x182>
 801466a:	2203      	movs	r2, #3
 801466c:	e7a9      	b.n	80145c2 <_scanf_float+0x182>
 801466e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8014672:	9205      	str	r2, [sp, #20]
 8014674:	4631      	mov	r1, r6
 8014676:	4638      	mov	r0, r7
 8014678:	4798      	blx	r3
 801467a:	9a05      	ldr	r2, [sp, #20]
 801467c:	2800      	cmp	r0, #0
 801467e:	f43f af04 	beq.w	801448a <_scanf_float+0x4a>
 8014682:	e715      	b.n	80144b0 <_scanf_float+0x70>
 8014684:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014688:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801468c:	4632      	mov	r2, r6
 801468e:	4638      	mov	r0, r7
 8014690:	4798      	blx	r3
 8014692:	6923      	ldr	r3, [r4, #16]
 8014694:	3b01      	subs	r3, #1
 8014696:	6123      	str	r3, [r4, #16]
 8014698:	e715      	b.n	80144c6 <_scanf_float+0x86>
 801469a:	f10b 33ff 	add.w	r3, fp, #4294967295
 801469e:	2b06      	cmp	r3, #6
 80146a0:	d80a      	bhi.n	80146b8 <_scanf_float+0x278>
 80146a2:	f1bb 0f02 	cmp.w	fp, #2
 80146a6:	d968      	bls.n	801477a <_scanf_float+0x33a>
 80146a8:	f1ab 0b03 	sub.w	fp, fp, #3
 80146ac:	fa5f fb8b 	uxtb.w	fp, fp
 80146b0:	eba5 0b0b 	sub.w	fp, r5, fp
 80146b4:	455d      	cmp	r5, fp
 80146b6:	d14b      	bne.n	8014750 <_scanf_float+0x310>
 80146b8:	6823      	ldr	r3, [r4, #0]
 80146ba:	05da      	lsls	r2, r3, #23
 80146bc:	d51f      	bpl.n	80146fe <_scanf_float+0x2be>
 80146be:	055b      	lsls	r3, r3, #21
 80146c0:	d468      	bmi.n	8014794 <_scanf_float+0x354>
 80146c2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80146c6:	6923      	ldr	r3, [r4, #16]
 80146c8:	2965      	cmp	r1, #101	; 0x65
 80146ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80146ce:	f105 3bff 	add.w	fp, r5, #4294967295
 80146d2:	6123      	str	r3, [r4, #16]
 80146d4:	d00d      	beq.n	80146f2 <_scanf_float+0x2b2>
 80146d6:	2945      	cmp	r1, #69	; 0x45
 80146d8:	d00b      	beq.n	80146f2 <_scanf_float+0x2b2>
 80146da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80146de:	4632      	mov	r2, r6
 80146e0:	4638      	mov	r0, r7
 80146e2:	4798      	blx	r3
 80146e4:	6923      	ldr	r3, [r4, #16]
 80146e6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80146ea:	3b01      	subs	r3, #1
 80146ec:	f1a5 0b02 	sub.w	fp, r5, #2
 80146f0:	6123      	str	r3, [r4, #16]
 80146f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80146f6:	4632      	mov	r2, r6
 80146f8:	4638      	mov	r0, r7
 80146fa:	4798      	blx	r3
 80146fc:	465d      	mov	r5, fp
 80146fe:	6826      	ldr	r6, [r4, #0]
 8014700:	f016 0610 	ands.w	r6, r6, #16
 8014704:	d17a      	bne.n	80147fc <_scanf_float+0x3bc>
 8014706:	702e      	strb	r6, [r5, #0]
 8014708:	6823      	ldr	r3, [r4, #0]
 801470a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801470e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014712:	d142      	bne.n	801479a <_scanf_float+0x35a>
 8014714:	9b02      	ldr	r3, [sp, #8]
 8014716:	eba9 0303 	sub.w	r3, r9, r3
 801471a:	425a      	negs	r2, r3
 801471c:	2b00      	cmp	r3, #0
 801471e:	d149      	bne.n	80147b4 <_scanf_float+0x374>
 8014720:	2200      	movs	r2, #0
 8014722:	4641      	mov	r1, r8
 8014724:	4638      	mov	r0, r7
 8014726:	f000 ffef 	bl	8015708 <_strtod_r>
 801472a:	6825      	ldr	r5, [r4, #0]
 801472c:	f8da 3000 	ldr.w	r3, [sl]
 8014730:	f015 0f02 	tst.w	r5, #2
 8014734:	f103 0204 	add.w	r2, r3, #4
 8014738:	ec59 8b10 	vmov	r8, r9, d0
 801473c:	f8ca 2000 	str.w	r2, [sl]
 8014740:	d043      	beq.n	80147ca <_scanf_float+0x38a>
 8014742:	681b      	ldr	r3, [r3, #0]
 8014744:	e9c3 8900 	strd	r8, r9, [r3]
 8014748:	68e3      	ldr	r3, [r4, #12]
 801474a:	3301      	adds	r3, #1
 801474c:	60e3      	str	r3, [r4, #12]
 801474e:	e6be      	b.n	80144ce <_scanf_float+0x8e>
 8014750:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014754:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014758:	4632      	mov	r2, r6
 801475a:	4638      	mov	r0, r7
 801475c:	4798      	blx	r3
 801475e:	6923      	ldr	r3, [r4, #16]
 8014760:	3b01      	subs	r3, #1
 8014762:	6123      	str	r3, [r4, #16]
 8014764:	e7a6      	b.n	80146b4 <_scanf_float+0x274>
 8014766:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801476a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801476e:	4632      	mov	r2, r6
 8014770:	4638      	mov	r0, r7
 8014772:	4798      	blx	r3
 8014774:	6923      	ldr	r3, [r4, #16]
 8014776:	3b01      	subs	r3, #1
 8014778:	6123      	str	r3, [r4, #16]
 801477a:	4545      	cmp	r5, r8
 801477c:	d8f3      	bhi.n	8014766 <_scanf_float+0x326>
 801477e:	e6a5      	b.n	80144cc <_scanf_float+0x8c>
 8014780:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014784:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014788:	4632      	mov	r2, r6
 801478a:	4638      	mov	r0, r7
 801478c:	4798      	blx	r3
 801478e:	6923      	ldr	r3, [r4, #16]
 8014790:	3b01      	subs	r3, #1
 8014792:	6123      	str	r3, [r4, #16]
 8014794:	4545      	cmp	r5, r8
 8014796:	d8f3      	bhi.n	8014780 <_scanf_float+0x340>
 8014798:	e698      	b.n	80144cc <_scanf_float+0x8c>
 801479a:	9b03      	ldr	r3, [sp, #12]
 801479c:	2b00      	cmp	r3, #0
 801479e:	d0bf      	beq.n	8014720 <_scanf_float+0x2e0>
 80147a0:	9904      	ldr	r1, [sp, #16]
 80147a2:	230a      	movs	r3, #10
 80147a4:	4632      	mov	r2, r6
 80147a6:	3101      	adds	r1, #1
 80147a8:	4638      	mov	r0, r7
 80147aa:	f001 f839 	bl	8015820 <_strtol_r>
 80147ae:	9b03      	ldr	r3, [sp, #12]
 80147b0:	9d04      	ldr	r5, [sp, #16]
 80147b2:	1ac2      	subs	r2, r0, r3
 80147b4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80147b8:	429d      	cmp	r5, r3
 80147ba:	bf28      	it	cs
 80147bc:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80147c0:	490f      	ldr	r1, [pc, #60]	; (8014800 <_scanf_float+0x3c0>)
 80147c2:	4628      	mov	r0, r5
 80147c4:	f000 f96e 	bl	8014aa4 <siprintf>
 80147c8:	e7aa      	b.n	8014720 <_scanf_float+0x2e0>
 80147ca:	f015 0504 	ands.w	r5, r5, #4
 80147ce:	d1b8      	bne.n	8014742 <_scanf_float+0x302>
 80147d0:	681f      	ldr	r7, [r3, #0]
 80147d2:	ee10 2a10 	vmov	r2, s0
 80147d6:	464b      	mov	r3, r9
 80147d8:	ee10 0a10 	vmov	r0, s0
 80147dc:	4649      	mov	r1, r9
 80147de:	f7f4 f8dd 	bl	800899c <__aeabi_dcmpun>
 80147e2:	b128      	cbz	r0, 80147f0 <_scanf_float+0x3b0>
 80147e4:	4628      	mov	r0, r5
 80147e6:	f000 f957 	bl	8014a98 <nanf>
 80147ea:	ed87 0a00 	vstr	s0, [r7]
 80147ee:	e7ab      	b.n	8014748 <_scanf_float+0x308>
 80147f0:	4640      	mov	r0, r8
 80147f2:	4649      	mov	r1, r9
 80147f4:	f7f4 f930 	bl	8008a58 <__aeabi_d2f>
 80147f8:	6038      	str	r0, [r7, #0]
 80147fa:	e7a5      	b.n	8014748 <_scanf_float+0x308>
 80147fc:	2600      	movs	r6, #0
 80147fe:	e666      	b.n	80144ce <_scanf_float+0x8e>
 8014800:	08018e72 	.word	0x08018e72

08014804 <iprintf>:
 8014804:	b40f      	push	{r0, r1, r2, r3}
 8014806:	4b0a      	ldr	r3, [pc, #40]	; (8014830 <iprintf+0x2c>)
 8014808:	b513      	push	{r0, r1, r4, lr}
 801480a:	681c      	ldr	r4, [r3, #0]
 801480c:	b124      	cbz	r4, 8014818 <iprintf+0x14>
 801480e:	69a3      	ldr	r3, [r4, #24]
 8014810:	b913      	cbnz	r3, 8014818 <iprintf+0x14>
 8014812:	4620      	mov	r0, r4
 8014814:	f002 f81e 	bl	8016854 <__sinit>
 8014818:	ab05      	add	r3, sp, #20
 801481a:	9a04      	ldr	r2, [sp, #16]
 801481c:	68a1      	ldr	r1, [r4, #8]
 801481e:	9301      	str	r3, [sp, #4]
 8014820:	4620      	mov	r0, r4
 8014822:	f003 fab5 	bl	8017d90 <_vfiprintf_r>
 8014826:	b002      	add	sp, #8
 8014828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801482c:	b004      	add	sp, #16
 801482e:	4770      	bx	lr
 8014830:	20000024 	.word	0x20000024

08014834 <_puts_r>:
 8014834:	b570      	push	{r4, r5, r6, lr}
 8014836:	460e      	mov	r6, r1
 8014838:	4605      	mov	r5, r0
 801483a:	b118      	cbz	r0, 8014844 <_puts_r+0x10>
 801483c:	6983      	ldr	r3, [r0, #24]
 801483e:	b90b      	cbnz	r3, 8014844 <_puts_r+0x10>
 8014840:	f002 f808 	bl	8016854 <__sinit>
 8014844:	69ab      	ldr	r3, [r5, #24]
 8014846:	68ac      	ldr	r4, [r5, #8]
 8014848:	b913      	cbnz	r3, 8014850 <_puts_r+0x1c>
 801484a:	4628      	mov	r0, r5
 801484c:	f002 f802 	bl	8016854 <__sinit>
 8014850:	4b23      	ldr	r3, [pc, #140]	; (80148e0 <_puts_r+0xac>)
 8014852:	429c      	cmp	r4, r3
 8014854:	d117      	bne.n	8014886 <_puts_r+0x52>
 8014856:	686c      	ldr	r4, [r5, #4]
 8014858:	89a3      	ldrh	r3, [r4, #12]
 801485a:	071b      	lsls	r3, r3, #28
 801485c:	d51d      	bpl.n	801489a <_puts_r+0x66>
 801485e:	6923      	ldr	r3, [r4, #16]
 8014860:	b1db      	cbz	r3, 801489a <_puts_r+0x66>
 8014862:	3e01      	subs	r6, #1
 8014864:	68a3      	ldr	r3, [r4, #8]
 8014866:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801486a:	3b01      	subs	r3, #1
 801486c:	60a3      	str	r3, [r4, #8]
 801486e:	b9e9      	cbnz	r1, 80148ac <_puts_r+0x78>
 8014870:	2b00      	cmp	r3, #0
 8014872:	da2e      	bge.n	80148d2 <_puts_r+0x9e>
 8014874:	4622      	mov	r2, r4
 8014876:	210a      	movs	r1, #10
 8014878:	4628      	mov	r0, r5
 801487a:	f000 ffe3 	bl	8015844 <__swbuf_r>
 801487e:	3001      	adds	r0, #1
 8014880:	d011      	beq.n	80148a6 <_puts_r+0x72>
 8014882:	200a      	movs	r0, #10
 8014884:	e011      	b.n	80148aa <_puts_r+0x76>
 8014886:	4b17      	ldr	r3, [pc, #92]	; (80148e4 <_puts_r+0xb0>)
 8014888:	429c      	cmp	r4, r3
 801488a:	d101      	bne.n	8014890 <_puts_r+0x5c>
 801488c:	68ac      	ldr	r4, [r5, #8]
 801488e:	e7e3      	b.n	8014858 <_puts_r+0x24>
 8014890:	4b15      	ldr	r3, [pc, #84]	; (80148e8 <_puts_r+0xb4>)
 8014892:	429c      	cmp	r4, r3
 8014894:	bf08      	it	eq
 8014896:	68ec      	ldreq	r4, [r5, #12]
 8014898:	e7de      	b.n	8014858 <_puts_r+0x24>
 801489a:	4621      	mov	r1, r4
 801489c:	4628      	mov	r0, r5
 801489e:	f001 f823 	bl	80158e8 <__swsetup_r>
 80148a2:	2800      	cmp	r0, #0
 80148a4:	d0dd      	beq.n	8014862 <_puts_r+0x2e>
 80148a6:	f04f 30ff 	mov.w	r0, #4294967295
 80148aa:	bd70      	pop	{r4, r5, r6, pc}
 80148ac:	2b00      	cmp	r3, #0
 80148ae:	da04      	bge.n	80148ba <_puts_r+0x86>
 80148b0:	69a2      	ldr	r2, [r4, #24]
 80148b2:	429a      	cmp	r2, r3
 80148b4:	dc06      	bgt.n	80148c4 <_puts_r+0x90>
 80148b6:	290a      	cmp	r1, #10
 80148b8:	d004      	beq.n	80148c4 <_puts_r+0x90>
 80148ba:	6823      	ldr	r3, [r4, #0]
 80148bc:	1c5a      	adds	r2, r3, #1
 80148be:	6022      	str	r2, [r4, #0]
 80148c0:	7019      	strb	r1, [r3, #0]
 80148c2:	e7cf      	b.n	8014864 <_puts_r+0x30>
 80148c4:	4622      	mov	r2, r4
 80148c6:	4628      	mov	r0, r5
 80148c8:	f000 ffbc 	bl	8015844 <__swbuf_r>
 80148cc:	3001      	adds	r0, #1
 80148ce:	d1c9      	bne.n	8014864 <_puts_r+0x30>
 80148d0:	e7e9      	b.n	80148a6 <_puts_r+0x72>
 80148d2:	6823      	ldr	r3, [r4, #0]
 80148d4:	200a      	movs	r0, #10
 80148d6:	1c5a      	adds	r2, r3, #1
 80148d8:	6022      	str	r2, [r4, #0]
 80148da:	7018      	strb	r0, [r3, #0]
 80148dc:	e7e5      	b.n	80148aa <_puts_r+0x76>
 80148de:	bf00      	nop
 80148e0:	08018ef8 	.word	0x08018ef8
 80148e4:	08018f18 	.word	0x08018f18
 80148e8:	08018ed8 	.word	0x08018ed8

080148ec <puts>:
 80148ec:	4b02      	ldr	r3, [pc, #8]	; (80148f8 <puts+0xc>)
 80148ee:	4601      	mov	r1, r0
 80148f0:	6818      	ldr	r0, [r3, #0]
 80148f2:	f7ff bf9f 	b.w	8014834 <_puts_r>
 80148f6:	bf00      	nop
 80148f8:	20000024 	.word	0x20000024

080148fc <iscanf>:
 80148fc:	b40f      	push	{r0, r1, r2, r3}
 80148fe:	4b0a      	ldr	r3, [pc, #40]	; (8014928 <iscanf+0x2c>)
 8014900:	b513      	push	{r0, r1, r4, lr}
 8014902:	681c      	ldr	r4, [r3, #0]
 8014904:	b124      	cbz	r4, 8014910 <iscanf+0x14>
 8014906:	69a3      	ldr	r3, [r4, #24]
 8014908:	b913      	cbnz	r3, 8014910 <iscanf+0x14>
 801490a:	4620      	mov	r0, r4
 801490c:	f001 ffa2 	bl	8016854 <__sinit>
 8014910:	ab05      	add	r3, sp, #20
 8014912:	9a04      	ldr	r2, [sp, #16]
 8014914:	6861      	ldr	r1, [r4, #4]
 8014916:	9301      	str	r3, [sp, #4]
 8014918:	4620      	mov	r0, r4
 801491a:	f003 fc9f 	bl	801825c <_vfiscanf_r>
 801491e:	b002      	add	sp, #8
 8014920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014924:	b004      	add	sp, #16
 8014926:	4770      	bx	lr
 8014928:	20000024 	.word	0x20000024

0801492c <setbuf>:
 801492c:	2900      	cmp	r1, #0
 801492e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014932:	bf0c      	ite	eq
 8014934:	2202      	moveq	r2, #2
 8014936:	2200      	movne	r2, #0
 8014938:	f000 b800 	b.w	801493c <setvbuf>

0801493c <setvbuf>:
 801493c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014940:	461d      	mov	r5, r3
 8014942:	4b51      	ldr	r3, [pc, #324]	; (8014a88 <setvbuf+0x14c>)
 8014944:	681e      	ldr	r6, [r3, #0]
 8014946:	4604      	mov	r4, r0
 8014948:	460f      	mov	r7, r1
 801494a:	4690      	mov	r8, r2
 801494c:	b126      	cbz	r6, 8014958 <setvbuf+0x1c>
 801494e:	69b3      	ldr	r3, [r6, #24]
 8014950:	b913      	cbnz	r3, 8014958 <setvbuf+0x1c>
 8014952:	4630      	mov	r0, r6
 8014954:	f001 ff7e 	bl	8016854 <__sinit>
 8014958:	4b4c      	ldr	r3, [pc, #304]	; (8014a8c <setvbuf+0x150>)
 801495a:	429c      	cmp	r4, r3
 801495c:	d152      	bne.n	8014a04 <setvbuf+0xc8>
 801495e:	6874      	ldr	r4, [r6, #4]
 8014960:	f1b8 0f02 	cmp.w	r8, #2
 8014964:	d006      	beq.n	8014974 <setvbuf+0x38>
 8014966:	f1b8 0f01 	cmp.w	r8, #1
 801496a:	f200 8089 	bhi.w	8014a80 <setvbuf+0x144>
 801496e:	2d00      	cmp	r5, #0
 8014970:	f2c0 8086 	blt.w	8014a80 <setvbuf+0x144>
 8014974:	4621      	mov	r1, r4
 8014976:	4630      	mov	r0, r6
 8014978:	f001 fef0 	bl	801675c <_fflush_r>
 801497c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801497e:	b141      	cbz	r1, 8014992 <setvbuf+0x56>
 8014980:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014984:	4299      	cmp	r1, r3
 8014986:	d002      	beq.n	801498e <setvbuf+0x52>
 8014988:	4630      	mov	r0, r6
 801498a:	f002 ffdd 	bl	8017948 <_free_r>
 801498e:	2300      	movs	r3, #0
 8014990:	6363      	str	r3, [r4, #52]	; 0x34
 8014992:	2300      	movs	r3, #0
 8014994:	61a3      	str	r3, [r4, #24]
 8014996:	6063      	str	r3, [r4, #4]
 8014998:	89a3      	ldrh	r3, [r4, #12]
 801499a:	061b      	lsls	r3, r3, #24
 801499c:	d503      	bpl.n	80149a6 <setvbuf+0x6a>
 801499e:	6921      	ldr	r1, [r4, #16]
 80149a0:	4630      	mov	r0, r6
 80149a2:	f002 ffd1 	bl	8017948 <_free_r>
 80149a6:	89a3      	ldrh	r3, [r4, #12]
 80149a8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80149ac:	f023 0303 	bic.w	r3, r3, #3
 80149b0:	f1b8 0f02 	cmp.w	r8, #2
 80149b4:	81a3      	strh	r3, [r4, #12]
 80149b6:	d05d      	beq.n	8014a74 <setvbuf+0x138>
 80149b8:	ab01      	add	r3, sp, #4
 80149ba:	466a      	mov	r2, sp
 80149bc:	4621      	mov	r1, r4
 80149be:	4630      	mov	r0, r6
 80149c0:	f002 fb36 	bl	8017030 <__swhatbuf_r>
 80149c4:	89a3      	ldrh	r3, [r4, #12]
 80149c6:	4318      	orrs	r0, r3
 80149c8:	81a0      	strh	r0, [r4, #12]
 80149ca:	bb2d      	cbnz	r5, 8014a18 <setvbuf+0xdc>
 80149cc:	9d00      	ldr	r5, [sp, #0]
 80149ce:	4628      	mov	r0, r5
 80149d0:	f002 fb92 	bl	80170f8 <malloc>
 80149d4:	4607      	mov	r7, r0
 80149d6:	2800      	cmp	r0, #0
 80149d8:	d14e      	bne.n	8014a78 <setvbuf+0x13c>
 80149da:	f8dd 9000 	ldr.w	r9, [sp]
 80149de:	45a9      	cmp	r9, r5
 80149e0:	d13c      	bne.n	8014a5c <setvbuf+0x120>
 80149e2:	f04f 30ff 	mov.w	r0, #4294967295
 80149e6:	89a3      	ldrh	r3, [r4, #12]
 80149e8:	f043 0302 	orr.w	r3, r3, #2
 80149ec:	81a3      	strh	r3, [r4, #12]
 80149ee:	2300      	movs	r3, #0
 80149f0:	60a3      	str	r3, [r4, #8]
 80149f2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80149f6:	6023      	str	r3, [r4, #0]
 80149f8:	6123      	str	r3, [r4, #16]
 80149fa:	2301      	movs	r3, #1
 80149fc:	6163      	str	r3, [r4, #20]
 80149fe:	b003      	add	sp, #12
 8014a00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014a04:	4b22      	ldr	r3, [pc, #136]	; (8014a90 <setvbuf+0x154>)
 8014a06:	429c      	cmp	r4, r3
 8014a08:	d101      	bne.n	8014a0e <setvbuf+0xd2>
 8014a0a:	68b4      	ldr	r4, [r6, #8]
 8014a0c:	e7a8      	b.n	8014960 <setvbuf+0x24>
 8014a0e:	4b21      	ldr	r3, [pc, #132]	; (8014a94 <setvbuf+0x158>)
 8014a10:	429c      	cmp	r4, r3
 8014a12:	bf08      	it	eq
 8014a14:	68f4      	ldreq	r4, [r6, #12]
 8014a16:	e7a3      	b.n	8014960 <setvbuf+0x24>
 8014a18:	2f00      	cmp	r7, #0
 8014a1a:	d0d8      	beq.n	80149ce <setvbuf+0x92>
 8014a1c:	69b3      	ldr	r3, [r6, #24]
 8014a1e:	b913      	cbnz	r3, 8014a26 <setvbuf+0xea>
 8014a20:	4630      	mov	r0, r6
 8014a22:	f001 ff17 	bl	8016854 <__sinit>
 8014a26:	f1b8 0f01 	cmp.w	r8, #1
 8014a2a:	bf08      	it	eq
 8014a2c:	89a3      	ldrheq	r3, [r4, #12]
 8014a2e:	6027      	str	r7, [r4, #0]
 8014a30:	bf04      	itt	eq
 8014a32:	f043 0301 	orreq.w	r3, r3, #1
 8014a36:	81a3      	strheq	r3, [r4, #12]
 8014a38:	89a3      	ldrh	r3, [r4, #12]
 8014a3a:	f013 0008 	ands.w	r0, r3, #8
 8014a3e:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8014a42:	d01b      	beq.n	8014a7c <setvbuf+0x140>
 8014a44:	f013 0001 	ands.w	r0, r3, #1
 8014a48:	bf18      	it	ne
 8014a4a:	426d      	negne	r5, r5
 8014a4c:	f04f 0300 	mov.w	r3, #0
 8014a50:	bf1d      	ittte	ne
 8014a52:	60a3      	strne	r3, [r4, #8]
 8014a54:	61a5      	strne	r5, [r4, #24]
 8014a56:	4618      	movne	r0, r3
 8014a58:	60a5      	streq	r5, [r4, #8]
 8014a5a:	e7d0      	b.n	80149fe <setvbuf+0xc2>
 8014a5c:	4648      	mov	r0, r9
 8014a5e:	f002 fb4b 	bl	80170f8 <malloc>
 8014a62:	4607      	mov	r7, r0
 8014a64:	2800      	cmp	r0, #0
 8014a66:	d0bc      	beq.n	80149e2 <setvbuf+0xa6>
 8014a68:	89a3      	ldrh	r3, [r4, #12]
 8014a6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014a6e:	81a3      	strh	r3, [r4, #12]
 8014a70:	464d      	mov	r5, r9
 8014a72:	e7d3      	b.n	8014a1c <setvbuf+0xe0>
 8014a74:	2000      	movs	r0, #0
 8014a76:	e7b6      	b.n	80149e6 <setvbuf+0xaa>
 8014a78:	46a9      	mov	r9, r5
 8014a7a:	e7f5      	b.n	8014a68 <setvbuf+0x12c>
 8014a7c:	60a0      	str	r0, [r4, #8]
 8014a7e:	e7be      	b.n	80149fe <setvbuf+0xc2>
 8014a80:	f04f 30ff 	mov.w	r0, #4294967295
 8014a84:	e7bb      	b.n	80149fe <setvbuf+0xc2>
 8014a86:	bf00      	nop
 8014a88:	20000024 	.word	0x20000024
 8014a8c:	08018ef8 	.word	0x08018ef8
 8014a90:	08018f18 	.word	0x08018f18
 8014a94:	08018ed8 	.word	0x08018ed8

08014a98 <nanf>:
 8014a98:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014aa0 <nanf+0x8>
 8014a9c:	4770      	bx	lr
 8014a9e:	bf00      	nop
 8014aa0:	7fc00000 	.word	0x7fc00000

08014aa4 <siprintf>:
 8014aa4:	b40e      	push	{r1, r2, r3}
 8014aa6:	b500      	push	{lr}
 8014aa8:	b09c      	sub	sp, #112	; 0x70
 8014aaa:	ab1d      	add	r3, sp, #116	; 0x74
 8014aac:	9002      	str	r0, [sp, #8]
 8014aae:	9006      	str	r0, [sp, #24]
 8014ab0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014ab4:	4809      	ldr	r0, [pc, #36]	; (8014adc <siprintf+0x38>)
 8014ab6:	9107      	str	r1, [sp, #28]
 8014ab8:	9104      	str	r1, [sp, #16]
 8014aba:	4909      	ldr	r1, [pc, #36]	; (8014ae0 <siprintf+0x3c>)
 8014abc:	f853 2b04 	ldr.w	r2, [r3], #4
 8014ac0:	9105      	str	r1, [sp, #20]
 8014ac2:	6800      	ldr	r0, [r0, #0]
 8014ac4:	9301      	str	r3, [sp, #4]
 8014ac6:	a902      	add	r1, sp, #8
 8014ac8:	f003 f840 	bl	8017b4c <_svfiprintf_r>
 8014acc:	9b02      	ldr	r3, [sp, #8]
 8014ace:	2200      	movs	r2, #0
 8014ad0:	701a      	strb	r2, [r3, #0]
 8014ad2:	b01c      	add	sp, #112	; 0x70
 8014ad4:	f85d eb04 	ldr.w	lr, [sp], #4
 8014ad8:	b003      	add	sp, #12
 8014ada:	4770      	bx	lr
 8014adc:	20000024 	.word	0x20000024
 8014ae0:	ffff0208 	.word	0xffff0208

08014ae4 <sulp>:
 8014ae4:	b570      	push	{r4, r5, r6, lr}
 8014ae6:	4604      	mov	r4, r0
 8014ae8:	460d      	mov	r5, r1
 8014aea:	ec45 4b10 	vmov	d0, r4, r5
 8014aee:	4616      	mov	r6, r2
 8014af0:	f002 fde8 	bl	80176c4 <__ulp>
 8014af4:	ec51 0b10 	vmov	r0, r1, d0
 8014af8:	b17e      	cbz	r6, 8014b1a <sulp+0x36>
 8014afa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014afe:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	dd09      	ble.n	8014b1a <sulp+0x36>
 8014b06:	051b      	lsls	r3, r3, #20
 8014b08:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8014b0c:	2400      	movs	r4, #0
 8014b0e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8014b12:	4622      	mov	r2, r4
 8014b14:	462b      	mov	r3, r5
 8014b16:	f7f3 fca7 	bl	8008468 <__aeabi_dmul>
 8014b1a:	bd70      	pop	{r4, r5, r6, pc}
 8014b1c:	0000      	movs	r0, r0
	...

08014b20 <_strtod_l>:
 8014b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b24:	461f      	mov	r7, r3
 8014b26:	b0a1      	sub	sp, #132	; 0x84
 8014b28:	2300      	movs	r3, #0
 8014b2a:	4681      	mov	r9, r0
 8014b2c:	4638      	mov	r0, r7
 8014b2e:	460e      	mov	r6, r1
 8014b30:	9217      	str	r2, [sp, #92]	; 0x5c
 8014b32:	931c      	str	r3, [sp, #112]	; 0x70
 8014b34:	f002 fa6c 	bl	8017010 <__localeconv_l>
 8014b38:	4680      	mov	r8, r0
 8014b3a:	6800      	ldr	r0, [r0, #0]
 8014b3c:	f7f3 fa80 	bl	8008040 <strlen>
 8014b40:	f04f 0a00 	mov.w	sl, #0
 8014b44:	4604      	mov	r4, r0
 8014b46:	f04f 0b00 	mov.w	fp, #0
 8014b4a:	961b      	str	r6, [sp, #108]	; 0x6c
 8014b4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014b4e:	781a      	ldrb	r2, [r3, #0]
 8014b50:	2a0d      	cmp	r2, #13
 8014b52:	d832      	bhi.n	8014bba <_strtod_l+0x9a>
 8014b54:	2a09      	cmp	r2, #9
 8014b56:	d236      	bcs.n	8014bc6 <_strtod_l+0xa6>
 8014b58:	2a00      	cmp	r2, #0
 8014b5a:	d03e      	beq.n	8014bda <_strtod_l+0xba>
 8014b5c:	2300      	movs	r3, #0
 8014b5e:	930d      	str	r3, [sp, #52]	; 0x34
 8014b60:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8014b62:	782b      	ldrb	r3, [r5, #0]
 8014b64:	2b30      	cmp	r3, #48	; 0x30
 8014b66:	f040 80ac 	bne.w	8014cc2 <_strtod_l+0x1a2>
 8014b6a:	786b      	ldrb	r3, [r5, #1]
 8014b6c:	2b58      	cmp	r3, #88	; 0x58
 8014b6e:	d001      	beq.n	8014b74 <_strtod_l+0x54>
 8014b70:	2b78      	cmp	r3, #120	; 0x78
 8014b72:	d167      	bne.n	8014c44 <_strtod_l+0x124>
 8014b74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014b76:	9301      	str	r3, [sp, #4]
 8014b78:	ab1c      	add	r3, sp, #112	; 0x70
 8014b7a:	9300      	str	r3, [sp, #0]
 8014b7c:	9702      	str	r7, [sp, #8]
 8014b7e:	ab1d      	add	r3, sp, #116	; 0x74
 8014b80:	4a88      	ldr	r2, [pc, #544]	; (8014da4 <_strtod_l+0x284>)
 8014b82:	a91b      	add	r1, sp, #108	; 0x6c
 8014b84:	4648      	mov	r0, r9
 8014b86:	f001 ff5a 	bl	8016a3e <__gethex>
 8014b8a:	f010 0407 	ands.w	r4, r0, #7
 8014b8e:	4606      	mov	r6, r0
 8014b90:	d005      	beq.n	8014b9e <_strtod_l+0x7e>
 8014b92:	2c06      	cmp	r4, #6
 8014b94:	d12b      	bne.n	8014bee <_strtod_l+0xce>
 8014b96:	3501      	adds	r5, #1
 8014b98:	2300      	movs	r3, #0
 8014b9a:	951b      	str	r5, [sp, #108]	; 0x6c
 8014b9c:	930d      	str	r3, [sp, #52]	; 0x34
 8014b9e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014ba0:	2b00      	cmp	r3, #0
 8014ba2:	f040 859a 	bne.w	80156da <_strtod_l+0xbba>
 8014ba6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014ba8:	b1e3      	cbz	r3, 8014be4 <_strtod_l+0xc4>
 8014baa:	4652      	mov	r2, sl
 8014bac:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8014bb0:	ec43 2b10 	vmov	d0, r2, r3
 8014bb4:	b021      	add	sp, #132	; 0x84
 8014bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bba:	2a2b      	cmp	r2, #43	; 0x2b
 8014bbc:	d015      	beq.n	8014bea <_strtod_l+0xca>
 8014bbe:	2a2d      	cmp	r2, #45	; 0x2d
 8014bc0:	d004      	beq.n	8014bcc <_strtod_l+0xac>
 8014bc2:	2a20      	cmp	r2, #32
 8014bc4:	d1ca      	bne.n	8014b5c <_strtod_l+0x3c>
 8014bc6:	3301      	adds	r3, #1
 8014bc8:	931b      	str	r3, [sp, #108]	; 0x6c
 8014bca:	e7bf      	b.n	8014b4c <_strtod_l+0x2c>
 8014bcc:	2201      	movs	r2, #1
 8014bce:	920d      	str	r2, [sp, #52]	; 0x34
 8014bd0:	1c5a      	adds	r2, r3, #1
 8014bd2:	921b      	str	r2, [sp, #108]	; 0x6c
 8014bd4:	785b      	ldrb	r3, [r3, #1]
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	d1c2      	bne.n	8014b60 <_strtod_l+0x40>
 8014bda:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014bdc:	961b      	str	r6, [sp, #108]	; 0x6c
 8014bde:	2b00      	cmp	r3, #0
 8014be0:	f040 8579 	bne.w	80156d6 <_strtod_l+0xbb6>
 8014be4:	4652      	mov	r2, sl
 8014be6:	465b      	mov	r3, fp
 8014be8:	e7e2      	b.n	8014bb0 <_strtod_l+0x90>
 8014bea:	2200      	movs	r2, #0
 8014bec:	e7ef      	b.n	8014bce <_strtod_l+0xae>
 8014bee:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014bf0:	b13a      	cbz	r2, 8014c02 <_strtod_l+0xe2>
 8014bf2:	2135      	movs	r1, #53	; 0x35
 8014bf4:	a81e      	add	r0, sp, #120	; 0x78
 8014bf6:	f002 fe5d 	bl	80178b4 <__copybits>
 8014bfa:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014bfc:	4648      	mov	r0, r9
 8014bfe:	f002 fac9 	bl	8017194 <_Bfree>
 8014c02:	3c01      	subs	r4, #1
 8014c04:	2c04      	cmp	r4, #4
 8014c06:	d806      	bhi.n	8014c16 <_strtod_l+0xf6>
 8014c08:	e8df f004 	tbb	[pc, r4]
 8014c0c:	1714030a 	.word	0x1714030a
 8014c10:	0a          	.byte	0x0a
 8014c11:	00          	.byte	0x00
 8014c12:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8014c16:	0730      	lsls	r0, r6, #28
 8014c18:	d5c1      	bpl.n	8014b9e <_strtod_l+0x7e>
 8014c1a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8014c1e:	e7be      	b.n	8014b9e <_strtod_l+0x7e>
 8014c20:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8014c24:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8014c26:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8014c2a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8014c2e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8014c32:	e7f0      	b.n	8014c16 <_strtod_l+0xf6>
 8014c34:	f8df b170 	ldr.w	fp, [pc, #368]	; 8014da8 <_strtod_l+0x288>
 8014c38:	e7ed      	b.n	8014c16 <_strtod_l+0xf6>
 8014c3a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8014c3e:	f04f 3aff 	mov.w	sl, #4294967295
 8014c42:	e7e8      	b.n	8014c16 <_strtod_l+0xf6>
 8014c44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014c46:	1c5a      	adds	r2, r3, #1
 8014c48:	921b      	str	r2, [sp, #108]	; 0x6c
 8014c4a:	785b      	ldrb	r3, [r3, #1]
 8014c4c:	2b30      	cmp	r3, #48	; 0x30
 8014c4e:	d0f9      	beq.n	8014c44 <_strtod_l+0x124>
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	d0a4      	beq.n	8014b9e <_strtod_l+0x7e>
 8014c54:	2301      	movs	r3, #1
 8014c56:	2500      	movs	r5, #0
 8014c58:	9306      	str	r3, [sp, #24]
 8014c5a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014c5c:	9308      	str	r3, [sp, #32]
 8014c5e:	9507      	str	r5, [sp, #28]
 8014c60:	9505      	str	r5, [sp, #20]
 8014c62:	220a      	movs	r2, #10
 8014c64:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8014c66:	7807      	ldrb	r7, [r0, #0]
 8014c68:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8014c6c:	b2d9      	uxtb	r1, r3
 8014c6e:	2909      	cmp	r1, #9
 8014c70:	d929      	bls.n	8014cc6 <_strtod_l+0x1a6>
 8014c72:	4622      	mov	r2, r4
 8014c74:	f8d8 1000 	ldr.w	r1, [r8]
 8014c78:	f003 fd8b 	bl	8018792 <strncmp>
 8014c7c:	2800      	cmp	r0, #0
 8014c7e:	d031      	beq.n	8014ce4 <_strtod_l+0x1c4>
 8014c80:	2000      	movs	r0, #0
 8014c82:	9c05      	ldr	r4, [sp, #20]
 8014c84:	9004      	str	r0, [sp, #16]
 8014c86:	463b      	mov	r3, r7
 8014c88:	4602      	mov	r2, r0
 8014c8a:	2b65      	cmp	r3, #101	; 0x65
 8014c8c:	d001      	beq.n	8014c92 <_strtod_l+0x172>
 8014c8e:	2b45      	cmp	r3, #69	; 0x45
 8014c90:	d114      	bne.n	8014cbc <_strtod_l+0x19c>
 8014c92:	b924      	cbnz	r4, 8014c9e <_strtod_l+0x17e>
 8014c94:	b910      	cbnz	r0, 8014c9c <_strtod_l+0x17c>
 8014c96:	9b06      	ldr	r3, [sp, #24]
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d09e      	beq.n	8014bda <_strtod_l+0xba>
 8014c9c:	2400      	movs	r4, #0
 8014c9e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8014ca0:	1c73      	adds	r3, r6, #1
 8014ca2:	931b      	str	r3, [sp, #108]	; 0x6c
 8014ca4:	7873      	ldrb	r3, [r6, #1]
 8014ca6:	2b2b      	cmp	r3, #43	; 0x2b
 8014ca8:	d078      	beq.n	8014d9c <_strtod_l+0x27c>
 8014caa:	2b2d      	cmp	r3, #45	; 0x2d
 8014cac:	d070      	beq.n	8014d90 <_strtod_l+0x270>
 8014cae:	f04f 0c00 	mov.w	ip, #0
 8014cb2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8014cb6:	2f09      	cmp	r7, #9
 8014cb8:	d97c      	bls.n	8014db4 <_strtod_l+0x294>
 8014cba:	961b      	str	r6, [sp, #108]	; 0x6c
 8014cbc:	f04f 0e00 	mov.w	lr, #0
 8014cc0:	e09a      	b.n	8014df8 <_strtod_l+0x2d8>
 8014cc2:	2300      	movs	r3, #0
 8014cc4:	e7c7      	b.n	8014c56 <_strtod_l+0x136>
 8014cc6:	9905      	ldr	r1, [sp, #20]
 8014cc8:	2908      	cmp	r1, #8
 8014cca:	bfdd      	ittte	le
 8014ccc:	9907      	ldrle	r1, [sp, #28]
 8014cce:	fb02 3301 	mlale	r3, r2, r1, r3
 8014cd2:	9307      	strle	r3, [sp, #28]
 8014cd4:	fb02 3505 	mlagt	r5, r2, r5, r3
 8014cd8:	9b05      	ldr	r3, [sp, #20]
 8014cda:	3001      	adds	r0, #1
 8014cdc:	3301      	adds	r3, #1
 8014cde:	9305      	str	r3, [sp, #20]
 8014ce0:	901b      	str	r0, [sp, #108]	; 0x6c
 8014ce2:	e7bf      	b.n	8014c64 <_strtod_l+0x144>
 8014ce4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014ce6:	191a      	adds	r2, r3, r4
 8014ce8:	921b      	str	r2, [sp, #108]	; 0x6c
 8014cea:	9a05      	ldr	r2, [sp, #20]
 8014cec:	5d1b      	ldrb	r3, [r3, r4]
 8014cee:	2a00      	cmp	r2, #0
 8014cf0:	d037      	beq.n	8014d62 <_strtod_l+0x242>
 8014cf2:	9c05      	ldr	r4, [sp, #20]
 8014cf4:	4602      	mov	r2, r0
 8014cf6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8014cfa:	2909      	cmp	r1, #9
 8014cfc:	d913      	bls.n	8014d26 <_strtod_l+0x206>
 8014cfe:	2101      	movs	r1, #1
 8014d00:	9104      	str	r1, [sp, #16]
 8014d02:	e7c2      	b.n	8014c8a <_strtod_l+0x16a>
 8014d04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014d06:	1c5a      	adds	r2, r3, #1
 8014d08:	921b      	str	r2, [sp, #108]	; 0x6c
 8014d0a:	785b      	ldrb	r3, [r3, #1]
 8014d0c:	3001      	adds	r0, #1
 8014d0e:	2b30      	cmp	r3, #48	; 0x30
 8014d10:	d0f8      	beq.n	8014d04 <_strtod_l+0x1e4>
 8014d12:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8014d16:	2a08      	cmp	r2, #8
 8014d18:	f200 84e4 	bhi.w	80156e4 <_strtod_l+0xbc4>
 8014d1c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8014d1e:	9208      	str	r2, [sp, #32]
 8014d20:	4602      	mov	r2, r0
 8014d22:	2000      	movs	r0, #0
 8014d24:	4604      	mov	r4, r0
 8014d26:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8014d2a:	f100 0101 	add.w	r1, r0, #1
 8014d2e:	d012      	beq.n	8014d56 <_strtod_l+0x236>
 8014d30:	440a      	add	r2, r1
 8014d32:	eb00 0c04 	add.w	ip, r0, r4
 8014d36:	4621      	mov	r1, r4
 8014d38:	270a      	movs	r7, #10
 8014d3a:	458c      	cmp	ip, r1
 8014d3c:	d113      	bne.n	8014d66 <_strtod_l+0x246>
 8014d3e:	1821      	adds	r1, r4, r0
 8014d40:	2908      	cmp	r1, #8
 8014d42:	f104 0401 	add.w	r4, r4, #1
 8014d46:	4404      	add	r4, r0
 8014d48:	dc19      	bgt.n	8014d7e <_strtod_l+0x25e>
 8014d4a:	9b07      	ldr	r3, [sp, #28]
 8014d4c:	210a      	movs	r1, #10
 8014d4e:	fb01 e303 	mla	r3, r1, r3, lr
 8014d52:	9307      	str	r3, [sp, #28]
 8014d54:	2100      	movs	r1, #0
 8014d56:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014d58:	1c58      	adds	r0, r3, #1
 8014d5a:	901b      	str	r0, [sp, #108]	; 0x6c
 8014d5c:	785b      	ldrb	r3, [r3, #1]
 8014d5e:	4608      	mov	r0, r1
 8014d60:	e7c9      	b.n	8014cf6 <_strtod_l+0x1d6>
 8014d62:	9805      	ldr	r0, [sp, #20]
 8014d64:	e7d3      	b.n	8014d0e <_strtod_l+0x1ee>
 8014d66:	2908      	cmp	r1, #8
 8014d68:	f101 0101 	add.w	r1, r1, #1
 8014d6c:	dc03      	bgt.n	8014d76 <_strtod_l+0x256>
 8014d6e:	9b07      	ldr	r3, [sp, #28]
 8014d70:	437b      	muls	r3, r7
 8014d72:	9307      	str	r3, [sp, #28]
 8014d74:	e7e1      	b.n	8014d3a <_strtod_l+0x21a>
 8014d76:	2910      	cmp	r1, #16
 8014d78:	bfd8      	it	le
 8014d7a:	437d      	mulle	r5, r7
 8014d7c:	e7dd      	b.n	8014d3a <_strtod_l+0x21a>
 8014d7e:	2c10      	cmp	r4, #16
 8014d80:	bfdc      	itt	le
 8014d82:	210a      	movle	r1, #10
 8014d84:	fb01 e505 	mlale	r5, r1, r5, lr
 8014d88:	e7e4      	b.n	8014d54 <_strtod_l+0x234>
 8014d8a:	2301      	movs	r3, #1
 8014d8c:	9304      	str	r3, [sp, #16]
 8014d8e:	e781      	b.n	8014c94 <_strtod_l+0x174>
 8014d90:	f04f 0c01 	mov.w	ip, #1
 8014d94:	1cb3      	adds	r3, r6, #2
 8014d96:	931b      	str	r3, [sp, #108]	; 0x6c
 8014d98:	78b3      	ldrb	r3, [r6, #2]
 8014d9a:	e78a      	b.n	8014cb2 <_strtod_l+0x192>
 8014d9c:	f04f 0c00 	mov.w	ip, #0
 8014da0:	e7f8      	b.n	8014d94 <_strtod_l+0x274>
 8014da2:	bf00      	nop
 8014da4:	08018e78 	.word	0x08018e78
 8014da8:	7ff00000 	.word	0x7ff00000
 8014dac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014dae:	1c5f      	adds	r7, r3, #1
 8014db0:	971b      	str	r7, [sp, #108]	; 0x6c
 8014db2:	785b      	ldrb	r3, [r3, #1]
 8014db4:	2b30      	cmp	r3, #48	; 0x30
 8014db6:	d0f9      	beq.n	8014dac <_strtod_l+0x28c>
 8014db8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8014dbc:	2f08      	cmp	r7, #8
 8014dbe:	f63f af7d 	bhi.w	8014cbc <_strtod_l+0x19c>
 8014dc2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8014dc6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014dc8:	930a      	str	r3, [sp, #40]	; 0x28
 8014dca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014dcc:	1c5f      	adds	r7, r3, #1
 8014dce:	971b      	str	r7, [sp, #108]	; 0x6c
 8014dd0:	785b      	ldrb	r3, [r3, #1]
 8014dd2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8014dd6:	f1b8 0f09 	cmp.w	r8, #9
 8014dda:	d937      	bls.n	8014e4c <_strtod_l+0x32c>
 8014ddc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8014dde:	1a7f      	subs	r7, r7, r1
 8014de0:	2f08      	cmp	r7, #8
 8014de2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8014de6:	dc37      	bgt.n	8014e58 <_strtod_l+0x338>
 8014de8:	45be      	cmp	lr, r7
 8014dea:	bfa8      	it	ge
 8014dec:	46be      	movge	lr, r7
 8014dee:	f1bc 0f00 	cmp.w	ip, #0
 8014df2:	d001      	beq.n	8014df8 <_strtod_l+0x2d8>
 8014df4:	f1ce 0e00 	rsb	lr, lr, #0
 8014df8:	2c00      	cmp	r4, #0
 8014dfa:	d151      	bne.n	8014ea0 <_strtod_l+0x380>
 8014dfc:	2800      	cmp	r0, #0
 8014dfe:	f47f aece 	bne.w	8014b9e <_strtod_l+0x7e>
 8014e02:	9a06      	ldr	r2, [sp, #24]
 8014e04:	2a00      	cmp	r2, #0
 8014e06:	f47f aeca 	bne.w	8014b9e <_strtod_l+0x7e>
 8014e0a:	9a04      	ldr	r2, [sp, #16]
 8014e0c:	2a00      	cmp	r2, #0
 8014e0e:	f47f aee4 	bne.w	8014bda <_strtod_l+0xba>
 8014e12:	2b4e      	cmp	r3, #78	; 0x4e
 8014e14:	d027      	beq.n	8014e66 <_strtod_l+0x346>
 8014e16:	dc21      	bgt.n	8014e5c <_strtod_l+0x33c>
 8014e18:	2b49      	cmp	r3, #73	; 0x49
 8014e1a:	f47f aede 	bne.w	8014bda <_strtod_l+0xba>
 8014e1e:	49a0      	ldr	r1, [pc, #640]	; (80150a0 <_strtod_l+0x580>)
 8014e20:	a81b      	add	r0, sp, #108	; 0x6c
 8014e22:	f002 f83f 	bl	8016ea4 <__match>
 8014e26:	2800      	cmp	r0, #0
 8014e28:	f43f aed7 	beq.w	8014bda <_strtod_l+0xba>
 8014e2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014e2e:	499d      	ldr	r1, [pc, #628]	; (80150a4 <_strtod_l+0x584>)
 8014e30:	3b01      	subs	r3, #1
 8014e32:	a81b      	add	r0, sp, #108	; 0x6c
 8014e34:	931b      	str	r3, [sp, #108]	; 0x6c
 8014e36:	f002 f835 	bl	8016ea4 <__match>
 8014e3a:	b910      	cbnz	r0, 8014e42 <_strtod_l+0x322>
 8014e3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014e3e:	3301      	adds	r3, #1
 8014e40:	931b      	str	r3, [sp, #108]	; 0x6c
 8014e42:	f8df b274 	ldr.w	fp, [pc, #628]	; 80150b8 <_strtod_l+0x598>
 8014e46:	f04f 0a00 	mov.w	sl, #0
 8014e4a:	e6a8      	b.n	8014b9e <_strtod_l+0x7e>
 8014e4c:	210a      	movs	r1, #10
 8014e4e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8014e52:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8014e56:	e7b8      	b.n	8014dca <_strtod_l+0x2aa>
 8014e58:	46be      	mov	lr, r7
 8014e5a:	e7c8      	b.n	8014dee <_strtod_l+0x2ce>
 8014e5c:	2b69      	cmp	r3, #105	; 0x69
 8014e5e:	d0de      	beq.n	8014e1e <_strtod_l+0x2fe>
 8014e60:	2b6e      	cmp	r3, #110	; 0x6e
 8014e62:	f47f aeba 	bne.w	8014bda <_strtod_l+0xba>
 8014e66:	4990      	ldr	r1, [pc, #576]	; (80150a8 <_strtod_l+0x588>)
 8014e68:	a81b      	add	r0, sp, #108	; 0x6c
 8014e6a:	f002 f81b 	bl	8016ea4 <__match>
 8014e6e:	2800      	cmp	r0, #0
 8014e70:	f43f aeb3 	beq.w	8014bda <_strtod_l+0xba>
 8014e74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014e76:	781b      	ldrb	r3, [r3, #0]
 8014e78:	2b28      	cmp	r3, #40	; 0x28
 8014e7a:	d10e      	bne.n	8014e9a <_strtod_l+0x37a>
 8014e7c:	aa1e      	add	r2, sp, #120	; 0x78
 8014e7e:	498b      	ldr	r1, [pc, #556]	; (80150ac <_strtod_l+0x58c>)
 8014e80:	a81b      	add	r0, sp, #108	; 0x6c
 8014e82:	f002 f823 	bl	8016ecc <__hexnan>
 8014e86:	2805      	cmp	r0, #5
 8014e88:	d107      	bne.n	8014e9a <_strtod_l+0x37a>
 8014e8a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014e8c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8014e90:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8014e94:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8014e98:	e681      	b.n	8014b9e <_strtod_l+0x7e>
 8014e9a:	f8df b224 	ldr.w	fp, [pc, #548]	; 80150c0 <_strtod_l+0x5a0>
 8014e9e:	e7d2      	b.n	8014e46 <_strtod_l+0x326>
 8014ea0:	ebae 0302 	sub.w	r3, lr, r2
 8014ea4:	9306      	str	r3, [sp, #24]
 8014ea6:	9b05      	ldr	r3, [sp, #20]
 8014ea8:	9807      	ldr	r0, [sp, #28]
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	bf08      	it	eq
 8014eae:	4623      	moveq	r3, r4
 8014eb0:	2c10      	cmp	r4, #16
 8014eb2:	9305      	str	r3, [sp, #20]
 8014eb4:	46a0      	mov	r8, r4
 8014eb6:	bfa8      	it	ge
 8014eb8:	f04f 0810 	movge.w	r8, #16
 8014ebc:	f7f3 fa5a 	bl	8008374 <__aeabi_ui2d>
 8014ec0:	2c09      	cmp	r4, #9
 8014ec2:	4682      	mov	sl, r0
 8014ec4:	468b      	mov	fp, r1
 8014ec6:	dc13      	bgt.n	8014ef0 <_strtod_l+0x3d0>
 8014ec8:	9b06      	ldr	r3, [sp, #24]
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	f43f ae67 	beq.w	8014b9e <_strtod_l+0x7e>
 8014ed0:	9b06      	ldr	r3, [sp, #24]
 8014ed2:	dd7a      	ble.n	8014fca <_strtod_l+0x4aa>
 8014ed4:	2b16      	cmp	r3, #22
 8014ed6:	dc61      	bgt.n	8014f9c <_strtod_l+0x47c>
 8014ed8:	4a75      	ldr	r2, [pc, #468]	; (80150b0 <_strtod_l+0x590>)
 8014eda:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8014ede:	e9de 0100 	ldrd	r0, r1, [lr]
 8014ee2:	4652      	mov	r2, sl
 8014ee4:	465b      	mov	r3, fp
 8014ee6:	f7f3 fabf 	bl	8008468 <__aeabi_dmul>
 8014eea:	4682      	mov	sl, r0
 8014eec:	468b      	mov	fp, r1
 8014eee:	e656      	b.n	8014b9e <_strtod_l+0x7e>
 8014ef0:	4b6f      	ldr	r3, [pc, #444]	; (80150b0 <_strtod_l+0x590>)
 8014ef2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8014ef6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8014efa:	f7f3 fab5 	bl	8008468 <__aeabi_dmul>
 8014efe:	4606      	mov	r6, r0
 8014f00:	4628      	mov	r0, r5
 8014f02:	460f      	mov	r7, r1
 8014f04:	f7f3 fa36 	bl	8008374 <__aeabi_ui2d>
 8014f08:	4602      	mov	r2, r0
 8014f0a:	460b      	mov	r3, r1
 8014f0c:	4630      	mov	r0, r6
 8014f0e:	4639      	mov	r1, r7
 8014f10:	f7f3 f8f4 	bl	80080fc <__adddf3>
 8014f14:	2c0f      	cmp	r4, #15
 8014f16:	4682      	mov	sl, r0
 8014f18:	468b      	mov	fp, r1
 8014f1a:	ddd5      	ble.n	8014ec8 <_strtod_l+0x3a8>
 8014f1c:	9b06      	ldr	r3, [sp, #24]
 8014f1e:	eba4 0808 	sub.w	r8, r4, r8
 8014f22:	4498      	add	r8, r3
 8014f24:	f1b8 0f00 	cmp.w	r8, #0
 8014f28:	f340 8096 	ble.w	8015058 <_strtod_l+0x538>
 8014f2c:	f018 030f 	ands.w	r3, r8, #15
 8014f30:	d00a      	beq.n	8014f48 <_strtod_l+0x428>
 8014f32:	495f      	ldr	r1, [pc, #380]	; (80150b0 <_strtod_l+0x590>)
 8014f34:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014f38:	4652      	mov	r2, sl
 8014f3a:	465b      	mov	r3, fp
 8014f3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014f40:	f7f3 fa92 	bl	8008468 <__aeabi_dmul>
 8014f44:	4682      	mov	sl, r0
 8014f46:	468b      	mov	fp, r1
 8014f48:	f038 080f 	bics.w	r8, r8, #15
 8014f4c:	d073      	beq.n	8015036 <_strtod_l+0x516>
 8014f4e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8014f52:	dd47      	ble.n	8014fe4 <_strtod_l+0x4c4>
 8014f54:	2400      	movs	r4, #0
 8014f56:	46a0      	mov	r8, r4
 8014f58:	9407      	str	r4, [sp, #28]
 8014f5a:	9405      	str	r4, [sp, #20]
 8014f5c:	2322      	movs	r3, #34	; 0x22
 8014f5e:	f8df b158 	ldr.w	fp, [pc, #344]	; 80150b8 <_strtod_l+0x598>
 8014f62:	f8c9 3000 	str.w	r3, [r9]
 8014f66:	f04f 0a00 	mov.w	sl, #0
 8014f6a:	9b07      	ldr	r3, [sp, #28]
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	f43f ae16 	beq.w	8014b9e <_strtod_l+0x7e>
 8014f72:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014f74:	4648      	mov	r0, r9
 8014f76:	f002 f90d 	bl	8017194 <_Bfree>
 8014f7a:	9905      	ldr	r1, [sp, #20]
 8014f7c:	4648      	mov	r0, r9
 8014f7e:	f002 f909 	bl	8017194 <_Bfree>
 8014f82:	4641      	mov	r1, r8
 8014f84:	4648      	mov	r0, r9
 8014f86:	f002 f905 	bl	8017194 <_Bfree>
 8014f8a:	9907      	ldr	r1, [sp, #28]
 8014f8c:	4648      	mov	r0, r9
 8014f8e:	f002 f901 	bl	8017194 <_Bfree>
 8014f92:	4621      	mov	r1, r4
 8014f94:	4648      	mov	r0, r9
 8014f96:	f002 f8fd 	bl	8017194 <_Bfree>
 8014f9a:	e600      	b.n	8014b9e <_strtod_l+0x7e>
 8014f9c:	9a06      	ldr	r2, [sp, #24]
 8014f9e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8014fa2:	4293      	cmp	r3, r2
 8014fa4:	dbba      	blt.n	8014f1c <_strtod_l+0x3fc>
 8014fa6:	4d42      	ldr	r5, [pc, #264]	; (80150b0 <_strtod_l+0x590>)
 8014fa8:	f1c4 040f 	rsb	r4, r4, #15
 8014fac:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8014fb0:	4652      	mov	r2, sl
 8014fb2:	465b      	mov	r3, fp
 8014fb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014fb8:	f7f3 fa56 	bl	8008468 <__aeabi_dmul>
 8014fbc:	9b06      	ldr	r3, [sp, #24]
 8014fbe:	1b1c      	subs	r4, r3, r4
 8014fc0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8014fc4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014fc8:	e78d      	b.n	8014ee6 <_strtod_l+0x3c6>
 8014fca:	f113 0f16 	cmn.w	r3, #22
 8014fce:	dba5      	blt.n	8014f1c <_strtod_l+0x3fc>
 8014fd0:	4a37      	ldr	r2, [pc, #220]	; (80150b0 <_strtod_l+0x590>)
 8014fd2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8014fd6:	e9d2 2300 	ldrd	r2, r3, [r2]
 8014fda:	4650      	mov	r0, sl
 8014fdc:	4659      	mov	r1, fp
 8014fde:	f7f3 fb6d 	bl	80086bc <__aeabi_ddiv>
 8014fe2:	e782      	b.n	8014eea <_strtod_l+0x3ca>
 8014fe4:	2300      	movs	r3, #0
 8014fe6:	4e33      	ldr	r6, [pc, #204]	; (80150b4 <_strtod_l+0x594>)
 8014fe8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8014fec:	4650      	mov	r0, sl
 8014fee:	4659      	mov	r1, fp
 8014ff0:	461d      	mov	r5, r3
 8014ff2:	f1b8 0f01 	cmp.w	r8, #1
 8014ff6:	dc21      	bgt.n	801503c <_strtod_l+0x51c>
 8014ff8:	b10b      	cbz	r3, 8014ffe <_strtod_l+0x4de>
 8014ffa:	4682      	mov	sl, r0
 8014ffc:	468b      	mov	fp, r1
 8014ffe:	4b2d      	ldr	r3, [pc, #180]	; (80150b4 <_strtod_l+0x594>)
 8015000:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8015004:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8015008:	4652      	mov	r2, sl
 801500a:	465b      	mov	r3, fp
 801500c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8015010:	f7f3 fa2a 	bl	8008468 <__aeabi_dmul>
 8015014:	4b28      	ldr	r3, [pc, #160]	; (80150b8 <_strtod_l+0x598>)
 8015016:	460a      	mov	r2, r1
 8015018:	400b      	ands	r3, r1
 801501a:	4928      	ldr	r1, [pc, #160]	; (80150bc <_strtod_l+0x59c>)
 801501c:	428b      	cmp	r3, r1
 801501e:	4682      	mov	sl, r0
 8015020:	d898      	bhi.n	8014f54 <_strtod_l+0x434>
 8015022:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8015026:	428b      	cmp	r3, r1
 8015028:	bf86      	itte	hi
 801502a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80150c4 <_strtod_l+0x5a4>
 801502e:	f04f 3aff 	movhi.w	sl, #4294967295
 8015032:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8015036:	2300      	movs	r3, #0
 8015038:	9304      	str	r3, [sp, #16]
 801503a:	e077      	b.n	801512c <_strtod_l+0x60c>
 801503c:	f018 0f01 	tst.w	r8, #1
 8015040:	d006      	beq.n	8015050 <_strtod_l+0x530>
 8015042:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8015046:	e9d3 2300 	ldrd	r2, r3, [r3]
 801504a:	f7f3 fa0d 	bl	8008468 <__aeabi_dmul>
 801504e:	2301      	movs	r3, #1
 8015050:	3501      	adds	r5, #1
 8015052:	ea4f 0868 	mov.w	r8, r8, asr #1
 8015056:	e7cc      	b.n	8014ff2 <_strtod_l+0x4d2>
 8015058:	d0ed      	beq.n	8015036 <_strtod_l+0x516>
 801505a:	f1c8 0800 	rsb	r8, r8, #0
 801505e:	f018 020f 	ands.w	r2, r8, #15
 8015062:	d00a      	beq.n	801507a <_strtod_l+0x55a>
 8015064:	4b12      	ldr	r3, [pc, #72]	; (80150b0 <_strtod_l+0x590>)
 8015066:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801506a:	4650      	mov	r0, sl
 801506c:	4659      	mov	r1, fp
 801506e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015072:	f7f3 fb23 	bl	80086bc <__aeabi_ddiv>
 8015076:	4682      	mov	sl, r0
 8015078:	468b      	mov	fp, r1
 801507a:	ea5f 1828 	movs.w	r8, r8, asr #4
 801507e:	d0da      	beq.n	8015036 <_strtod_l+0x516>
 8015080:	f1b8 0f1f 	cmp.w	r8, #31
 8015084:	dd20      	ble.n	80150c8 <_strtod_l+0x5a8>
 8015086:	2400      	movs	r4, #0
 8015088:	46a0      	mov	r8, r4
 801508a:	9407      	str	r4, [sp, #28]
 801508c:	9405      	str	r4, [sp, #20]
 801508e:	2322      	movs	r3, #34	; 0x22
 8015090:	f04f 0a00 	mov.w	sl, #0
 8015094:	f04f 0b00 	mov.w	fp, #0
 8015098:	f8c9 3000 	str.w	r3, [r9]
 801509c:	e765      	b.n	8014f6a <_strtod_l+0x44a>
 801509e:	bf00      	nop
 80150a0:	08018e45 	.word	0x08018e45
 80150a4:	08018ecb 	.word	0x08018ecb
 80150a8:	08018e4d 	.word	0x08018e4d
 80150ac:	08018e8c 	.word	0x08018e8c
 80150b0:	08018f70 	.word	0x08018f70
 80150b4:	08018f48 	.word	0x08018f48
 80150b8:	7ff00000 	.word	0x7ff00000
 80150bc:	7ca00000 	.word	0x7ca00000
 80150c0:	fff80000 	.word	0xfff80000
 80150c4:	7fefffff 	.word	0x7fefffff
 80150c8:	f018 0310 	ands.w	r3, r8, #16
 80150cc:	bf18      	it	ne
 80150ce:	236a      	movne	r3, #106	; 0x6a
 80150d0:	4da0      	ldr	r5, [pc, #640]	; (8015354 <_strtod_l+0x834>)
 80150d2:	9304      	str	r3, [sp, #16]
 80150d4:	4650      	mov	r0, sl
 80150d6:	4659      	mov	r1, fp
 80150d8:	2300      	movs	r3, #0
 80150da:	f1b8 0f00 	cmp.w	r8, #0
 80150de:	f300 810a 	bgt.w	80152f6 <_strtod_l+0x7d6>
 80150e2:	b10b      	cbz	r3, 80150e8 <_strtod_l+0x5c8>
 80150e4:	4682      	mov	sl, r0
 80150e6:	468b      	mov	fp, r1
 80150e8:	9b04      	ldr	r3, [sp, #16]
 80150ea:	b1bb      	cbz	r3, 801511c <_strtod_l+0x5fc>
 80150ec:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80150f0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	4659      	mov	r1, fp
 80150f8:	dd10      	ble.n	801511c <_strtod_l+0x5fc>
 80150fa:	2b1f      	cmp	r3, #31
 80150fc:	f340 8107 	ble.w	801530e <_strtod_l+0x7ee>
 8015100:	2b34      	cmp	r3, #52	; 0x34
 8015102:	bfde      	ittt	le
 8015104:	3b20      	suble	r3, #32
 8015106:	f04f 32ff 	movle.w	r2, #4294967295
 801510a:	fa02 f303 	lslle.w	r3, r2, r3
 801510e:	f04f 0a00 	mov.w	sl, #0
 8015112:	bfcc      	ite	gt
 8015114:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8015118:	ea03 0b01 	andle.w	fp, r3, r1
 801511c:	2200      	movs	r2, #0
 801511e:	2300      	movs	r3, #0
 8015120:	4650      	mov	r0, sl
 8015122:	4659      	mov	r1, fp
 8015124:	f7f3 fc08 	bl	8008938 <__aeabi_dcmpeq>
 8015128:	2800      	cmp	r0, #0
 801512a:	d1ac      	bne.n	8015086 <_strtod_l+0x566>
 801512c:	9b07      	ldr	r3, [sp, #28]
 801512e:	9300      	str	r3, [sp, #0]
 8015130:	9a05      	ldr	r2, [sp, #20]
 8015132:	9908      	ldr	r1, [sp, #32]
 8015134:	4623      	mov	r3, r4
 8015136:	4648      	mov	r0, r9
 8015138:	f002 f87e 	bl	8017238 <__s2b>
 801513c:	9007      	str	r0, [sp, #28]
 801513e:	2800      	cmp	r0, #0
 8015140:	f43f af08 	beq.w	8014f54 <_strtod_l+0x434>
 8015144:	9a06      	ldr	r2, [sp, #24]
 8015146:	9b06      	ldr	r3, [sp, #24]
 8015148:	2a00      	cmp	r2, #0
 801514a:	f1c3 0300 	rsb	r3, r3, #0
 801514e:	bfa8      	it	ge
 8015150:	2300      	movge	r3, #0
 8015152:	930e      	str	r3, [sp, #56]	; 0x38
 8015154:	2400      	movs	r4, #0
 8015156:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801515a:	9316      	str	r3, [sp, #88]	; 0x58
 801515c:	46a0      	mov	r8, r4
 801515e:	9b07      	ldr	r3, [sp, #28]
 8015160:	4648      	mov	r0, r9
 8015162:	6859      	ldr	r1, [r3, #4]
 8015164:	f001 ffe2 	bl	801712c <_Balloc>
 8015168:	9005      	str	r0, [sp, #20]
 801516a:	2800      	cmp	r0, #0
 801516c:	f43f aef6 	beq.w	8014f5c <_strtod_l+0x43c>
 8015170:	9b07      	ldr	r3, [sp, #28]
 8015172:	691a      	ldr	r2, [r3, #16]
 8015174:	3202      	adds	r2, #2
 8015176:	f103 010c 	add.w	r1, r3, #12
 801517a:	0092      	lsls	r2, r2, #2
 801517c:	300c      	adds	r0, #12
 801517e:	f7fe fcef 	bl	8013b60 <memcpy>
 8015182:	aa1e      	add	r2, sp, #120	; 0x78
 8015184:	a91d      	add	r1, sp, #116	; 0x74
 8015186:	ec4b ab10 	vmov	d0, sl, fp
 801518a:	4648      	mov	r0, r9
 801518c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8015190:	f002 fb0e 	bl	80177b0 <__d2b>
 8015194:	901c      	str	r0, [sp, #112]	; 0x70
 8015196:	2800      	cmp	r0, #0
 8015198:	f43f aee0 	beq.w	8014f5c <_strtod_l+0x43c>
 801519c:	2101      	movs	r1, #1
 801519e:	4648      	mov	r0, r9
 80151a0:	f002 f8d6 	bl	8017350 <__i2b>
 80151a4:	4680      	mov	r8, r0
 80151a6:	2800      	cmp	r0, #0
 80151a8:	f43f aed8 	beq.w	8014f5c <_strtod_l+0x43c>
 80151ac:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80151ae:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80151b0:	2e00      	cmp	r6, #0
 80151b2:	bfab      	itete	ge
 80151b4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80151b6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80151b8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80151ba:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80151bc:	bfac      	ite	ge
 80151be:	18f7      	addge	r7, r6, r3
 80151c0:	1b9d      	sublt	r5, r3, r6
 80151c2:	9b04      	ldr	r3, [sp, #16]
 80151c4:	1af6      	subs	r6, r6, r3
 80151c6:	4416      	add	r6, r2
 80151c8:	4b63      	ldr	r3, [pc, #396]	; (8015358 <_strtod_l+0x838>)
 80151ca:	3e01      	subs	r6, #1
 80151cc:	429e      	cmp	r6, r3
 80151ce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80151d2:	f280 80af 	bge.w	8015334 <_strtod_l+0x814>
 80151d6:	1b9b      	subs	r3, r3, r6
 80151d8:	2b1f      	cmp	r3, #31
 80151da:	eba2 0203 	sub.w	r2, r2, r3
 80151de:	f04f 0101 	mov.w	r1, #1
 80151e2:	f300 809b 	bgt.w	801531c <_strtod_l+0x7fc>
 80151e6:	fa01 f303 	lsl.w	r3, r1, r3
 80151ea:	930f      	str	r3, [sp, #60]	; 0x3c
 80151ec:	2300      	movs	r3, #0
 80151ee:	930a      	str	r3, [sp, #40]	; 0x28
 80151f0:	18be      	adds	r6, r7, r2
 80151f2:	9b04      	ldr	r3, [sp, #16]
 80151f4:	42b7      	cmp	r7, r6
 80151f6:	4415      	add	r5, r2
 80151f8:	441d      	add	r5, r3
 80151fa:	463b      	mov	r3, r7
 80151fc:	bfa8      	it	ge
 80151fe:	4633      	movge	r3, r6
 8015200:	42ab      	cmp	r3, r5
 8015202:	bfa8      	it	ge
 8015204:	462b      	movge	r3, r5
 8015206:	2b00      	cmp	r3, #0
 8015208:	bfc2      	ittt	gt
 801520a:	1af6      	subgt	r6, r6, r3
 801520c:	1aed      	subgt	r5, r5, r3
 801520e:	1aff      	subgt	r7, r7, r3
 8015210:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015212:	b1bb      	cbz	r3, 8015244 <_strtod_l+0x724>
 8015214:	4641      	mov	r1, r8
 8015216:	461a      	mov	r2, r3
 8015218:	4648      	mov	r0, r9
 801521a:	f002 f939 	bl	8017490 <__pow5mult>
 801521e:	4680      	mov	r8, r0
 8015220:	2800      	cmp	r0, #0
 8015222:	f43f ae9b 	beq.w	8014f5c <_strtod_l+0x43c>
 8015226:	4601      	mov	r1, r0
 8015228:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801522a:	4648      	mov	r0, r9
 801522c:	f002 f899 	bl	8017362 <__multiply>
 8015230:	900c      	str	r0, [sp, #48]	; 0x30
 8015232:	2800      	cmp	r0, #0
 8015234:	f43f ae92 	beq.w	8014f5c <_strtod_l+0x43c>
 8015238:	991c      	ldr	r1, [sp, #112]	; 0x70
 801523a:	4648      	mov	r0, r9
 801523c:	f001 ffaa 	bl	8017194 <_Bfree>
 8015240:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015242:	931c      	str	r3, [sp, #112]	; 0x70
 8015244:	2e00      	cmp	r6, #0
 8015246:	dc7a      	bgt.n	801533e <_strtod_l+0x81e>
 8015248:	9b06      	ldr	r3, [sp, #24]
 801524a:	2b00      	cmp	r3, #0
 801524c:	dd08      	ble.n	8015260 <_strtod_l+0x740>
 801524e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8015250:	9905      	ldr	r1, [sp, #20]
 8015252:	4648      	mov	r0, r9
 8015254:	f002 f91c 	bl	8017490 <__pow5mult>
 8015258:	9005      	str	r0, [sp, #20]
 801525a:	2800      	cmp	r0, #0
 801525c:	f43f ae7e 	beq.w	8014f5c <_strtod_l+0x43c>
 8015260:	2d00      	cmp	r5, #0
 8015262:	dd08      	ble.n	8015276 <_strtod_l+0x756>
 8015264:	462a      	mov	r2, r5
 8015266:	9905      	ldr	r1, [sp, #20]
 8015268:	4648      	mov	r0, r9
 801526a:	f002 f95f 	bl	801752c <__lshift>
 801526e:	9005      	str	r0, [sp, #20]
 8015270:	2800      	cmp	r0, #0
 8015272:	f43f ae73 	beq.w	8014f5c <_strtod_l+0x43c>
 8015276:	2f00      	cmp	r7, #0
 8015278:	dd08      	ble.n	801528c <_strtod_l+0x76c>
 801527a:	4641      	mov	r1, r8
 801527c:	463a      	mov	r2, r7
 801527e:	4648      	mov	r0, r9
 8015280:	f002 f954 	bl	801752c <__lshift>
 8015284:	4680      	mov	r8, r0
 8015286:	2800      	cmp	r0, #0
 8015288:	f43f ae68 	beq.w	8014f5c <_strtod_l+0x43c>
 801528c:	9a05      	ldr	r2, [sp, #20]
 801528e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015290:	4648      	mov	r0, r9
 8015292:	f002 f9b9 	bl	8017608 <__mdiff>
 8015296:	4604      	mov	r4, r0
 8015298:	2800      	cmp	r0, #0
 801529a:	f43f ae5f 	beq.w	8014f5c <_strtod_l+0x43c>
 801529e:	68c3      	ldr	r3, [r0, #12]
 80152a0:	930c      	str	r3, [sp, #48]	; 0x30
 80152a2:	2300      	movs	r3, #0
 80152a4:	60c3      	str	r3, [r0, #12]
 80152a6:	4641      	mov	r1, r8
 80152a8:	f002 f994 	bl	80175d4 <__mcmp>
 80152ac:	2800      	cmp	r0, #0
 80152ae:	da55      	bge.n	801535c <_strtod_l+0x83c>
 80152b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80152b2:	b9e3      	cbnz	r3, 80152ee <_strtod_l+0x7ce>
 80152b4:	f1ba 0f00 	cmp.w	sl, #0
 80152b8:	d119      	bne.n	80152ee <_strtod_l+0x7ce>
 80152ba:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80152be:	b9b3      	cbnz	r3, 80152ee <_strtod_l+0x7ce>
 80152c0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80152c4:	0d1b      	lsrs	r3, r3, #20
 80152c6:	051b      	lsls	r3, r3, #20
 80152c8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80152cc:	d90f      	bls.n	80152ee <_strtod_l+0x7ce>
 80152ce:	6963      	ldr	r3, [r4, #20]
 80152d0:	b913      	cbnz	r3, 80152d8 <_strtod_l+0x7b8>
 80152d2:	6923      	ldr	r3, [r4, #16]
 80152d4:	2b01      	cmp	r3, #1
 80152d6:	dd0a      	ble.n	80152ee <_strtod_l+0x7ce>
 80152d8:	4621      	mov	r1, r4
 80152da:	2201      	movs	r2, #1
 80152dc:	4648      	mov	r0, r9
 80152de:	f002 f925 	bl	801752c <__lshift>
 80152e2:	4641      	mov	r1, r8
 80152e4:	4604      	mov	r4, r0
 80152e6:	f002 f975 	bl	80175d4 <__mcmp>
 80152ea:	2800      	cmp	r0, #0
 80152ec:	dc67      	bgt.n	80153be <_strtod_l+0x89e>
 80152ee:	9b04      	ldr	r3, [sp, #16]
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	d171      	bne.n	80153d8 <_strtod_l+0x8b8>
 80152f4:	e63d      	b.n	8014f72 <_strtod_l+0x452>
 80152f6:	f018 0f01 	tst.w	r8, #1
 80152fa:	d004      	beq.n	8015306 <_strtod_l+0x7e6>
 80152fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015300:	f7f3 f8b2 	bl	8008468 <__aeabi_dmul>
 8015304:	2301      	movs	r3, #1
 8015306:	ea4f 0868 	mov.w	r8, r8, asr #1
 801530a:	3508      	adds	r5, #8
 801530c:	e6e5      	b.n	80150da <_strtod_l+0x5ba>
 801530e:	f04f 32ff 	mov.w	r2, #4294967295
 8015312:	fa02 f303 	lsl.w	r3, r2, r3
 8015316:	ea03 0a0a 	and.w	sl, r3, sl
 801531a:	e6ff      	b.n	801511c <_strtod_l+0x5fc>
 801531c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8015320:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8015324:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8015328:	36e2      	adds	r6, #226	; 0xe2
 801532a:	fa01 f306 	lsl.w	r3, r1, r6
 801532e:	930a      	str	r3, [sp, #40]	; 0x28
 8015330:	910f      	str	r1, [sp, #60]	; 0x3c
 8015332:	e75d      	b.n	80151f0 <_strtod_l+0x6d0>
 8015334:	2300      	movs	r3, #0
 8015336:	930a      	str	r3, [sp, #40]	; 0x28
 8015338:	2301      	movs	r3, #1
 801533a:	930f      	str	r3, [sp, #60]	; 0x3c
 801533c:	e758      	b.n	80151f0 <_strtod_l+0x6d0>
 801533e:	4632      	mov	r2, r6
 8015340:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015342:	4648      	mov	r0, r9
 8015344:	f002 f8f2 	bl	801752c <__lshift>
 8015348:	901c      	str	r0, [sp, #112]	; 0x70
 801534a:	2800      	cmp	r0, #0
 801534c:	f47f af7c 	bne.w	8015248 <_strtod_l+0x728>
 8015350:	e604      	b.n	8014f5c <_strtod_l+0x43c>
 8015352:	bf00      	nop
 8015354:	08018ea0 	.word	0x08018ea0
 8015358:	fffffc02 	.word	0xfffffc02
 801535c:	465d      	mov	r5, fp
 801535e:	f040 8086 	bne.w	801546e <_strtod_l+0x94e>
 8015362:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015364:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015368:	b32a      	cbz	r2, 80153b6 <_strtod_l+0x896>
 801536a:	4aaf      	ldr	r2, [pc, #700]	; (8015628 <_strtod_l+0xb08>)
 801536c:	4293      	cmp	r3, r2
 801536e:	d153      	bne.n	8015418 <_strtod_l+0x8f8>
 8015370:	9b04      	ldr	r3, [sp, #16]
 8015372:	4650      	mov	r0, sl
 8015374:	b1d3      	cbz	r3, 80153ac <_strtod_l+0x88c>
 8015376:	4aad      	ldr	r2, [pc, #692]	; (801562c <_strtod_l+0xb0c>)
 8015378:	402a      	ands	r2, r5
 801537a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801537e:	f04f 31ff 	mov.w	r1, #4294967295
 8015382:	d816      	bhi.n	80153b2 <_strtod_l+0x892>
 8015384:	0d12      	lsrs	r2, r2, #20
 8015386:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801538a:	fa01 f303 	lsl.w	r3, r1, r3
 801538e:	4298      	cmp	r0, r3
 8015390:	d142      	bne.n	8015418 <_strtod_l+0x8f8>
 8015392:	4ba7      	ldr	r3, [pc, #668]	; (8015630 <_strtod_l+0xb10>)
 8015394:	429d      	cmp	r5, r3
 8015396:	d102      	bne.n	801539e <_strtod_l+0x87e>
 8015398:	3001      	adds	r0, #1
 801539a:	f43f addf 	beq.w	8014f5c <_strtod_l+0x43c>
 801539e:	4ba3      	ldr	r3, [pc, #652]	; (801562c <_strtod_l+0xb0c>)
 80153a0:	402b      	ands	r3, r5
 80153a2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80153a6:	f04f 0a00 	mov.w	sl, #0
 80153aa:	e7a0      	b.n	80152ee <_strtod_l+0x7ce>
 80153ac:	f04f 33ff 	mov.w	r3, #4294967295
 80153b0:	e7ed      	b.n	801538e <_strtod_l+0x86e>
 80153b2:	460b      	mov	r3, r1
 80153b4:	e7eb      	b.n	801538e <_strtod_l+0x86e>
 80153b6:	bb7b      	cbnz	r3, 8015418 <_strtod_l+0x8f8>
 80153b8:	f1ba 0f00 	cmp.w	sl, #0
 80153bc:	d12c      	bne.n	8015418 <_strtod_l+0x8f8>
 80153be:	9904      	ldr	r1, [sp, #16]
 80153c0:	4a9a      	ldr	r2, [pc, #616]	; (801562c <_strtod_l+0xb0c>)
 80153c2:	465b      	mov	r3, fp
 80153c4:	b1f1      	cbz	r1, 8015404 <_strtod_l+0x8e4>
 80153c6:	ea02 010b 	and.w	r1, r2, fp
 80153ca:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80153ce:	dc19      	bgt.n	8015404 <_strtod_l+0x8e4>
 80153d0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80153d4:	f77f ae5b 	ble.w	801508e <_strtod_l+0x56e>
 80153d8:	4a96      	ldr	r2, [pc, #600]	; (8015634 <_strtod_l+0xb14>)
 80153da:	2300      	movs	r3, #0
 80153dc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80153e0:	4650      	mov	r0, sl
 80153e2:	4659      	mov	r1, fp
 80153e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80153e8:	f7f3 f83e 	bl	8008468 <__aeabi_dmul>
 80153ec:	4682      	mov	sl, r0
 80153ee:	468b      	mov	fp, r1
 80153f0:	2900      	cmp	r1, #0
 80153f2:	f47f adbe 	bne.w	8014f72 <_strtod_l+0x452>
 80153f6:	2800      	cmp	r0, #0
 80153f8:	f47f adbb 	bne.w	8014f72 <_strtod_l+0x452>
 80153fc:	2322      	movs	r3, #34	; 0x22
 80153fe:	f8c9 3000 	str.w	r3, [r9]
 8015402:	e5b6      	b.n	8014f72 <_strtod_l+0x452>
 8015404:	4013      	ands	r3, r2
 8015406:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801540a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801540e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8015412:	f04f 3aff 	mov.w	sl, #4294967295
 8015416:	e76a      	b.n	80152ee <_strtod_l+0x7ce>
 8015418:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801541a:	b193      	cbz	r3, 8015442 <_strtod_l+0x922>
 801541c:	422b      	tst	r3, r5
 801541e:	f43f af66 	beq.w	80152ee <_strtod_l+0x7ce>
 8015422:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015424:	9a04      	ldr	r2, [sp, #16]
 8015426:	4650      	mov	r0, sl
 8015428:	4659      	mov	r1, fp
 801542a:	b173      	cbz	r3, 801544a <_strtod_l+0x92a>
 801542c:	f7ff fb5a 	bl	8014ae4 <sulp>
 8015430:	4602      	mov	r2, r0
 8015432:	460b      	mov	r3, r1
 8015434:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015438:	f7f2 fe60 	bl	80080fc <__adddf3>
 801543c:	4682      	mov	sl, r0
 801543e:	468b      	mov	fp, r1
 8015440:	e755      	b.n	80152ee <_strtod_l+0x7ce>
 8015442:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015444:	ea13 0f0a 	tst.w	r3, sl
 8015448:	e7e9      	b.n	801541e <_strtod_l+0x8fe>
 801544a:	f7ff fb4b 	bl	8014ae4 <sulp>
 801544e:	4602      	mov	r2, r0
 8015450:	460b      	mov	r3, r1
 8015452:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015456:	f7f2 fe4f 	bl	80080f8 <__aeabi_dsub>
 801545a:	2200      	movs	r2, #0
 801545c:	2300      	movs	r3, #0
 801545e:	4682      	mov	sl, r0
 8015460:	468b      	mov	fp, r1
 8015462:	f7f3 fa69 	bl	8008938 <__aeabi_dcmpeq>
 8015466:	2800      	cmp	r0, #0
 8015468:	f47f ae11 	bne.w	801508e <_strtod_l+0x56e>
 801546c:	e73f      	b.n	80152ee <_strtod_l+0x7ce>
 801546e:	4641      	mov	r1, r8
 8015470:	4620      	mov	r0, r4
 8015472:	f002 f9ec 	bl	801784e <__ratio>
 8015476:	ec57 6b10 	vmov	r6, r7, d0
 801547a:	2200      	movs	r2, #0
 801547c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8015480:	ee10 0a10 	vmov	r0, s0
 8015484:	4639      	mov	r1, r7
 8015486:	f7f3 fa6b 	bl	8008960 <__aeabi_dcmple>
 801548a:	2800      	cmp	r0, #0
 801548c:	d077      	beq.n	801557e <_strtod_l+0xa5e>
 801548e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015490:	2b00      	cmp	r3, #0
 8015492:	d04a      	beq.n	801552a <_strtod_l+0xa0a>
 8015494:	4b68      	ldr	r3, [pc, #416]	; (8015638 <_strtod_l+0xb18>)
 8015496:	2200      	movs	r2, #0
 8015498:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801549c:	4f66      	ldr	r7, [pc, #408]	; (8015638 <_strtod_l+0xb18>)
 801549e:	2600      	movs	r6, #0
 80154a0:	4b62      	ldr	r3, [pc, #392]	; (801562c <_strtod_l+0xb0c>)
 80154a2:	402b      	ands	r3, r5
 80154a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80154a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80154a8:	4b64      	ldr	r3, [pc, #400]	; (801563c <_strtod_l+0xb1c>)
 80154aa:	429a      	cmp	r2, r3
 80154ac:	f040 80ce 	bne.w	801564c <_strtod_l+0xb2c>
 80154b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80154b4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80154b8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80154bc:	ec4b ab10 	vmov	d0, sl, fp
 80154c0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80154c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80154c8:	f002 f8fc 	bl	80176c4 <__ulp>
 80154cc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80154d0:	ec53 2b10 	vmov	r2, r3, d0
 80154d4:	f7f2 ffc8 	bl	8008468 <__aeabi_dmul>
 80154d8:	4652      	mov	r2, sl
 80154da:	465b      	mov	r3, fp
 80154dc:	f7f2 fe0e 	bl	80080fc <__adddf3>
 80154e0:	460b      	mov	r3, r1
 80154e2:	4952      	ldr	r1, [pc, #328]	; (801562c <_strtod_l+0xb0c>)
 80154e4:	4a56      	ldr	r2, [pc, #344]	; (8015640 <_strtod_l+0xb20>)
 80154e6:	4019      	ands	r1, r3
 80154e8:	4291      	cmp	r1, r2
 80154ea:	4682      	mov	sl, r0
 80154ec:	d95b      	bls.n	80155a6 <_strtod_l+0xa86>
 80154ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80154f0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80154f4:	4293      	cmp	r3, r2
 80154f6:	d103      	bne.n	8015500 <_strtod_l+0x9e0>
 80154f8:	9b08      	ldr	r3, [sp, #32]
 80154fa:	3301      	adds	r3, #1
 80154fc:	f43f ad2e 	beq.w	8014f5c <_strtod_l+0x43c>
 8015500:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8015630 <_strtod_l+0xb10>
 8015504:	f04f 3aff 	mov.w	sl, #4294967295
 8015508:	991c      	ldr	r1, [sp, #112]	; 0x70
 801550a:	4648      	mov	r0, r9
 801550c:	f001 fe42 	bl	8017194 <_Bfree>
 8015510:	9905      	ldr	r1, [sp, #20]
 8015512:	4648      	mov	r0, r9
 8015514:	f001 fe3e 	bl	8017194 <_Bfree>
 8015518:	4641      	mov	r1, r8
 801551a:	4648      	mov	r0, r9
 801551c:	f001 fe3a 	bl	8017194 <_Bfree>
 8015520:	4621      	mov	r1, r4
 8015522:	4648      	mov	r0, r9
 8015524:	f001 fe36 	bl	8017194 <_Bfree>
 8015528:	e619      	b.n	801515e <_strtod_l+0x63e>
 801552a:	f1ba 0f00 	cmp.w	sl, #0
 801552e:	d11a      	bne.n	8015566 <_strtod_l+0xa46>
 8015530:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015534:	b9eb      	cbnz	r3, 8015572 <_strtod_l+0xa52>
 8015536:	2200      	movs	r2, #0
 8015538:	4b3f      	ldr	r3, [pc, #252]	; (8015638 <_strtod_l+0xb18>)
 801553a:	4630      	mov	r0, r6
 801553c:	4639      	mov	r1, r7
 801553e:	f7f3 fa05 	bl	800894c <__aeabi_dcmplt>
 8015542:	b9c8      	cbnz	r0, 8015578 <_strtod_l+0xa58>
 8015544:	4630      	mov	r0, r6
 8015546:	4639      	mov	r1, r7
 8015548:	2200      	movs	r2, #0
 801554a:	4b3e      	ldr	r3, [pc, #248]	; (8015644 <_strtod_l+0xb24>)
 801554c:	f7f2 ff8c 	bl	8008468 <__aeabi_dmul>
 8015550:	4606      	mov	r6, r0
 8015552:	460f      	mov	r7, r1
 8015554:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8015558:	9618      	str	r6, [sp, #96]	; 0x60
 801555a:	9319      	str	r3, [sp, #100]	; 0x64
 801555c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8015560:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015564:	e79c      	b.n	80154a0 <_strtod_l+0x980>
 8015566:	f1ba 0f01 	cmp.w	sl, #1
 801556a:	d102      	bne.n	8015572 <_strtod_l+0xa52>
 801556c:	2d00      	cmp	r5, #0
 801556e:	f43f ad8e 	beq.w	801508e <_strtod_l+0x56e>
 8015572:	2200      	movs	r2, #0
 8015574:	4b34      	ldr	r3, [pc, #208]	; (8015648 <_strtod_l+0xb28>)
 8015576:	e78f      	b.n	8015498 <_strtod_l+0x978>
 8015578:	2600      	movs	r6, #0
 801557a:	4f32      	ldr	r7, [pc, #200]	; (8015644 <_strtod_l+0xb24>)
 801557c:	e7ea      	b.n	8015554 <_strtod_l+0xa34>
 801557e:	4b31      	ldr	r3, [pc, #196]	; (8015644 <_strtod_l+0xb24>)
 8015580:	4630      	mov	r0, r6
 8015582:	4639      	mov	r1, r7
 8015584:	2200      	movs	r2, #0
 8015586:	f7f2 ff6f 	bl	8008468 <__aeabi_dmul>
 801558a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801558c:	4606      	mov	r6, r0
 801558e:	460f      	mov	r7, r1
 8015590:	b933      	cbnz	r3, 80155a0 <_strtod_l+0xa80>
 8015592:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015596:	9010      	str	r0, [sp, #64]	; 0x40
 8015598:	9311      	str	r3, [sp, #68]	; 0x44
 801559a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801559e:	e7df      	b.n	8015560 <_strtod_l+0xa40>
 80155a0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80155a4:	e7f9      	b.n	801559a <_strtod_l+0xa7a>
 80155a6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80155aa:	9b04      	ldr	r3, [sp, #16]
 80155ac:	2b00      	cmp	r3, #0
 80155ae:	d1ab      	bne.n	8015508 <_strtod_l+0x9e8>
 80155b0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80155b4:	0d1b      	lsrs	r3, r3, #20
 80155b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80155b8:	051b      	lsls	r3, r3, #20
 80155ba:	429a      	cmp	r2, r3
 80155bc:	465d      	mov	r5, fp
 80155be:	d1a3      	bne.n	8015508 <_strtod_l+0x9e8>
 80155c0:	4639      	mov	r1, r7
 80155c2:	4630      	mov	r0, r6
 80155c4:	f7f3 fa00 	bl	80089c8 <__aeabi_d2iz>
 80155c8:	f7f2 fee4 	bl	8008394 <__aeabi_i2d>
 80155cc:	460b      	mov	r3, r1
 80155ce:	4602      	mov	r2, r0
 80155d0:	4639      	mov	r1, r7
 80155d2:	4630      	mov	r0, r6
 80155d4:	f7f2 fd90 	bl	80080f8 <__aeabi_dsub>
 80155d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80155da:	4606      	mov	r6, r0
 80155dc:	460f      	mov	r7, r1
 80155de:	b933      	cbnz	r3, 80155ee <_strtod_l+0xace>
 80155e0:	f1ba 0f00 	cmp.w	sl, #0
 80155e4:	d103      	bne.n	80155ee <_strtod_l+0xace>
 80155e6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80155ea:	2d00      	cmp	r5, #0
 80155ec:	d06d      	beq.n	80156ca <_strtod_l+0xbaa>
 80155ee:	a30a      	add	r3, pc, #40	; (adr r3, 8015618 <_strtod_l+0xaf8>)
 80155f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155f4:	4630      	mov	r0, r6
 80155f6:	4639      	mov	r1, r7
 80155f8:	f7f3 f9a8 	bl	800894c <__aeabi_dcmplt>
 80155fc:	2800      	cmp	r0, #0
 80155fe:	f47f acb8 	bne.w	8014f72 <_strtod_l+0x452>
 8015602:	a307      	add	r3, pc, #28	; (adr r3, 8015620 <_strtod_l+0xb00>)
 8015604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015608:	4630      	mov	r0, r6
 801560a:	4639      	mov	r1, r7
 801560c:	f7f3 f9bc 	bl	8008988 <__aeabi_dcmpgt>
 8015610:	2800      	cmp	r0, #0
 8015612:	f43f af79 	beq.w	8015508 <_strtod_l+0x9e8>
 8015616:	e4ac      	b.n	8014f72 <_strtod_l+0x452>
 8015618:	94a03595 	.word	0x94a03595
 801561c:	3fdfffff 	.word	0x3fdfffff
 8015620:	35afe535 	.word	0x35afe535
 8015624:	3fe00000 	.word	0x3fe00000
 8015628:	000fffff 	.word	0x000fffff
 801562c:	7ff00000 	.word	0x7ff00000
 8015630:	7fefffff 	.word	0x7fefffff
 8015634:	39500000 	.word	0x39500000
 8015638:	3ff00000 	.word	0x3ff00000
 801563c:	7fe00000 	.word	0x7fe00000
 8015640:	7c9fffff 	.word	0x7c9fffff
 8015644:	3fe00000 	.word	0x3fe00000
 8015648:	bff00000 	.word	0xbff00000
 801564c:	9b04      	ldr	r3, [sp, #16]
 801564e:	b333      	cbz	r3, 801569e <_strtod_l+0xb7e>
 8015650:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015652:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015656:	d822      	bhi.n	801569e <_strtod_l+0xb7e>
 8015658:	a327      	add	r3, pc, #156	; (adr r3, 80156f8 <_strtod_l+0xbd8>)
 801565a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801565e:	4630      	mov	r0, r6
 8015660:	4639      	mov	r1, r7
 8015662:	f7f3 f97d 	bl	8008960 <__aeabi_dcmple>
 8015666:	b1a0      	cbz	r0, 8015692 <_strtod_l+0xb72>
 8015668:	4639      	mov	r1, r7
 801566a:	4630      	mov	r0, r6
 801566c:	f7f3 f9d4 	bl	8008a18 <__aeabi_d2uiz>
 8015670:	2800      	cmp	r0, #0
 8015672:	bf08      	it	eq
 8015674:	2001      	moveq	r0, #1
 8015676:	f7f2 fe7d 	bl	8008374 <__aeabi_ui2d>
 801567a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801567c:	4606      	mov	r6, r0
 801567e:	460f      	mov	r7, r1
 8015680:	bb03      	cbnz	r3, 80156c4 <_strtod_l+0xba4>
 8015682:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015686:	9012      	str	r0, [sp, #72]	; 0x48
 8015688:	9313      	str	r3, [sp, #76]	; 0x4c
 801568a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801568e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015692:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015694:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015696:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801569a:	1a9b      	subs	r3, r3, r2
 801569c:	930b      	str	r3, [sp, #44]	; 0x2c
 801569e:	ed9d 0b08 	vldr	d0, [sp, #32]
 80156a2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80156a6:	f002 f80d 	bl	80176c4 <__ulp>
 80156aa:	4650      	mov	r0, sl
 80156ac:	ec53 2b10 	vmov	r2, r3, d0
 80156b0:	4659      	mov	r1, fp
 80156b2:	f7f2 fed9 	bl	8008468 <__aeabi_dmul>
 80156b6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80156ba:	f7f2 fd1f 	bl	80080fc <__adddf3>
 80156be:	4682      	mov	sl, r0
 80156c0:	468b      	mov	fp, r1
 80156c2:	e772      	b.n	80155aa <_strtod_l+0xa8a>
 80156c4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80156c8:	e7df      	b.n	801568a <_strtod_l+0xb6a>
 80156ca:	a30d      	add	r3, pc, #52	; (adr r3, 8015700 <_strtod_l+0xbe0>)
 80156cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156d0:	f7f3 f93c 	bl	800894c <__aeabi_dcmplt>
 80156d4:	e79c      	b.n	8015610 <_strtod_l+0xaf0>
 80156d6:	2300      	movs	r3, #0
 80156d8:	930d      	str	r3, [sp, #52]	; 0x34
 80156da:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80156dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80156de:	6013      	str	r3, [r2, #0]
 80156e0:	f7ff ba61 	b.w	8014ba6 <_strtod_l+0x86>
 80156e4:	2b65      	cmp	r3, #101	; 0x65
 80156e6:	f04f 0200 	mov.w	r2, #0
 80156ea:	f43f ab4e 	beq.w	8014d8a <_strtod_l+0x26a>
 80156ee:	2101      	movs	r1, #1
 80156f0:	4614      	mov	r4, r2
 80156f2:	9104      	str	r1, [sp, #16]
 80156f4:	f7ff bacb 	b.w	8014c8e <_strtod_l+0x16e>
 80156f8:	ffc00000 	.word	0xffc00000
 80156fc:	41dfffff 	.word	0x41dfffff
 8015700:	94a03595 	.word	0x94a03595
 8015704:	3fcfffff 	.word	0x3fcfffff

08015708 <_strtod_r>:
 8015708:	4b05      	ldr	r3, [pc, #20]	; (8015720 <_strtod_r+0x18>)
 801570a:	681b      	ldr	r3, [r3, #0]
 801570c:	b410      	push	{r4}
 801570e:	6a1b      	ldr	r3, [r3, #32]
 8015710:	4c04      	ldr	r4, [pc, #16]	; (8015724 <_strtod_r+0x1c>)
 8015712:	2b00      	cmp	r3, #0
 8015714:	bf08      	it	eq
 8015716:	4623      	moveq	r3, r4
 8015718:	f85d 4b04 	ldr.w	r4, [sp], #4
 801571c:	f7ff ba00 	b.w	8014b20 <_strtod_l>
 8015720:	20000024 	.word	0x20000024
 8015724:	20000088 	.word	0x20000088

08015728 <_strtol_l.isra.0>:
 8015728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801572c:	4680      	mov	r8, r0
 801572e:	4689      	mov	r9, r1
 8015730:	4692      	mov	sl, r2
 8015732:	461e      	mov	r6, r3
 8015734:	460f      	mov	r7, r1
 8015736:	463d      	mov	r5, r7
 8015738:	9808      	ldr	r0, [sp, #32]
 801573a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801573e:	f001 fc55 	bl	8016fec <__locale_ctype_ptr_l>
 8015742:	4420      	add	r0, r4
 8015744:	7843      	ldrb	r3, [r0, #1]
 8015746:	f013 0308 	ands.w	r3, r3, #8
 801574a:	d132      	bne.n	80157b2 <_strtol_l.isra.0+0x8a>
 801574c:	2c2d      	cmp	r4, #45	; 0x2d
 801574e:	d132      	bne.n	80157b6 <_strtol_l.isra.0+0x8e>
 8015750:	787c      	ldrb	r4, [r7, #1]
 8015752:	1cbd      	adds	r5, r7, #2
 8015754:	2201      	movs	r2, #1
 8015756:	2e00      	cmp	r6, #0
 8015758:	d05d      	beq.n	8015816 <_strtol_l.isra.0+0xee>
 801575a:	2e10      	cmp	r6, #16
 801575c:	d109      	bne.n	8015772 <_strtol_l.isra.0+0x4a>
 801575e:	2c30      	cmp	r4, #48	; 0x30
 8015760:	d107      	bne.n	8015772 <_strtol_l.isra.0+0x4a>
 8015762:	782b      	ldrb	r3, [r5, #0]
 8015764:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015768:	2b58      	cmp	r3, #88	; 0x58
 801576a:	d14f      	bne.n	801580c <_strtol_l.isra.0+0xe4>
 801576c:	786c      	ldrb	r4, [r5, #1]
 801576e:	2610      	movs	r6, #16
 8015770:	3502      	adds	r5, #2
 8015772:	2a00      	cmp	r2, #0
 8015774:	bf14      	ite	ne
 8015776:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 801577a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801577e:	2700      	movs	r7, #0
 8015780:	fbb1 fcf6 	udiv	ip, r1, r6
 8015784:	4638      	mov	r0, r7
 8015786:	fb06 1e1c 	mls	lr, r6, ip, r1
 801578a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801578e:	2b09      	cmp	r3, #9
 8015790:	d817      	bhi.n	80157c2 <_strtol_l.isra.0+0x9a>
 8015792:	461c      	mov	r4, r3
 8015794:	42a6      	cmp	r6, r4
 8015796:	dd23      	ble.n	80157e0 <_strtol_l.isra.0+0xb8>
 8015798:	1c7b      	adds	r3, r7, #1
 801579a:	d007      	beq.n	80157ac <_strtol_l.isra.0+0x84>
 801579c:	4584      	cmp	ip, r0
 801579e:	d31c      	bcc.n	80157da <_strtol_l.isra.0+0xb2>
 80157a0:	d101      	bne.n	80157a6 <_strtol_l.isra.0+0x7e>
 80157a2:	45a6      	cmp	lr, r4
 80157a4:	db19      	blt.n	80157da <_strtol_l.isra.0+0xb2>
 80157a6:	fb00 4006 	mla	r0, r0, r6, r4
 80157aa:	2701      	movs	r7, #1
 80157ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 80157b0:	e7eb      	b.n	801578a <_strtol_l.isra.0+0x62>
 80157b2:	462f      	mov	r7, r5
 80157b4:	e7bf      	b.n	8015736 <_strtol_l.isra.0+0xe>
 80157b6:	2c2b      	cmp	r4, #43	; 0x2b
 80157b8:	bf04      	itt	eq
 80157ba:	1cbd      	addeq	r5, r7, #2
 80157bc:	787c      	ldrbeq	r4, [r7, #1]
 80157be:	461a      	mov	r2, r3
 80157c0:	e7c9      	b.n	8015756 <_strtol_l.isra.0+0x2e>
 80157c2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80157c6:	2b19      	cmp	r3, #25
 80157c8:	d801      	bhi.n	80157ce <_strtol_l.isra.0+0xa6>
 80157ca:	3c37      	subs	r4, #55	; 0x37
 80157cc:	e7e2      	b.n	8015794 <_strtol_l.isra.0+0x6c>
 80157ce:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80157d2:	2b19      	cmp	r3, #25
 80157d4:	d804      	bhi.n	80157e0 <_strtol_l.isra.0+0xb8>
 80157d6:	3c57      	subs	r4, #87	; 0x57
 80157d8:	e7dc      	b.n	8015794 <_strtol_l.isra.0+0x6c>
 80157da:	f04f 37ff 	mov.w	r7, #4294967295
 80157de:	e7e5      	b.n	80157ac <_strtol_l.isra.0+0x84>
 80157e0:	1c7b      	adds	r3, r7, #1
 80157e2:	d108      	bne.n	80157f6 <_strtol_l.isra.0+0xce>
 80157e4:	2322      	movs	r3, #34	; 0x22
 80157e6:	f8c8 3000 	str.w	r3, [r8]
 80157ea:	4608      	mov	r0, r1
 80157ec:	f1ba 0f00 	cmp.w	sl, #0
 80157f0:	d107      	bne.n	8015802 <_strtol_l.isra.0+0xda>
 80157f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80157f6:	b102      	cbz	r2, 80157fa <_strtol_l.isra.0+0xd2>
 80157f8:	4240      	negs	r0, r0
 80157fa:	f1ba 0f00 	cmp.w	sl, #0
 80157fe:	d0f8      	beq.n	80157f2 <_strtol_l.isra.0+0xca>
 8015800:	b10f      	cbz	r7, 8015806 <_strtol_l.isra.0+0xde>
 8015802:	f105 39ff 	add.w	r9, r5, #4294967295
 8015806:	f8ca 9000 	str.w	r9, [sl]
 801580a:	e7f2      	b.n	80157f2 <_strtol_l.isra.0+0xca>
 801580c:	2430      	movs	r4, #48	; 0x30
 801580e:	2e00      	cmp	r6, #0
 8015810:	d1af      	bne.n	8015772 <_strtol_l.isra.0+0x4a>
 8015812:	2608      	movs	r6, #8
 8015814:	e7ad      	b.n	8015772 <_strtol_l.isra.0+0x4a>
 8015816:	2c30      	cmp	r4, #48	; 0x30
 8015818:	d0a3      	beq.n	8015762 <_strtol_l.isra.0+0x3a>
 801581a:	260a      	movs	r6, #10
 801581c:	e7a9      	b.n	8015772 <_strtol_l.isra.0+0x4a>
	...

08015820 <_strtol_r>:
 8015820:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015822:	4c06      	ldr	r4, [pc, #24]	; (801583c <_strtol_r+0x1c>)
 8015824:	4d06      	ldr	r5, [pc, #24]	; (8015840 <_strtol_r+0x20>)
 8015826:	6824      	ldr	r4, [r4, #0]
 8015828:	6a24      	ldr	r4, [r4, #32]
 801582a:	2c00      	cmp	r4, #0
 801582c:	bf08      	it	eq
 801582e:	462c      	moveq	r4, r5
 8015830:	9400      	str	r4, [sp, #0]
 8015832:	f7ff ff79 	bl	8015728 <_strtol_l.isra.0>
 8015836:	b003      	add	sp, #12
 8015838:	bd30      	pop	{r4, r5, pc}
 801583a:	bf00      	nop
 801583c:	20000024 	.word	0x20000024
 8015840:	20000088 	.word	0x20000088

08015844 <__swbuf_r>:
 8015844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015846:	460e      	mov	r6, r1
 8015848:	4614      	mov	r4, r2
 801584a:	4605      	mov	r5, r0
 801584c:	b118      	cbz	r0, 8015856 <__swbuf_r+0x12>
 801584e:	6983      	ldr	r3, [r0, #24]
 8015850:	b90b      	cbnz	r3, 8015856 <__swbuf_r+0x12>
 8015852:	f000 ffff 	bl	8016854 <__sinit>
 8015856:	4b21      	ldr	r3, [pc, #132]	; (80158dc <__swbuf_r+0x98>)
 8015858:	429c      	cmp	r4, r3
 801585a:	d12a      	bne.n	80158b2 <__swbuf_r+0x6e>
 801585c:	686c      	ldr	r4, [r5, #4]
 801585e:	69a3      	ldr	r3, [r4, #24]
 8015860:	60a3      	str	r3, [r4, #8]
 8015862:	89a3      	ldrh	r3, [r4, #12]
 8015864:	071a      	lsls	r2, r3, #28
 8015866:	d52e      	bpl.n	80158c6 <__swbuf_r+0x82>
 8015868:	6923      	ldr	r3, [r4, #16]
 801586a:	b363      	cbz	r3, 80158c6 <__swbuf_r+0x82>
 801586c:	6923      	ldr	r3, [r4, #16]
 801586e:	6820      	ldr	r0, [r4, #0]
 8015870:	1ac0      	subs	r0, r0, r3
 8015872:	6963      	ldr	r3, [r4, #20]
 8015874:	b2f6      	uxtb	r6, r6
 8015876:	4283      	cmp	r3, r0
 8015878:	4637      	mov	r7, r6
 801587a:	dc04      	bgt.n	8015886 <__swbuf_r+0x42>
 801587c:	4621      	mov	r1, r4
 801587e:	4628      	mov	r0, r5
 8015880:	f000 ff6c 	bl	801675c <_fflush_r>
 8015884:	bb28      	cbnz	r0, 80158d2 <__swbuf_r+0x8e>
 8015886:	68a3      	ldr	r3, [r4, #8]
 8015888:	3b01      	subs	r3, #1
 801588a:	60a3      	str	r3, [r4, #8]
 801588c:	6823      	ldr	r3, [r4, #0]
 801588e:	1c5a      	adds	r2, r3, #1
 8015890:	6022      	str	r2, [r4, #0]
 8015892:	701e      	strb	r6, [r3, #0]
 8015894:	6963      	ldr	r3, [r4, #20]
 8015896:	3001      	adds	r0, #1
 8015898:	4283      	cmp	r3, r0
 801589a:	d004      	beq.n	80158a6 <__swbuf_r+0x62>
 801589c:	89a3      	ldrh	r3, [r4, #12]
 801589e:	07db      	lsls	r3, r3, #31
 80158a0:	d519      	bpl.n	80158d6 <__swbuf_r+0x92>
 80158a2:	2e0a      	cmp	r6, #10
 80158a4:	d117      	bne.n	80158d6 <__swbuf_r+0x92>
 80158a6:	4621      	mov	r1, r4
 80158a8:	4628      	mov	r0, r5
 80158aa:	f000 ff57 	bl	801675c <_fflush_r>
 80158ae:	b190      	cbz	r0, 80158d6 <__swbuf_r+0x92>
 80158b0:	e00f      	b.n	80158d2 <__swbuf_r+0x8e>
 80158b2:	4b0b      	ldr	r3, [pc, #44]	; (80158e0 <__swbuf_r+0x9c>)
 80158b4:	429c      	cmp	r4, r3
 80158b6:	d101      	bne.n	80158bc <__swbuf_r+0x78>
 80158b8:	68ac      	ldr	r4, [r5, #8]
 80158ba:	e7d0      	b.n	801585e <__swbuf_r+0x1a>
 80158bc:	4b09      	ldr	r3, [pc, #36]	; (80158e4 <__swbuf_r+0xa0>)
 80158be:	429c      	cmp	r4, r3
 80158c0:	bf08      	it	eq
 80158c2:	68ec      	ldreq	r4, [r5, #12]
 80158c4:	e7cb      	b.n	801585e <__swbuf_r+0x1a>
 80158c6:	4621      	mov	r1, r4
 80158c8:	4628      	mov	r0, r5
 80158ca:	f000 f80d 	bl	80158e8 <__swsetup_r>
 80158ce:	2800      	cmp	r0, #0
 80158d0:	d0cc      	beq.n	801586c <__swbuf_r+0x28>
 80158d2:	f04f 37ff 	mov.w	r7, #4294967295
 80158d6:	4638      	mov	r0, r7
 80158d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80158da:	bf00      	nop
 80158dc:	08018ef8 	.word	0x08018ef8
 80158e0:	08018f18 	.word	0x08018f18
 80158e4:	08018ed8 	.word	0x08018ed8

080158e8 <__swsetup_r>:
 80158e8:	4b32      	ldr	r3, [pc, #200]	; (80159b4 <__swsetup_r+0xcc>)
 80158ea:	b570      	push	{r4, r5, r6, lr}
 80158ec:	681d      	ldr	r5, [r3, #0]
 80158ee:	4606      	mov	r6, r0
 80158f0:	460c      	mov	r4, r1
 80158f2:	b125      	cbz	r5, 80158fe <__swsetup_r+0x16>
 80158f4:	69ab      	ldr	r3, [r5, #24]
 80158f6:	b913      	cbnz	r3, 80158fe <__swsetup_r+0x16>
 80158f8:	4628      	mov	r0, r5
 80158fa:	f000 ffab 	bl	8016854 <__sinit>
 80158fe:	4b2e      	ldr	r3, [pc, #184]	; (80159b8 <__swsetup_r+0xd0>)
 8015900:	429c      	cmp	r4, r3
 8015902:	d10f      	bne.n	8015924 <__swsetup_r+0x3c>
 8015904:	686c      	ldr	r4, [r5, #4]
 8015906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801590a:	b29a      	uxth	r2, r3
 801590c:	0715      	lsls	r5, r2, #28
 801590e:	d42c      	bmi.n	801596a <__swsetup_r+0x82>
 8015910:	06d0      	lsls	r0, r2, #27
 8015912:	d411      	bmi.n	8015938 <__swsetup_r+0x50>
 8015914:	2209      	movs	r2, #9
 8015916:	6032      	str	r2, [r6, #0]
 8015918:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801591c:	81a3      	strh	r3, [r4, #12]
 801591e:	f04f 30ff 	mov.w	r0, #4294967295
 8015922:	e03e      	b.n	80159a2 <__swsetup_r+0xba>
 8015924:	4b25      	ldr	r3, [pc, #148]	; (80159bc <__swsetup_r+0xd4>)
 8015926:	429c      	cmp	r4, r3
 8015928:	d101      	bne.n	801592e <__swsetup_r+0x46>
 801592a:	68ac      	ldr	r4, [r5, #8]
 801592c:	e7eb      	b.n	8015906 <__swsetup_r+0x1e>
 801592e:	4b24      	ldr	r3, [pc, #144]	; (80159c0 <__swsetup_r+0xd8>)
 8015930:	429c      	cmp	r4, r3
 8015932:	bf08      	it	eq
 8015934:	68ec      	ldreq	r4, [r5, #12]
 8015936:	e7e6      	b.n	8015906 <__swsetup_r+0x1e>
 8015938:	0751      	lsls	r1, r2, #29
 801593a:	d512      	bpl.n	8015962 <__swsetup_r+0x7a>
 801593c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801593e:	b141      	cbz	r1, 8015952 <__swsetup_r+0x6a>
 8015940:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015944:	4299      	cmp	r1, r3
 8015946:	d002      	beq.n	801594e <__swsetup_r+0x66>
 8015948:	4630      	mov	r0, r6
 801594a:	f001 fffd 	bl	8017948 <_free_r>
 801594e:	2300      	movs	r3, #0
 8015950:	6363      	str	r3, [r4, #52]	; 0x34
 8015952:	89a3      	ldrh	r3, [r4, #12]
 8015954:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015958:	81a3      	strh	r3, [r4, #12]
 801595a:	2300      	movs	r3, #0
 801595c:	6063      	str	r3, [r4, #4]
 801595e:	6923      	ldr	r3, [r4, #16]
 8015960:	6023      	str	r3, [r4, #0]
 8015962:	89a3      	ldrh	r3, [r4, #12]
 8015964:	f043 0308 	orr.w	r3, r3, #8
 8015968:	81a3      	strh	r3, [r4, #12]
 801596a:	6923      	ldr	r3, [r4, #16]
 801596c:	b94b      	cbnz	r3, 8015982 <__swsetup_r+0x9a>
 801596e:	89a3      	ldrh	r3, [r4, #12]
 8015970:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015974:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015978:	d003      	beq.n	8015982 <__swsetup_r+0x9a>
 801597a:	4621      	mov	r1, r4
 801597c:	4630      	mov	r0, r6
 801597e:	f001 fb7b 	bl	8017078 <__smakebuf_r>
 8015982:	89a2      	ldrh	r2, [r4, #12]
 8015984:	f012 0301 	ands.w	r3, r2, #1
 8015988:	d00c      	beq.n	80159a4 <__swsetup_r+0xbc>
 801598a:	2300      	movs	r3, #0
 801598c:	60a3      	str	r3, [r4, #8]
 801598e:	6963      	ldr	r3, [r4, #20]
 8015990:	425b      	negs	r3, r3
 8015992:	61a3      	str	r3, [r4, #24]
 8015994:	6923      	ldr	r3, [r4, #16]
 8015996:	b953      	cbnz	r3, 80159ae <__swsetup_r+0xc6>
 8015998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801599c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80159a0:	d1ba      	bne.n	8015918 <__swsetup_r+0x30>
 80159a2:	bd70      	pop	{r4, r5, r6, pc}
 80159a4:	0792      	lsls	r2, r2, #30
 80159a6:	bf58      	it	pl
 80159a8:	6963      	ldrpl	r3, [r4, #20]
 80159aa:	60a3      	str	r3, [r4, #8]
 80159ac:	e7f2      	b.n	8015994 <__swsetup_r+0xac>
 80159ae:	2000      	movs	r0, #0
 80159b0:	e7f7      	b.n	80159a2 <__swsetup_r+0xba>
 80159b2:	bf00      	nop
 80159b4:	20000024 	.word	0x20000024
 80159b8:	08018ef8 	.word	0x08018ef8
 80159bc:	08018f18 	.word	0x08018f18
 80159c0:	08018ed8 	.word	0x08018ed8

080159c4 <quorem>:
 80159c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159c8:	6903      	ldr	r3, [r0, #16]
 80159ca:	690c      	ldr	r4, [r1, #16]
 80159cc:	42a3      	cmp	r3, r4
 80159ce:	4680      	mov	r8, r0
 80159d0:	f2c0 8082 	blt.w	8015ad8 <quorem+0x114>
 80159d4:	3c01      	subs	r4, #1
 80159d6:	f101 0714 	add.w	r7, r1, #20
 80159da:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80159de:	f100 0614 	add.w	r6, r0, #20
 80159e2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80159e6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80159ea:	eb06 030c 	add.w	r3, r6, ip
 80159ee:	3501      	adds	r5, #1
 80159f0:	eb07 090c 	add.w	r9, r7, ip
 80159f4:	9301      	str	r3, [sp, #4]
 80159f6:	fbb0 f5f5 	udiv	r5, r0, r5
 80159fa:	b395      	cbz	r5, 8015a62 <quorem+0x9e>
 80159fc:	f04f 0a00 	mov.w	sl, #0
 8015a00:	4638      	mov	r0, r7
 8015a02:	46b6      	mov	lr, r6
 8015a04:	46d3      	mov	fp, sl
 8015a06:	f850 2b04 	ldr.w	r2, [r0], #4
 8015a0a:	b293      	uxth	r3, r2
 8015a0c:	fb05 a303 	mla	r3, r5, r3, sl
 8015a10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015a14:	b29b      	uxth	r3, r3
 8015a16:	ebab 0303 	sub.w	r3, fp, r3
 8015a1a:	0c12      	lsrs	r2, r2, #16
 8015a1c:	f8de b000 	ldr.w	fp, [lr]
 8015a20:	fb05 a202 	mla	r2, r5, r2, sl
 8015a24:	fa13 f38b 	uxtah	r3, r3, fp
 8015a28:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8015a2c:	fa1f fb82 	uxth.w	fp, r2
 8015a30:	f8de 2000 	ldr.w	r2, [lr]
 8015a34:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8015a38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015a3c:	b29b      	uxth	r3, r3
 8015a3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015a42:	4581      	cmp	r9, r0
 8015a44:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8015a48:	f84e 3b04 	str.w	r3, [lr], #4
 8015a4c:	d2db      	bcs.n	8015a06 <quorem+0x42>
 8015a4e:	f856 300c 	ldr.w	r3, [r6, ip]
 8015a52:	b933      	cbnz	r3, 8015a62 <quorem+0x9e>
 8015a54:	9b01      	ldr	r3, [sp, #4]
 8015a56:	3b04      	subs	r3, #4
 8015a58:	429e      	cmp	r6, r3
 8015a5a:	461a      	mov	r2, r3
 8015a5c:	d330      	bcc.n	8015ac0 <quorem+0xfc>
 8015a5e:	f8c8 4010 	str.w	r4, [r8, #16]
 8015a62:	4640      	mov	r0, r8
 8015a64:	f001 fdb6 	bl	80175d4 <__mcmp>
 8015a68:	2800      	cmp	r0, #0
 8015a6a:	db25      	blt.n	8015ab8 <quorem+0xf4>
 8015a6c:	3501      	adds	r5, #1
 8015a6e:	4630      	mov	r0, r6
 8015a70:	f04f 0c00 	mov.w	ip, #0
 8015a74:	f857 2b04 	ldr.w	r2, [r7], #4
 8015a78:	f8d0 e000 	ldr.w	lr, [r0]
 8015a7c:	b293      	uxth	r3, r2
 8015a7e:	ebac 0303 	sub.w	r3, ip, r3
 8015a82:	0c12      	lsrs	r2, r2, #16
 8015a84:	fa13 f38e 	uxtah	r3, r3, lr
 8015a88:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8015a8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015a90:	b29b      	uxth	r3, r3
 8015a92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015a96:	45b9      	cmp	r9, r7
 8015a98:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8015a9c:	f840 3b04 	str.w	r3, [r0], #4
 8015aa0:	d2e8      	bcs.n	8015a74 <quorem+0xb0>
 8015aa2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8015aa6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8015aaa:	b92a      	cbnz	r2, 8015ab8 <quorem+0xf4>
 8015aac:	3b04      	subs	r3, #4
 8015aae:	429e      	cmp	r6, r3
 8015ab0:	461a      	mov	r2, r3
 8015ab2:	d30b      	bcc.n	8015acc <quorem+0x108>
 8015ab4:	f8c8 4010 	str.w	r4, [r8, #16]
 8015ab8:	4628      	mov	r0, r5
 8015aba:	b003      	add	sp, #12
 8015abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ac0:	6812      	ldr	r2, [r2, #0]
 8015ac2:	3b04      	subs	r3, #4
 8015ac4:	2a00      	cmp	r2, #0
 8015ac6:	d1ca      	bne.n	8015a5e <quorem+0x9a>
 8015ac8:	3c01      	subs	r4, #1
 8015aca:	e7c5      	b.n	8015a58 <quorem+0x94>
 8015acc:	6812      	ldr	r2, [r2, #0]
 8015ace:	3b04      	subs	r3, #4
 8015ad0:	2a00      	cmp	r2, #0
 8015ad2:	d1ef      	bne.n	8015ab4 <quorem+0xf0>
 8015ad4:	3c01      	subs	r4, #1
 8015ad6:	e7ea      	b.n	8015aae <quorem+0xea>
 8015ad8:	2000      	movs	r0, #0
 8015ada:	e7ee      	b.n	8015aba <quorem+0xf6>
 8015adc:	0000      	movs	r0, r0
	...

08015ae0 <_dtoa_r>:
 8015ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ae4:	ec57 6b10 	vmov	r6, r7, d0
 8015ae8:	b097      	sub	sp, #92	; 0x5c
 8015aea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015aec:	9106      	str	r1, [sp, #24]
 8015aee:	4604      	mov	r4, r0
 8015af0:	920b      	str	r2, [sp, #44]	; 0x2c
 8015af2:	9312      	str	r3, [sp, #72]	; 0x48
 8015af4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8015af8:	e9cd 6700 	strd	r6, r7, [sp]
 8015afc:	b93d      	cbnz	r5, 8015b0e <_dtoa_r+0x2e>
 8015afe:	2010      	movs	r0, #16
 8015b00:	f001 fafa 	bl	80170f8 <malloc>
 8015b04:	6260      	str	r0, [r4, #36]	; 0x24
 8015b06:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015b0a:	6005      	str	r5, [r0, #0]
 8015b0c:	60c5      	str	r5, [r0, #12]
 8015b0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015b10:	6819      	ldr	r1, [r3, #0]
 8015b12:	b151      	cbz	r1, 8015b2a <_dtoa_r+0x4a>
 8015b14:	685a      	ldr	r2, [r3, #4]
 8015b16:	604a      	str	r2, [r1, #4]
 8015b18:	2301      	movs	r3, #1
 8015b1a:	4093      	lsls	r3, r2
 8015b1c:	608b      	str	r3, [r1, #8]
 8015b1e:	4620      	mov	r0, r4
 8015b20:	f001 fb38 	bl	8017194 <_Bfree>
 8015b24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015b26:	2200      	movs	r2, #0
 8015b28:	601a      	str	r2, [r3, #0]
 8015b2a:	1e3b      	subs	r3, r7, #0
 8015b2c:	bfbb      	ittet	lt
 8015b2e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8015b32:	9301      	strlt	r3, [sp, #4]
 8015b34:	2300      	movge	r3, #0
 8015b36:	2201      	movlt	r2, #1
 8015b38:	bfac      	ite	ge
 8015b3a:	f8c8 3000 	strge.w	r3, [r8]
 8015b3e:	f8c8 2000 	strlt.w	r2, [r8]
 8015b42:	4baf      	ldr	r3, [pc, #700]	; (8015e00 <_dtoa_r+0x320>)
 8015b44:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8015b48:	ea33 0308 	bics.w	r3, r3, r8
 8015b4c:	d114      	bne.n	8015b78 <_dtoa_r+0x98>
 8015b4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015b50:	f242 730f 	movw	r3, #9999	; 0x270f
 8015b54:	6013      	str	r3, [r2, #0]
 8015b56:	9b00      	ldr	r3, [sp, #0]
 8015b58:	b923      	cbnz	r3, 8015b64 <_dtoa_r+0x84>
 8015b5a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8015b5e:	2800      	cmp	r0, #0
 8015b60:	f000 8542 	beq.w	80165e8 <_dtoa_r+0xb08>
 8015b64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015b66:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8015e14 <_dtoa_r+0x334>
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	f000 8544 	beq.w	80165f8 <_dtoa_r+0xb18>
 8015b70:	f10b 0303 	add.w	r3, fp, #3
 8015b74:	f000 bd3e 	b.w	80165f4 <_dtoa_r+0xb14>
 8015b78:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015b7c:	2200      	movs	r2, #0
 8015b7e:	2300      	movs	r3, #0
 8015b80:	4630      	mov	r0, r6
 8015b82:	4639      	mov	r1, r7
 8015b84:	f7f2 fed8 	bl	8008938 <__aeabi_dcmpeq>
 8015b88:	4681      	mov	r9, r0
 8015b8a:	b168      	cbz	r0, 8015ba8 <_dtoa_r+0xc8>
 8015b8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015b8e:	2301      	movs	r3, #1
 8015b90:	6013      	str	r3, [r2, #0]
 8015b92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	f000 8524 	beq.w	80165e2 <_dtoa_r+0xb02>
 8015b9a:	4b9a      	ldr	r3, [pc, #616]	; (8015e04 <_dtoa_r+0x324>)
 8015b9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8015b9e:	f103 3bff 	add.w	fp, r3, #4294967295
 8015ba2:	6013      	str	r3, [r2, #0]
 8015ba4:	f000 bd28 	b.w	80165f8 <_dtoa_r+0xb18>
 8015ba8:	aa14      	add	r2, sp, #80	; 0x50
 8015baa:	a915      	add	r1, sp, #84	; 0x54
 8015bac:	ec47 6b10 	vmov	d0, r6, r7
 8015bb0:	4620      	mov	r0, r4
 8015bb2:	f001 fdfd 	bl	80177b0 <__d2b>
 8015bb6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8015bba:	9004      	str	r0, [sp, #16]
 8015bbc:	2d00      	cmp	r5, #0
 8015bbe:	d07c      	beq.n	8015cba <_dtoa_r+0x1da>
 8015bc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015bc4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8015bc8:	46b2      	mov	sl, r6
 8015bca:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8015bce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8015bd2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8015bd6:	2200      	movs	r2, #0
 8015bd8:	4b8b      	ldr	r3, [pc, #556]	; (8015e08 <_dtoa_r+0x328>)
 8015bda:	4650      	mov	r0, sl
 8015bdc:	4659      	mov	r1, fp
 8015bde:	f7f2 fa8b 	bl	80080f8 <__aeabi_dsub>
 8015be2:	a381      	add	r3, pc, #516	; (adr r3, 8015de8 <_dtoa_r+0x308>)
 8015be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015be8:	f7f2 fc3e 	bl	8008468 <__aeabi_dmul>
 8015bec:	a380      	add	r3, pc, #512	; (adr r3, 8015df0 <_dtoa_r+0x310>)
 8015bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bf2:	f7f2 fa83 	bl	80080fc <__adddf3>
 8015bf6:	4606      	mov	r6, r0
 8015bf8:	4628      	mov	r0, r5
 8015bfa:	460f      	mov	r7, r1
 8015bfc:	f7f2 fbca 	bl	8008394 <__aeabi_i2d>
 8015c00:	a37d      	add	r3, pc, #500	; (adr r3, 8015df8 <_dtoa_r+0x318>)
 8015c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c06:	f7f2 fc2f 	bl	8008468 <__aeabi_dmul>
 8015c0a:	4602      	mov	r2, r0
 8015c0c:	460b      	mov	r3, r1
 8015c0e:	4630      	mov	r0, r6
 8015c10:	4639      	mov	r1, r7
 8015c12:	f7f2 fa73 	bl	80080fc <__adddf3>
 8015c16:	4606      	mov	r6, r0
 8015c18:	460f      	mov	r7, r1
 8015c1a:	f7f2 fed5 	bl	80089c8 <__aeabi_d2iz>
 8015c1e:	2200      	movs	r2, #0
 8015c20:	4682      	mov	sl, r0
 8015c22:	2300      	movs	r3, #0
 8015c24:	4630      	mov	r0, r6
 8015c26:	4639      	mov	r1, r7
 8015c28:	f7f2 fe90 	bl	800894c <__aeabi_dcmplt>
 8015c2c:	b148      	cbz	r0, 8015c42 <_dtoa_r+0x162>
 8015c2e:	4650      	mov	r0, sl
 8015c30:	f7f2 fbb0 	bl	8008394 <__aeabi_i2d>
 8015c34:	4632      	mov	r2, r6
 8015c36:	463b      	mov	r3, r7
 8015c38:	f7f2 fe7e 	bl	8008938 <__aeabi_dcmpeq>
 8015c3c:	b908      	cbnz	r0, 8015c42 <_dtoa_r+0x162>
 8015c3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015c42:	f1ba 0f16 	cmp.w	sl, #22
 8015c46:	d859      	bhi.n	8015cfc <_dtoa_r+0x21c>
 8015c48:	4970      	ldr	r1, [pc, #448]	; (8015e0c <_dtoa_r+0x32c>)
 8015c4a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8015c4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015c52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015c56:	f7f2 fe97 	bl	8008988 <__aeabi_dcmpgt>
 8015c5a:	2800      	cmp	r0, #0
 8015c5c:	d050      	beq.n	8015d00 <_dtoa_r+0x220>
 8015c5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015c62:	2300      	movs	r3, #0
 8015c64:	930f      	str	r3, [sp, #60]	; 0x3c
 8015c66:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015c68:	1b5d      	subs	r5, r3, r5
 8015c6a:	f1b5 0801 	subs.w	r8, r5, #1
 8015c6e:	bf49      	itett	mi
 8015c70:	f1c5 0301 	rsbmi	r3, r5, #1
 8015c74:	2300      	movpl	r3, #0
 8015c76:	9305      	strmi	r3, [sp, #20]
 8015c78:	f04f 0800 	movmi.w	r8, #0
 8015c7c:	bf58      	it	pl
 8015c7e:	9305      	strpl	r3, [sp, #20]
 8015c80:	f1ba 0f00 	cmp.w	sl, #0
 8015c84:	db3e      	blt.n	8015d04 <_dtoa_r+0x224>
 8015c86:	2300      	movs	r3, #0
 8015c88:	44d0      	add	r8, sl
 8015c8a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8015c8e:	9307      	str	r3, [sp, #28]
 8015c90:	9b06      	ldr	r3, [sp, #24]
 8015c92:	2b09      	cmp	r3, #9
 8015c94:	f200 8090 	bhi.w	8015db8 <_dtoa_r+0x2d8>
 8015c98:	2b05      	cmp	r3, #5
 8015c9a:	bfc4      	itt	gt
 8015c9c:	3b04      	subgt	r3, #4
 8015c9e:	9306      	strgt	r3, [sp, #24]
 8015ca0:	9b06      	ldr	r3, [sp, #24]
 8015ca2:	f1a3 0302 	sub.w	r3, r3, #2
 8015ca6:	bfcc      	ite	gt
 8015ca8:	2500      	movgt	r5, #0
 8015caa:	2501      	movle	r5, #1
 8015cac:	2b03      	cmp	r3, #3
 8015cae:	f200 808f 	bhi.w	8015dd0 <_dtoa_r+0x2f0>
 8015cb2:	e8df f003 	tbb	[pc, r3]
 8015cb6:	7f7d      	.short	0x7f7d
 8015cb8:	7131      	.short	0x7131
 8015cba:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8015cbe:	441d      	add	r5, r3
 8015cc0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8015cc4:	2820      	cmp	r0, #32
 8015cc6:	dd13      	ble.n	8015cf0 <_dtoa_r+0x210>
 8015cc8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8015ccc:	9b00      	ldr	r3, [sp, #0]
 8015cce:	fa08 f800 	lsl.w	r8, r8, r0
 8015cd2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8015cd6:	fa23 f000 	lsr.w	r0, r3, r0
 8015cda:	ea48 0000 	orr.w	r0, r8, r0
 8015cde:	f7f2 fb49 	bl	8008374 <__aeabi_ui2d>
 8015ce2:	2301      	movs	r3, #1
 8015ce4:	4682      	mov	sl, r0
 8015ce6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8015cea:	3d01      	subs	r5, #1
 8015cec:	9313      	str	r3, [sp, #76]	; 0x4c
 8015cee:	e772      	b.n	8015bd6 <_dtoa_r+0xf6>
 8015cf0:	9b00      	ldr	r3, [sp, #0]
 8015cf2:	f1c0 0020 	rsb	r0, r0, #32
 8015cf6:	fa03 f000 	lsl.w	r0, r3, r0
 8015cfa:	e7f0      	b.n	8015cde <_dtoa_r+0x1fe>
 8015cfc:	2301      	movs	r3, #1
 8015cfe:	e7b1      	b.n	8015c64 <_dtoa_r+0x184>
 8015d00:	900f      	str	r0, [sp, #60]	; 0x3c
 8015d02:	e7b0      	b.n	8015c66 <_dtoa_r+0x186>
 8015d04:	9b05      	ldr	r3, [sp, #20]
 8015d06:	eba3 030a 	sub.w	r3, r3, sl
 8015d0a:	9305      	str	r3, [sp, #20]
 8015d0c:	f1ca 0300 	rsb	r3, sl, #0
 8015d10:	9307      	str	r3, [sp, #28]
 8015d12:	2300      	movs	r3, #0
 8015d14:	930e      	str	r3, [sp, #56]	; 0x38
 8015d16:	e7bb      	b.n	8015c90 <_dtoa_r+0x1b0>
 8015d18:	2301      	movs	r3, #1
 8015d1a:	930a      	str	r3, [sp, #40]	; 0x28
 8015d1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	dd59      	ble.n	8015dd6 <_dtoa_r+0x2f6>
 8015d22:	9302      	str	r3, [sp, #8]
 8015d24:	4699      	mov	r9, r3
 8015d26:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015d28:	2200      	movs	r2, #0
 8015d2a:	6072      	str	r2, [r6, #4]
 8015d2c:	2204      	movs	r2, #4
 8015d2e:	f102 0014 	add.w	r0, r2, #20
 8015d32:	4298      	cmp	r0, r3
 8015d34:	6871      	ldr	r1, [r6, #4]
 8015d36:	d953      	bls.n	8015de0 <_dtoa_r+0x300>
 8015d38:	4620      	mov	r0, r4
 8015d3a:	f001 f9f7 	bl	801712c <_Balloc>
 8015d3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015d40:	6030      	str	r0, [r6, #0]
 8015d42:	f1b9 0f0e 	cmp.w	r9, #14
 8015d46:	f8d3 b000 	ldr.w	fp, [r3]
 8015d4a:	f200 80e6 	bhi.w	8015f1a <_dtoa_r+0x43a>
 8015d4e:	2d00      	cmp	r5, #0
 8015d50:	f000 80e3 	beq.w	8015f1a <_dtoa_r+0x43a>
 8015d54:	ed9d 7b00 	vldr	d7, [sp]
 8015d58:	f1ba 0f00 	cmp.w	sl, #0
 8015d5c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8015d60:	dd74      	ble.n	8015e4c <_dtoa_r+0x36c>
 8015d62:	4a2a      	ldr	r2, [pc, #168]	; (8015e0c <_dtoa_r+0x32c>)
 8015d64:	f00a 030f 	and.w	r3, sl, #15
 8015d68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8015d6c:	ed93 7b00 	vldr	d7, [r3]
 8015d70:	ea4f 162a 	mov.w	r6, sl, asr #4
 8015d74:	06f0      	lsls	r0, r6, #27
 8015d76:	ed8d 7b08 	vstr	d7, [sp, #32]
 8015d7a:	d565      	bpl.n	8015e48 <_dtoa_r+0x368>
 8015d7c:	4b24      	ldr	r3, [pc, #144]	; (8015e10 <_dtoa_r+0x330>)
 8015d7e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015d82:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015d86:	f7f2 fc99 	bl	80086bc <__aeabi_ddiv>
 8015d8a:	e9cd 0100 	strd	r0, r1, [sp]
 8015d8e:	f006 060f 	and.w	r6, r6, #15
 8015d92:	2503      	movs	r5, #3
 8015d94:	4f1e      	ldr	r7, [pc, #120]	; (8015e10 <_dtoa_r+0x330>)
 8015d96:	e04c      	b.n	8015e32 <_dtoa_r+0x352>
 8015d98:	2301      	movs	r3, #1
 8015d9a:	930a      	str	r3, [sp, #40]	; 0x28
 8015d9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015d9e:	4453      	add	r3, sl
 8015da0:	f103 0901 	add.w	r9, r3, #1
 8015da4:	9302      	str	r3, [sp, #8]
 8015da6:	464b      	mov	r3, r9
 8015da8:	2b01      	cmp	r3, #1
 8015daa:	bfb8      	it	lt
 8015dac:	2301      	movlt	r3, #1
 8015dae:	e7ba      	b.n	8015d26 <_dtoa_r+0x246>
 8015db0:	2300      	movs	r3, #0
 8015db2:	e7b2      	b.n	8015d1a <_dtoa_r+0x23a>
 8015db4:	2300      	movs	r3, #0
 8015db6:	e7f0      	b.n	8015d9a <_dtoa_r+0x2ba>
 8015db8:	2501      	movs	r5, #1
 8015dba:	2300      	movs	r3, #0
 8015dbc:	9306      	str	r3, [sp, #24]
 8015dbe:	950a      	str	r5, [sp, #40]	; 0x28
 8015dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8015dc4:	9302      	str	r3, [sp, #8]
 8015dc6:	4699      	mov	r9, r3
 8015dc8:	2200      	movs	r2, #0
 8015dca:	2312      	movs	r3, #18
 8015dcc:	920b      	str	r2, [sp, #44]	; 0x2c
 8015dce:	e7aa      	b.n	8015d26 <_dtoa_r+0x246>
 8015dd0:	2301      	movs	r3, #1
 8015dd2:	930a      	str	r3, [sp, #40]	; 0x28
 8015dd4:	e7f4      	b.n	8015dc0 <_dtoa_r+0x2e0>
 8015dd6:	2301      	movs	r3, #1
 8015dd8:	9302      	str	r3, [sp, #8]
 8015dda:	4699      	mov	r9, r3
 8015ddc:	461a      	mov	r2, r3
 8015dde:	e7f5      	b.n	8015dcc <_dtoa_r+0x2ec>
 8015de0:	3101      	adds	r1, #1
 8015de2:	6071      	str	r1, [r6, #4]
 8015de4:	0052      	lsls	r2, r2, #1
 8015de6:	e7a2      	b.n	8015d2e <_dtoa_r+0x24e>
 8015de8:	636f4361 	.word	0x636f4361
 8015dec:	3fd287a7 	.word	0x3fd287a7
 8015df0:	8b60c8b3 	.word	0x8b60c8b3
 8015df4:	3fc68a28 	.word	0x3fc68a28
 8015df8:	509f79fb 	.word	0x509f79fb
 8015dfc:	3fd34413 	.word	0x3fd34413
 8015e00:	7ff00000 	.word	0x7ff00000
 8015e04:	0801906c 	.word	0x0801906c
 8015e08:	3ff80000 	.word	0x3ff80000
 8015e0c:	08018f70 	.word	0x08018f70
 8015e10:	08018f48 	.word	0x08018f48
 8015e14:	08018ed1 	.word	0x08018ed1
 8015e18:	07f1      	lsls	r1, r6, #31
 8015e1a:	d508      	bpl.n	8015e2e <_dtoa_r+0x34e>
 8015e1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015e20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015e24:	f7f2 fb20 	bl	8008468 <__aeabi_dmul>
 8015e28:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8015e2c:	3501      	adds	r5, #1
 8015e2e:	1076      	asrs	r6, r6, #1
 8015e30:	3708      	adds	r7, #8
 8015e32:	2e00      	cmp	r6, #0
 8015e34:	d1f0      	bne.n	8015e18 <_dtoa_r+0x338>
 8015e36:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015e3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015e3e:	f7f2 fc3d 	bl	80086bc <__aeabi_ddiv>
 8015e42:	e9cd 0100 	strd	r0, r1, [sp]
 8015e46:	e01a      	b.n	8015e7e <_dtoa_r+0x39e>
 8015e48:	2502      	movs	r5, #2
 8015e4a:	e7a3      	b.n	8015d94 <_dtoa_r+0x2b4>
 8015e4c:	f000 80a0 	beq.w	8015f90 <_dtoa_r+0x4b0>
 8015e50:	f1ca 0600 	rsb	r6, sl, #0
 8015e54:	4b9f      	ldr	r3, [pc, #636]	; (80160d4 <_dtoa_r+0x5f4>)
 8015e56:	4fa0      	ldr	r7, [pc, #640]	; (80160d8 <_dtoa_r+0x5f8>)
 8015e58:	f006 020f 	and.w	r2, r6, #15
 8015e5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015e68:	f7f2 fafe 	bl	8008468 <__aeabi_dmul>
 8015e6c:	e9cd 0100 	strd	r0, r1, [sp]
 8015e70:	1136      	asrs	r6, r6, #4
 8015e72:	2300      	movs	r3, #0
 8015e74:	2502      	movs	r5, #2
 8015e76:	2e00      	cmp	r6, #0
 8015e78:	d17f      	bne.n	8015f7a <_dtoa_r+0x49a>
 8015e7a:	2b00      	cmp	r3, #0
 8015e7c:	d1e1      	bne.n	8015e42 <_dtoa_r+0x362>
 8015e7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015e80:	2b00      	cmp	r3, #0
 8015e82:	f000 8087 	beq.w	8015f94 <_dtoa_r+0x4b4>
 8015e86:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015e8a:	2200      	movs	r2, #0
 8015e8c:	4b93      	ldr	r3, [pc, #588]	; (80160dc <_dtoa_r+0x5fc>)
 8015e8e:	4630      	mov	r0, r6
 8015e90:	4639      	mov	r1, r7
 8015e92:	f7f2 fd5b 	bl	800894c <__aeabi_dcmplt>
 8015e96:	2800      	cmp	r0, #0
 8015e98:	d07c      	beq.n	8015f94 <_dtoa_r+0x4b4>
 8015e9a:	f1b9 0f00 	cmp.w	r9, #0
 8015e9e:	d079      	beq.n	8015f94 <_dtoa_r+0x4b4>
 8015ea0:	9b02      	ldr	r3, [sp, #8]
 8015ea2:	2b00      	cmp	r3, #0
 8015ea4:	dd35      	ble.n	8015f12 <_dtoa_r+0x432>
 8015ea6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8015eaa:	9308      	str	r3, [sp, #32]
 8015eac:	4639      	mov	r1, r7
 8015eae:	2200      	movs	r2, #0
 8015eb0:	4b8b      	ldr	r3, [pc, #556]	; (80160e0 <_dtoa_r+0x600>)
 8015eb2:	4630      	mov	r0, r6
 8015eb4:	f7f2 fad8 	bl	8008468 <__aeabi_dmul>
 8015eb8:	e9cd 0100 	strd	r0, r1, [sp]
 8015ebc:	9f02      	ldr	r7, [sp, #8]
 8015ebe:	3501      	adds	r5, #1
 8015ec0:	4628      	mov	r0, r5
 8015ec2:	f7f2 fa67 	bl	8008394 <__aeabi_i2d>
 8015ec6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015eca:	f7f2 facd 	bl	8008468 <__aeabi_dmul>
 8015ece:	2200      	movs	r2, #0
 8015ed0:	4b84      	ldr	r3, [pc, #528]	; (80160e4 <_dtoa_r+0x604>)
 8015ed2:	f7f2 f913 	bl	80080fc <__adddf3>
 8015ed6:	4605      	mov	r5, r0
 8015ed8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8015edc:	2f00      	cmp	r7, #0
 8015ede:	d15d      	bne.n	8015f9c <_dtoa_r+0x4bc>
 8015ee0:	2200      	movs	r2, #0
 8015ee2:	4b81      	ldr	r3, [pc, #516]	; (80160e8 <_dtoa_r+0x608>)
 8015ee4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015ee8:	f7f2 f906 	bl	80080f8 <__aeabi_dsub>
 8015eec:	462a      	mov	r2, r5
 8015eee:	4633      	mov	r3, r6
 8015ef0:	e9cd 0100 	strd	r0, r1, [sp]
 8015ef4:	f7f2 fd48 	bl	8008988 <__aeabi_dcmpgt>
 8015ef8:	2800      	cmp	r0, #0
 8015efa:	f040 8288 	bne.w	801640e <_dtoa_r+0x92e>
 8015efe:	462a      	mov	r2, r5
 8015f00:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8015f04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015f08:	f7f2 fd20 	bl	800894c <__aeabi_dcmplt>
 8015f0c:	2800      	cmp	r0, #0
 8015f0e:	f040 827c 	bne.w	801640a <_dtoa_r+0x92a>
 8015f12:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015f16:	e9cd 2300 	strd	r2, r3, [sp]
 8015f1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	f2c0 8150 	blt.w	80161c2 <_dtoa_r+0x6e2>
 8015f22:	f1ba 0f0e 	cmp.w	sl, #14
 8015f26:	f300 814c 	bgt.w	80161c2 <_dtoa_r+0x6e2>
 8015f2a:	4b6a      	ldr	r3, [pc, #424]	; (80160d4 <_dtoa_r+0x5f4>)
 8015f2c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015f30:	ed93 7b00 	vldr	d7, [r3]
 8015f34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015f3c:	f280 80d8 	bge.w	80160f0 <_dtoa_r+0x610>
 8015f40:	f1b9 0f00 	cmp.w	r9, #0
 8015f44:	f300 80d4 	bgt.w	80160f0 <_dtoa_r+0x610>
 8015f48:	f040 825e 	bne.w	8016408 <_dtoa_r+0x928>
 8015f4c:	2200      	movs	r2, #0
 8015f4e:	4b66      	ldr	r3, [pc, #408]	; (80160e8 <_dtoa_r+0x608>)
 8015f50:	ec51 0b17 	vmov	r0, r1, d7
 8015f54:	f7f2 fa88 	bl	8008468 <__aeabi_dmul>
 8015f58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015f5c:	f7f2 fd0a 	bl	8008974 <__aeabi_dcmpge>
 8015f60:	464f      	mov	r7, r9
 8015f62:	464e      	mov	r6, r9
 8015f64:	2800      	cmp	r0, #0
 8015f66:	f040 8234 	bne.w	80163d2 <_dtoa_r+0x8f2>
 8015f6a:	2331      	movs	r3, #49	; 0x31
 8015f6c:	f10b 0501 	add.w	r5, fp, #1
 8015f70:	f88b 3000 	strb.w	r3, [fp]
 8015f74:	f10a 0a01 	add.w	sl, sl, #1
 8015f78:	e22f      	b.n	80163da <_dtoa_r+0x8fa>
 8015f7a:	07f2      	lsls	r2, r6, #31
 8015f7c:	d505      	bpl.n	8015f8a <_dtoa_r+0x4aa>
 8015f7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015f82:	f7f2 fa71 	bl	8008468 <__aeabi_dmul>
 8015f86:	3501      	adds	r5, #1
 8015f88:	2301      	movs	r3, #1
 8015f8a:	1076      	asrs	r6, r6, #1
 8015f8c:	3708      	adds	r7, #8
 8015f8e:	e772      	b.n	8015e76 <_dtoa_r+0x396>
 8015f90:	2502      	movs	r5, #2
 8015f92:	e774      	b.n	8015e7e <_dtoa_r+0x39e>
 8015f94:	f8cd a020 	str.w	sl, [sp, #32]
 8015f98:	464f      	mov	r7, r9
 8015f9a:	e791      	b.n	8015ec0 <_dtoa_r+0x3e0>
 8015f9c:	4b4d      	ldr	r3, [pc, #308]	; (80160d4 <_dtoa_r+0x5f4>)
 8015f9e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015fa2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8015fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015fa8:	2b00      	cmp	r3, #0
 8015faa:	d047      	beq.n	801603c <_dtoa_r+0x55c>
 8015fac:	4602      	mov	r2, r0
 8015fae:	460b      	mov	r3, r1
 8015fb0:	2000      	movs	r0, #0
 8015fb2:	494e      	ldr	r1, [pc, #312]	; (80160ec <_dtoa_r+0x60c>)
 8015fb4:	f7f2 fb82 	bl	80086bc <__aeabi_ddiv>
 8015fb8:	462a      	mov	r2, r5
 8015fba:	4633      	mov	r3, r6
 8015fbc:	f7f2 f89c 	bl	80080f8 <__aeabi_dsub>
 8015fc0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015fc4:	465d      	mov	r5, fp
 8015fc6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015fca:	f7f2 fcfd 	bl	80089c8 <__aeabi_d2iz>
 8015fce:	4606      	mov	r6, r0
 8015fd0:	f7f2 f9e0 	bl	8008394 <__aeabi_i2d>
 8015fd4:	4602      	mov	r2, r0
 8015fd6:	460b      	mov	r3, r1
 8015fd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015fdc:	f7f2 f88c 	bl	80080f8 <__aeabi_dsub>
 8015fe0:	3630      	adds	r6, #48	; 0x30
 8015fe2:	f805 6b01 	strb.w	r6, [r5], #1
 8015fe6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015fea:	e9cd 0100 	strd	r0, r1, [sp]
 8015fee:	f7f2 fcad 	bl	800894c <__aeabi_dcmplt>
 8015ff2:	2800      	cmp	r0, #0
 8015ff4:	d163      	bne.n	80160be <_dtoa_r+0x5de>
 8015ff6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015ffa:	2000      	movs	r0, #0
 8015ffc:	4937      	ldr	r1, [pc, #220]	; (80160dc <_dtoa_r+0x5fc>)
 8015ffe:	f7f2 f87b 	bl	80080f8 <__aeabi_dsub>
 8016002:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016006:	f7f2 fca1 	bl	800894c <__aeabi_dcmplt>
 801600a:	2800      	cmp	r0, #0
 801600c:	f040 80b7 	bne.w	801617e <_dtoa_r+0x69e>
 8016010:	eba5 030b 	sub.w	r3, r5, fp
 8016014:	429f      	cmp	r7, r3
 8016016:	f77f af7c 	ble.w	8015f12 <_dtoa_r+0x432>
 801601a:	2200      	movs	r2, #0
 801601c:	4b30      	ldr	r3, [pc, #192]	; (80160e0 <_dtoa_r+0x600>)
 801601e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8016022:	f7f2 fa21 	bl	8008468 <__aeabi_dmul>
 8016026:	2200      	movs	r2, #0
 8016028:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801602c:	4b2c      	ldr	r3, [pc, #176]	; (80160e0 <_dtoa_r+0x600>)
 801602e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016032:	f7f2 fa19 	bl	8008468 <__aeabi_dmul>
 8016036:	e9cd 0100 	strd	r0, r1, [sp]
 801603a:	e7c4      	b.n	8015fc6 <_dtoa_r+0x4e6>
 801603c:	462a      	mov	r2, r5
 801603e:	4633      	mov	r3, r6
 8016040:	f7f2 fa12 	bl	8008468 <__aeabi_dmul>
 8016044:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016048:	eb0b 0507 	add.w	r5, fp, r7
 801604c:	465e      	mov	r6, fp
 801604e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016052:	f7f2 fcb9 	bl	80089c8 <__aeabi_d2iz>
 8016056:	4607      	mov	r7, r0
 8016058:	f7f2 f99c 	bl	8008394 <__aeabi_i2d>
 801605c:	3730      	adds	r7, #48	; 0x30
 801605e:	4602      	mov	r2, r0
 8016060:	460b      	mov	r3, r1
 8016062:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016066:	f7f2 f847 	bl	80080f8 <__aeabi_dsub>
 801606a:	f806 7b01 	strb.w	r7, [r6], #1
 801606e:	42ae      	cmp	r6, r5
 8016070:	e9cd 0100 	strd	r0, r1, [sp]
 8016074:	f04f 0200 	mov.w	r2, #0
 8016078:	d126      	bne.n	80160c8 <_dtoa_r+0x5e8>
 801607a:	4b1c      	ldr	r3, [pc, #112]	; (80160ec <_dtoa_r+0x60c>)
 801607c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8016080:	f7f2 f83c 	bl	80080fc <__adddf3>
 8016084:	4602      	mov	r2, r0
 8016086:	460b      	mov	r3, r1
 8016088:	e9dd 0100 	ldrd	r0, r1, [sp]
 801608c:	f7f2 fc7c 	bl	8008988 <__aeabi_dcmpgt>
 8016090:	2800      	cmp	r0, #0
 8016092:	d174      	bne.n	801617e <_dtoa_r+0x69e>
 8016094:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016098:	2000      	movs	r0, #0
 801609a:	4914      	ldr	r1, [pc, #80]	; (80160ec <_dtoa_r+0x60c>)
 801609c:	f7f2 f82c 	bl	80080f8 <__aeabi_dsub>
 80160a0:	4602      	mov	r2, r0
 80160a2:	460b      	mov	r3, r1
 80160a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80160a8:	f7f2 fc50 	bl	800894c <__aeabi_dcmplt>
 80160ac:	2800      	cmp	r0, #0
 80160ae:	f43f af30 	beq.w	8015f12 <_dtoa_r+0x432>
 80160b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80160b6:	2b30      	cmp	r3, #48	; 0x30
 80160b8:	f105 32ff 	add.w	r2, r5, #4294967295
 80160bc:	d002      	beq.n	80160c4 <_dtoa_r+0x5e4>
 80160be:	f8dd a020 	ldr.w	sl, [sp, #32]
 80160c2:	e04a      	b.n	801615a <_dtoa_r+0x67a>
 80160c4:	4615      	mov	r5, r2
 80160c6:	e7f4      	b.n	80160b2 <_dtoa_r+0x5d2>
 80160c8:	4b05      	ldr	r3, [pc, #20]	; (80160e0 <_dtoa_r+0x600>)
 80160ca:	f7f2 f9cd 	bl	8008468 <__aeabi_dmul>
 80160ce:	e9cd 0100 	strd	r0, r1, [sp]
 80160d2:	e7bc      	b.n	801604e <_dtoa_r+0x56e>
 80160d4:	08018f70 	.word	0x08018f70
 80160d8:	08018f48 	.word	0x08018f48
 80160dc:	3ff00000 	.word	0x3ff00000
 80160e0:	40240000 	.word	0x40240000
 80160e4:	401c0000 	.word	0x401c0000
 80160e8:	40140000 	.word	0x40140000
 80160ec:	3fe00000 	.word	0x3fe00000
 80160f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80160f4:	465d      	mov	r5, fp
 80160f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80160fa:	4630      	mov	r0, r6
 80160fc:	4639      	mov	r1, r7
 80160fe:	f7f2 fadd 	bl	80086bc <__aeabi_ddiv>
 8016102:	f7f2 fc61 	bl	80089c8 <__aeabi_d2iz>
 8016106:	4680      	mov	r8, r0
 8016108:	f7f2 f944 	bl	8008394 <__aeabi_i2d>
 801610c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016110:	f7f2 f9aa 	bl	8008468 <__aeabi_dmul>
 8016114:	4602      	mov	r2, r0
 8016116:	460b      	mov	r3, r1
 8016118:	4630      	mov	r0, r6
 801611a:	4639      	mov	r1, r7
 801611c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8016120:	f7f1 ffea 	bl	80080f8 <__aeabi_dsub>
 8016124:	f805 6b01 	strb.w	r6, [r5], #1
 8016128:	eba5 060b 	sub.w	r6, r5, fp
 801612c:	45b1      	cmp	r9, r6
 801612e:	4602      	mov	r2, r0
 8016130:	460b      	mov	r3, r1
 8016132:	d139      	bne.n	80161a8 <_dtoa_r+0x6c8>
 8016134:	f7f1 ffe2 	bl	80080fc <__adddf3>
 8016138:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801613c:	4606      	mov	r6, r0
 801613e:	460f      	mov	r7, r1
 8016140:	f7f2 fc22 	bl	8008988 <__aeabi_dcmpgt>
 8016144:	b9c8      	cbnz	r0, 801617a <_dtoa_r+0x69a>
 8016146:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801614a:	4630      	mov	r0, r6
 801614c:	4639      	mov	r1, r7
 801614e:	f7f2 fbf3 	bl	8008938 <__aeabi_dcmpeq>
 8016152:	b110      	cbz	r0, 801615a <_dtoa_r+0x67a>
 8016154:	f018 0f01 	tst.w	r8, #1
 8016158:	d10f      	bne.n	801617a <_dtoa_r+0x69a>
 801615a:	9904      	ldr	r1, [sp, #16]
 801615c:	4620      	mov	r0, r4
 801615e:	f001 f819 	bl	8017194 <_Bfree>
 8016162:	2300      	movs	r3, #0
 8016164:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016166:	702b      	strb	r3, [r5, #0]
 8016168:	f10a 0301 	add.w	r3, sl, #1
 801616c:	6013      	str	r3, [r2, #0]
 801616e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016170:	2b00      	cmp	r3, #0
 8016172:	f000 8241 	beq.w	80165f8 <_dtoa_r+0xb18>
 8016176:	601d      	str	r5, [r3, #0]
 8016178:	e23e      	b.n	80165f8 <_dtoa_r+0xb18>
 801617a:	f8cd a020 	str.w	sl, [sp, #32]
 801617e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8016182:	2a39      	cmp	r2, #57	; 0x39
 8016184:	f105 33ff 	add.w	r3, r5, #4294967295
 8016188:	d108      	bne.n	801619c <_dtoa_r+0x6bc>
 801618a:	459b      	cmp	fp, r3
 801618c:	d10a      	bne.n	80161a4 <_dtoa_r+0x6c4>
 801618e:	9b08      	ldr	r3, [sp, #32]
 8016190:	3301      	adds	r3, #1
 8016192:	9308      	str	r3, [sp, #32]
 8016194:	2330      	movs	r3, #48	; 0x30
 8016196:	f88b 3000 	strb.w	r3, [fp]
 801619a:	465b      	mov	r3, fp
 801619c:	781a      	ldrb	r2, [r3, #0]
 801619e:	3201      	adds	r2, #1
 80161a0:	701a      	strb	r2, [r3, #0]
 80161a2:	e78c      	b.n	80160be <_dtoa_r+0x5de>
 80161a4:	461d      	mov	r5, r3
 80161a6:	e7ea      	b.n	801617e <_dtoa_r+0x69e>
 80161a8:	2200      	movs	r2, #0
 80161aa:	4b9b      	ldr	r3, [pc, #620]	; (8016418 <_dtoa_r+0x938>)
 80161ac:	f7f2 f95c 	bl	8008468 <__aeabi_dmul>
 80161b0:	2200      	movs	r2, #0
 80161b2:	2300      	movs	r3, #0
 80161b4:	4606      	mov	r6, r0
 80161b6:	460f      	mov	r7, r1
 80161b8:	f7f2 fbbe 	bl	8008938 <__aeabi_dcmpeq>
 80161bc:	2800      	cmp	r0, #0
 80161be:	d09a      	beq.n	80160f6 <_dtoa_r+0x616>
 80161c0:	e7cb      	b.n	801615a <_dtoa_r+0x67a>
 80161c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80161c4:	2a00      	cmp	r2, #0
 80161c6:	f000 808b 	beq.w	80162e0 <_dtoa_r+0x800>
 80161ca:	9a06      	ldr	r2, [sp, #24]
 80161cc:	2a01      	cmp	r2, #1
 80161ce:	dc6e      	bgt.n	80162ae <_dtoa_r+0x7ce>
 80161d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80161d2:	2a00      	cmp	r2, #0
 80161d4:	d067      	beq.n	80162a6 <_dtoa_r+0x7c6>
 80161d6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80161da:	9f07      	ldr	r7, [sp, #28]
 80161dc:	9d05      	ldr	r5, [sp, #20]
 80161de:	9a05      	ldr	r2, [sp, #20]
 80161e0:	2101      	movs	r1, #1
 80161e2:	441a      	add	r2, r3
 80161e4:	4620      	mov	r0, r4
 80161e6:	9205      	str	r2, [sp, #20]
 80161e8:	4498      	add	r8, r3
 80161ea:	f001 f8b1 	bl	8017350 <__i2b>
 80161ee:	4606      	mov	r6, r0
 80161f0:	2d00      	cmp	r5, #0
 80161f2:	dd0c      	ble.n	801620e <_dtoa_r+0x72e>
 80161f4:	f1b8 0f00 	cmp.w	r8, #0
 80161f8:	dd09      	ble.n	801620e <_dtoa_r+0x72e>
 80161fa:	4545      	cmp	r5, r8
 80161fc:	9a05      	ldr	r2, [sp, #20]
 80161fe:	462b      	mov	r3, r5
 8016200:	bfa8      	it	ge
 8016202:	4643      	movge	r3, r8
 8016204:	1ad2      	subs	r2, r2, r3
 8016206:	9205      	str	r2, [sp, #20]
 8016208:	1aed      	subs	r5, r5, r3
 801620a:	eba8 0803 	sub.w	r8, r8, r3
 801620e:	9b07      	ldr	r3, [sp, #28]
 8016210:	b1eb      	cbz	r3, 801624e <_dtoa_r+0x76e>
 8016212:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016214:	2b00      	cmp	r3, #0
 8016216:	d067      	beq.n	80162e8 <_dtoa_r+0x808>
 8016218:	b18f      	cbz	r7, 801623e <_dtoa_r+0x75e>
 801621a:	4631      	mov	r1, r6
 801621c:	463a      	mov	r2, r7
 801621e:	4620      	mov	r0, r4
 8016220:	f001 f936 	bl	8017490 <__pow5mult>
 8016224:	9a04      	ldr	r2, [sp, #16]
 8016226:	4601      	mov	r1, r0
 8016228:	4606      	mov	r6, r0
 801622a:	4620      	mov	r0, r4
 801622c:	f001 f899 	bl	8017362 <__multiply>
 8016230:	9904      	ldr	r1, [sp, #16]
 8016232:	9008      	str	r0, [sp, #32]
 8016234:	4620      	mov	r0, r4
 8016236:	f000 ffad 	bl	8017194 <_Bfree>
 801623a:	9b08      	ldr	r3, [sp, #32]
 801623c:	9304      	str	r3, [sp, #16]
 801623e:	9b07      	ldr	r3, [sp, #28]
 8016240:	1bda      	subs	r2, r3, r7
 8016242:	d004      	beq.n	801624e <_dtoa_r+0x76e>
 8016244:	9904      	ldr	r1, [sp, #16]
 8016246:	4620      	mov	r0, r4
 8016248:	f001 f922 	bl	8017490 <__pow5mult>
 801624c:	9004      	str	r0, [sp, #16]
 801624e:	2101      	movs	r1, #1
 8016250:	4620      	mov	r0, r4
 8016252:	f001 f87d 	bl	8017350 <__i2b>
 8016256:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016258:	4607      	mov	r7, r0
 801625a:	2b00      	cmp	r3, #0
 801625c:	f000 81d0 	beq.w	8016600 <_dtoa_r+0xb20>
 8016260:	461a      	mov	r2, r3
 8016262:	4601      	mov	r1, r0
 8016264:	4620      	mov	r0, r4
 8016266:	f001 f913 	bl	8017490 <__pow5mult>
 801626a:	9b06      	ldr	r3, [sp, #24]
 801626c:	2b01      	cmp	r3, #1
 801626e:	4607      	mov	r7, r0
 8016270:	dc40      	bgt.n	80162f4 <_dtoa_r+0x814>
 8016272:	9b00      	ldr	r3, [sp, #0]
 8016274:	2b00      	cmp	r3, #0
 8016276:	d139      	bne.n	80162ec <_dtoa_r+0x80c>
 8016278:	9b01      	ldr	r3, [sp, #4]
 801627a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801627e:	2b00      	cmp	r3, #0
 8016280:	d136      	bne.n	80162f0 <_dtoa_r+0x810>
 8016282:	9b01      	ldr	r3, [sp, #4]
 8016284:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016288:	0d1b      	lsrs	r3, r3, #20
 801628a:	051b      	lsls	r3, r3, #20
 801628c:	b12b      	cbz	r3, 801629a <_dtoa_r+0x7ba>
 801628e:	9b05      	ldr	r3, [sp, #20]
 8016290:	3301      	adds	r3, #1
 8016292:	9305      	str	r3, [sp, #20]
 8016294:	f108 0801 	add.w	r8, r8, #1
 8016298:	2301      	movs	r3, #1
 801629a:	9307      	str	r3, [sp, #28]
 801629c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801629e:	2b00      	cmp	r3, #0
 80162a0:	d12a      	bne.n	80162f8 <_dtoa_r+0x818>
 80162a2:	2001      	movs	r0, #1
 80162a4:	e030      	b.n	8016308 <_dtoa_r+0x828>
 80162a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80162a8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80162ac:	e795      	b.n	80161da <_dtoa_r+0x6fa>
 80162ae:	9b07      	ldr	r3, [sp, #28]
 80162b0:	f109 37ff 	add.w	r7, r9, #4294967295
 80162b4:	42bb      	cmp	r3, r7
 80162b6:	bfbf      	itttt	lt
 80162b8:	9b07      	ldrlt	r3, [sp, #28]
 80162ba:	9707      	strlt	r7, [sp, #28]
 80162bc:	1afa      	sublt	r2, r7, r3
 80162be:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80162c0:	bfbb      	ittet	lt
 80162c2:	189b      	addlt	r3, r3, r2
 80162c4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80162c6:	1bdf      	subge	r7, r3, r7
 80162c8:	2700      	movlt	r7, #0
 80162ca:	f1b9 0f00 	cmp.w	r9, #0
 80162ce:	bfb5      	itete	lt
 80162d0:	9b05      	ldrlt	r3, [sp, #20]
 80162d2:	9d05      	ldrge	r5, [sp, #20]
 80162d4:	eba3 0509 	sublt.w	r5, r3, r9
 80162d8:	464b      	movge	r3, r9
 80162da:	bfb8      	it	lt
 80162dc:	2300      	movlt	r3, #0
 80162de:	e77e      	b.n	80161de <_dtoa_r+0x6fe>
 80162e0:	9f07      	ldr	r7, [sp, #28]
 80162e2:	9d05      	ldr	r5, [sp, #20]
 80162e4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80162e6:	e783      	b.n	80161f0 <_dtoa_r+0x710>
 80162e8:	9a07      	ldr	r2, [sp, #28]
 80162ea:	e7ab      	b.n	8016244 <_dtoa_r+0x764>
 80162ec:	2300      	movs	r3, #0
 80162ee:	e7d4      	b.n	801629a <_dtoa_r+0x7ba>
 80162f0:	9b00      	ldr	r3, [sp, #0]
 80162f2:	e7d2      	b.n	801629a <_dtoa_r+0x7ba>
 80162f4:	2300      	movs	r3, #0
 80162f6:	9307      	str	r3, [sp, #28]
 80162f8:	693b      	ldr	r3, [r7, #16]
 80162fa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80162fe:	6918      	ldr	r0, [r3, #16]
 8016300:	f000 ffd8 	bl	80172b4 <__hi0bits>
 8016304:	f1c0 0020 	rsb	r0, r0, #32
 8016308:	4440      	add	r0, r8
 801630a:	f010 001f 	ands.w	r0, r0, #31
 801630e:	d047      	beq.n	80163a0 <_dtoa_r+0x8c0>
 8016310:	f1c0 0320 	rsb	r3, r0, #32
 8016314:	2b04      	cmp	r3, #4
 8016316:	dd3b      	ble.n	8016390 <_dtoa_r+0x8b0>
 8016318:	9b05      	ldr	r3, [sp, #20]
 801631a:	f1c0 001c 	rsb	r0, r0, #28
 801631e:	4403      	add	r3, r0
 8016320:	9305      	str	r3, [sp, #20]
 8016322:	4405      	add	r5, r0
 8016324:	4480      	add	r8, r0
 8016326:	9b05      	ldr	r3, [sp, #20]
 8016328:	2b00      	cmp	r3, #0
 801632a:	dd05      	ble.n	8016338 <_dtoa_r+0x858>
 801632c:	461a      	mov	r2, r3
 801632e:	9904      	ldr	r1, [sp, #16]
 8016330:	4620      	mov	r0, r4
 8016332:	f001 f8fb 	bl	801752c <__lshift>
 8016336:	9004      	str	r0, [sp, #16]
 8016338:	f1b8 0f00 	cmp.w	r8, #0
 801633c:	dd05      	ble.n	801634a <_dtoa_r+0x86a>
 801633e:	4639      	mov	r1, r7
 8016340:	4642      	mov	r2, r8
 8016342:	4620      	mov	r0, r4
 8016344:	f001 f8f2 	bl	801752c <__lshift>
 8016348:	4607      	mov	r7, r0
 801634a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801634c:	b353      	cbz	r3, 80163a4 <_dtoa_r+0x8c4>
 801634e:	4639      	mov	r1, r7
 8016350:	9804      	ldr	r0, [sp, #16]
 8016352:	f001 f93f 	bl	80175d4 <__mcmp>
 8016356:	2800      	cmp	r0, #0
 8016358:	da24      	bge.n	80163a4 <_dtoa_r+0x8c4>
 801635a:	2300      	movs	r3, #0
 801635c:	220a      	movs	r2, #10
 801635e:	9904      	ldr	r1, [sp, #16]
 8016360:	4620      	mov	r0, r4
 8016362:	f000 ff2e 	bl	80171c2 <__multadd>
 8016366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016368:	9004      	str	r0, [sp, #16]
 801636a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801636e:	2b00      	cmp	r3, #0
 8016370:	f000 814d 	beq.w	801660e <_dtoa_r+0xb2e>
 8016374:	2300      	movs	r3, #0
 8016376:	4631      	mov	r1, r6
 8016378:	220a      	movs	r2, #10
 801637a:	4620      	mov	r0, r4
 801637c:	f000 ff21 	bl	80171c2 <__multadd>
 8016380:	9b02      	ldr	r3, [sp, #8]
 8016382:	2b00      	cmp	r3, #0
 8016384:	4606      	mov	r6, r0
 8016386:	dc4f      	bgt.n	8016428 <_dtoa_r+0x948>
 8016388:	9b06      	ldr	r3, [sp, #24]
 801638a:	2b02      	cmp	r3, #2
 801638c:	dd4c      	ble.n	8016428 <_dtoa_r+0x948>
 801638e:	e011      	b.n	80163b4 <_dtoa_r+0x8d4>
 8016390:	d0c9      	beq.n	8016326 <_dtoa_r+0x846>
 8016392:	9a05      	ldr	r2, [sp, #20]
 8016394:	331c      	adds	r3, #28
 8016396:	441a      	add	r2, r3
 8016398:	9205      	str	r2, [sp, #20]
 801639a:	441d      	add	r5, r3
 801639c:	4498      	add	r8, r3
 801639e:	e7c2      	b.n	8016326 <_dtoa_r+0x846>
 80163a0:	4603      	mov	r3, r0
 80163a2:	e7f6      	b.n	8016392 <_dtoa_r+0x8b2>
 80163a4:	f1b9 0f00 	cmp.w	r9, #0
 80163a8:	dc38      	bgt.n	801641c <_dtoa_r+0x93c>
 80163aa:	9b06      	ldr	r3, [sp, #24]
 80163ac:	2b02      	cmp	r3, #2
 80163ae:	dd35      	ble.n	801641c <_dtoa_r+0x93c>
 80163b0:	f8cd 9008 	str.w	r9, [sp, #8]
 80163b4:	9b02      	ldr	r3, [sp, #8]
 80163b6:	b963      	cbnz	r3, 80163d2 <_dtoa_r+0x8f2>
 80163b8:	4639      	mov	r1, r7
 80163ba:	2205      	movs	r2, #5
 80163bc:	4620      	mov	r0, r4
 80163be:	f000 ff00 	bl	80171c2 <__multadd>
 80163c2:	4601      	mov	r1, r0
 80163c4:	4607      	mov	r7, r0
 80163c6:	9804      	ldr	r0, [sp, #16]
 80163c8:	f001 f904 	bl	80175d4 <__mcmp>
 80163cc:	2800      	cmp	r0, #0
 80163ce:	f73f adcc 	bgt.w	8015f6a <_dtoa_r+0x48a>
 80163d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80163d4:	465d      	mov	r5, fp
 80163d6:	ea6f 0a03 	mvn.w	sl, r3
 80163da:	f04f 0900 	mov.w	r9, #0
 80163de:	4639      	mov	r1, r7
 80163e0:	4620      	mov	r0, r4
 80163e2:	f000 fed7 	bl	8017194 <_Bfree>
 80163e6:	2e00      	cmp	r6, #0
 80163e8:	f43f aeb7 	beq.w	801615a <_dtoa_r+0x67a>
 80163ec:	f1b9 0f00 	cmp.w	r9, #0
 80163f0:	d005      	beq.n	80163fe <_dtoa_r+0x91e>
 80163f2:	45b1      	cmp	r9, r6
 80163f4:	d003      	beq.n	80163fe <_dtoa_r+0x91e>
 80163f6:	4649      	mov	r1, r9
 80163f8:	4620      	mov	r0, r4
 80163fa:	f000 fecb 	bl	8017194 <_Bfree>
 80163fe:	4631      	mov	r1, r6
 8016400:	4620      	mov	r0, r4
 8016402:	f000 fec7 	bl	8017194 <_Bfree>
 8016406:	e6a8      	b.n	801615a <_dtoa_r+0x67a>
 8016408:	2700      	movs	r7, #0
 801640a:	463e      	mov	r6, r7
 801640c:	e7e1      	b.n	80163d2 <_dtoa_r+0x8f2>
 801640e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8016412:	463e      	mov	r6, r7
 8016414:	e5a9      	b.n	8015f6a <_dtoa_r+0x48a>
 8016416:	bf00      	nop
 8016418:	40240000 	.word	0x40240000
 801641c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801641e:	f8cd 9008 	str.w	r9, [sp, #8]
 8016422:	2b00      	cmp	r3, #0
 8016424:	f000 80fa 	beq.w	801661c <_dtoa_r+0xb3c>
 8016428:	2d00      	cmp	r5, #0
 801642a:	dd05      	ble.n	8016438 <_dtoa_r+0x958>
 801642c:	4631      	mov	r1, r6
 801642e:	462a      	mov	r2, r5
 8016430:	4620      	mov	r0, r4
 8016432:	f001 f87b 	bl	801752c <__lshift>
 8016436:	4606      	mov	r6, r0
 8016438:	9b07      	ldr	r3, [sp, #28]
 801643a:	2b00      	cmp	r3, #0
 801643c:	d04c      	beq.n	80164d8 <_dtoa_r+0x9f8>
 801643e:	6871      	ldr	r1, [r6, #4]
 8016440:	4620      	mov	r0, r4
 8016442:	f000 fe73 	bl	801712c <_Balloc>
 8016446:	6932      	ldr	r2, [r6, #16]
 8016448:	3202      	adds	r2, #2
 801644a:	4605      	mov	r5, r0
 801644c:	0092      	lsls	r2, r2, #2
 801644e:	f106 010c 	add.w	r1, r6, #12
 8016452:	300c      	adds	r0, #12
 8016454:	f7fd fb84 	bl	8013b60 <memcpy>
 8016458:	2201      	movs	r2, #1
 801645a:	4629      	mov	r1, r5
 801645c:	4620      	mov	r0, r4
 801645e:	f001 f865 	bl	801752c <__lshift>
 8016462:	9b00      	ldr	r3, [sp, #0]
 8016464:	f8cd b014 	str.w	fp, [sp, #20]
 8016468:	f003 0301 	and.w	r3, r3, #1
 801646c:	46b1      	mov	r9, r6
 801646e:	9307      	str	r3, [sp, #28]
 8016470:	4606      	mov	r6, r0
 8016472:	4639      	mov	r1, r7
 8016474:	9804      	ldr	r0, [sp, #16]
 8016476:	f7ff faa5 	bl	80159c4 <quorem>
 801647a:	4649      	mov	r1, r9
 801647c:	4605      	mov	r5, r0
 801647e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016482:	9804      	ldr	r0, [sp, #16]
 8016484:	f001 f8a6 	bl	80175d4 <__mcmp>
 8016488:	4632      	mov	r2, r6
 801648a:	9000      	str	r0, [sp, #0]
 801648c:	4639      	mov	r1, r7
 801648e:	4620      	mov	r0, r4
 8016490:	f001 f8ba 	bl	8017608 <__mdiff>
 8016494:	68c3      	ldr	r3, [r0, #12]
 8016496:	4602      	mov	r2, r0
 8016498:	bb03      	cbnz	r3, 80164dc <_dtoa_r+0x9fc>
 801649a:	4601      	mov	r1, r0
 801649c:	9008      	str	r0, [sp, #32]
 801649e:	9804      	ldr	r0, [sp, #16]
 80164a0:	f001 f898 	bl	80175d4 <__mcmp>
 80164a4:	9a08      	ldr	r2, [sp, #32]
 80164a6:	4603      	mov	r3, r0
 80164a8:	4611      	mov	r1, r2
 80164aa:	4620      	mov	r0, r4
 80164ac:	9308      	str	r3, [sp, #32]
 80164ae:	f000 fe71 	bl	8017194 <_Bfree>
 80164b2:	9b08      	ldr	r3, [sp, #32]
 80164b4:	b9a3      	cbnz	r3, 80164e0 <_dtoa_r+0xa00>
 80164b6:	9a06      	ldr	r2, [sp, #24]
 80164b8:	b992      	cbnz	r2, 80164e0 <_dtoa_r+0xa00>
 80164ba:	9a07      	ldr	r2, [sp, #28]
 80164bc:	b982      	cbnz	r2, 80164e0 <_dtoa_r+0xa00>
 80164be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80164c2:	d029      	beq.n	8016518 <_dtoa_r+0xa38>
 80164c4:	9b00      	ldr	r3, [sp, #0]
 80164c6:	2b00      	cmp	r3, #0
 80164c8:	dd01      	ble.n	80164ce <_dtoa_r+0x9ee>
 80164ca:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80164ce:	9b05      	ldr	r3, [sp, #20]
 80164d0:	1c5d      	adds	r5, r3, #1
 80164d2:	f883 8000 	strb.w	r8, [r3]
 80164d6:	e782      	b.n	80163de <_dtoa_r+0x8fe>
 80164d8:	4630      	mov	r0, r6
 80164da:	e7c2      	b.n	8016462 <_dtoa_r+0x982>
 80164dc:	2301      	movs	r3, #1
 80164de:	e7e3      	b.n	80164a8 <_dtoa_r+0x9c8>
 80164e0:	9a00      	ldr	r2, [sp, #0]
 80164e2:	2a00      	cmp	r2, #0
 80164e4:	db04      	blt.n	80164f0 <_dtoa_r+0xa10>
 80164e6:	d125      	bne.n	8016534 <_dtoa_r+0xa54>
 80164e8:	9a06      	ldr	r2, [sp, #24]
 80164ea:	bb1a      	cbnz	r2, 8016534 <_dtoa_r+0xa54>
 80164ec:	9a07      	ldr	r2, [sp, #28]
 80164ee:	bb0a      	cbnz	r2, 8016534 <_dtoa_r+0xa54>
 80164f0:	2b00      	cmp	r3, #0
 80164f2:	ddec      	ble.n	80164ce <_dtoa_r+0x9ee>
 80164f4:	2201      	movs	r2, #1
 80164f6:	9904      	ldr	r1, [sp, #16]
 80164f8:	4620      	mov	r0, r4
 80164fa:	f001 f817 	bl	801752c <__lshift>
 80164fe:	4639      	mov	r1, r7
 8016500:	9004      	str	r0, [sp, #16]
 8016502:	f001 f867 	bl	80175d4 <__mcmp>
 8016506:	2800      	cmp	r0, #0
 8016508:	dc03      	bgt.n	8016512 <_dtoa_r+0xa32>
 801650a:	d1e0      	bne.n	80164ce <_dtoa_r+0x9ee>
 801650c:	f018 0f01 	tst.w	r8, #1
 8016510:	d0dd      	beq.n	80164ce <_dtoa_r+0x9ee>
 8016512:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016516:	d1d8      	bne.n	80164ca <_dtoa_r+0x9ea>
 8016518:	9b05      	ldr	r3, [sp, #20]
 801651a:	9a05      	ldr	r2, [sp, #20]
 801651c:	1c5d      	adds	r5, r3, #1
 801651e:	2339      	movs	r3, #57	; 0x39
 8016520:	7013      	strb	r3, [r2, #0]
 8016522:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016526:	2b39      	cmp	r3, #57	; 0x39
 8016528:	f105 32ff 	add.w	r2, r5, #4294967295
 801652c:	d04f      	beq.n	80165ce <_dtoa_r+0xaee>
 801652e:	3301      	adds	r3, #1
 8016530:	7013      	strb	r3, [r2, #0]
 8016532:	e754      	b.n	80163de <_dtoa_r+0x8fe>
 8016534:	9a05      	ldr	r2, [sp, #20]
 8016536:	2b00      	cmp	r3, #0
 8016538:	f102 0501 	add.w	r5, r2, #1
 801653c:	dd06      	ble.n	801654c <_dtoa_r+0xa6c>
 801653e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016542:	d0e9      	beq.n	8016518 <_dtoa_r+0xa38>
 8016544:	f108 0801 	add.w	r8, r8, #1
 8016548:	9b05      	ldr	r3, [sp, #20]
 801654a:	e7c2      	b.n	80164d2 <_dtoa_r+0x9f2>
 801654c:	9a02      	ldr	r2, [sp, #8]
 801654e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8016552:	eba5 030b 	sub.w	r3, r5, fp
 8016556:	4293      	cmp	r3, r2
 8016558:	d021      	beq.n	801659e <_dtoa_r+0xabe>
 801655a:	2300      	movs	r3, #0
 801655c:	220a      	movs	r2, #10
 801655e:	9904      	ldr	r1, [sp, #16]
 8016560:	4620      	mov	r0, r4
 8016562:	f000 fe2e 	bl	80171c2 <__multadd>
 8016566:	45b1      	cmp	r9, r6
 8016568:	9004      	str	r0, [sp, #16]
 801656a:	f04f 0300 	mov.w	r3, #0
 801656e:	f04f 020a 	mov.w	r2, #10
 8016572:	4649      	mov	r1, r9
 8016574:	4620      	mov	r0, r4
 8016576:	d105      	bne.n	8016584 <_dtoa_r+0xaa4>
 8016578:	f000 fe23 	bl	80171c2 <__multadd>
 801657c:	4681      	mov	r9, r0
 801657e:	4606      	mov	r6, r0
 8016580:	9505      	str	r5, [sp, #20]
 8016582:	e776      	b.n	8016472 <_dtoa_r+0x992>
 8016584:	f000 fe1d 	bl	80171c2 <__multadd>
 8016588:	4631      	mov	r1, r6
 801658a:	4681      	mov	r9, r0
 801658c:	2300      	movs	r3, #0
 801658e:	220a      	movs	r2, #10
 8016590:	4620      	mov	r0, r4
 8016592:	f000 fe16 	bl	80171c2 <__multadd>
 8016596:	4606      	mov	r6, r0
 8016598:	e7f2      	b.n	8016580 <_dtoa_r+0xaa0>
 801659a:	f04f 0900 	mov.w	r9, #0
 801659e:	2201      	movs	r2, #1
 80165a0:	9904      	ldr	r1, [sp, #16]
 80165a2:	4620      	mov	r0, r4
 80165a4:	f000 ffc2 	bl	801752c <__lshift>
 80165a8:	4639      	mov	r1, r7
 80165aa:	9004      	str	r0, [sp, #16]
 80165ac:	f001 f812 	bl	80175d4 <__mcmp>
 80165b0:	2800      	cmp	r0, #0
 80165b2:	dcb6      	bgt.n	8016522 <_dtoa_r+0xa42>
 80165b4:	d102      	bne.n	80165bc <_dtoa_r+0xadc>
 80165b6:	f018 0f01 	tst.w	r8, #1
 80165ba:	d1b2      	bne.n	8016522 <_dtoa_r+0xa42>
 80165bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80165c0:	2b30      	cmp	r3, #48	; 0x30
 80165c2:	f105 32ff 	add.w	r2, r5, #4294967295
 80165c6:	f47f af0a 	bne.w	80163de <_dtoa_r+0x8fe>
 80165ca:	4615      	mov	r5, r2
 80165cc:	e7f6      	b.n	80165bc <_dtoa_r+0xadc>
 80165ce:	4593      	cmp	fp, r2
 80165d0:	d105      	bne.n	80165de <_dtoa_r+0xafe>
 80165d2:	2331      	movs	r3, #49	; 0x31
 80165d4:	f10a 0a01 	add.w	sl, sl, #1
 80165d8:	f88b 3000 	strb.w	r3, [fp]
 80165dc:	e6ff      	b.n	80163de <_dtoa_r+0x8fe>
 80165de:	4615      	mov	r5, r2
 80165e0:	e79f      	b.n	8016522 <_dtoa_r+0xa42>
 80165e2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8016648 <_dtoa_r+0xb68>
 80165e6:	e007      	b.n	80165f8 <_dtoa_r+0xb18>
 80165e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80165ea:	f8df b060 	ldr.w	fp, [pc, #96]	; 801664c <_dtoa_r+0xb6c>
 80165ee:	b11b      	cbz	r3, 80165f8 <_dtoa_r+0xb18>
 80165f0:	f10b 0308 	add.w	r3, fp, #8
 80165f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80165f6:	6013      	str	r3, [r2, #0]
 80165f8:	4658      	mov	r0, fp
 80165fa:	b017      	add	sp, #92	; 0x5c
 80165fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016600:	9b06      	ldr	r3, [sp, #24]
 8016602:	2b01      	cmp	r3, #1
 8016604:	f77f ae35 	ble.w	8016272 <_dtoa_r+0x792>
 8016608:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801660a:	9307      	str	r3, [sp, #28]
 801660c:	e649      	b.n	80162a2 <_dtoa_r+0x7c2>
 801660e:	9b02      	ldr	r3, [sp, #8]
 8016610:	2b00      	cmp	r3, #0
 8016612:	dc03      	bgt.n	801661c <_dtoa_r+0xb3c>
 8016614:	9b06      	ldr	r3, [sp, #24]
 8016616:	2b02      	cmp	r3, #2
 8016618:	f73f aecc 	bgt.w	80163b4 <_dtoa_r+0x8d4>
 801661c:	465d      	mov	r5, fp
 801661e:	4639      	mov	r1, r7
 8016620:	9804      	ldr	r0, [sp, #16]
 8016622:	f7ff f9cf 	bl	80159c4 <quorem>
 8016626:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801662a:	f805 8b01 	strb.w	r8, [r5], #1
 801662e:	9a02      	ldr	r2, [sp, #8]
 8016630:	eba5 030b 	sub.w	r3, r5, fp
 8016634:	429a      	cmp	r2, r3
 8016636:	ddb0      	ble.n	801659a <_dtoa_r+0xaba>
 8016638:	2300      	movs	r3, #0
 801663a:	220a      	movs	r2, #10
 801663c:	9904      	ldr	r1, [sp, #16]
 801663e:	4620      	mov	r0, r4
 8016640:	f000 fdbf 	bl	80171c2 <__multadd>
 8016644:	9004      	str	r0, [sp, #16]
 8016646:	e7ea      	b.n	801661e <_dtoa_r+0xb3e>
 8016648:	0801906b 	.word	0x0801906b
 801664c:	08018ec8 	.word	0x08018ec8

08016650 <__sflush_r>:
 8016650:	898a      	ldrh	r2, [r1, #12]
 8016652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016656:	4605      	mov	r5, r0
 8016658:	0710      	lsls	r0, r2, #28
 801665a:	460c      	mov	r4, r1
 801665c:	d458      	bmi.n	8016710 <__sflush_r+0xc0>
 801665e:	684b      	ldr	r3, [r1, #4]
 8016660:	2b00      	cmp	r3, #0
 8016662:	dc05      	bgt.n	8016670 <__sflush_r+0x20>
 8016664:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016666:	2b00      	cmp	r3, #0
 8016668:	dc02      	bgt.n	8016670 <__sflush_r+0x20>
 801666a:	2000      	movs	r0, #0
 801666c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016670:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016672:	2e00      	cmp	r6, #0
 8016674:	d0f9      	beq.n	801666a <__sflush_r+0x1a>
 8016676:	2300      	movs	r3, #0
 8016678:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801667c:	682f      	ldr	r7, [r5, #0]
 801667e:	6a21      	ldr	r1, [r4, #32]
 8016680:	602b      	str	r3, [r5, #0]
 8016682:	d032      	beq.n	80166ea <__sflush_r+0x9a>
 8016684:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016686:	89a3      	ldrh	r3, [r4, #12]
 8016688:	075a      	lsls	r2, r3, #29
 801668a:	d505      	bpl.n	8016698 <__sflush_r+0x48>
 801668c:	6863      	ldr	r3, [r4, #4]
 801668e:	1ac0      	subs	r0, r0, r3
 8016690:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016692:	b10b      	cbz	r3, 8016698 <__sflush_r+0x48>
 8016694:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016696:	1ac0      	subs	r0, r0, r3
 8016698:	2300      	movs	r3, #0
 801669a:	4602      	mov	r2, r0
 801669c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801669e:	6a21      	ldr	r1, [r4, #32]
 80166a0:	4628      	mov	r0, r5
 80166a2:	47b0      	blx	r6
 80166a4:	1c43      	adds	r3, r0, #1
 80166a6:	89a3      	ldrh	r3, [r4, #12]
 80166a8:	d106      	bne.n	80166b8 <__sflush_r+0x68>
 80166aa:	6829      	ldr	r1, [r5, #0]
 80166ac:	291d      	cmp	r1, #29
 80166ae:	d848      	bhi.n	8016742 <__sflush_r+0xf2>
 80166b0:	4a29      	ldr	r2, [pc, #164]	; (8016758 <__sflush_r+0x108>)
 80166b2:	40ca      	lsrs	r2, r1
 80166b4:	07d6      	lsls	r6, r2, #31
 80166b6:	d544      	bpl.n	8016742 <__sflush_r+0xf2>
 80166b8:	2200      	movs	r2, #0
 80166ba:	6062      	str	r2, [r4, #4]
 80166bc:	04d9      	lsls	r1, r3, #19
 80166be:	6922      	ldr	r2, [r4, #16]
 80166c0:	6022      	str	r2, [r4, #0]
 80166c2:	d504      	bpl.n	80166ce <__sflush_r+0x7e>
 80166c4:	1c42      	adds	r2, r0, #1
 80166c6:	d101      	bne.n	80166cc <__sflush_r+0x7c>
 80166c8:	682b      	ldr	r3, [r5, #0]
 80166ca:	b903      	cbnz	r3, 80166ce <__sflush_r+0x7e>
 80166cc:	6560      	str	r0, [r4, #84]	; 0x54
 80166ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80166d0:	602f      	str	r7, [r5, #0]
 80166d2:	2900      	cmp	r1, #0
 80166d4:	d0c9      	beq.n	801666a <__sflush_r+0x1a>
 80166d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80166da:	4299      	cmp	r1, r3
 80166dc:	d002      	beq.n	80166e4 <__sflush_r+0x94>
 80166de:	4628      	mov	r0, r5
 80166e0:	f001 f932 	bl	8017948 <_free_r>
 80166e4:	2000      	movs	r0, #0
 80166e6:	6360      	str	r0, [r4, #52]	; 0x34
 80166e8:	e7c0      	b.n	801666c <__sflush_r+0x1c>
 80166ea:	2301      	movs	r3, #1
 80166ec:	4628      	mov	r0, r5
 80166ee:	47b0      	blx	r6
 80166f0:	1c41      	adds	r1, r0, #1
 80166f2:	d1c8      	bne.n	8016686 <__sflush_r+0x36>
 80166f4:	682b      	ldr	r3, [r5, #0]
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	d0c5      	beq.n	8016686 <__sflush_r+0x36>
 80166fa:	2b1d      	cmp	r3, #29
 80166fc:	d001      	beq.n	8016702 <__sflush_r+0xb2>
 80166fe:	2b16      	cmp	r3, #22
 8016700:	d101      	bne.n	8016706 <__sflush_r+0xb6>
 8016702:	602f      	str	r7, [r5, #0]
 8016704:	e7b1      	b.n	801666a <__sflush_r+0x1a>
 8016706:	89a3      	ldrh	r3, [r4, #12]
 8016708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801670c:	81a3      	strh	r3, [r4, #12]
 801670e:	e7ad      	b.n	801666c <__sflush_r+0x1c>
 8016710:	690f      	ldr	r7, [r1, #16]
 8016712:	2f00      	cmp	r7, #0
 8016714:	d0a9      	beq.n	801666a <__sflush_r+0x1a>
 8016716:	0793      	lsls	r3, r2, #30
 8016718:	680e      	ldr	r6, [r1, #0]
 801671a:	bf08      	it	eq
 801671c:	694b      	ldreq	r3, [r1, #20]
 801671e:	600f      	str	r7, [r1, #0]
 8016720:	bf18      	it	ne
 8016722:	2300      	movne	r3, #0
 8016724:	eba6 0807 	sub.w	r8, r6, r7
 8016728:	608b      	str	r3, [r1, #8]
 801672a:	f1b8 0f00 	cmp.w	r8, #0
 801672e:	dd9c      	ble.n	801666a <__sflush_r+0x1a>
 8016730:	4643      	mov	r3, r8
 8016732:	463a      	mov	r2, r7
 8016734:	6a21      	ldr	r1, [r4, #32]
 8016736:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016738:	4628      	mov	r0, r5
 801673a:	47b0      	blx	r6
 801673c:	2800      	cmp	r0, #0
 801673e:	dc06      	bgt.n	801674e <__sflush_r+0xfe>
 8016740:	89a3      	ldrh	r3, [r4, #12]
 8016742:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016746:	81a3      	strh	r3, [r4, #12]
 8016748:	f04f 30ff 	mov.w	r0, #4294967295
 801674c:	e78e      	b.n	801666c <__sflush_r+0x1c>
 801674e:	4407      	add	r7, r0
 8016750:	eba8 0800 	sub.w	r8, r8, r0
 8016754:	e7e9      	b.n	801672a <__sflush_r+0xda>
 8016756:	bf00      	nop
 8016758:	20400001 	.word	0x20400001

0801675c <_fflush_r>:
 801675c:	b538      	push	{r3, r4, r5, lr}
 801675e:	690b      	ldr	r3, [r1, #16]
 8016760:	4605      	mov	r5, r0
 8016762:	460c      	mov	r4, r1
 8016764:	b1db      	cbz	r3, 801679e <_fflush_r+0x42>
 8016766:	b118      	cbz	r0, 8016770 <_fflush_r+0x14>
 8016768:	6983      	ldr	r3, [r0, #24]
 801676a:	b90b      	cbnz	r3, 8016770 <_fflush_r+0x14>
 801676c:	f000 f872 	bl	8016854 <__sinit>
 8016770:	4b0c      	ldr	r3, [pc, #48]	; (80167a4 <_fflush_r+0x48>)
 8016772:	429c      	cmp	r4, r3
 8016774:	d109      	bne.n	801678a <_fflush_r+0x2e>
 8016776:	686c      	ldr	r4, [r5, #4]
 8016778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801677c:	b17b      	cbz	r3, 801679e <_fflush_r+0x42>
 801677e:	4621      	mov	r1, r4
 8016780:	4628      	mov	r0, r5
 8016782:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016786:	f7ff bf63 	b.w	8016650 <__sflush_r>
 801678a:	4b07      	ldr	r3, [pc, #28]	; (80167a8 <_fflush_r+0x4c>)
 801678c:	429c      	cmp	r4, r3
 801678e:	d101      	bne.n	8016794 <_fflush_r+0x38>
 8016790:	68ac      	ldr	r4, [r5, #8]
 8016792:	e7f1      	b.n	8016778 <_fflush_r+0x1c>
 8016794:	4b05      	ldr	r3, [pc, #20]	; (80167ac <_fflush_r+0x50>)
 8016796:	429c      	cmp	r4, r3
 8016798:	bf08      	it	eq
 801679a:	68ec      	ldreq	r4, [r5, #12]
 801679c:	e7ec      	b.n	8016778 <_fflush_r+0x1c>
 801679e:	2000      	movs	r0, #0
 80167a0:	bd38      	pop	{r3, r4, r5, pc}
 80167a2:	bf00      	nop
 80167a4:	08018ef8 	.word	0x08018ef8
 80167a8:	08018f18 	.word	0x08018f18
 80167ac:	08018ed8 	.word	0x08018ed8

080167b0 <fflush>:
 80167b0:	4601      	mov	r1, r0
 80167b2:	b920      	cbnz	r0, 80167be <fflush+0xe>
 80167b4:	4b04      	ldr	r3, [pc, #16]	; (80167c8 <fflush+0x18>)
 80167b6:	4905      	ldr	r1, [pc, #20]	; (80167cc <fflush+0x1c>)
 80167b8:	6818      	ldr	r0, [r3, #0]
 80167ba:	f000 b8d3 	b.w	8016964 <_fwalk_reent>
 80167be:	4b04      	ldr	r3, [pc, #16]	; (80167d0 <fflush+0x20>)
 80167c0:	6818      	ldr	r0, [r3, #0]
 80167c2:	f7ff bfcb 	b.w	801675c <_fflush_r>
 80167c6:	bf00      	nop
 80167c8:	08018e3c 	.word	0x08018e3c
 80167cc:	0801675d 	.word	0x0801675d
 80167d0:	20000024 	.word	0x20000024

080167d4 <std>:
 80167d4:	2300      	movs	r3, #0
 80167d6:	b510      	push	{r4, lr}
 80167d8:	4604      	mov	r4, r0
 80167da:	e9c0 3300 	strd	r3, r3, [r0]
 80167de:	6083      	str	r3, [r0, #8]
 80167e0:	8181      	strh	r1, [r0, #12]
 80167e2:	6643      	str	r3, [r0, #100]	; 0x64
 80167e4:	81c2      	strh	r2, [r0, #14]
 80167e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80167ea:	6183      	str	r3, [r0, #24]
 80167ec:	4619      	mov	r1, r3
 80167ee:	2208      	movs	r2, #8
 80167f0:	305c      	adds	r0, #92	; 0x5c
 80167f2:	f7fd f9c0 	bl	8013b76 <memset>
 80167f6:	4b05      	ldr	r3, [pc, #20]	; (801680c <std+0x38>)
 80167f8:	6263      	str	r3, [r4, #36]	; 0x24
 80167fa:	4b05      	ldr	r3, [pc, #20]	; (8016810 <std+0x3c>)
 80167fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80167fe:	4b05      	ldr	r3, [pc, #20]	; (8016814 <std+0x40>)
 8016800:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016802:	4b05      	ldr	r3, [pc, #20]	; (8016818 <std+0x44>)
 8016804:	6224      	str	r4, [r4, #32]
 8016806:	6323      	str	r3, [r4, #48]	; 0x30
 8016808:	bd10      	pop	{r4, pc}
 801680a:	bf00      	nop
 801680c:	0801870d 	.word	0x0801870d
 8016810:	0801872f 	.word	0x0801872f
 8016814:	08018767 	.word	0x08018767
 8016818:	0801878b 	.word	0x0801878b

0801681c <_cleanup_r>:
 801681c:	4901      	ldr	r1, [pc, #4]	; (8016824 <_cleanup_r+0x8>)
 801681e:	f000 b8a1 	b.w	8016964 <_fwalk_reent>
 8016822:	bf00      	nop
 8016824:	0801675d 	.word	0x0801675d

08016828 <__sfmoreglue>:
 8016828:	b570      	push	{r4, r5, r6, lr}
 801682a:	1e4a      	subs	r2, r1, #1
 801682c:	2568      	movs	r5, #104	; 0x68
 801682e:	4355      	muls	r5, r2
 8016830:	460e      	mov	r6, r1
 8016832:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8016836:	f001 f8d5 	bl	80179e4 <_malloc_r>
 801683a:	4604      	mov	r4, r0
 801683c:	b140      	cbz	r0, 8016850 <__sfmoreglue+0x28>
 801683e:	2100      	movs	r1, #0
 8016840:	e9c0 1600 	strd	r1, r6, [r0]
 8016844:	300c      	adds	r0, #12
 8016846:	60a0      	str	r0, [r4, #8]
 8016848:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801684c:	f7fd f993 	bl	8013b76 <memset>
 8016850:	4620      	mov	r0, r4
 8016852:	bd70      	pop	{r4, r5, r6, pc}

08016854 <__sinit>:
 8016854:	6983      	ldr	r3, [r0, #24]
 8016856:	b510      	push	{r4, lr}
 8016858:	4604      	mov	r4, r0
 801685a:	bb33      	cbnz	r3, 80168aa <__sinit+0x56>
 801685c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8016860:	6503      	str	r3, [r0, #80]	; 0x50
 8016862:	4b12      	ldr	r3, [pc, #72]	; (80168ac <__sinit+0x58>)
 8016864:	4a12      	ldr	r2, [pc, #72]	; (80168b0 <__sinit+0x5c>)
 8016866:	681b      	ldr	r3, [r3, #0]
 8016868:	6282      	str	r2, [r0, #40]	; 0x28
 801686a:	4298      	cmp	r0, r3
 801686c:	bf04      	itt	eq
 801686e:	2301      	moveq	r3, #1
 8016870:	6183      	streq	r3, [r0, #24]
 8016872:	f000 f81f 	bl	80168b4 <__sfp>
 8016876:	6060      	str	r0, [r4, #4]
 8016878:	4620      	mov	r0, r4
 801687a:	f000 f81b 	bl	80168b4 <__sfp>
 801687e:	60a0      	str	r0, [r4, #8]
 8016880:	4620      	mov	r0, r4
 8016882:	f000 f817 	bl	80168b4 <__sfp>
 8016886:	2200      	movs	r2, #0
 8016888:	60e0      	str	r0, [r4, #12]
 801688a:	2104      	movs	r1, #4
 801688c:	6860      	ldr	r0, [r4, #4]
 801688e:	f7ff ffa1 	bl	80167d4 <std>
 8016892:	2201      	movs	r2, #1
 8016894:	2109      	movs	r1, #9
 8016896:	68a0      	ldr	r0, [r4, #8]
 8016898:	f7ff ff9c 	bl	80167d4 <std>
 801689c:	2202      	movs	r2, #2
 801689e:	2112      	movs	r1, #18
 80168a0:	68e0      	ldr	r0, [r4, #12]
 80168a2:	f7ff ff97 	bl	80167d4 <std>
 80168a6:	2301      	movs	r3, #1
 80168a8:	61a3      	str	r3, [r4, #24]
 80168aa:	bd10      	pop	{r4, pc}
 80168ac:	08018e3c 	.word	0x08018e3c
 80168b0:	0801681d 	.word	0x0801681d

080168b4 <__sfp>:
 80168b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80168b6:	4b1b      	ldr	r3, [pc, #108]	; (8016924 <__sfp+0x70>)
 80168b8:	681e      	ldr	r6, [r3, #0]
 80168ba:	69b3      	ldr	r3, [r6, #24]
 80168bc:	4607      	mov	r7, r0
 80168be:	b913      	cbnz	r3, 80168c6 <__sfp+0x12>
 80168c0:	4630      	mov	r0, r6
 80168c2:	f7ff ffc7 	bl	8016854 <__sinit>
 80168c6:	3648      	adds	r6, #72	; 0x48
 80168c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80168cc:	3b01      	subs	r3, #1
 80168ce:	d503      	bpl.n	80168d8 <__sfp+0x24>
 80168d0:	6833      	ldr	r3, [r6, #0]
 80168d2:	b133      	cbz	r3, 80168e2 <__sfp+0x2e>
 80168d4:	6836      	ldr	r6, [r6, #0]
 80168d6:	e7f7      	b.n	80168c8 <__sfp+0x14>
 80168d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80168dc:	b16d      	cbz	r5, 80168fa <__sfp+0x46>
 80168de:	3468      	adds	r4, #104	; 0x68
 80168e0:	e7f4      	b.n	80168cc <__sfp+0x18>
 80168e2:	2104      	movs	r1, #4
 80168e4:	4638      	mov	r0, r7
 80168e6:	f7ff ff9f 	bl	8016828 <__sfmoreglue>
 80168ea:	6030      	str	r0, [r6, #0]
 80168ec:	2800      	cmp	r0, #0
 80168ee:	d1f1      	bne.n	80168d4 <__sfp+0x20>
 80168f0:	230c      	movs	r3, #12
 80168f2:	603b      	str	r3, [r7, #0]
 80168f4:	4604      	mov	r4, r0
 80168f6:	4620      	mov	r0, r4
 80168f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80168fa:	4b0b      	ldr	r3, [pc, #44]	; (8016928 <__sfp+0x74>)
 80168fc:	6665      	str	r5, [r4, #100]	; 0x64
 80168fe:	e9c4 5500 	strd	r5, r5, [r4]
 8016902:	60a5      	str	r5, [r4, #8]
 8016904:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8016908:	e9c4 5505 	strd	r5, r5, [r4, #20]
 801690c:	2208      	movs	r2, #8
 801690e:	4629      	mov	r1, r5
 8016910:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016914:	f7fd f92f 	bl	8013b76 <memset>
 8016918:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801691c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016920:	e7e9      	b.n	80168f6 <__sfp+0x42>
 8016922:	bf00      	nop
 8016924:	08018e3c 	.word	0x08018e3c
 8016928:	ffff0001 	.word	0xffff0001

0801692c <_fwalk>:
 801692c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016930:	4688      	mov	r8, r1
 8016932:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8016936:	2600      	movs	r6, #0
 8016938:	b914      	cbnz	r4, 8016940 <_fwalk+0x14>
 801693a:	4630      	mov	r0, r6
 801693c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016940:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8016944:	3f01      	subs	r7, #1
 8016946:	d501      	bpl.n	801694c <_fwalk+0x20>
 8016948:	6824      	ldr	r4, [r4, #0]
 801694a:	e7f5      	b.n	8016938 <_fwalk+0xc>
 801694c:	89ab      	ldrh	r3, [r5, #12]
 801694e:	2b01      	cmp	r3, #1
 8016950:	d906      	bls.n	8016960 <_fwalk+0x34>
 8016952:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016956:	3301      	adds	r3, #1
 8016958:	d002      	beq.n	8016960 <_fwalk+0x34>
 801695a:	4628      	mov	r0, r5
 801695c:	47c0      	blx	r8
 801695e:	4306      	orrs	r6, r0
 8016960:	3568      	adds	r5, #104	; 0x68
 8016962:	e7ef      	b.n	8016944 <_fwalk+0x18>

08016964 <_fwalk_reent>:
 8016964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016968:	4680      	mov	r8, r0
 801696a:	4689      	mov	r9, r1
 801696c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8016970:	2600      	movs	r6, #0
 8016972:	b914      	cbnz	r4, 801697a <_fwalk_reent+0x16>
 8016974:	4630      	mov	r0, r6
 8016976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801697a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801697e:	3f01      	subs	r7, #1
 8016980:	d501      	bpl.n	8016986 <_fwalk_reent+0x22>
 8016982:	6824      	ldr	r4, [r4, #0]
 8016984:	e7f5      	b.n	8016972 <_fwalk_reent+0xe>
 8016986:	89ab      	ldrh	r3, [r5, #12]
 8016988:	2b01      	cmp	r3, #1
 801698a:	d907      	bls.n	801699c <_fwalk_reent+0x38>
 801698c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016990:	3301      	adds	r3, #1
 8016992:	d003      	beq.n	801699c <_fwalk_reent+0x38>
 8016994:	4629      	mov	r1, r5
 8016996:	4640      	mov	r0, r8
 8016998:	47c8      	blx	r9
 801699a:	4306      	orrs	r6, r0
 801699c:	3568      	adds	r5, #104	; 0x68
 801699e:	e7ee      	b.n	801697e <_fwalk_reent+0x1a>

080169a0 <rshift>:
 80169a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80169a2:	6906      	ldr	r6, [r0, #16]
 80169a4:	114b      	asrs	r3, r1, #5
 80169a6:	429e      	cmp	r6, r3
 80169a8:	f100 0414 	add.w	r4, r0, #20
 80169ac:	dd30      	ble.n	8016a10 <rshift+0x70>
 80169ae:	f011 011f 	ands.w	r1, r1, #31
 80169b2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80169b6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80169ba:	d108      	bne.n	80169ce <rshift+0x2e>
 80169bc:	4621      	mov	r1, r4
 80169be:	42b2      	cmp	r2, r6
 80169c0:	460b      	mov	r3, r1
 80169c2:	d211      	bcs.n	80169e8 <rshift+0x48>
 80169c4:	f852 3b04 	ldr.w	r3, [r2], #4
 80169c8:	f841 3b04 	str.w	r3, [r1], #4
 80169cc:	e7f7      	b.n	80169be <rshift+0x1e>
 80169ce:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80169d2:	f1c1 0c20 	rsb	ip, r1, #32
 80169d6:	40cd      	lsrs	r5, r1
 80169d8:	3204      	adds	r2, #4
 80169da:	4623      	mov	r3, r4
 80169dc:	42b2      	cmp	r2, r6
 80169de:	4617      	mov	r7, r2
 80169e0:	d30c      	bcc.n	80169fc <rshift+0x5c>
 80169e2:	601d      	str	r5, [r3, #0]
 80169e4:	b105      	cbz	r5, 80169e8 <rshift+0x48>
 80169e6:	3304      	adds	r3, #4
 80169e8:	1b1a      	subs	r2, r3, r4
 80169ea:	42a3      	cmp	r3, r4
 80169ec:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80169f0:	bf08      	it	eq
 80169f2:	2300      	moveq	r3, #0
 80169f4:	6102      	str	r2, [r0, #16]
 80169f6:	bf08      	it	eq
 80169f8:	6143      	streq	r3, [r0, #20]
 80169fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80169fc:	683f      	ldr	r7, [r7, #0]
 80169fe:	fa07 f70c 	lsl.w	r7, r7, ip
 8016a02:	433d      	orrs	r5, r7
 8016a04:	f843 5b04 	str.w	r5, [r3], #4
 8016a08:	f852 5b04 	ldr.w	r5, [r2], #4
 8016a0c:	40cd      	lsrs	r5, r1
 8016a0e:	e7e5      	b.n	80169dc <rshift+0x3c>
 8016a10:	4623      	mov	r3, r4
 8016a12:	e7e9      	b.n	80169e8 <rshift+0x48>

08016a14 <__hexdig_fun>:
 8016a14:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8016a18:	2b09      	cmp	r3, #9
 8016a1a:	d802      	bhi.n	8016a22 <__hexdig_fun+0xe>
 8016a1c:	3820      	subs	r0, #32
 8016a1e:	b2c0      	uxtb	r0, r0
 8016a20:	4770      	bx	lr
 8016a22:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8016a26:	2b05      	cmp	r3, #5
 8016a28:	d801      	bhi.n	8016a2e <__hexdig_fun+0x1a>
 8016a2a:	3847      	subs	r0, #71	; 0x47
 8016a2c:	e7f7      	b.n	8016a1e <__hexdig_fun+0xa>
 8016a2e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8016a32:	2b05      	cmp	r3, #5
 8016a34:	d801      	bhi.n	8016a3a <__hexdig_fun+0x26>
 8016a36:	3827      	subs	r0, #39	; 0x27
 8016a38:	e7f1      	b.n	8016a1e <__hexdig_fun+0xa>
 8016a3a:	2000      	movs	r0, #0
 8016a3c:	4770      	bx	lr

08016a3e <__gethex>:
 8016a3e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a42:	b08b      	sub	sp, #44	; 0x2c
 8016a44:	468a      	mov	sl, r1
 8016a46:	9002      	str	r0, [sp, #8]
 8016a48:	9816      	ldr	r0, [sp, #88]	; 0x58
 8016a4a:	9306      	str	r3, [sp, #24]
 8016a4c:	4690      	mov	r8, r2
 8016a4e:	f000 fadf 	bl	8017010 <__localeconv_l>
 8016a52:	6803      	ldr	r3, [r0, #0]
 8016a54:	9303      	str	r3, [sp, #12]
 8016a56:	4618      	mov	r0, r3
 8016a58:	f7f1 faf2 	bl	8008040 <strlen>
 8016a5c:	9b03      	ldr	r3, [sp, #12]
 8016a5e:	9001      	str	r0, [sp, #4]
 8016a60:	4403      	add	r3, r0
 8016a62:	f04f 0b00 	mov.w	fp, #0
 8016a66:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8016a6a:	9307      	str	r3, [sp, #28]
 8016a6c:	f8da 3000 	ldr.w	r3, [sl]
 8016a70:	3302      	adds	r3, #2
 8016a72:	461f      	mov	r7, r3
 8016a74:	f813 0b01 	ldrb.w	r0, [r3], #1
 8016a78:	2830      	cmp	r0, #48	; 0x30
 8016a7a:	d06c      	beq.n	8016b56 <__gethex+0x118>
 8016a7c:	f7ff ffca 	bl	8016a14 <__hexdig_fun>
 8016a80:	4604      	mov	r4, r0
 8016a82:	2800      	cmp	r0, #0
 8016a84:	d16a      	bne.n	8016b5c <__gethex+0x11e>
 8016a86:	9a01      	ldr	r2, [sp, #4]
 8016a88:	9903      	ldr	r1, [sp, #12]
 8016a8a:	4638      	mov	r0, r7
 8016a8c:	f001 fe81 	bl	8018792 <strncmp>
 8016a90:	2800      	cmp	r0, #0
 8016a92:	d166      	bne.n	8016b62 <__gethex+0x124>
 8016a94:	9b01      	ldr	r3, [sp, #4]
 8016a96:	5cf8      	ldrb	r0, [r7, r3]
 8016a98:	18fe      	adds	r6, r7, r3
 8016a9a:	f7ff ffbb 	bl	8016a14 <__hexdig_fun>
 8016a9e:	2800      	cmp	r0, #0
 8016aa0:	d062      	beq.n	8016b68 <__gethex+0x12a>
 8016aa2:	4633      	mov	r3, r6
 8016aa4:	7818      	ldrb	r0, [r3, #0]
 8016aa6:	2830      	cmp	r0, #48	; 0x30
 8016aa8:	461f      	mov	r7, r3
 8016aaa:	f103 0301 	add.w	r3, r3, #1
 8016aae:	d0f9      	beq.n	8016aa4 <__gethex+0x66>
 8016ab0:	f7ff ffb0 	bl	8016a14 <__hexdig_fun>
 8016ab4:	fab0 f580 	clz	r5, r0
 8016ab8:	096d      	lsrs	r5, r5, #5
 8016aba:	4634      	mov	r4, r6
 8016abc:	f04f 0b01 	mov.w	fp, #1
 8016ac0:	463a      	mov	r2, r7
 8016ac2:	4616      	mov	r6, r2
 8016ac4:	3201      	adds	r2, #1
 8016ac6:	7830      	ldrb	r0, [r6, #0]
 8016ac8:	f7ff ffa4 	bl	8016a14 <__hexdig_fun>
 8016acc:	2800      	cmp	r0, #0
 8016ace:	d1f8      	bne.n	8016ac2 <__gethex+0x84>
 8016ad0:	9a01      	ldr	r2, [sp, #4]
 8016ad2:	9903      	ldr	r1, [sp, #12]
 8016ad4:	4630      	mov	r0, r6
 8016ad6:	f001 fe5c 	bl	8018792 <strncmp>
 8016ada:	b950      	cbnz	r0, 8016af2 <__gethex+0xb4>
 8016adc:	b954      	cbnz	r4, 8016af4 <__gethex+0xb6>
 8016ade:	9b01      	ldr	r3, [sp, #4]
 8016ae0:	18f4      	adds	r4, r6, r3
 8016ae2:	4622      	mov	r2, r4
 8016ae4:	4616      	mov	r6, r2
 8016ae6:	3201      	adds	r2, #1
 8016ae8:	7830      	ldrb	r0, [r6, #0]
 8016aea:	f7ff ff93 	bl	8016a14 <__hexdig_fun>
 8016aee:	2800      	cmp	r0, #0
 8016af0:	d1f8      	bne.n	8016ae4 <__gethex+0xa6>
 8016af2:	b10c      	cbz	r4, 8016af8 <__gethex+0xba>
 8016af4:	1ba4      	subs	r4, r4, r6
 8016af6:	00a4      	lsls	r4, r4, #2
 8016af8:	7833      	ldrb	r3, [r6, #0]
 8016afa:	2b50      	cmp	r3, #80	; 0x50
 8016afc:	d001      	beq.n	8016b02 <__gethex+0xc4>
 8016afe:	2b70      	cmp	r3, #112	; 0x70
 8016b00:	d140      	bne.n	8016b84 <__gethex+0x146>
 8016b02:	7873      	ldrb	r3, [r6, #1]
 8016b04:	2b2b      	cmp	r3, #43	; 0x2b
 8016b06:	d031      	beq.n	8016b6c <__gethex+0x12e>
 8016b08:	2b2d      	cmp	r3, #45	; 0x2d
 8016b0a:	d033      	beq.n	8016b74 <__gethex+0x136>
 8016b0c:	1c71      	adds	r1, r6, #1
 8016b0e:	f04f 0900 	mov.w	r9, #0
 8016b12:	7808      	ldrb	r0, [r1, #0]
 8016b14:	f7ff ff7e 	bl	8016a14 <__hexdig_fun>
 8016b18:	1e43      	subs	r3, r0, #1
 8016b1a:	b2db      	uxtb	r3, r3
 8016b1c:	2b18      	cmp	r3, #24
 8016b1e:	d831      	bhi.n	8016b84 <__gethex+0x146>
 8016b20:	f1a0 0210 	sub.w	r2, r0, #16
 8016b24:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016b28:	f7ff ff74 	bl	8016a14 <__hexdig_fun>
 8016b2c:	1e43      	subs	r3, r0, #1
 8016b2e:	b2db      	uxtb	r3, r3
 8016b30:	2b18      	cmp	r3, #24
 8016b32:	d922      	bls.n	8016b7a <__gethex+0x13c>
 8016b34:	f1b9 0f00 	cmp.w	r9, #0
 8016b38:	d000      	beq.n	8016b3c <__gethex+0xfe>
 8016b3a:	4252      	negs	r2, r2
 8016b3c:	4414      	add	r4, r2
 8016b3e:	f8ca 1000 	str.w	r1, [sl]
 8016b42:	b30d      	cbz	r5, 8016b88 <__gethex+0x14a>
 8016b44:	f1bb 0f00 	cmp.w	fp, #0
 8016b48:	bf0c      	ite	eq
 8016b4a:	2706      	moveq	r7, #6
 8016b4c:	2700      	movne	r7, #0
 8016b4e:	4638      	mov	r0, r7
 8016b50:	b00b      	add	sp, #44	; 0x2c
 8016b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b56:	f10b 0b01 	add.w	fp, fp, #1
 8016b5a:	e78a      	b.n	8016a72 <__gethex+0x34>
 8016b5c:	2500      	movs	r5, #0
 8016b5e:	462c      	mov	r4, r5
 8016b60:	e7ae      	b.n	8016ac0 <__gethex+0x82>
 8016b62:	463e      	mov	r6, r7
 8016b64:	2501      	movs	r5, #1
 8016b66:	e7c7      	b.n	8016af8 <__gethex+0xba>
 8016b68:	4604      	mov	r4, r0
 8016b6a:	e7fb      	b.n	8016b64 <__gethex+0x126>
 8016b6c:	f04f 0900 	mov.w	r9, #0
 8016b70:	1cb1      	adds	r1, r6, #2
 8016b72:	e7ce      	b.n	8016b12 <__gethex+0xd4>
 8016b74:	f04f 0901 	mov.w	r9, #1
 8016b78:	e7fa      	b.n	8016b70 <__gethex+0x132>
 8016b7a:	230a      	movs	r3, #10
 8016b7c:	fb03 0202 	mla	r2, r3, r2, r0
 8016b80:	3a10      	subs	r2, #16
 8016b82:	e7cf      	b.n	8016b24 <__gethex+0xe6>
 8016b84:	4631      	mov	r1, r6
 8016b86:	e7da      	b.n	8016b3e <__gethex+0x100>
 8016b88:	1bf3      	subs	r3, r6, r7
 8016b8a:	3b01      	subs	r3, #1
 8016b8c:	4629      	mov	r1, r5
 8016b8e:	2b07      	cmp	r3, #7
 8016b90:	dc49      	bgt.n	8016c26 <__gethex+0x1e8>
 8016b92:	9802      	ldr	r0, [sp, #8]
 8016b94:	f000 faca 	bl	801712c <_Balloc>
 8016b98:	9b01      	ldr	r3, [sp, #4]
 8016b9a:	f100 0914 	add.w	r9, r0, #20
 8016b9e:	f04f 0b00 	mov.w	fp, #0
 8016ba2:	f1c3 0301 	rsb	r3, r3, #1
 8016ba6:	4605      	mov	r5, r0
 8016ba8:	f8cd 9010 	str.w	r9, [sp, #16]
 8016bac:	46da      	mov	sl, fp
 8016bae:	9308      	str	r3, [sp, #32]
 8016bb0:	42b7      	cmp	r7, r6
 8016bb2:	d33b      	bcc.n	8016c2c <__gethex+0x1ee>
 8016bb4:	9804      	ldr	r0, [sp, #16]
 8016bb6:	f840 ab04 	str.w	sl, [r0], #4
 8016bba:	eba0 0009 	sub.w	r0, r0, r9
 8016bbe:	1080      	asrs	r0, r0, #2
 8016bc0:	6128      	str	r0, [r5, #16]
 8016bc2:	0147      	lsls	r7, r0, #5
 8016bc4:	4650      	mov	r0, sl
 8016bc6:	f000 fb75 	bl	80172b4 <__hi0bits>
 8016bca:	f8d8 6000 	ldr.w	r6, [r8]
 8016bce:	1a3f      	subs	r7, r7, r0
 8016bd0:	42b7      	cmp	r7, r6
 8016bd2:	dd64      	ble.n	8016c9e <__gethex+0x260>
 8016bd4:	1bbf      	subs	r7, r7, r6
 8016bd6:	4639      	mov	r1, r7
 8016bd8:	4628      	mov	r0, r5
 8016bda:	f000 fe85 	bl	80178e8 <__any_on>
 8016bde:	4682      	mov	sl, r0
 8016be0:	b178      	cbz	r0, 8016c02 <__gethex+0x1c4>
 8016be2:	1e7b      	subs	r3, r7, #1
 8016be4:	1159      	asrs	r1, r3, #5
 8016be6:	f003 021f 	and.w	r2, r3, #31
 8016bea:	f04f 0a01 	mov.w	sl, #1
 8016bee:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8016bf2:	fa0a f202 	lsl.w	r2, sl, r2
 8016bf6:	420a      	tst	r2, r1
 8016bf8:	d003      	beq.n	8016c02 <__gethex+0x1c4>
 8016bfa:	4553      	cmp	r3, sl
 8016bfc:	dc46      	bgt.n	8016c8c <__gethex+0x24e>
 8016bfe:	f04f 0a02 	mov.w	sl, #2
 8016c02:	4639      	mov	r1, r7
 8016c04:	4628      	mov	r0, r5
 8016c06:	f7ff fecb 	bl	80169a0 <rshift>
 8016c0a:	443c      	add	r4, r7
 8016c0c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016c10:	42a3      	cmp	r3, r4
 8016c12:	da52      	bge.n	8016cba <__gethex+0x27c>
 8016c14:	4629      	mov	r1, r5
 8016c16:	9802      	ldr	r0, [sp, #8]
 8016c18:	f000 fabc 	bl	8017194 <_Bfree>
 8016c1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8016c1e:	2300      	movs	r3, #0
 8016c20:	6013      	str	r3, [r2, #0]
 8016c22:	27a3      	movs	r7, #163	; 0xa3
 8016c24:	e793      	b.n	8016b4e <__gethex+0x110>
 8016c26:	3101      	adds	r1, #1
 8016c28:	105b      	asrs	r3, r3, #1
 8016c2a:	e7b0      	b.n	8016b8e <__gethex+0x150>
 8016c2c:	1e73      	subs	r3, r6, #1
 8016c2e:	9305      	str	r3, [sp, #20]
 8016c30:	9a07      	ldr	r2, [sp, #28]
 8016c32:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8016c36:	4293      	cmp	r3, r2
 8016c38:	d018      	beq.n	8016c6c <__gethex+0x22e>
 8016c3a:	f1bb 0f20 	cmp.w	fp, #32
 8016c3e:	d107      	bne.n	8016c50 <__gethex+0x212>
 8016c40:	9b04      	ldr	r3, [sp, #16]
 8016c42:	f8c3 a000 	str.w	sl, [r3]
 8016c46:	3304      	adds	r3, #4
 8016c48:	f04f 0a00 	mov.w	sl, #0
 8016c4c:	9304      	str	r3, [sp, #16]
 8016c4e:	46d3      	mov	fp, sl
 8016c50:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8016c54:	f7ff fede 	bl	8016a14 <__hexdig_fun>
 8016c58:	f000 000f 	and.w	r0, r0, #15
 8016c5c:	fa00 f00b 	lsl.w	r0, r0, fp
 8016c60:	ea4a 0a00 	orr.w	sl, sl, r0
 8016c64:	f10b 0b04 	add.w	fp, fp, #4
 8016c68:	9b05      	ldr	r3, [sp, #20]
 8016c6a:	e00d      	b.n	8016c88 <__gethex+0x24a>
 8016c6c:	9b05      	ldr	r3, [sp, #20]
 8016c6e:	9a08      	ldr	r2, [sp, #32]
 8016c70:	4413      	add	r3, r2
 8016c72:	42bb      	cmp	r3, r7
 8016c74:	d3e1      	bcc.n	8016c3a <__gethex+0x1fc>
 8016c76:	4618      	mov	r0, r3
 8016c78:	9a01      	ldr	r2, [sp, #4]
 8016c7a:	9903      	ldr	r1, [sp, #12]
 8016c7c:	9309      	str	r3, [sp, #36]	; 0x24
 8016c7e:	f001 fd88 	bl	8018792 <strncmp>
 8016c82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016c84:	2800      	cmp	r0, #0
 8016c86:	d1d8      	bne.n	8016c3a <__gethex+0x1fc>
 8016c88:	461e      	mov	r6, r3
 8016c8a:	e791      	b.n	8016bb0 <__gethex+0x172>
 8016c8c:	1eb9      	subs	r1, r7, #2
 8016c8e:	4628      	mov	r0, r5
 8016c90:	f000 fe2a 	bl	80178e8 <__any_on>
 8016c94:	2800      	cmp	r0, #0
 8016c96:	d0b2      	beq.n	8016bfe <__gethex+0x1c0>
 8016c98:	f04f 0a03 	mov.w	sl, #3
 8016c9c:	e7b1      	b.n	8016c02 <__gethex+0x1c4>
 8016c9e:	da09      	bge.n	8016cb4 <__gethex+0x276>
 8016ca0:	1bf7      	subs	r7, r6, r7
 8016ca2:	4629      	mov	r1, r5
 8016ca4:	463a      	mov	r2, r7
 8016ca6:	9802      	ldr	r0, [sp, #8]
 8016ca8:	f000 fc40 	bl	801752c <__lshift>
 8016cac:	1be4      	subs	r4, r4, r7
 8016cae:	4605      	mov	r5, r0
 8016cb0:	f100 0914 	add.w	r9, r0, #20
 8016cb4:	f04f 0a00 	mov.w	sl, #0
 8016cb8:	e7a8      	b.n	8016c0c <__gethex+0x1ce>
 8016cba:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8016cbe:	42a0      	cmp	r0, r4
 8016cc0:	dd6a      	ble.n	8016d98 <__gethex+0x35a>
 8016cc2:	1b04      	subs	r4, r0, r4
 8016cc4:	42a6      	cmp	r6, r4
 8016cc6:	dc2e      	bgt.n	8016d26 <__gethex+0x2e8>
 8016cc8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016ccc:	2b02      	cmp	r3, #2
 8016cce:	d022      	beq.n	8016d16 <__gethex+0x2d8>
 8016cd0:	2b03      	cmp	r3, #3
 8016cd2:	d024      	beq.n	8016d1e <__gethex+0x2e0>
 8016cd4:	2b01      	cmp	r3, #1
 8016cd6:	d115      	bne.n	8016d04 <__gethex+0x2c6>
 8016cd8:	42a6      	cmp	r6, r4
 8016cda:	d113      	bne.n	8016d04 <__gethex+0x2c6>
 8016cdc:	2e01      	cmp	r6, #1
 8016cde:	dc0b      	bgt.n	8016cf8 <__gethex+0x2ba>
 8016ce0:	9a06      	ldr	r2, [sp, #24]
 8016ce2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016ce6:	6013      	str	r3, [r2, #0]
 8016ce8:	2301      	movs	r3, #1
 8016cea:	612b      	str	r3, [r5, #16]
 8016cec:	f8c9 3000 	str.w	r3, [r9]
 8016cf0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016cf2:	2762      	movs	r7, #98	; 0x62
 8016cf4:	601d      	str	r5, [r3, #0]
 8016cf6:	e72a      	b.n	8016b4e <__gethex+0x110>
 8016cf8:	1e71      	subs	r1, r6, #1
 8016cfa:	4628      	mov	r0, r5
 8016cfc:	f000 fdf4 	bl	80178e8 <__any_on>
 8016d00:	2800      	cmp	r0, #0
 8016d02:	d1ed      	bne.n	8016ce0 <__gethex+0x2a2>
 8016d04:	4629      	mov	r1, r5
 8016d06:	9802      	ldr	r0, [sp, #8]
 8016d08:	f000 fa44 	bl	8017194 <_Bfree>
 8016d0c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8016d0e:	2300      	movs	r3, #0
 8016d10:	6013      	str	r3, [r2, #0]
 8016d12:	2750      	movs	r7, #80	; 0x50
 8016d14:	e71b      	b.n	8016b4e <__gethex+0x110>
 8016d16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	d0e1      	beq.n	8016ce0 <__gethex+0x2a2>
 8016d1c:	e7f2      	b.n	8016d04 <__gethex+0x2c6>
 8016d1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	d1dd      	bne.n	8016ce0 <__gethex+0x2a2>
 8016d24:	e7ee      	b.n	8016d04 <__gethex+0x2c6>
 8016d26:	1e67      	subs	r7, r4, #1
 8016d28:	f1ba 0f00 	cmp.w	sl, #0
 8016d2c:	d131      	bne.n	8016d92 <__gethex+0x354>
 8016d2e:	b127      	cbz	r7, 8016d3a <__gethex+0x2fc>
 8016d30:	4639      	mov	r1, r7
 8016d32:	4628      	mov	r0, r5
 8016d34:	f000 fdd8 	bl	80178e8 <__any_on>
 8016d38:	4682      	mov	sl, r0
 8016d3a:	117a      	asrs	r2, r7, #5
 8016d3c:	2301      	movs	r3, #1
 8016d3e:	f007 071f 	and.w	r7, r7, #31
 8016d42:	fa03 f707 	lsl.w	r7, r3, r7
 8016d46:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8016d4a:	4621      	mov	r1, r4
 8016d4c:	421f      	tst	r7, r3
 8016d4e:	4628      	mov	r0, r5
 8016d50:	bf18      	it	ne
 8016d52:	f04a 0a02 	orrne.w	sl, sl, #2
 8016d56:	1b36      	subs	r6, r6, r4
 8016d58:	f7ff fe22 	bl	80169a0 <rshift>
 8016d5c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8016d60:	2702      	movs	r7, #2
 8016d62:	f1ba 0f00 	cmp.w	sl, #0
 8016d66:	d048      	beq.n	8016dfa <__gethex+0x3bc>
 8016d68:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016d6c:	2b02      	cmp	r3, #2
 8016d6e:	d015      	beq.n	8016d9c <__gethex+0x35e>
 8016d70:	2b03      	cmp	r3, #3
 8016d72:	d017      	beq.n	8016da4 <__gethex+0x366>
 8016d74:	2b01      	cmp	r3, #1
 8016d76:	d109      	bne.n	8016d8c <__gethex+0x34e>
 8016d78:	f01a 0f02 	tst.w	sl, #2
 8016d7c:	d006      	beq.n	8016d8c <__gethex+0x34e>
 8016d7e:	f8d9 3000 	ldr.w	r3, [r9]
 8016d82:	ea4a 0a03 	orr.w	sl, sl, r3
 8016d86:	f01a 0f01 	tst.w	sl, #1
 8016d8a:	d10e      	bne.n	8016daa <__gethex+0x36c>
 8016d8c:	f047 0710 	orr.w	r7, r7, #16
 8016d90:	e033      	b.n	8016dfa <__gethex+0x3bc>
 8016d92:	f04f 0a01 	mov.w	sl, #1
 8016d96:	e7d0      	b.n	8016d3a <__gethex+0x2fc>
 8016d98:	2701      	movs	r7, #1
 8016d9a:	e7e2      	b.n	8016d62 <__gethex+0x324>
 8016d9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016d9e:	f1c3 0301 	rsb	r3, r3, #1
 8016da2:	9315      	str	r3, [sp, #84]	; 0x54
 8016da4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016da6:	2b00      	cmp	r3, #0
 8016da8:	d0f0      	beq.n	8016d8c <__gethex+0x34e>
 8016daa:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8016dae:	f105 0314 	add.w	r3, r5, #20
 8016db2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8016db6:	eb03 010a 	add.w	r1, r3, sl
 8016dba:	f04f 0c00 	mov.w	ip, #0
 8016dbe:	4618      	mov	r0, r3
 8016dc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8016dc4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8016dc8:	d01c      	beq.n	8016e04 <__gethex+0x3c6>
 8016dca:	3201      	adds	r2, #1
 8016dcc:	6002      	str	r2, [r0, #0]
 8016dce:	2f02      	cmp	r7, #2
 8016dd0:	f105 0314 	add.w	r3, r5, #20
 8016dd4:	d138      	bne.n	8016e48 <__gethex+0x40a>
 8016dd6:	f8d8 2000 	ldr.w	r2, [r8]
 8016dda:	3a01      	subs	r2, #1
 8016ddc:	42b2      	cmp	r2, r6
 8016dde:	d10a      	bne.n	8016df6 <__gethex+0x3b8>
 8016de0:	1171      	asrs	r1, r6, #5
 8016de2:	2201      	movs	r2, #1
 8016de4:	f006 061f 	and.w	r6, r6, #31
 8016de8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016dec:	fa02 f606 	lsl.w	r6, r2, r6
 8016df0:	421e      	tst	r6, r3
 8016df2:	bf18      	it	ne
 8016df4:	4617      	movne	r7, r2
 8016df6:	f047 0720 	orr.w	r7, r7, #32
 8016dfa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016dfc:	601d      	str	r5, [r3, #0]
 8016dfe:	9b06      	ldr	r3, [sp, #24]
 8016e00:	601c      	str	r4, [r3, #0]
 8016e02:	e6a4      	b.n	8016b4e <__gethex+0x110>
 8016e04:	4299      	cmp	r1, r3
 8016e06:	f843 cc04 	str.w	ip, [r3, #-4]
 8016e0a:	d8d8      	bhi.n	8016dbe <__gethex+0x380>
 8016e0c:	68ab      	ldr	r3, [r5, #8]
 8016e0e:	4599      	cmp	r9, r3
 8016e10:	db12      	blt.n	8016e38 <__gethex+0x3fa>
 8016e12:	6869      	ldr	r1, [r5, #4]
 8016e14:	9802      	ldr	r0, [sp, #8]
 8016e16:	3101      	adds	r1, #1
 8016e18:	f000 f988 	bl	801712c <_Balloc>
 8016e1c:	692a      	ldr	r2, [r5, #16]
 8016e1e:	3202      	adds	r2, #2
 8016e20:	f105 010c 	add.w	r1, r5, #12
 8016e24:	4683      	mov	fp, r0
 8016e26:	0092      	lsls	r2, r2, #2
 8016e28:	300c      	adds	r0, #12
 8016e2a:	f7fc fe99 	bl	8013b60 <memcpy>
 8016e2e:	4629      	mov	r1, r5
 8016e30:	9802      	ldr	r0, [sp, #8]
 8016e32:	f000 f9af 	bl	8017194 <_Bfree>
 8016e36:	465d      	mov	r5, fp
 8016e38:	692b      	ldr	r3, [r5, #16]
 8016e3a:	1c5a      	adds	r2, r3, #1
 8016e3c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8016e40:	612a      	str	r2, [r5, #16]
 8016e42:	2201      	movs	r2, #1
 8016e44:	615a      	str	r2, [r3, #20]
 8016e46:	e7c2      	b.n	8016dce <__gethex+0x390>
 8016e48:	692a      	ldr	r2, [r5, #16]
 8016e4a:	454a      	cmp	r2, r9
 8016e4c:	dd0b      	ble.n	8016e66 <__gethex+0x428>
 8016e4e:	2101      	movs	r1, #1
 8016e50:	4628      	mov	r0, r5
 8016e52:	f7ff fda5 	bl	80169a0 <rshift>
 8016e56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016e5a:	3401      	adds	r4, #1
 8016e5c:	42a3      	cmp	r3, r4
 8016e5e:	f6ff aed9 	blt.w	8016c14 <__gethex+0x1d6>
 8016e62:	2701      	movs	r7, #1
 8016e64:	e7c7      	b.n	8016df6 <__gethex+0x3b8>
 8016e66:	f016 061f 	ands.w	r6, r6, #31
 8016e6a:	d0fa      	beq.n	8016e62 <__gethex+0x424>
 8016e6c:	449a      	add	sl, r3
 8016e6e:	f1c6 0620 	rsb	r6, r6, #32
 8016e72:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8016e76:	f000 fa1d 	bl	80172b4 <__hi0bits>
 8016e7a:	42b0      	cmp	r0, r6
 8016e7c:	dbe7      	blt.n	8016e4e <__gethex+0x410>
 8016e7e:	e7f0      	b.n	8016e62 <__gethex+0x424>

08016e80 <L_shift>:
 8016e80:	f1c2 0208 	rsb	r2, r2, #8
 8016e84:	0092      	lsls	r2, r2, #2
 8016e86:	b570      	push	{r4, r5, r6, lr}
 8016e88:	f1c2 0620 	rsb	r6, r2, #32
 8016e8c:	6843      	ldr	r3, [r0, #4]
 8016e8e:	6804      	ldr	r4, [r0, #0]
 8016e90:	fa03 f506 	lsl.w	r5, r3, r6
 8016e94:	432c      	orrs	r4, r5
 8016e96:	40d3      	lsrs	r3, r2
 8016e98:	6004      	str	r4, [r0, #0]
 8016e9a:	f840 3f04 	str.w	r3, [r0, #4]!
 8016e9e:	4288      	cmp	r0, r1
 8016ea0:	d3f4      	bcc.n	8016e8c <L_shift+0xc>
 8016ea2:	bd70      	pop	{r4, r5, r6, pc}

08016ea4 <__match>:
 8016ea4:	b530      	push	{r4, r5, lr}
 8016ea6:	6803      	ldr	r3, [r0, #0]
 8016ea8:	3301      	adds	r3, #1
 8016eaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016eae:	b914      	cbnz	r4, 8016eb6 <__match+0x12>
 8016eb0:	6003      	str	r3, [r0, #0]
 8016eb2:	2001      	movs	r0, #1
 8016eb4:	bd30      	pop	{r4, r5, pc}
 8016eb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016eba:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8016ebe:	2d19      	cmp	r5, #25
 8016ec0:	bf98      	it	ls
 8016ec2:	3220      	addls	r2, #32
 8016ec4:	42a2      	cmp	r2, r4
 8016ec6:	d0f0      	beq.n	8016eaa <__match+0x6>
 8016ec8:	2000      	movs	r0, #0
 8016eca:	e7f3      	b.n	8016eb4 <__match+0x10>

08016ecc <__hexnan>:
 8016ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ed0:	680b      	ldr	r3, [r1, #0]
 8016ed2:	6801      	ldr	r1, [r0, #0]
 8016ed4:	115f      	asrs	r7, r3, #5
 8016ed6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8016eda:	f013 031f 	ands.w	r3, r3, #31
 8016ede:	b087      	sub	sp, #28
 8016ee0:	bf18      	it	ne
 8016ee2:	3704      	addne	r7, #4
 8016ee4:	2500      	movs	r5, #0
 8016ee6:	1f3e      	subs	r6, r7, #4
 8016ee8:	4682      	mov	sl, r0
 8016eea:	4690      	mov	r8, r2
 8016eec:	9301      	str	r3, [sp, #4]
 8016eee:	f847 5c04 	str.w	r5, [r7, #-4]
 8016ef2:	46b1      	mov	r9, r6
 8016ef4:	4634      	mov	r4, r6
 8016ef6:	9502      	str	r5, [sp, #8]
 8016ef8:	46ab      	mov	fp, r5
 8016efa:	784a      	ldrb	r2, [r1, #1]
 8016efc:	1c4b      	adds	r3, r1, #1
 8016efe:	9303      	str	r3, [sp, #12]
 8016f00:	b342      	cbz	r2, 8016f54 <__hexnan+0x88>
 8016f02:	4610      	mov	r0, r2
 8016f04:	9105      	str	r1, [sp, #20]
 8016f06:	9204      	str	r2, [sp, #16]
 8016f08:	f7ff fd84 	bl	8016a14 <__hexdig_fun>
 8016f0c:	2800      	cmp	r0, #0
 8016f0e:	d143      	bne.n	8016f98 <__hexnan+0xcc>
 8016f10:	9a04      	ldr	r2, [sp, #16]
 8016f12:	9905      	ldr	r1, [sp, #20]
 8016f14:	2a20      	cmp	r2, #32
 8016f16:	d818      	bhi.n	8016f4a <__hexnan+0x7e>
 8016f18:	9b02      	ldr	r3, [sp, #8]
 8016f1a:	459b      	cmp	fp, r3
 8016f1c:	dd13      	ble.n	8016f46 <__hexnan+0x7a>
 8016f1e:	454c      	cmp	r4, r9
 8016f20:	d206      	bcs.n	8016f30 <__hexnan+0x64>
 8016f22:	2d07      	cmp	r5, #7
 8016f24:	dc04      	bgt.n	8016f30 <__hexnan+0x64>
 8016f26:	462a      	mov	r2, r5
 8016f28:	4649      	mov	r1, r9
 8016f2a:	4620      	mov	r0, r4
 8016f2c:	f7ff ffa8 	bl	8016e80 <L_shift>
 8016f30:	4544      	cmp	r4, r8
 8016f32:	d944      	bls.n	8016fbe <__hexnan+0xf2>
 8016f34:	2300      	movs	r3, #0
 8016f36:	f1a4 0904 	sub.w	r9, r4, #4
 8016f3a:	f844 3c04 	str.w	r3, [r4, #-4]
 8016f3e:	f8cd b008 	str.w	fp, [sp, #8]
 8016f42:	464c      	mov	r4, r9
 8016f44:	461d      	mov	r5, r3
 8016f46:	9903      	ldr	r1, [sp, #12]
 8016f48:	e7d7      	b.n	8016efa <__hexnan+0x2e>
 8016f4a:	2a29      	cmp	r2, #41	; 0x29
 8016f4c:	d14a      	bne.n	8016fe4 <__hexnan+0x118>
 8016f4e:	3102      	adds	r1, #2
 8016f50:	f8ca 1000 	str.w	r1, [sl]
 8016f54:	f1bb 0f00 	cmp.w	fp, #0
 8016f58:	d044      	beq.n	8016fe4 <__hexnan+0x118>
 8016f5a:	454c      	cmp	r4, r9
 8016f5c:	d206      	bcs.n	8016f6c <__hexnan+0xa0>
 8016f5e:	2d07      	cmp	r5, #7
 8016f60:	dc04      	bgt.n	8016f6c <__hexnan+0xa0>
 8016f62:	462a      	mov	r2, r5
 8016f64:	4649      	mov	r1, r9
 8016f66:	4620      	mov	r0, r4
 8016f68:	f7ff ff8a 	bl	8016e80 <L_shift>
 8016f6c:	4544      	cmp	r4, r8
 8016f6e:	d928      	bls.n	8016fc2 <__hexnan+0xf6>
 8016f70:	4643      	mov	r3, r8
 8016f72:	f854 2b04 	ldr.w	r2, [r4], #4
 8016f76:	f843 2b04 	str.w	r2, [r3], #4
 8016f7a:	42a6      	cmp	r6, r4
 8016f7c:	d2f9      	bcs.n	8016f72 <__hexnan+0xa6>
 8016f7e:	2200      	movs	r2, #0
 8016f80:	f843 2b04 	str.w	r2, [r3], #4
 8016f84:	429e      	cmp	r6, r3
 8016f86:	d2fb      	bcs.n	8016f80 <__hexnan+0xb4>
 8016f88:	6833      	ldr	r3, [r6, #0]
 8016f8a:	b91b      	cbnz	r3, 8016f94 <__hexnan+0xc8>
 8016f8c:	4546      	cmp	r6, r8
 8016f8e:	d127      	bne.n	8016fe0 <__hexnan+0x114>
 8016f90:	2301      	movs	r3, #1
 8016f92:	6033      	str	r3, [r6, #0]
 8016f94:	2005      	movs	r0, #5
 8016f96:	e026      	b.n	8016fe6 <__hexnan+0x11a>
 8016f98:	3501      	adds	r5, #1
 8016f9a:	2d08      	cmp	r5, #8
 8016f9c:	f10b 0b01 	add.w	fp, fp, #1
 8016fa0:	dd06      	ble.n	8016fb0 <__hexnan+0xe4>
 8016fa2:	4544      	cmp	r4, r8
 8016fa4:	d9cf      	bls.n	8016f46 <__hexnan+0x7a>
 8016fa6:	2300      	movs	r3, #0
 8016fa8:	f844 3c04 	str.w	r3, [r4, #-4]
 8016fac:	2501      	movs	r5, #1
 8016fae:	3c04      	subs	r4, #4
 8016fb0:	6822      	ldr	r2, [r4, #0]
 8016fb2:	f000 000f 	and.w	r0, r0, #15
 8016fb6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8016fba:	6020      	str	r0, [r4, #0]
 8016fbc:	e7c3      	b.n	8016f46 <__hexnan+0x7a>
 8016fbe:	2508      	movs	r5, #8
 8016fc0:	e7c1      	b.n	8016f46 <__hexnan+0x7a>
 8016fc2:	9b01      	ldr	r3, [sp, #4]
 8016fc4:	2b00      	cmp	r3, #0
 8016fc6:	d0df      	beq.n	8016f88 <__hexnan+0xbc>
 8016fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8016fcc:	f1c3 0320 	rsb	r3, r3, #32
 8016fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8016fd4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8016fd8:	401a      	ands	r2, r3
 8016fda:	f847 2c04 	str.w	r2, [r7, #-4]
 8016fde:	e7d3      	b.n	8016f88 <__hexnan+0xbc>
 8016fe0:	3e04      	subs	r6, #4
 8016fe2:	e7d1      	b.n	8016f88 <__hexnan+0xbc>
 8016fe4:	2004      	movs	r0, #4
 8016fe6:	b007      	add	sp, #28
 8016fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016fec <__locale_ctype_ptr_l>:
 8016fec:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8016ff0:	4770      	bx	lr
	...

08016ff4 <__locale_ctype_ptr>:
 8016ff4:	4b04      	ldr	r3, [pc, #16]	; (8017008 <__locale_ctype_ptr+0x14>)
 8016ff6:	4a05      	ldr	r2, [pc, #20]	; (801700c <__locale_ctype_ptr+0x18>)
 8016ff8:	681b      	ldr	r3, [r3, #0]
 8016ffa:	6a1b      	ldr	r3, [r3, #32]
 8016ffc:	2b00      	cmp	r3, #0
 8016ffe:	bf08      	it	eq
 8017000:	4613      	moveq	r3, r2
 8017002:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8017006:	4770      	bx	lr
 8017008:	20000024 	.word	0x20000024
 801700c:	20000088 	.word	0x20000088

08017010 <__localeconv_l>:
 8017010:	30f0      	adds	r0, #240	; 0xf0
 8017012:	4770      	bx	lr

08017014 <_localeconv_r>:
 8017014:	4b04      	ldr	r3, [pc, #16]	; (8017028 <_localeconv_r+0x14>)
 8017016:	681b      	ldr	r3, [r3, #0]
 8017018:	6a18      	ldr	r0, [r3, #32]
 801701a:	4b04      	ldr	r3, [pc, #16]	; (801702c <_localeconv_r+0x18>)
 801701c:	2800      	cmp	r0, #0
 801701e:	bf08      	it	eq
 8017020:	4618      	moveq	r0, r3
 8017022:	30f0      	adds	r0, #240	; 0xf0
 8017024:	4770      	bx	lr
 8017026:	bf00      	nop
 8017028:	20000024 	.word	0x20000024
 801702c:	20000088 	.word	0x20000088

08017030 <__swhatbuf_r>:
 8017030:	b570      	push	{r4, r5, r6, lr}
 8017032:	460e      	mov	r6, r1
 8017034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017038:	2900      	cmp	r1, #0
 801703a:	b096      	sub	sp, #88	; 0x58
 801703c:	4614      	mov	r4, r2
 801703e:	461d      	mov	r5, r3
 8017040:	da07      	bge.n	8017052 <__swhatbuf_r+0x22>
 8017042:	2300      	movs	r3, #0
 8017044:	602b      	str	r3, [r5, #0]
 8017046:	89b3      	ldrh	r3, [r6, #12]
 8017048:	061a      	lsls	r2, r3, #24
 801704a:	d410      	bmi.n	801706e <__swhatbuf_r+0x3e>
 801704c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017050:	e00e      	b.n	8017070 <__swhatbuf_r+0x40>
 8017052:	466a      	mov	r2, sp
 8017054:	f001 fd18 	bl	8018a88 <_fstat_r>
 8017058:	2800      	cmp	r0, #0
 801705a:	dbf2      	blt.n	8017042 <__swhatbuf_r+0x12>
 801705c:	9a01      	ldr	r2, [sp, #4]
 801705e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8017062:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8017066:	425a      	negs	r2, r3
 8017068:	415a      	adcs	r2, r3
 801706a:	602a      	str	r2, [r5, #0]
 801706c:	e7ee      	b.n	801704c <__swhatbuf_r+0x1c>
 801706e:	2340      	movs	r3, #64	; 0x40
 8017070:	2000      	movs	r0, #0
 8017072:	6023      	str	r3, [r4, #0]
 8017074:	b016      	add	sp, #88	; 0x58
 8017076:	bd70      	pop	{r4, r5, r6, pc}

08017078 <__smakebuf_r>:
 8017078:	898b      	ldrh	r3, [r1, #12]
 801707a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801707c:	079d      	lsls	r5, r3, #30
 801707e:	4606      	mov	r6, r0
 8017080:	460c      	mov	r4, r1
 8017082:	d507      	bpl.n	8017094 <__smakebuf_r+0x1c>
 8017084:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017088:	6023      	str	r3, [r4, #0]
 801708a:	6123      	str	r3, [r4, #16]
 801708c:	2301      	movs	r3, #1
 801708e:	6163      	str	r3, [r4, #20]
 8017090:	b002      	add	sp, #8
 8017092:	bd70      	pop	{r4, r5, r6, pc}
 8017094:	ab01      	add	r3, sp, #4
 8017096:	466a      	mov	r2, sp
 8017098:	f7ff ffca 	bl	8017030 <__swhatbuf_r>
 801709c:	9900      	ldr	r1, [sp, #0]
 801709e:	4605      	mov	r5, r0
 80170a0:	4630      	mov	r0, r6
 80170a2:	f000 fc9f 	bl	80179e4 <_malloc_r>
 80170a6:	b948      	cbnz	r0, 80170bc <__smakebuf_r+0x44>
 80170a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80170ac:	059a      	lsls	r2, r3, #22
 80170ae:	d4ef      	bmi.n	8017090 <__smakebuf_r+0x18>
 80170b0:	f023 0303 	bic.w	r3, r3, #3
 80170b4:	f043 0302 	orr.w	r3, r3, #2
 80170b8:	81a3      	strh	r3, [r4, #12]
 80170ba:	e7e3      	b.n	8017084 <__smakebuf_r+0xc>
 80170bc:	4b0d      	ldr	r3, [pc, #52]	; (80170f4 <__smakebuf_r+0x7c>)
 80170be:	62b3      	str	r3, [r6, #40]	; 0x28
 80170c0:	89a3      	ldrh	r3, [r4, #12]
 80170c2:	6020      	str	r0, [r4, #0]
 80170c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80170c8:	81a3      	strh	r3, [r4, #12]
 80170ca:	9b00      	ldr	r3, [sp, #0]
 80170cc:	6163      	str	r3, [r4, #20]
 80170ce:	9b01      	ldr	r3, [sp, #4]
 80170d0:	6120      	str	r0, [r4, #16]
 80170d2:	b15b      	cbz	r3, 80170ec <__smakebuf_r+0x74>
 80170d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80170d8:	4630      	mov	r0, r6
 80170da:	f001 fce7 	bl	8018aac <_isatty_r>
 80170de:	b128      	cbz	r0, 80170ec <__smakebuf_r+0x74>
 80170e0:	89a3      	ldrh	r3, [r4, #12]
 80170e2:	f023 0303 	bic.w	r3, r3, #3
 80170e6:	f043 0301 	orr.w	r3, r3, #1
 80170ea:	81a3      	strh	r3, [r4, #12]
 80170ec:	89a3      	ldrh	r3, [r4, #12]
 80170ee:	431d      	orrs	r5, r3
 80170f0:	81a5      	strh	r5, [r4, #12]
 80170f2:	e7cd      	b.n	8017090 <__smakebuf_r+0x18>
 80170f4:	0801681d 	.word	0x0801681d

080170f8 <malloc>:
 80170f8:	4b02      	ldr	r3, [pc, #8]	; (8017104 <malloc+0xc>)
 80170fa:	4601      	mov	r1, r0
 80170fc:	6818      	ldr	r0, [r3, #0]
 80170fe:	f000 bc71 	b.w	80179e4 <_malloc_r>
 8017102:	bf00      	nop
 8017104:	20000024 	.word	0x20000024

08017108 <__ascii_mbtowc>:
 8017108:	b082      	sub	sp, #8
 801710a:	b901      	cbnz	r1, 801710e <__ascii_mbtowc+0x6>
 801710c:	a901      	add	r1, sp, #4
 801710e:	b142      	cbz	r2, 8017122 <__ascii_mbtowc+0x1a>
 8017110:	b14b      	cbz	r3, 8017126 <__ascii_mbtowc+0x1e>
 8017112:	7813      	ldrb	r3, [r2, #0]
 8017114:	600b      	str	r3, [r1, #0]
 8017116:	7812      	ldrb	r2, [r2, #0]
 8017118:	1c10      	adds	r0, r2, #0
 801711a:	bf18      	it	ne
 801711c:	2001      	movne	r0, #1
 801711e:	b002      	add	sp, #8
 8017120:	4770      	bx	lr
 8017122:	4610      	mov	r0, r2
 8017124:	e7fb      	b.n	801711e <__ascii_mbtowc+0x16>
 8017126:	f06f 0001 	mvn.w	r0, #1
 801712a:	e7f8      	b.n	801711e <__ascii_mbtowc+0x16>

0801712c <_Balloc>:
 801712c:	b570      	push	{r4, r5, r6, lr}
 801712e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017130:	4604      	mov	r4, r0
 8017132:	460e      	mov	r6, r1
 8017134:	b93d      	cbnz	r5, 8017146 <_Balloc+0x1a>
 8017136:	2010      	movs	r0, #16
 8017138:	f7ff ffde 	bl	80170f8 <malloc>
 801713c:	6260      	str	r0, [r4, #36]	; 0x24
 801713e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8017142:	6005      	str	r5, [r0, #0]
 8017144:	60c5      	str	r5, [r0, #12]
 8017146:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8017148:	68eb      	ldr	r3, [r5, #12]
 801714a:	b183      	cbz	r3, 801716e <_Balloc+0x42>
 801714c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801714e:	68db      	ldr	r3, [r3, #12]
 8017150:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8017154:	b9b8      	cbnz	r0, 8017186 <_Balloc+0x5a>
 8017156:	2101      	movs	r1, #1
 8017158:	fa01 f506 	lsl.w	r5, r1, r6
 801715c:	1d6a      	adds	r2, r5, #5
 801715e:	0092      	lsls	r2, r2, #2
 8017160:	4620      	mov	r0, r4
 8017162:	f000 fbe2 	bl	801792a <_calloc_r>
 8017166:	b160      	cbz	r0, 8017182 <_Balloc+0x56>
 8017168:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801716c:	e00e      	b.n	801718c <_Balloc+0x60>
 801716e:	2221      	movs	r2, #33	; 0x21
 8017170:	2104      	movs	r1, #4
 8017172:	4620      	mov	r0, r4
 8017174:	f000 fbd9 	bl	801792a <_calloc_r>
 8017178:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801717a:	60e8      	str	r0, [r5, #12]
 801717c:	68db      	ldr	r3, [r3, #12]
 801717e:	2b00      	cmp	r3, #0
 8017180:	d1e4      	bne.n	801714c <_Balloc+0x20>
 8017182:	2000      	movs	r0, #0
 8017184:	bd70      	pop	{r4, r5, r6, pc}
 8017186:	6802      	ldr	r2, [r0, #0]
 8017188:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801718c:	2300      	movs	r3, #0
 801718e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017192:	e7f7      	b.n	8017184 <_Balloc+0x58>

08017194 <_Bfree>:
 8017194:	b570      	push	{r4, r5, r6, lr}
 8017196:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8017198:	4606      	mov	r6, r0
 801719a:	460d      	mov	r5, r1
 801719c:	b93c      	cbnz	r4, 80171ae <_Bfree+0x1a>
 801719e:	2010      	movs	r0, #16
 80171a0:	f7ff ffaa 	bl	80170f8 <malloc>
 80171a4:	6270      	str	r0, [r6, #36]	; 0x24
 80171a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80171aa:	6004      	str	r4, [r0, #0]
 80171ac:	60c4      	str	r4, [r0, #12]
 80171ae:	b13d      	cbz	r5, 80171c0 <_Bfree+0x2c>
 80171b0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80171b2:	686a      	ldr	r2, [r5, #4]
 80171b4:	68db      	ldr	r3, [r3, #12]
 80171b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80171ba:	6029      	str	r1, [r5, #0]
 80171bc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80171c0:	bd70      	pop	{r4, r5, r6, pc}

080171c2 <__multadd>:
 80171c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80171c6:	690d      	ldr	r5, [r1, #16]
 80171c8:	461f      	mov	r7, r3
 80171ca:	4606      	mov	r6, r0
 80171cc:	460c      	mov	r4, r1
 80171ce:	f101 0c14 	add.w	ip, r1, #20
 80171d2:	2300      	movs	r3, #0
 80171d4:	f8dc 0000 	ldr.w	r0, [ip]
 80171d8:	b281      	uxth	r1, r0
 80171da:	fb02 7101 	mla	r1, r2, r1, r7
 80171de:	0c0f      	lsrs	r7, r1, #16
 80171e0:	0c00      	lsrs	r0, r0, #16
 80171e2:	fb02 7000 	mla	r0, r2, r0, r7
 80171e6:	b289      	uxth	r1, r1
 80171e8:	3301      	adds	r3, #1
 80171ea:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80171ee:	429d      	cmp	r5, r3
 80171f0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80171f4:	f84c 1b04 	str.w	r1, [ip], #4
 80171f8:	dcec      	bgt.n	80171d4 <__multadd+0x12>
 80171fa:	b1d7      	cbz	r7, 8017232 <__multadd+0x70>
 80171fc:	68a3      	ldr	r3, [r4, #8]
 80171fe:	42ab      	cmp	r3, r5
 8017200:	dc12      	bgt.n	8017228 <__multadd+0x66>
 8017202:	6861      	ldr	r1, [r4, #4]
 8017204:	4630      	mov	r0, r6
 8017206:	3101      	adds	r1, #1
 8017208:	f7ff ff90 	bl	801712c <_Balloc>
 801720c:	6922      	ldr	r2, [r4, #16]
 801720e:	3202      	adds	r2, #2
 8017210:	f104 010c 	add.w	r1, r4, #12
 8017214:	4680      	mov	r8, r0
 8017216:	0092      	lsls	r2, r2, #2
 8017218:	300c      	adds	r0, #12
 801721a:	f7fc fca1 	bl	8013b60 <memcpy>
 801721e:	4621      	mov	r1, r4
 8017220:	4630      	mov	r0, r6
 8017222:	f7ff ffb7 	bl	8017194 <_Bfree>
 8017226:	4644      	mov	r4, r8
 8017228:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801722c:	3501      	adds	r5, #1
 801722e:	615f      	str	r7, [r3, #20]
 8017230:	6125      	str	r5, [r4, #16]
 8017232:	4620      	mov	r0, r4
 8017234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017238 <__s2b>:
 8017238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801723c:	460c      	mov	r4, r1
 801723e:	4615      	mov	r5, r2
 8017240:	461f      	mov	r7, r3
 8017242:	2209      	movs	r2, #9
 8017244:	3308      	adds	r3, #8
 8017246:	4606      	mov	r6, r0
 8017248:	fb93 f3f2 	sdiv	r3, r3, r2
 801724c:	2100      	movs	r1, #0
 801724e:	2201      	movs	r2, #1
 8017250:	429a      	cmp	r2, r3
 8017252:	db20      	blt.n	8017296 <__s2b+0x5e>
 8017254:	4630      	mov	r0, r6
 8017256:	f7ff ff69 	bl	801712c <_Balloc>
 801725a:	9b08      	ldr	r3, [sp, #32]
 801725c:	6143      	str	r3, [r0, #20]
 801725e:	2d09      	cmp	r5, #9
 8017260:	f04f 0301 	mov.w	r3, #1
 8017264:	6103      	str	r3, [r0, #16]
 8017266:	dd19      	ble.n	801729c <__s2b+0x64>
 8017268:	f104 0809 	add.w	r8, r4, #9
 801726c:	46c1      	mov	r9, r8
 801726e:	442c      	add	r4, r5
 8017270:	f819 3b01 	ldrb.w	r3, [r9], #1
 8017274:	4601      	mov	r1, r0
 8017276:	3b30      	subs	r3, #48	; 0x30
 8017278:	220a      	movs	r2, #10
 801727a:	4630      	mov	r0, r6
 801727c:	f7ff ffa1 	bl	80171c2 <__multadd>
 8017280:	45a1      	cmp	r9, r4
 8017282:	d1f5      	bne.n	8017270 <__s2b+0x38>
 8017284:	eb08 0405 	add.w	r4, r8, r5
 8017288:	3c08      	subs	r4, #8
 801728a:	1b2d      	subs	r5, r5, r4
 801728c:	1963      	adds	r3, r4, r5
 801728e:	42bb      	cmp	r3, r7
 8017290:	db07      	blt.n	80172a2 <__s2b+0x6a>
 8017292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017296:	0052      	lsls	r2, r2, #1
 8017298:	3101      	adds	r1, #1
 801729a:	e7d9      	b.n	8017250 <__s2b+0x18>
 801729c:	340a      	adds	r4, #10
 801729e:	2509      	movs	r5, #9
 80172a0:	e7f3      	b.n	801728a <__s2b+0x52>
 80172a2:	f814 3b01 	ldrb.w	r3, [r4], #1
 80172a6:	4601      	mov	r1, r0
 80172a8:	3b30      	subs	r3, #48	; 0x30
 80172aa:	220a      	movs	r2, #10
 80172ac:	4630      	mov	r0, r6
 80172ae:	f7ff ff88 	bl	80171c2 <__multadd>
 80172b2:	e7eb      	b.n	801728c <__s2b+0x54>

080172b4 <__hi0bits>:
 80172b4:	0c02      	lsrs	r2, r0, #16
 80172b6:	0412      	lsls	r2, r2, #16
 80172b8:	4603      	mov	r3, r0
 80172ba:	b9b2      	cbnz	r2, 80172ea <__hi0bits+0x36>
 80172bc:	0403      	lsls	r3, r0, #16
 80172be:	2010      	movs	r0, #16
 80172c0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80172c4:	bf04      	itt	eq
 80172c6:	021b      	lsleq	r3, r3, #8
 80172c8:	3008      	addeq	r0, #8
 80172ca:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80172ce:	bf04      	itt	eq
 80172d0:	011b      	lsleq	r3, r3, #4
 80172d2:	3004      	addeq	r0, #4
 80172d4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80172d8:	bf04      	itt	eq
 80172da:	009b      	lsleq	r3, r3, #2
 80172dc:	3002      	addeq	r0, #2
 80172de:	2b00      	cmp	r3, #0
 80172e0:	db06      	blt.n	80172f0 <__hi0bits+0x3c>
 80172e2:	005b      	lsls	r3, r3, #1
 80172e4:	d503      	bpl.n	80172ee <__hi0bits+0x3a>
 80172e6:	3001      	adds	r0, #1
 80172e8:	4770      	bx	lr
 80172ea:	2000      	movs	r0, #0
 80172ec:	e7e8      	b.n	80172c0 <__hi0bits+0xc>
 80172ee:	2020      	movs	r0, #32
 80172f0:	4770      	bx	lr

080172f2 <__lo0bits>:
 80172f2:	6803      	ldr	r3, [r0, #0]
 80172f4:	f013 0207 	ands.w	r2, r3, #7
 80172f8:	4601      	mov	r1, r0
 80172fa:	d00b      	beq.n	8017314 <__lo0bits+0x22>
 80172fc:	07da      	lsls	r2, r3, #31
 80172fe:	d423      	bmi.n	8017348 <__lo0bits+0x56>
 8017300:	0798      	lsls	r0, r3, #30
 8017302:	bf49      	itett	mi
 8017304:	085b      	lsrmi	r3, r3, #1
 8017306:	089b      	lsrpl	r3, r3, #2
 8017308:	2001      	movmi	r0, #1
 801730a:	600b      	strmi	r3, [r1, #0]
 801730c:	bf5c      	itt	pl
 801730e:	600b      	strpl	r3, [r1, #0]
 8017310:	2002      	movpl	r0, #2
 8017312:	4770      	bx	lr
 8017314:	b298      	uxth	r0, r3
 8017316:	b9a8      	cbnz	r0, 8017344 <__lo0bits+0x52>
 8017318:	0c1b      	lsrs	r3, r3, #16
 801731a:	2010      	movs	r0, #16
 801731c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8017320:	bf04      	itt	eq
 8017322:	0a1b      	lsreq	r3, r3, #8
 8017324:	3008      	addeq	r0, #8
 8017326:	071a      	lsls	r2, r3, #28
 8017328:	bf04      	itt	eq
 801732a:	091b      	lsreq	r3, r3, #4
 801732c:	3004      	addeq	r0, #4
 801732e:	079a      	lsls	r2, r3, #30
 8017330:	bf04      	itt	eq
 8017332:	089b      	lsreq	r3, r3, #2
 8017334:	3002      	addeq	r0, #2
 8017336:	07da      	lsls	r2, r3, #31
 8017338:	d402      	bmi.n	8017340 <__lo0bits+0x4e>
 801733a:	085b      	lsrs	r3, r3, #1
 801733c:	d006      	beq.n	801734c <__lo0bits+0x5a>
 801733e:	3001      	adds	r0, #1
 8017340:	600b      	str	r3, [r1, #0]
 8017342:	4770      	bx	lr
 8017344:	4610      	mov	r0, r2
 8017346:	e7e9      	b.n	801731c <__lo0bits+0x2a>
 8017348:	2000      	movs	r0, #0
 801734a:	4770      	bx	lr
 801734c:	2020      	movs	r0, #32
 801734e:	4770      	bx	lr

08017350 <__i2b>:
 8017350:	b510      	push	{r4, lr}
 8017352:	460c      	mov	r4, r1
 8017354:	2101      	movs	r1, #1
 8017356:	f7ff fee9 	bl	801712c <_Balloc>
 801735a:	2201      	movs	r2, #1
 801735c:	6144      	str	r4, [r0, #20]
 801735e:	6102      	str	r2, [r0, #16]
 8017360:	bd10      	pop	{r4, pc}

08017362 <__multiply>:
 8017362:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017366:	4614      	mov	r4, r2
 8017368:	690a      	ldr	r2, [r1, #16]
 801736a:	6923      	ldr	r3, [r4, #16]
 801736c:	429a      	cmp	r2, r3
 801736e:	bfb8      	it	lt
 8017370:	460b      	movlt	r3, r1
 8017372:	4688      	mov	r8, r1
 8017374:	bfbc      	itt	lt
 8017376:	46a0      	movlt	r8, r4
 8017378:	461c      	movlt	r4, r3
 801737a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801737e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8017382:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017386:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801738a:	eb07 0609 	add.w	r6, r7, r9
 801738e:	42b3      	cmp	r3, r6
 8017390:	bfb8      	it	lt
 8017392:	3101      	addlt	r1, #1
 8017394:	f7ff feca 	bl	801712c <_Balloc>
 8017398:	f100 0514 	add.w	r5, r0, #20
 801739c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80173a0:	462b      	mov	r3, r5
 80173a2:	2200      	movs	r2, #0
 80173a4:	4573      	cmp	r3, lr
 80173a6:	d316      	bcc.n	80173d6 <__multiply+0x74>
 80173a8:	f104 0214 	add.w	r2, r4, #20
 80173ac:	f108 0114 	add.w	r1, r8, #20
 80173b0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80173b4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80173b8:	9300      	str	r3, [sp, #0]
 80173ba:	9b00      	ldr	r3, [sp, #0]
 80173bc:	9201      	str	r2, [sp, #4]
 80173be:	4293      	cmp	r3, r2
 80173c0:	d80c      	bhi.n	80173dc <__multiply+0x7a>
 80173c2:	2e00      	cmp	r6, #0
 80173c4:	dd03      	ble.n	80173ce <__multiply+0x6c>
 80173c6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80173ca:	2b00      	cmp	r3, #0
 80173cc:	d05d      	beq.n	801748a <__multiply+0x128>
 80173ce:	6106      	str	r6, [r0, #16]
 80173d0:	b003      	add	sp, #12
 80173d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80173d6:	f843 2b04 	str.w	r2, [r3], #4
 80173da:	e7e3      	b.n	80173a4 <__multiply+0x42>
 80173dc:	f8b2 b000 	ldrh.w	fp, [r2]
 80173e0:	f1bb 0f00 	cmp.w	fp, #0
 80173e4:	d023      	beq.n	801742e <__multiply+0xcc>
 80173e6:	4689      	mov	r9, r1
 80173e8:	46ac      	mov	ip, r5
 80173ea:	f04f 0800 	mov.w	r8, #0
 80173ee:	f859 4b04 	ldr.w	r4, [r9], #4
 80173f2:	f8dc a000 	ldr.w	sl, [ip]
 80173f6:	b2a3      	uxth	r3, r4
 80173f8:	fa1f fa8a 	uxth.w	sl, sl
 80173fc:	fb0b a303 	mla	r3, fp, r3, sl
 8017400:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8017404:	f8dc 4000 	ldr.w	r4, [ip]
 8017408:	4443      	add	r3, r8
 801740a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801740e:	fb0b 840a 	mla	r4, fp, sl, r8
 8017412:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8017416:	46e2      	mov	sl, ip
 8017418:	b29b      	uxth	r3, r3
 801741a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801741e:	454f      	cmp	r7, r9
 8017420:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8017424:	f84a 3b04 	str.w	r3, [sl], #4
 8017428:	d82b      	bhi.n	8017482 <__multiply+0x120>
 801742a:	f8cc 8004 	str.w	r8, [ip, #4]
 801742e:	9b01      	ldr	r3, [sp, #4]
 8017430:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8017434:	3204      	adds	r2, #4
 8017436:	f1ba 0f00 	cmp.w	sl, #0
 801743a:	d020      	beq.n	801747e <__multiply+0x11c>
 801743c:	682b      	ldr	r3, [r5, #0]
 801743e:	4689      	mov	r9, r1
 8017440:	46a8      	mov	r8, r5
 8017442:	f04f 0b00 	mov.w	fp, #0
 8017446:	f8b9 c000 	ldrh.w	ip, [r9]
 801744a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 801744e:	fb0a 440c 	mla	r4, sl, ip, r4
 8017452:	445c      	add	r4, fp
 8017454:	46c4      	mov	ip, r8
 8017456:	b29b      	uxth	r3, r3
 8017458:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801745c:	f84c 3b04 	str.w	r3, [ip], #4
 8017460:	f859 3b04 	ldr.w	r3, [r9], #4
 8017464:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8017468:	0c1b      	lsrs	r3, r3, #16
 801746a:	fb0a b303 	mla	r3, sl, r3, fp
 801746e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8017472:	454f      	cmp	r7, r9
 8017474:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8017478:	d805      	bhi.n	8017486 <__multiply+0x124>
 801747a:	f8c8 3004 	str.w	r3, [r8, #4]
 801747e:	3504      	adds	r5, #4
 8017480:	e79b      	b.n	80173ba <__multiply+0x58>
 8017482:	46d4      	mov	ip, sl
 8017484:	e7b3      	b.n	80173ee <__multiply+0x8c>
 8017486:	46e0      	mov	r8, ip
 8017488:	e7dd      	b.n	8017446 <__multiply+0xe4>
 801748a:	3e01      	subs	r6, #1
 801748c:	e799      	b.n	80173c2 <__multiply+0x60>
	...

08017490 <__pow5mult>:
 8017490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017494:	4615      	mov	r5, r2
 8017496:	f012 0203 	ands.w	r2, r2, #3
 801749a:	4606      	mov	r6, r0
 801749c:	460f      	mov	r7, r1
 801749e:	d007      	beq.n	80174b0 <__pow5mult+0x20>
 80174a0:	3a01      	subs	r2, #1
 80174a2:	4c21      	ldr	r4, [pc, #132]	; (8017528 <__pow5mult+0x98>)
 80174a4:	2300      	movs	r3, #0
 80174a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80174aa:	f7ff fe8a 	bl	80171c2 <__multadd>
 80174ae:	4607      	mov	r7, r0
 80174b0:	10ad      	asrs	r5, r5, #2
 80174b2:	d035      	beq.n	8017520 <__pow5mult+0x90>
 80174b4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80174b6:	b93c      	cbnz	r4, 80174c8 <__pow5mult+0x38>
 80174b8:	2010      	movs	r0, #16
 80174ba:	f7ff fe1d 	bl	80170f8 <malloc>
 80174be:	6270      	str	r0, [r6, #36]	; 0x24
 80174c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80174c4:	6004      	str	r4, [r0, #0]
 80174c6:	60c4      	str	r4, [r0, #12]
 80174c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80174cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80174d0:	b94c      	cbnz	r4, 80174e6 <__pow5mult+0x56>
 80174d2:	f240 2171 	movw	r1, #625	; 0x271
 80174d6:	4630      	mov	r0, r6
 80174d8:	f7ff ff3a 	bl	8017350 <__i2b>
 80174dc:	2300      	movs	r3, #0
 80174de:	f8c8 0008 	str.w	r0, [r8, #8]
 80174e2:	4604      	mov	r4, r0
 80174e4:	6003      	str	r3, [r0, #0]
 80174e6:	f04f 0800 	mov.w	r8, #0
 80174ea:	07eb      	lsls	r3, r5, #31
 80174ec:	d50a      	bpl.n	8017504 <__pow5mult+0x74>
 80174ee:	4639      	mov	r1, r7
 80174f0:	4622      	mov	r2, r4
 80174f2:	4630      	mov	r0, r6
 80174f4:	f7ff ff35 	bl	8017362 <__multiply>
 80174f8:	4639      	mov	r1, r7
 80174fa:	4681      	mov	r9, r0
 80174fc:	4630      	mov	r0, r6
 80174fe:	f7ff fe49 	bl	8017194 <_Bfree>
 8017502:	464f      	mov	r7, r9
 8017504:	106d      	asrs	r5, r5, #1
 8017506:	d00b      	beq.n	8017520 <__pow5mult+0x90>
 8017508:	6820      	ldr	r0, [r4, #0]
 801750a:	b938      	cbnz	r0, 801751c <__pow5mult+0x8c>
 801750c:	4622      	mov	r2, r4
 801750e:	4621      	mov	r1, r4
 8017510:	4630      	mov	r0, r6
 8017512:	f7ff ff26 	bl	8017362 <__multiply>
 8017516:	6020      	str	r0, [r4, #0]
 8017518:	f8c0 8000 	str.w	r8, [r0]
 801751c:	4604      	mov	r4, r0
 801751e:	e7e4      	b.n	80174ea <__pow5mult+0x5a>
 8017520:	4638      	mov	r0, r7
 8017522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017526:	bf00      	nop
 8017528:	08019038 	.word	0x08019038

0801752c <__lshift>:
 801752c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017530:	460c      	mov	r4, r1
 8017532:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8017536:	6923      	ldr	r3, [r4, #16]
 8017538:	6849      	ldr	r1, [r1, #4]
 801753a:	eb0a 0903 	add.w	r9, sl, r3
 801753e:	68a3      	ldr	r3, [r4, #8]
 8017540:	4607      	mov	r7, r0
 8017542:	4616      	mov	r6, r2
 8017544:	f109 0501 	add.w	r5, r9, #1
 8017548:	42ab      	cmp	r3, r5
 801754a:	db32      	blt.n	80175b2 <__lshift+0x86>
 801754c:	4638      	mov	r0, r7
 801754e:	f7ff fded 	bl	801712c <_Balloc>
 8017552:	2300      	movs	r3, #0
 8017554:	4680      	mov	r8, r0
 8017556:	f100 0114 	add.w	r1, r0, #20
 801755a:	461a      	mov	r2, r3
 801755c:	4553      	cmp	r3, sl
 801755e:	db2b      	blt.n	80175b8 <__lshift+0x8c>
 8017560:	6920      	ldr	r0, [r4, #16]
 8017562:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017566:	f104 0314 	add.w	r3, r4, #20
 801756a:	f016 021f 	ands.w	r2, r6, #31
 801756e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017572:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017576:	d025      	beq.n	80175c4 <__lshift+0x98>
 8017578:	f1c2 0e20 	rsb	lr, r2, #32
 801757c:	2000      	movs	r0, #0
 801757e:	681e      	ldr	r6, [r3, #0]
 8017580:	468a      	mov	sl, r1
 8017582:	4096      	lsls	r6, r2
 8017584:	4330      	orrs	r0, r6
 8017586:	f84a 0b04 	str.w	r0, [sl], #4
 801758a:	f853 0b04 	ldr.w	r0, [r3], #4
 801758e:	459c      	cmp	ip, r3
 8017590:	fa20 f00e 	lsr.w	r0, r0, lr
 8017594:	d814      	bhi.n	80175c0 <__lshift+0x94>
 8017596:	6048      	str	r0, [r1, #4]
 8017598:	b108      	cbz	r0, 801759e <__lshift+0x72>
 801759a:	f109 0502 	add.w	r5, r9, #2
 801759e:	3d01      	subs	r5, #1
 80175a0:	4638      	mov	r0, r7
 80175a2:	f8c8 5010 	str.w	r5, [r8, #16]
 80175a6:	4621      	mov	r1, r4
 80175a8:	f7ff fdf4 	bl	8017194 <_Bfree>
 80175ac:	4640      	mov	r0, r8
 80175ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80175b2:	3101      	adds	r1, #1
 80175b4:	005b      	lsls	r3, r3, #1
 80175b6:	e7c7      	b.n	8017548 <__lshift+0x1c>
 80175b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80175bc:	3301      	adds	r3, #1
 80175be:	e7cd      	b.n	801755c <__lshift+0x30>
 80175c0:	4651      	mov	r1, sl
 80175c2:	e7dc      	b.n	801757e <__lshift+0x52>
 80175c4:	3904      	subs	r1, #4
 80175c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80175ca:	f841 2f04 	str.w	r2, [r1, #4]!
 80175ce:	459c      	cmp	ip, r3
 80175d0:	d8f9      	bhi.n	80175c6 <__lshift+0x9a>
 80175d2:	e7e4      	b.n	801759e <__lshift+0x72>

080175d4 <__mcmp>:
 80175d4:	6903      	ldr	r3, [r0, #16]
 80175d6:	690a      	ldr	r2, [r1, #16]
 80175d8:	1a9b      	subs	r3, r3, r2
 80175da:	b530      	push	{r4, r5, lr}
 80175dc:	d10c      	bne.n	80175f8 <__mcmp+0x24>
 80175de:	0092      	lsls	r2, r2, #2
 80175e0:	3014      	adds	r0, #20
 80175e2:	3114      	adds	r1, #20
 80175e4:	1884      	adds	r4, r0, r2
 80175e6:	4411      	add	r1, r2
 80175e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80175ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80175f0:	4295      	cmp	r5, r2
 80175f2:	d003      	beq.n	80175fc <__mcmp+0x28>
 80175f4:	d305      	bcc.n	8017602 <__mcmp+0x2e>
 80175f6:	2301      	movs	r3, #1
 80175f8:	4618      	mov	r0, r3
 80175fa:	bd30      	pop	{r4, r5, pc}
 80175fc:	42a0      	cmp	r0, r4
 80175fe:	d3f3      	bcc.n	80175e8 <__mcmp+0x14>
 8017600:	e7fa      	b.n	80175f8 <__mcmp+0x24>
 8017602:	f04f 33ff 	mov.w	r3, #4294967295
 8017606:	e7f7      	b.n	80175f8 <__mcmp+0x24>

08017608 <__mdiff>:
 8017608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801760c:	460d      	mov	r5, r1
 801760e:	4607      	mov	r7, r0
 8017610:	4611      	mov	r1, r2
 8017612:	4628      	mov	r0, r5
 8017614:	4614      	mov	r4, r2
 8017616:	f7ff ffdd 	bl	80175d4 <__mcmp>
 801761a:	1e06      	subs	r6, r0, #0
 801761c:	d108      	bne.n	8017630 <__mdiff+0x28>
 801761e:	4631      	mov	r1, r6
 8017620:	4638      	mov	r0, r7
 8017622:	f7ff fd83 	bl	801712c <_Balloc>
 8017626:	2301      	movs	r3, #1
 8017628:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801762c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017630:	bfa4      	itt	ge
 8017632:	4623      	movge	r3, r4
 8017634:	462c      	movge	r4, r5
 8017636:	4638      	mov	r0, r7
 8017638:	6861      	ldr	r1, [r4, #4]
 801763a:	bfa6      	itte	ge
 801763c:	461d      	movge	r5, r3
 801763e:	2600      	movge	r6, #0
 8017640:	2601      	movlt	r6, #1
 8017642:	f7ff fd73 	bl	801712c <_Balloc>
 8017646:	692b      	ldr	r3, [r5, #16]
 8017648:	60c6      	str	r6, [r0, #12]
 801764a:	6926      	ldr	r6, [r4, #16]
 801764c:	f105 0914 	add.w	r9, r5, #20
 8017650:	f104 0214 	add.w	r2, r4, #20
 8017654:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8017658:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801765c:	f100 0514 	add.w	r5, r0, #20
 8017660:	f04f 0e00 	mov.w	lr, #0
 8017664:	f852 ab04 	ldr.w	sl, [r2], #4
 8017668:	f859 4b04 	ldr.w	r4, [r9], #4
 801766c:	fa1e f18a 	uxtah	r1, lr, sl
 8017670:	b2a3      	uxth	r3, r4
 8017672:	1ac9      	subs	r1, r1, r3
 8017674:	0c23      	lsrs	r3, r4, #16
 8017676:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801767a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801767e:	b289      	uxth	r1, r1
 8017680:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8017684:	45c8      	cmp	r8, r9
 8017686:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801768a:	4694      	mov	ip, r2
 801768c:	f845 3b04 	str.w	r3, [r5], #4
 8017690:	d8e8      	bhi.n	8017664 <__mdiff+0x5c>
 8017692:	45bc      	cmp	ip, r7
 8017694:	d304      	bcc.n	80176a0 <__mdiff+0x98>
 8017696:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801769a:	b183      	cbz	r3, 80176be <__mdiff+0xb6>
 801769c:	6106      	str	r6, [r0, #16]
 801769e:	e7c5      	b.n	801762c <__mdiff+0x24>
 80176a0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80176a4:	fa1e f381 	uxtah	r3, lr, r1
 80176a8:	141a      	asrs	r2, r3, #16
 80176aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80176ae:	b29b      	uxth	r3, r3
 80176b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80176b4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80176b8:	f845 3b04 	str.w	r3, [r5], #4
 80176bc:	e7e9      	b.n	8017692 <__mdiff+0x8a>
 80176be:	3e01      	subs	r6, #1
 80176c0:	e7e9      	b.n	8017696 <__mdiff+0x8e>
	...

080176c4 <__ulp>:
 80176c4:	4b12      	ldr	r3, [pc, #72]	; (8017710 <__ulp+0x4c>)
 80176c6:	ee10 2a90 	vmov	r2, s1
 80176ca:	401a      	ands	r2, r3
 80176cc:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80176d0:	2b00      	cmp	r3, #0
 80176d2:	dd04      	ble.n	80176de <__ulp+0x1a>
 80176d4:	2000      	movs	r0, #0
 80176d6:	4619      	mov	r1, r3
 80176d8:	ec41 0b10 	vmov	d0, r0, r1
 80176dc:	4770      	bx	lr
 80176de:	425b      	negs	r3, r3
 80176e0:	151b      	asrs	r3, r3, #20
 80176e2:	2b13      	cmp	r3, #19
 80176e4:	f04f 0000 	mov.w	r0, #0
 80176e8:	f04f 0100 	mov.w	r1, #0
 80176ec:	dc04      	bgt.n	80176f8 <__ulp+0x34>
 80176ee:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80176f2:	fa42 f103 	asr.w	r1, r2, r3
 80176f6:	e7ef      	b.n	80176d8 <__ulp+0x14>
 80176f8:	3b14      	subs	r3, #20
 80176fa:	2b1e      	cmp	r3, #30
 80176fc:	f04f 0201 	mov.w	r2, #1
 8017700:	bfda      	itte	le
 8017702:	f1c3 031f 	rsble	r3, r3, #31
 8017706:	fa02 f303 	lslle.w	r3, r2, r3
 801770a:	4613      	movgt	r3, r2
 801770c:	4618      	mov	r0, r3
 801770e:	e7e3      	b.n	80176d8 <__ulp+0x14>
 8017710:	7ff00000 	.word	0x7ff00000

08017714 <__b2d>:
 8017714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017716:	6905      	ldr	r5, [r0, #16]
 8017718:	f100 0714 	add.w	r7, r0, #20
 801771c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8017720:	1f2e      	subs	r6, r5, #4
 8017722:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8017726:	4620      	mov	r0, r4
 8017728:	f7ff fdc4 	bl	80172b4 <__hi0bits>
 801772c:	f1c0 0320 	rsb	r3, r0, #32
 8017730:	280a      	cmp	r0, #10
 8017732:	600b      	str	r3, [r1, #0]
 8017734:	f8df c074 	ldr.w	ip, [pc, #116]	; 80177ac <__b2d+0x98>
 8017738:	dc14      	bgt.n	8017764 <__b2d+0x50>
 801773a:	f1c0 0e0b 	rsb	lr, r0, #11
 801773e:	fa24 f10e 	lsr.w	r1, r4, lr
 8017742:	42b7      	cmp	r7, r6
 8017744:	ea41 030c 	orr.w	r3, r1, ip
 8017748:	bf34      	ite	cc
 801774a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801774e:	2100      	movcs	r1, #0
 8017750:	3015      	adds	r0, #21
 8017752:	fa04 f000 	lsl.w	r0, r4, r0
 8017756:	fa21 f10e 	lsr.w	r1, r1, lr
 801775a:	ea40 0201 	orr.w	r2, r0, r1
 801775e:	ec43 2b10 	vmov	d0, r2, r3
 8017762:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017764:	42b7      	cmp	r7, r6
 8017766:	bf3a      	itte	cc
 8017768:	f1a5 0608 	subcc.w	r6, r5, #8
 801776c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8017770:	2100      	movcs	r1, #0
 8017772:	380b      	subs	r0, #11
 8017774:	d015      	beq.n	80177a2 <__b2d+0x8e>
 8017776:	4084      	lsls	r4, r0
 8017778:	f1c0 0520 	rsb	r5, r0, #32
 801777c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8017780:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8017784:	42be      	cmp	r6, r7
 8017786:	fa21 fc05 	lsr.w	ip, r1, r5
 801778a:	ea44 030c 	orr.w	r3, r4, ip
 801778e:	bf8c      	ite	hi
 8017790:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8017794:	2400      	movls	r4, #0
 8017796:	fa01 f000 	lsl.w	r0, r1, r0
 801779a:	40ec      	lsrs	r4, r5
 801779c:	ea40 0204 	orr.w	r2, r0, r4
 80177a0:	e7dd      	b.n	801775e <__b2d+0x4a>
 80177a2:	ea44 030c 	orr.w	r3, r4, ip
 80177a6:	460a      	mov	r2, r1
 80177a8:	e7d9      	b.n	801775e <__b2d+0x4a>
 80177aa:	bf00      	nop
 80177ac:	3ff00000 	.word	0x3ff00000

080177b0 <__d2b>:
 80177b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80177b4:	460e      	mov	r6, r1
 80177b6:	2101      	movs	r1, #1
 80177b8:	ec59 8b10 	vmov	r8, r9, d0
 80177bc:	4615      	mov	r5, r2
 80177be:	f7ff fcb5 	bl	801712c <_Balloc>
 80177c2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80177c6:	4607      	mov	r7, r0
 80177c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80177cc:	bb34      	cbnz	r4, 801781c <__d2b+0x6c>
 80177ce:	9301      	str	r3, [sp, #4]
 80177d0:	f1b8 0300 	subs.w	r3, r8, #0
 80177d4:	d027      	beq.n	8017826 <__d2b+0x76>
 80177d6:	a802      	add	r0, sp, #8
 80177d8:	f840 3d08 	str.w	r3, [r0, #-8]!
 80177dc:	f7ff fd89 	bl	80172f2 <__lo0bits>
 80177e0:	9900      	ldr	r1, [sp, #0]
 80177e2:	b1f0      	cbz	r0, 8017822 <__d2b+0x72>
 80177e4:	9a01      	ldr	r2, [sp, #4]
 80177e6:	f1c0 0320 	rsb	r3, r0, #32
 80177ea:	fa02 f303 	lsl.w	r3, r2, r3
 80177ee:	430b      	orrs	r3, r1
 80177f0:	40c2      	lsrs	r2, r0
 80177f2:	617b      	str	r3, [r7, #20]
 80177f4:	9201      	str	r2, [sp, #4]
 80177f6:	9b01      	ldr	r3, [sp, #4]
 80177f8:	61bb      	str	r3, [r7, #24]
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	bf14      	ite	ne
 80177fe:	2102      	movne	r1, #2
 8017800:	2101      	moveq	r1, #1
 8017802:	6139      	str	r1, [r7, #16]
 8017804:	b1c4      	cbz	r4, 8017838 <__d2b+0x88>
 8017806:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801780a:	4404      	add	r4, r0
 801780c:	6034      	str	r4, [r6, #0]
 801780e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8017812:	6028      	str	r0, [r5, #0]
 8017814:	4638      	mov	r0, r7
 8017816:	b003      	add	sp, #12
 8017818:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801781c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8017820:	e7d5      	b.n	80177ce <__d2b+0x1e>
 8017822:	6179      	str	r1, [r7, #20]
 8017824:	e7e7      	b.n	80177f6 <__d2b+0x46>
 8017826:	a801      	add	r0, sp, #4
 8017828:	f7ff fd63 	bl	80172f2 <__lo0bits>
 801782c:	9b01      	ldr	r3, [sp, #4]
 801782e:	617b      	str	r3, [r7, #20]
 8017830:	2101      	movs	r1, #1
 8017832:	6139      	str	r1, [r7, #16]
 8017834:	3020      	adds	r0, #32
 8017836:	e7e5      	b.n	8017804 <__d2b+0x54>
 8017838:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801783c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017840:	6030      	str	r0, [r6, #0]
 8017842:	6918      	ldr	r0, [r3, #16]
 8017844:	f7ff fd36 	bl	80172b4 <__hi0bits>
 8017848:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801784c:	e7e1      	b.n	8017812 <__d2b+0x62>

0801784e <__ratio>:
 801784e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017852:	4688      	mov	r8, r1
 8017854:	4669      	mov	r1, sp
 8017856:	4681      	mov	r9, r0
 8017858:	f7ff ff5c 	bl	8017714 <__b2d>
 801785c:	a901      	add	r1, sp, #4
 801785e:	4640      	mov	r0, r8
 8017860:	ec57 6b10 	vmov	r6, r7, d0
 8017864:	f7ff ff56 	bl	8017714 <__b2d>
 8017868:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801786c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8017870:	eba3 0c02 	sub.w	ip, r3, r2
 8017874:	e9dd 3200 	ldrd	r3, r2, [sp]
 8017878:	1a9b      	subs	r3, r3, r2
 801787a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801787e:	ec5b ab10 	vmov	sl, fp, d0
 8017882:	2b00      	cmp	r3, #0
 8017884:	bfce      	itee	gt
 8017886:	463a      	movgt	r2, r7
 8017888:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801788c:	465a      	movle	r2, fp
 801788e:	4659      	mov	r1, fp
 8017890:	463d      	mov	r5, r7
 8017892:	bfd4      	ite	le
 8017894:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8017898:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 801789c:	4630      	mov	r0, r6
 801789e:	ee10 2a10 	vmov	r2, s0
 80178a2:	460b      	mov	r3, r1
 80178a4:	4629      	mov	r1, r5
 80178a6:	f7f0 ff09 	bl	80086bc <__aeabi_ddiv>
 80178aa:	ec41 0b10 	vmov	d0, r0, r1
 80178ae:	b003      	add	sp, #12
 80178b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080178b4 <__copybits>:
 80178b4:	3901      	subs	r1, #1
 80178b6:	b510      	push	{r4, lr}
 80178b8:	1149      	asrs	r1, r1, #5
 80178ba:	6914      	ldr	r4, [r2, #16]
 80178bc:	3101      	adds	r1, #1
 80178be:	f102 0314 	add.w	r3, r2, #20
 80178c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80178c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80178ca:	42a3      	cmp	r3, r4
 80178cc:	4602      	mov	r2, r0
 80178ce:	d303      	bcc.n	80178d8 <__copybits+0x24>
 80178d0:	2300      	movs	r3, #0
 80178d2:	428a      	cmp	r2, r1
 80178d4:	d305      	bcc.n	80178e2 <__copybits+0x2e>
 80178d6:	bd10      	pop	{r4, pc}
 80178d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80178dc:	f840 2b04 	str.w	r2, [r0], #4
 80178e0:	e7f3      	b.n	80178ca <__copybits+0x16>
 80178e2:	f842 3b04 	str.w	r3, [r2], #4
 80178e6:	e7f4      	b.n	80178d2 <__copybits+0x1e>

080178e8 <__any_on>:
 80178e8:	f100 0214 	add.w	r2, r0, #20
 80178ec:	6900      	ldr	r0, [r0, #16]
 80178ee:	114b      	asrs	r3, r1, #5
 80178f0:	4298      	cmp	r0, r3
 80178f2:	b510      	push	{r4, lr}
 80178f4:	db11      	blt.n	801791a <__any_on+0x32>
 80178f6:	dd0a      	ble.n	801790e <__any_on+0x26>
 80178f8:	f011 011f 	ands.w	r1, r1, #31
 80178fc:	d007      	beq.n	801790e <__any_on+0x26>
 80178fe:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8017902:	fa24 f001 	lsr.w	r0, r4, r1
 8017906:	fa00 f101 	lsl.w	r1, r0, r1
 801790a:	428c      	cmp	r4, r1
 801790c:	d10b      	bne.n	8017926 <__any_on+0x3e>
 801790e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017912:	4293      	cmp	r3, r2
 8017914:	d803      	bhi.n	801791e <__any_on+0x36>
 8017916:	2000      	movs	r0, #0
 8017918:	bd10      	pop	{r4, pc}
 801791a:	4603      	mov	r3, r0
 801791c:	e7f7      	b.n	801790e <__any_on+0x26>
 801791e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017922:	2900      	cmp	r1, #0
 8017924:	d0f5      	beq.n	8017912 <__any_on+0x2a>
 8017926:	2001      	movs	r0, #1
 8017928:	e7f6      	b.n	8017918 <__any_on+0x30>

0801792a <_calloc_r>:
 801792a:	b538      	push	{r3, r4, r5, lr}
 801792c:	fb02 f401 	mul.w	r4, r2, r1
 8017930:	4621      	mov	r1, r4
 8017932:	f000 f857 	bl	80179e4 <_malloc_r>
 8017936:	4605      	mov	r5, r0
 8017938:	b118      	cbz	r0, 8017942 <_calloc_r+0x18>
 801793a:	4622      	mov	r2, r4
 801793c:	2100      	movs	r1, #0
 801793e:	f7fc f91a 	bl	8013b76 <memset>
 8017942:	4628      	mov	r0, r5
 8017944:	bd38      	pop	{r3, r4, r5, pc}
	...

08017948 <_free_r>:
 8017948:	b538      	push	{r3, r4, r5, lr}
 801794a:	4605      	mov	r5, r0
 801794c:	2900      	cmp	r1, #0
 801794e:	d045      	beq.n	80179dc <_free_r+0x94>
 8017950:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017954:	1f0c      	subs	r4, r1, #4
 8017956:	2b00      	cmp	r3, #0
 8017958:	bfb8      	it	lt
 801795a:	18e4      	addlt	r4, r4, r3
 801795c:	f001 f8e1 	bl	8018b22 <__malloc_lock>
 8017960:	4a1f      	ldr	r2, [pc, #124]	; (80179e0 <_free_r+0x98>)
 8017962:	6813      	ldr	r3, [r2, #0]
 8017964:	4610      	mov	r0, r2
 8017966:	b933      	cbnz	r3, 8017976 <_free_r+0x2e>
 8017968:	6063      	str	r3, [r4, #4]
 801796a:	6014      	str	r4, [r2, #0]
 801796c:	4628      	mov	r0, r5
 801796e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017972:	f001 b8d7 	b.w	8018b24 <__malloc_unlock>
 8017976:	42a3      	cmp	r3, r4
 8017978:	d90c      	bls.n	8017994 <_free_r+0x4c>
 801797a:	6821      	ldr	r1, [r4, #0]
 801797c:	1862      	adds	r2, r4, r1
 801797e:	4293      	cmp	r3, r2
 8017980:	bf04      	itt	eq
 8017982:	681a      	ldreq	r2, [r3, #0]
 8017984:	685b      	ldreq	r3, [r3, #4]
 8017986:	6063      	str	r3, [r4, #4]
 8017988:	bf04      	itt	eq
 801798a:	1852      	addeq	r2, r2, r1
 801798c:	6022      	streq	r2, [r4, #0]
 801798e:	6004      	str	r4, [r0, #0]
 8017990:	e7ec      	b.n	801796c <_free_r+0x24>
 8017992:	4613      	mov	r3, r2
 8017994:	685a      	ldr	r2, [r3, #4]
 8017996:	b10a      	cbz	r2, 801799c <_free_r+0x54>
 8017998:	42a2      	cmp	r2, r4
 801799a:	d9fa      	bls.n	8017992 <_free_r+0x4a>
 801799c:	6819      	ldr	r1, [r3, #0]
 801799e:	1858      	adds	r0, r3, r1
 80179a0:	42a0      	cmp	r0, r4
 80179a2:	d10b      	bne.n	80179bc <_free_r+0x74>
 80179a4:	6820      	ldr	r0, [r4, #0]
 80179a6:	4401      	add	r1, r0
 80179a8:	1858      	adds	r0, r3, r1
 80179aa:	4282      	cmp	r2, r0
 80179ac:	6019      	str	r1, [r3, #0]
 80179ae:	d1dd      	bne.n	801796c <_free_r+0x24>
 80179b0:	6810      	ldr	r0, [r2, #0]
 80179b2:	6852      	ldr	r2, [r2, #4]
 80179b4:	605a      	str	r2, [r3, #4]
 80179b6:	4401      	add	r1, r0
 80179b8:	6019      	str	r1, [r3, #0]
 80179ba:	e7d7      	b.n	801796c <_free_r+0x24>
 80179bc:	d902      	bls.n	80179c4 <_free_r+0x7c>
 80179be:	230c      	movs	r3, #12
 80179c0:	602b      	str	r3, [r5, #0]
 80179c2:	e7d3      	b.n	801796c <_free_r+0x24>
 80179c4:	6820      	ldr	r0, [r4, #0]
 80179c6:	1821      	adds	r1, r4, r0
 80179c8:	428a      	cmp	r2, r1
 80179ca:	bf04      	itt	eq
 80179cc:	6811      	ldreq	r1, [r2, #0]
 80179ce:	6852      	ldreq	r2, [r2, #4]
 80179d0:	6062      	str	r2, [r4, #4]
 80179d2:	bf04      	itt	eq
 80179d4:	1809      	addeq	r1, r1, r0
 80179d6:	6021      	streq	r1, [r4, #0]
 80179d8:	605c      	str	r4, [r3, #4]
 80179da:	e7c7      	b.n	801796c <_free_r+0x24>
 80179dc:	bd38      	pop	{r3, r4, r5, pc}
 80179de:	bf00      	nop
 80179e0:	200003d4 	.word	0x200003d4

080179e4 <_malloc_r>:
 80179e4:	b570      	push	{r4, r5, r6, lr}
 80179e6:	1ccd      	adds	r5, r1, #3
 80179e8:	f025 0503 	bic.w	r5, r5, #3
 80179ec:	3508      	adds	r5, #8
 80179ee:	2d0c      	cmp	r5, #12
 80179f0:	bf38      	it	cc
 80179f2:	250c      	movcc	r5, #12
 80179f4:	2d00      	cmp	r5, #0
 80179f6:	4606      	mov	r6, r0
 80179f8:	db01      	blt.n	80179fe <_malloc_r+0x1a>
 80179fa:	42a9      	cmp	r1, r5
 80179fc:	d903      	bls.n	8017a06 <_malloc_r+0x22>
 80179fe:	230c      	movs	r3, #12
 8017a00:	6033      	str	r3, [r6, #0]
 8017a02:	2000      	movs	r0, #0
 8017a04:	bd70      	pop	{r4, r5, r6, pc}
 8017a06:	f001 f88c 	bl	8018b22 <__malloc_lock>
 8017a0a:	4a21      	ldr	r2, [pc, #132]	; (8017a90 <_malloc_r+0xac>)
 8017a0c:	6814      	ldr	r4, [r2, #0]
 8017a0e:	4621      	mov	r1, r4
 8017a10:	b991      	cbnz	r1, 8017a38 <_malloc_r+0x54>
 8017a12:	4c20      	ldr	r4, [pc, #128]	; (8017a94 <_malloc_r+0xb0>)
 8017a14:	6823      	ldr	r3, [r4, #0]
 8017a16:	b91b      	cbnz	r3, 8017a20 <_malloc_r+0x3c>
 8017a18:	4630      	mov	r0, r6
 8017a1a:	f000 fe35 	bl	8018688 <_sbrk_r>
 8017a1e:	6020      	str	r0, [r4, #0]
 8017a20:	4629      	mov	r1, r5
 8017a22:	4630      	mov	r0, r6
 8017a24:	f000 fe30 	bl	8018688 <_sbrk_r>
 8017a28:	1c43      	adds	r3, r0, #1
 8017a2a:	d124      	bne.n	8017a76 <_malloc_r+0x92>
 8017a2c:	230c      	movs	r3, #12
 8017a2e:	6033      	str	r3, [r6, #0]
 8017a30:	4630      	mov	r0, r6
 8017a32:	f001 f877 	bl	8018b24 <__malloc_unlock>
 8017a36:	e7e4      	b.n	8017a02 <_malloc_r+0x1e>
 8017a38:	680b      	ldr	r3, [r1, #0]
 8017a3a:	1b5b      	subs	r3, r3, r5
 8017a3c:	d418      	bmi.n	8017a70 <_malloc_r+0x8c>
 8017a3e:	2b0b      	cmp	r3, #11
 8017a40:	d90f      	bls.n	8017a62 <_malloc_r+0x7e>
 8017a42:	600b      	str	r3, [r1, #0]
 8017a44:	50cd      	str	r5, [r1, r3]
 8017a46:	18cc      	adds	r4, r1, r3
 8017a48:	4630      	mov	r0, r6
 8017a4a:	f001 f86b 	bl	8018b24 <__malloc_unlock>
 8017a4e:	f104 000b 	add.w	r0, r4, #11
 8017a52:	1d23      	adds	r3, r4, #4
 8017a54:	f020 0007 	bic.w	r0, r0, #7
 8017a58:	1ac3      	subs	r3, r0, r3
 8017a5a:	d0d3      	beq.n	8017a04 <_malloc_r+0x20>
 8017a5c:	425a      	negs	r2, r3
 8017a5e:	50e2      	str	r2, [r4, r3]
 8017a60:	e7d0      	b.n	8017a04 <_malloc_r+0x20>
 8017a62:	428c      	cmp	r4, r1
 8017a64:	684b      	ldr	r3, [r1, #4]
 8017a66:	bf16      	itet	ne
 8017a68:	6063      	strne	r3, [r4, #4]
 8017a6a:	6013      	streq	r3, [r2, #0]
 8017a6c:	460c      	movne	r4, r1
 8017a6e:	e7eb      	b.n	8017a48 <_malloc_r+0x64>
 8017a70:	460c      	mov	r4, r1
 8017a72:	6849      	ldr	r1, [r1, #4]
 8017a74:	e7cc      	b.n	8017a10 <_malloc_r+0x2c>
 8017a76:	1cc4      	adds	r4, r0, #3
 8017a78:	f024 0403 	bic.w	r4, r4, #3
 8017a7c:	42a0      	cmp	r0, r4
 8017a7e:	d005      	beq.n	8017a8c <_malloc_r+0xa8>
 8017a80:	1a21      	subs	r1, r4, r0
 8017a82:	4630      	mov	r0, r6
 8017a84:	f000 fe00 	bl	8018688 <_sbrk_r>
 8017a88:	3001      	adds	r0, #1
 8017a8a:	d0cf      	beq.n	8017a2c <_malloc_r+0x48>
 8017a8c:	6025      	str	r5, [r4, #0]
 8017a8e:	e7db      	b.n	8017a48 <_malloc_r+0x64>
 8017a90:	200003d4 	.word	0x200003d4
 8017a94:	200003d8 	.word	0x200003d8

08017a98 <__ssputs_r>:
 8017a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017a9c:	688e      	ldr	r6, [r1, #8]
 8017a9e:	429e      	cmp	r6, r3
 8017aa0:	4682      	mov	sl, r0
 8017aa2:	460c      	mov	r4, r1
 8017aa4:	4690      	mov	r8, r2
 8017aa6:	4699      	mov	r9, r3
 8017aa8:	d837      	bhi.n	8017b1a <__ssputs_r+0x82>
 8017aaa:	898a      	ldrh	r2, [r1, #12]
 8017aac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8017ab0:	d031      	beq.n	8017b16 <__ssputs_r+0x7e>
 8017ab2:	6825      	ldr	r5, [r4, #0]
 8017ab4:	6909      	ldr	r1, [r1, #16]
 8017ab6:	1a6f      	subs	r7, r5, r1
 8017ab8:	6965      	ldr	r5, [r4, #20]
 8017aba:	2302      	movs	r3, #2
 8017abc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017ac0:	fb95 f5f3 	sdiv	r5, r5, r3
 8017ac4:	f109 0301 	add.w	r3, r9, #1
 8017ac8:	443b      	add	r3, r7
 8017aca:	429d      	cmp	r5, r3
 8017acc:	bf38      	it	cc
 8017ace:	461d      	movcc	r5, r3
 8017ad0:	0553      	lsls	r3, r2, #21
 8017ad2:	d530      	bpl.n	8017b36 <__ssputs_r+0x9e>
 8017ad4:	4629      	mov	r1, r5
 8017ad6:	f7ff ff85 	bl	80179e4 <_malloc_r>
 8017ada:	4606      	mov	r6, r0
 8017adc:	b950      	cbnz	r0, 8017af4 <__ssputs_r+0x5c>
 8017ade:	230c      	movs	r3, #12
 8017ae0:	f8ca 3000 	str.w	r3, [sl]
 8017ae4:	89a3      	ldrh	r3, [r4, #12]
 8017ae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017aea:	81a3      	strh	r3, [r4, #12]
 8017aec:	f04f 30ff 	mov.w	r0, #4294967295
 8017af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017af4:	463a      	mov	r2, r7
 8017af6:	6921      	ldr	r1, [r4, #16]
 8017af8:	f7fc f832 	bl	8013b60 <memcpy>
 8017afc:	89a3      	ldrh	r3, [r4, #12]
 8017afe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8017b02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017b06:	81a3      	strh	r3, [r4, #12]
 8017b08:	6126      	str	r6, [r4, #16]
 8017b0a:	6165      	str	r5, [r4, #20]
 8017b0c:	443e      	add	r6, r7
 8017b0e:	1bed      	subs	r5, r5, r7
 8017b10:	6026      	str	r6, [r4, #0]
 8017b12:	60a5      	str	r5, [r4, #8]
 8017b14:	464e      	mov	r6, r9
 8017b16:	454e      	cmp	r6, r9
 8017b18:	d900      	bls.n	8017b1c <__ssputs_r+0x84>
 8017b1a:	464e      	mov	r6, r9
 8017b1c:	4632      	mov	r2, r6
 8017b1e:	4641      	mov	r1, r8
 8017b20:	6820      	ldr	r0, [r4, #0]
 8017b22:	f000 ffe5 	bl	8018af0 <memmove>
 8017b26:	68a3      	ldr	r3, [r4, #8]
 8017b28:	1b9b      	subs	r3, r3, r6
 8017b2a:	60a3      	str	r3, [r4, #8]
 8017b2c:	6823      	ldr	r3, [r4, #0]
 8017b2e:	441e      	add	r6, r3
 8017b30:	6026      	str	r6, [r4, #0]
 8017b32:	2000      	movs	r0, #0
 8017b34:	e7dc      	b.n	8017af0 <__ssputs_r+0x58>
 8017b36:	462a      	mov	r2, r5
 8017b38:	f000 fff5 	bl	8018b26 <_realloc_r>
 8017b3c:	4606      	mov	r6, r0
 8017b3e:	2800      	cmp	r0, #0
 8017b40:	d1e2      	bne.n	8017b08 <__ssputs_r+0x70>
 8017b42:	6921      	ldr	r1, [r4, #16]
 8017b44:	4650      	mov	r0, sl
 8017b46:	f7ff feff 	bl	8017948 <_free_r>
 8017b4a:	e7c8      	b.n	8017ade <__ssputs_r+0x46>

08017b4c <_svfiprintf_r>:
 8017b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b50:	461d      	mov	r5, r3
 8017b52:	898b      	ldrh	r3, [r1, #12]
 8017b54:	061f      	lsls	r7, r3, #24
 8017b56:	b09d      	sub	sp, #116	; 0x74
 8017b58:	4680      	mov	r8, r0
 8017b5a:	460c      	mov	r4, r1
 8017b5c:	4616      	mov	r6, r2
 8017b5e:	d50f      	bpl.n	8017b80 <_svfiprintf_r+0x34>
 8017b60:	690b      	ldr	r3, [r1, #16]
 8017b62:	b96b      	cbnz	r3, 8017b80 <_svfiprintf_r+0x34>
 8017b64:	2140      	movs	r1, #64	; 0x40
 8017b66:	f7ff ff3d 	bl	80179e4 <_malloc_r>
 8017b6a:	6020      	str	r0, [r4, #0]
 8017b6c:	6120      	str	r0, [r4, #16]
 8017b6e:	b928      	cbnz	r0, 8017b7c <_svfiprintf_r+0x30>
 8017b70:	230c      	movs	r3, #12
 8017b72:	f8c8 3000 	str.w	r3, [r8]
 8017b76:	f04f 30ff 	mov.w	r0, #4294967295
 8017b7a:	e0c8      	b.n	8017d0e <_svfiprintf_r+0x1c2>
 8017b7c:	2340      	movs	r3, #64	; 0x40
 8017b7e:	6163      	str	r3, [r4, #20]
 8017b80:	2300      	movs	r3, #0
 8017b82:	9309      	str	r3, [sp, #36]	; 0x24
 8017b84:	2320      	movs	r3, #32
 8017b86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017b8a:	2330      	movs	r3, #48	; 0x30
 8017b8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017b90:	9503      	str	r5, [sp, #12]
 8017b92:	f04f 0b01 	mov.w	fp, #1
 8017b96:	4637      	mov	r7, r6
 8017b98:	463d      	mov	r5, r7
 8017b9a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017b9e:	b10b      	cbz	r3, 8017ba4 <_svfiprintf_r+0x58>
 8017ba0:	2b25      	cmp	r3, #37	; 0x25
 8017ba2:	d13e      	bne.n	8017c22 <_svfiprintf_r+0xd6>
 8017ba4:	ebb7 0a06 	subs.w	sl, r7, r6
 8017ba8:	d00b      	beq.n	8017bc2 <_svfiprintf_r+0x76>
 8017baa:	4653      	mov	r3, sl
 8017bac:	4632      	mov	r2, r6
 8017bae:	4621      	mov	r1, r4
 8017bb0:	4640      	mov	r0, r8
 8017bb2:	f7ff ff71 	bl	8017a98 <__ssputs_r>
 8017bb6:	3001      	adds	r0, #1
 8017bb8:	f000 80a4 	beq.w	8017d04 <_svfiprintf_r+0x1b8>
 8017bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017bbe:	4453      	add	r3, sl
 8017bc0:	9309      	str	r3, [sp, #36]	; 0x24
 8017bc2:	783b      	ldrb	r3, [r7, #0]
 8017bc4:	2b00      	cmp	r3, #0
 8017bc6:	f000 809d 	beq.w	8017d04 <_svfiprintf_r+0x1b8>
 8017bca:	2300      	movs	r3, #0
 8017bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8017bd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017bd4:	9304      	str	r3, [sp, #16]
 8017bd6:	9307      	str	r3, [sp, #28]
 8017bd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017bdc:	931a      	str	r3, [sp, #104]	; 0x68
 8017bde:	462f      	mov	r7, r5
 8017be0:	2205      	movs	r2, #5
 8017be2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8017be6:	4850      	ldr	r0, [pc, #320]	; (8017d28 <_svfiprintf_r+0x1dc>)
 8017be8:	f7f0 fa32 	bl	8008050 <memchr>
 8017bec:	9b04      	ldr	r3, [sp, #16]
 8017bee:	b9d0      	cbnz	r0, 8017c26 <_svfiprintf_r+0xda>
 8017bf0:	06d9      	lsls	r1, r3, #27
 8017bf2:	bf44      	itt	mi
 8017bf4:	2220      	movmi	r2, #32
 8017bf6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017bfa:	071a      	lsls	r2, r3, #28
 8017bfc:	bf44      	itt	mi
 8017bfe:	222b      	movmi	r2, #43	; 0x2b
 8017c00:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017c04:	782a      	ldrb	r2, [r5, #0]
 8017c06:	2a2a      	cmp	r2, #42	; 0x2a
 8017c08:	d015      	beq.n	8017c36 <_svfiprintf_r+0xea>
 8017c0a:	9a07      	ldr	r2, [sp, #28]
 8017c0c:	462f      	mov	r7, r5
 8017c0e:	2000      	movs	r0, #0
 8017c10:	250a      	movs	r5, #10
 8017c12:	4639      	mov	r1, r7
 8017c14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017c18:	3b30      	subs	r3, #48	; 0x30
 8017c1a:	2b09      	cmp	r3, #9
 8017c1c:	d94d      	bls.n	8017cba <_svfiprintf_r+0x16e>
 8017c1e:	b1b8      	cbz	r0, 8017c50 <_svfiprintf_r+0x104>
 8017c20:	e00f      	b.n	8017c42 <_svfiprintf_r+0xf6>
 8017c22:	462f      	mov	r7, r5
 8017c24:	e7b8      	b.n	8017b98 <_svfiprintf_r+0x4c>
 8017c26:	4a40      	ldr	r2, [pc, #256]	; (8017d28 <_svfiprintf_r+0x1dc>)
 8017c28:	1a80      	subs	r0, r0, r2
 8017c2a:	fa0b f000 	lsl.w	r0, fp, r0
 8017c2e:	4318      	orrs	r0, r3
 8017c30:	9004      	str	r0, [sp, #16]
 8017c32:	463d      	mov	r5, r7
 8017c34:	e7d3      	b.n	8017bde <_svfiprintf_r+0x92>
 8017c36:	9a03      	ldr	r2, [sp, #12]
 8017c38:	1d11      	adds	r1, r2, #4
 8017c3a:	6812      	ldr	r2, [r2, #0]
 8017c3c:	9103      	str	r1, [sp, #12]
 8017c3e:	2a00      	cmp	r2, #0
 8017c40:	db01      	blt.n	8017c46 <_svfiprintf_r+0xfa>
 8017c42:	9207      	str	r2, [sp, #28]
 8017c44:	e004      	b.n	8017c50 <_svfiprintf_r+0x104>
 8017c46:	4252      	negs	r2, r2
 8017c48:	f043 0302 	orr.w	r3, r3, #2
 8017c4c:	9207      	str	r2, [sp, #28]
 8017c4e:	9304      	str	r3, [sp, #16]
 8017c50:	783b      	ldrb	r3, [r7, #0]
 8017c52:	2b2e      	cmp	r3, #46	; 0x2e
 8017c54:	d10c      	bne.n	8017c70 <_svfiprintf_r+0x124>
 8017c56:	787b      	ldrb	r3, [r7, #1]
 8017c58:	2b2a      	cmp	r3, #42	; 0x2a
 8017c5a:	d133      	bne.n	8017cc4 <_svfiprintf_r+0x178>
 8017c5c:	9b03      	ldr	r3, [sp, #12]
 8017c5e:	1d1a      	adds	r2, r3, #4
 8017c60:	681b      	ldr	r3, [r3, #0]
 8017c62:	9203      	str	r2, [sp, #12]
 8017c64:	2b00      	cmp	r3, #0
 8017c66:	bfb8      	it	lt
 8017c68:	f04f 33ff 	movlt.w	r3, #4294967295
 8017c6c:	3702      	adds	r7, #2
 8017c6e:	9305      	str	r3, [sp, #20]
 8017c70:	4d2e      	ldr	r5, [pc, #184]	; (8017d2c <_svfiprintf_r+0x1e0>)
 8017c72:	7839      	ldrb	r1, [r7, #0]
 8017c74:	2203      	movs	r2, #3
 8017c76:	4628      	mov	r0, r5
 8017c78:	f7f0 f9ea 	bl	8008050 <memchr>
 8017c7c:	b138      	cbz	r0, 8017c8e <_svfiprintf_r+0x142>
 8017c7e:	2340      	movs	r3, #64	; 0x40
 8017c80:	1b40      	subs	r0, r0, r5
 8017c82:	fa03 f000 	lsl.w	r0, r3, r0
 8017c86:	9b04      	ldr	r3, [sp, #16]
 8017c88:	4303      	orrs	r3, r0
 8017c8a:	3701      	adds	r7, #1
 8017c8c:	9304      	str	r3, [sp, #16]
 8017c8e:	7839      	ldrb	r1, [r7, #0]
 8017c90:	4827      	ldr	r0, [pc, #156]	; (8017d30 <_svfiprintf_r+0x1e4>)
 8017c92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017c96:	2206      	movs	r2, #6
 8017c98:	1c7e      	adds	r6, r7, #1
 8017c9a:	f7f0 f9d9 	bl	8008050 <memchr>
 8017c9e:	2800      	cmp	r0, #0
 8017ca0:	d038      	beq.n	8017d14 <_svfiprintf_r+0x1c8>
 8017ca2:	4b24      	ldr	r3, [pc, #144]	; (8017d34 <_svfiprintf_r+0x1e8>)
 8017ca4:	bb13      	cbnz	r3, 8017cec <_svfiprintf_r+0x1a0>
 8017ca6:	9b03      	ldr	r3, [sp, #12]
 8017ca8:	3307      	adds	r3, #7
 8017caa:	f023 0307 	bic.w	r3, r3, #7
 8017cae:	3308      	adds	r3, #8
 8017cb0:	9303      	str	r3, [sp, #12]
 8017cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017cb4:	444b      	add	r3, r9
 8017cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8017cb8:	e76d      	b.n	8017b96 <_svfiprintf_r+0x4a>
 8017cba:	fb05 3202 	mla	r2, r5, r2, r3
 8017cbe:	2001      	movs	r0, #1
 8017cc0:	460f      	mov	r7, r1
 8017cc2:	e7a6      	b.n	8017c12 <_svfiprintf_r+0xc6>
 8017cc4:	2300      	movs	r3, #0
 8017cc6:	3701      	adds	r7, #1
 8017cc8:	9305      	str	r3, [sp, #20]
 8017cca:	4619      	mov	r1, r3
 8017ccc:	250a      	movs	r5, #10
 8017cce:	4638      	mov	r0, r7
 8017cd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017cd4:	3a30      	subs	r2, #48	; 0x30
 8017cd6:	2a09      	cmp	r2, #9
 8017cd8:	d903      	bls.n	8017ce2 <_svfiprintf_r+0x196>
 8017cda:	2b00      	cmp	r3, #0
 8017cdc:	d0c8      	beq.n	8017c70 <_svfiprintf_r+0x124>
 8017cde:	9105      	str	r1, [sp, #20]
 8017ce0:	e7c6      	b.n	8017c70 <_svfiprintf_r+0x124>
 8017ce2:	fb05 2101 	mla	r1, r5, r1, r2
 8017ce6:	2301      	movs	r3, #1
 8017ce8:	4607      	mov	r7, r0
 8017cea:	e7f0      	b.n	8017cce <_svfiprintf_r+0x182>
 8017cec:	ab03      	add	r3, sp, #12
 8017cee:	9300      	str	r3, [sp, #0]
 8017cf0:	4622      	mov	r2, r4
 8017cf2:	4b11      	ldr	r3, [pc, #68]	; (8017d38 <_svfiprintf_r+0x1ec>)
 8017cf4:	a904      	add	r1, sp, #16
 8017cf6:	4640      	mov	r0, r8
 8017cf8:	f7fb ffda 	bl	8013cb0 <_printf_float>
 8017cfc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017d00:	4681      	mov	r9, r0
 8017d02:	d1d6      	bne.n	8017cb2 <_svfiprintf_r+0x166>
 8017d04:	89a3      	ldrh	r3, [r4, #12]
 8017d06:	065b      	lsls	r3, r3, #25
 8017d08:	f53f af35 	bmi.w	8017b76 <_svfiprintf_r+0x2a>
 8017d0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017d0e:	b01d      	add	sp, #116	; 0x74
 8017d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d14:	ab03      	add	r3, sp, #12
 8017d16:	9300      	str	r3, [sp, #0]
 8017d18:	4622      	mov	r2, r4
 8017d1a:	4b07      	ldr	r3, [pc, #28]	; (8017d38 <_svfiprintf_r+0x1ec>)
 8017d1c:	a904      	add	r1, sp, #16
 8017d1e:	4640      	mov	r0, r8
 8017d20:	f7fc fa7c 	bl	801421c <_printf_i>
 8017d24:	e7ea      	b.n	8017cfc <_svfiprintf_r+0x1b0>
 8017d26:	bf00      	nop
 8017d28:	08019044 	.word	0x08019044
 8017d2c:	0801904a 	.word	0x0801904a
 8017d30:	0801904e 	.word	0x0801904e
 8017d34:	08013cb1 	.word	0x08013cb1
 8017d38:	08017a99 	.word	0x08017a99

08017d3c <__sfputc_r>:
 8017d3c:	6893      	ldr	r3, [r2, #8]
 8017d3e:	3b01      	subs	r3, #1
 8017d40:	2b00      	cmp	r3, #0
 8017d42:	b410      	push	{r4}
 8017d44:	6093      	str	r3, [r2, #8]
 8017d46:	da08      	bge.n	8017d5a <__sfputc_r+0x1e>
 8017d48:	6994      	ldr	r4, [r2, #24]
 8017d4a:	42a3      	cmp	r3, r4
 8017d4c:	db01      	blt.n	8017d52 <__sfputc_r+0x16>
 8017d4e:	290a      	cmp	r1, #10
 8017d50:	d103      	bne.n	8017d5a <__sfputc_r+0x1e>
 8017d52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017d56:	f7fd bd75 	b.w	8015844 <__swbuf_r>
 8017d5a:	6813      	ldr	r3, [r2, #0]
 8017d5c:	1c58      	adds	r0, r3, #1
 8017d5e:	6010      	str	r0, [r2, #0]
 8017d60:	7019      	strb	r1, [r3, #0]
 8017d62:	4608      	mov	r0, r1
 8017d64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017d68:	4770      	bx	lr

08017d6a <__sfputs_r>:
 8017d6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017d6c:	4606      	mov	r6, r0
 8017d6e:	460f      	mov	r7, r1
 8017d70:	4614      	mov	r4, r2
 8017d72:	18d5      	adds	r5, r2, r3
 8017d74:	42ac      	cmp	r4, r5
 8017d76:	d101      	bne.n	8017d7c <__sfputs_r+0x12>
 8017d78:	2000      	movs	r0, #0
 8017d7a:	e007      	b.n	8017d8c <__sfputs_r+0x22>
 8017d7c:	463a      	mov	r2, r7
 8017d7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017d82:	4630      	mov	r0, r6
 8017d84:	f7ff ffda 	bl	8017d3c <__sfputc_r>
 8017d88:	1c43      	adds	r3, r0, #1
 8017d8a:	d1f3      	bne.n	8017d74 <__sfputs_r+0xa>
 8017d8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017d90 <_vfiprintf_r>:
 8017d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d94:	460c      	mov	r4, r1
 8017d96:	b09d      	sub	sp, #116	; 0x74
 8017d98:	4617      	mov	r7, r2
 8017d9a:	461d      	mov	r5, r3
 8017d9c:	4606      	mov	r6, r0
 8017d9e:	b118      	cbz	r0, 8017da8 <_vfiprintf_r+0x18>
 8017da0:	6983      	ldr	r3, [r0, #24]
 8017da2:	b90b      	cbnz	r3, 8017da8 <_vfiprintf_r+0x18>
 8017da4:	f7fe fd56 	bl	8016854 <__sinit>
 8017da8:	4b7c      	ldr	r3, [pc, #496]	; (8017f9c <_vfiprintf_r+0x20c>)
 8017daa:	429c      	cmp	r4, r3
 8017dac:	d158      	bne.n	8017e60 <_vfiprintf_r+0xd0>
 8017dae:	6874      	ldr	r4, [r6, #4]
 8017db0:	89a3      	ldrh	r3, [r4, #12]
 8017db2:	0718      	lsls	r0, r3, #28
 8017db4:	d55e      	bpl.n	8017e74 <_vfiprintf_r+0xe4>
 8017db6:	6923      	ldr	r3, [r4, #16]
 8017db8:	2b00      	cmp	r3, #0
 8017dba:	d05b      	beq.n	8017e74 <_vfiprintf_r+0xe4>
 8017dbc:	2300      	movs	r3, #0
 8017dbe:	9309      	str	r3, [sp, #36]	; 0x24
 8017dc0:	2320      	movs	r3, #32
 8017dc2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017dc6:	2330      	movs	r3, #48	; 0x30
 8017dc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017dcc:	9503      	str	r5, [sp, #12]
 8017dce:	f04f 0b01 	mov.w	fp, #1
 8017dd2:	46b8      	mov	r8, r7
 8017dd4:	4645      	mov	r5, r8
 8017dd6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017dda:	b10b      	cbz	r3, 8017de0 <_vfiprintf_r+0x50>
 8017ddc:	2b25      	cmp	r3, #37	; 0x25
 8017dde:	d154      	bne.n	8017e8a <_vfiprintf_r+0xfa>
 8017de0:	ebb8 0a07 	subs.w	sl, r8, r7
 8017de4:	d00b      	beq.n	8017dfe <_vfiprintf_r+0x6e>
 8017de6:	4653      	mov	r3, sl
 8017de8:	463a      	mov	r2, r7
 8017dea:	4621      	mov	r1, r4
 8017dec:	4630      	mov	r0, r6
 8017dee:	f7ff ffbc 	bl	8017d6a <__sfputs_r>
 8017df2:	3001      	adds	r0, #1
 8017df4:	f000 80c2 	beq.w	8017f7c <_vfiprintf_r+0x1ec>
 8017df8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017dfa:	4453      	add	r3, sl
 8017dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8017dfe:	f898 3000 	ldrb.w	r3, [r8]
 8017e02:	2b00      	cmp	r3, #0
 8017e04:	f000 80ba 	beq.w	8017f7c <_vfiprintf_r+0x1ec>
 8017e08:	2300      	movs	r3, #0
 8017e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8017e0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017e12:	9304      	str	r3, [sp, #16]
 8017e14:	9307      	str	r3, [sp, #28]
 8017e16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017e1a:	931a      	str	r3, [sp, #104]	; 0x68
 8017e1c:	46a8      	mov	r8, r5
 8017e1e:	2205      	movs	r2, #5
 8017e20:	f818 1b01 	ldrb.w	r1, [r8], #1
 8017e24:	485e      	ldr	r0, [pc, #376]	; (8017fa0 <_vfiprintf_r+0x210>)
 8017e26:	f7f0 f913 	bl	8008050 <memchr>
 8017e2a:	9b04      	ldr	r3, [sp, #16]
 8017e2c:	bb78      	cbnz	r0, 8017e8e <_vfiprintf_r+0xfe>
 8017e2e:	06d9      	lsls	r1, r3, #27
 8017e30:	bf44      	itt	mi
 8017e32:	2220      	movmi	r2, #32
 8017e34:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017e38:	071a      	lsls	r2, r3, #28
 8017e3a:	bf44      	itt	mi
 8017e3c:	222b      	movmi	r2, #43	; 0x2b
 8017e3e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017e42:	782a      	ldrb	r2, [r5, #0]
 8017e44:	2a2a      	cmp	r2, #42	; 0x2a
 8017e46:	d02a      	beq.n	8017e9e <_vfiprintf_r+0x10e>
 8017e48:	9a07      	ldr	r2, [sp, #28]
 8017e4a:	46a8      	mov	r8, r5
 8017e4c:	2000      	movs	r0, #0
 8017e4e:	250a      	movs	r5, #10
 8017e50:	4641      	mov	r1, r8
 8017e52:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017e56:	3b30      	subs	r3, #48	; 0x30
 8017e58:	2b09      	cmp	r3, #9
 8017e5a:	d969      	bls.n	8017f30 <_vfiprintf_r+0x1a0>
 8017e5c:	b360      	cbz	r0, 8017eb8 <_vfiprintf_r+0x128>
 8017e5e:	e024      	b.n	8017eaa <_vfiprintf_r+0x11a>
 8017e60:	4b50      	ldr	r3, [pc, #320]	; (8017fa4 <_vfiprintf_r+0x214>)
 8017e62:	429c      	cmp	r4, r3
 8017e64:	d101      	bne.n	8017e6a <_vfiprintf_r+0xda>
 8017e66:	68b4      	ldr	r4, [r6, #8]
 8017e68:	e7a2      	b.n	8017db0 <_vfiprintf_r+0x20>
 8017e6a:	4b4f      	ldr	r3, [pc, #316]	; (8017fa8 <_vfiprintf_r+0x218>)
 8017e6c:	429c      	cmp	r4, r3
 8017e6e:	bf08      	it	eq
 8017e70:	68f4      	ldreq	r4, [r6, #12]
 8017e72:	e79d      	b.n	8017db0 <_vfiprintf_r+0x20>
 8017e74:	4621      	mov	r1, r4
 8017e76:	4630      	mov	r0, r6
 8017e78:	f7fd fd36 	bl	80158e8 <__swsetup_r>
 8017e7c:	2800      	cmp	r0, #0
 8017e7e:	d09d      	beq.n	8017dbc <_vfiprintf_r+0x2c>
 8017e80:	f04f 30ff 	mov.w	r0, #4294967295
 8017e84:	b01d      	add	sp, #116	; 0x74
 8017e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e8a:	46a8      	mov	r8, r5
 8017e8c:	e7a2      	b.n	8017dd4 <_vfiprintf_r+0x44>
 8017e8e:	4a44      	ldr	r2, [pc, #272]	; (8017fa0 <_vfiprintf_r+0x210>)
 8017e90:	1a80      	subs	r0, r0, r2
 8017e92:	fa0b f000 	lsl.w	r0, fp, r0
 8017e96:	4318      	orrs	r0, r3
 8017e98:	9004      	str	r0, [sp, #16]
 8017e9a:	4645      	mov	r5, r8
 8017e9c:	e7be      	b.n	8017e1c <_vfiprintf_r+0x8c>
 8017e9e:	9a03      	ldr	r2, [sp, #12]
 8017ea0:	1d11      	adds	r1, r2, #4
 8017ea2:	6812      	ldr	r2, [r2, #0]
 8017ea4:	9103      	str	r1, [sp, #12]
 8017ea6:	2a00      	cmp	r2, #0
 8017ea8:	db01      	blt.n	8017eae <_vfiprintf_r+0x11e>
 8017eaa:	9207      	str	r2, [sp, #28]
 8017eac:	e004      	b.n	8017eb8 <_vfiprintf_r+0x128>
 8017eae:	4252      	negs	r2, r2
 8017eb0:	f043 0302 	orr.w	r3, r3, #2
 8017eb4:	9207      	str	r2, [sp, #28]
 8017eb6:	9304      	str	r3, [sp, #16]
 8017eb8:	f898 3000 	ldrb.w	r3, [r8]
 8017ebc:	2b2e      	cmp	r3, #46	; 0x2e
 8017ebe:	d10e      	bne.n	8017ede <_vfiprintf_r+0x14e>
 8017ec0:	f898 3001 	ldrb.w	r3, [r8, #1]
 8017ec4:	2b2a      	cmp	r3, #42	; 0x2a
 8017ec6:	d138      	bne.n	8017f3a <_vfiprintf_r+0x1aa>
 8017ec8:	9b03      	ldr	r3, [sp, #12]
 8017eca:	1d1a      	adds	r2, r3, #4
 8017ecc:	681b      	ldr	r3, [r3, #0]
 8017ece:	9203      	str	r2, [sp, #12]
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	bfb8      	it	lt
 8017ed4:	f04f 33ff 	movlt.w	r3, #4294967295
 8017ed8:	f108 0802 	add.w	r8, r8, #2
 8017edc:	9305      	str	r3, [sp, #20]
 8017ede:	4d33      	ldr	r5, [pc, #204]	; (8017fac <_vfiprintf_r+0x21c>)
 8017ee0:	f898 1000 	ldrb.w	r1, [r8]
 8017ee4:	2203      	movs	r2, #3
 8017ee6:	4628      	mov	r0, r5
 8017ee8:	f7f0 f8b2 	bl	8008050 <memchr>
 8017eec:	b140      	cbz	r0, 8017f00 <_vfiprintf_r+0x170>
 8017eee:	2340      	movs	r3, #64	; 0x40
 8017ef0:	1b40      	subs	r0, r0, r5
 8017ef2:	fa03 f000 	lsl.w	r0, r3, r0
 8017ef6:	9b04      	ldr	r3, [sp, #16]
 8017ef8:	4303      	orrs	r3, r0
 8017efa:	f108 0801 	add.w	r8, r8, #1
 8017efe:	9304      	str	r3, [sp, #16]
 8017f00:	f898 1000 	ldrb.w	r1, [r8]
 8017f04:	482a      	ldr	r0, [pc, #168]	; (8017fb0 <_vfiprintf_r+0x220>)
 8017f06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017f0a:	2206      	movs	r2, #6
 8017f0c:	f108 0701 	add.w	r7, r8, #1
 8017f10:	f7f0 f89e 	bl	8008050 <memchr>
 8017f14:	2800      	cmp	r0, #0
 8017f16:	d037      	beq.n	8017f88 <_vfiprintf_r+0x1f8>
 8017f18:	4b26      	ldr	r3, [pc, #152]	; (8017fb4 <_vfiprintf_r+0x224>)
 8017f1a:	bb1b      	cbnz	r3, 8017f64 <_vfiprintf_r+0x1d4>
 8017f1c:	9b03      	ldr	r3, [sp, #12]
 8017f1e:	3307      	adds	r3, #7
 8017f20:	f023 0307 	bic.w	r3, r3, #7
 8017f24:	3308      	adds	r3, #8
 8017f26:	9303      	str	r3, [sp, #12]
 8017f28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017f2a:	444b      	add	r3, r9
 8017f2c:	9309      	str	r3, [sp, #36]	; 0x24
 8017f2e:	e750      	b.n	8017dd2 <_vfiprintf_r+0x42>
 8017f30:	fb05 3202 	mla	r2, r5, r2, r3
 8017f34:	2001      	movs	r0, #1
 8017f36:	4688      	mov	r8, r1
 8017f38:	e78a      	b.n	8017e50 <_vfiprintf_r+0xc0>
 8017f3a:	2300      	movs	r3, #0
 8017f3c:	f108 0801 	add.w	r8, r8, #1
 8017f40:	9305      	str	r3, [sp, #20]
 8017f42:	4619      	mov	r1, r3
 8017f44:	250a      	movs	r5, #10
 8017f46:	4640      	mov	r0, r8
 8017f48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017f4c:	3a30      	subs	r2, #48	; 0x30
 8017f4e:	2a09      	cmp	r2, #9
 8017f50:	d903      	bls.n	8017f5a <_vfiprintf_r+0x1ca>
 8017f52:	2b00      	cmp	r3, #0
 8017f54:	d0c3      	beq.n	8017ede <_vfiprintf_r+0x14e>
 8017f56:	9105      	str	r1, [sp, #20]
 8017f58:	e7c1      	b.n	8017ede <_vfiprintf_r+0x14e>
 8017f5a:	fb05 2101 	mla	r1, r5, r1, r2
 8017f5e:	2301      	movs	r3, #1
 8017f60:	4680      	mov	r8, r0
 8017f62:	e7f0      	b.n	8017f46 <_vfiprintf_r+0x1b6>
 8017f64:	ab03      	add	r3, sp, #12
 8017f66:	9300      	str	r3, [sp, #0]
 8017f68:	4622      	mov	r2, r4
 8017f6a:	4b13      	ldr	r3, [pc, #76]	; (8017fb8 <_vfiprintf_r+0x228>)
 8017f6c:	a904      	add	r1, sp, #16
 8017f6e:	4630      	mov	r0, r6
 8017f70:	f7fb fe9e 	bl	8013cb0 <_printf_float>
 8017f74:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017f78:	4681      	mov	r9, r0
 8017f7a:	d1d5      	bne.n	8017f28 <_vfiprintf_r+0x198>
 8017f7c:	89a3      	ldrh	r3, [r4, #12]
 8017f7e:	065b      	lsls	r3, r3, #25
 8017f80:	f53f af7e 	bmi.w	8017e80 <_vfiprintf_r+0xf0>
 8017f84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017f86:	e77d      	b.n	8017e84 <_vfiprintf_r+0xf4>
 8017f88:	ab03      	add	r3, sp, #12
 8017f8a:	9300      	str	r3, [sp, #0]
 8017f8c:	4622      	mov	r2, r4
 8017f8e:	4b0a      	ldr	r3, [pc, #40]	; (8017fb8 <_vfiprintf_r+0x228>)
 8017f90:	a904      	add	r1, sp, #16
 8017f92:	4630      	mov	r0, r6
 8017f94:	f7fc f942 	bl	801421c <_printf_i>
 8017f98:	e7ec      	b.n	8017f74 <_vfiprintf_r+0x1e4>
 8017f9a:	bf00      	nop
 8017f9c:	08018ef8 	.word	0x08018ef8
 8017fa0:	08019044 	.word	0x08019044
 8017fa4:	08018f18 	.word	0x08018f18
 8017fa8:	08018ed8 	.word	0x08018ed8
 8017fac:	0801904a 	.word	0x0801904a
 8017fb0:	0801904e 	.word	0x0801904e
 8017fb4:	08013cb1 	.word	0x08013cb1
 8017fb8:	08017d6b 	.word	0x08017d6b

08017fbc <__svfiscanf_r>:
 8017fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017fc0:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8017fc4:	460c      	mov	r4, r1
 8017fc6:	2100      	movs	r1, #0
 8017fc8:	9144      	str	r1, [sp, #272]	; 0x110
 8017fca:	9145      	str	r1, [sp, #276]	; 0x114
 8017fcc:	499f      	ldr	r1, [pc, #636]	; (801824c <__svfiscanf_r+0x290>)
 8017fce:	91a0      	str	r1, [sp, #640]	; 0x280
 8017fd0:	f10d 0804 	add.w	r8, sp, #4
 8017fd4:	499e      	ldr	r1, [pc, #632]	; (8018250 <__svfiscanf_r+0x294>)
 8017fd6:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8018254 <__svfiscanf_r+0x298>
 8017fda:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8017fde:	4606      	mov	r6, r0
 8017fe0:	4692      	mov	sl, r2
 8017fe2:	91a1      	str	r1, [sp, #644]	; 0x284
 8017fe4:	9300      	str	r3, [sp, #0]
 8017fe6:	270a      	movs	r7, #10
 8017fe8:	f89a 3000 	ldrb.w	r3, [sl]
 8017fec:	2b00      	cmp	r3, #0
 8017fee:	f000 812a 	beq.w	8018246 <__svfiscanf_r+0x28a>
 8017ff2:	4655      	mov	r5, sl
 8017ff4:	f7fe fffe 	bl	8016ff4 <__locale_ctype_ptr>
 8017ff8:	f815 bb01 	ldrb.w	fp, [r5], #1
 8017ffc:	4458      	add	r0, fp
 8017ffe:	7843      	ldrb	r3, [r0, #1]
 8018000:	f013 0308 	ands.w	r3, r3, #8
 8018004:	d01c      	beq.n	8018040 <__svfiscanf_r+0x84>
 8018006:	6863      	ldr	r3, [r4, #4]
 8018008:	2b00      	cmp	r3, #0
 801800a:	dd12      	ble.n	8018032 <__svfiscanf_r+0x76>
 801800c:	f7fe fff2 	bl	8016ff4 <__locale_ctype_ptr>
 8018010:	6823      	ldr	r3, [r4, #0]
 8018012:	781a      	ldrb	r2, [r3, #0]
 8018014:	4410      	add	r0, r2
 8018016:	7842      	ldrb	r2, [r0, #1]
 8018018:	0712      	lsls	r2, r2, #28
 801801a:	d401      	bmi.n	8018020 <__svfiscanf_r+0x64>
 801801c:	46aa      	mov	sl, r5
 801801e:	e7e3      	b.n	8017fe8 <__svfiscanf_r+0x2c>
 8018020:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8018022:	3201      	adds	r2, #1
 8018024:	9245      	str	r2, [sp, #276]	; 0x114
 8018026:	6862      	ldr	r2, [r4, #4]
 8018028:	3301      	adds	r3, #1
 801802a:	3a01      	subs	r2, #1
 801802c:	6062      	str	r2, [r4, #4]
 801802e:	6023      	str	r3, [r4, #0]
 8018030:	e7e9      	b.n	8018006 <__svfiscanf_r+0x4a>
 8018032:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8018034:	4621      	mov	r1, r4
 8018036:	4630      	mov	r0, r6
 8018038:	4798      	blx	r3
 801803a:	2800      	cmp	r0, #0
 801803c:	d0e6      	beq.n	801800c <__svfiscanf_r+0x50>
 801803e:	e7ed      	b.n	801801c <__svfiscanf_r+0x60>
 8018040:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8018044:	f040 8082 	bne.w	801814c <__svfiscanf_r+0x190>
 8018048:	9343      	str	r3, [sp, #268]	; 0x10c
 801804a:	9341      	str	r3, [sp, #260]	; 0x104
 801804c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8018050:	2b2a      	cmp	r3, #42	; 0x2a
 8018052:	d103      	bne.n	801805c <__svfiscanf_r+0xa0>
 8018054:	2310      	movs	r3, #16
 8018056:	9341      	str	r3, [sp, #260]	; 0x104
 8018058:	f10a 0502 	add.w	r5, sl, #2
 801805c:	46aa      	mov	sl, r5
 801805e:	f815 1b01 	ldrb.w	r1, [r5], #1
 8018062:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8018066:	2a09      	cmp	r2, #9
 8018068:	d922      	bls.n	80180b0 <__svfiscanf_r+0xf4>
 801806a:	2203      	movs	r2, #3
 801806c:	4879      	ldr	r0, [pc, #484]	; (8018254 <__svfiscanf_r+0x298>)
 801806e:	f7ef ffef 	bl	8008050 <memchr>
 8018072:	b138      	cbz	r0, 8018084 <__svfiscanf_r+0xc8>
 8018074:	eba0 0309 	sub.w	r3, r0, r9
 8018078:	2001      	movs	r0, #1
 801807a:	4098      	lsls	r0, r3
 801807c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801807e:	4318      	orrs	r0, r3
 8018080:	9041      	str	r0, [sp, #260]	; 0x104
 8018082:	46aa      	mov	sl, r5
 8018084:	f89a 3000 	ldrb.w	r3, [sl]
 8018088:	2b67      	cmp	r3, #103	; 0x67
 801808a:	f10a 0501 	add.w	r5, sl, #1
 801808e:	d82b      	bhi.n	80180e8 <__svfiscanf_r+0x12c>
 8018090:	2b65      	cmp	r3, #101	; 0x65
 8018092:	f080 809f 	bcs.w	80181d4 <__svfiscanf_r+0x218>
 8018096:	2b47      	cmp	r3, #71	; 0x47
 8018098:	d810      	bhi.n	80180bc <__svfiscanf_r+0x100>
 801809a:	2b45      	cmp	r3, #69	; 0x45
 801809c:	f080 809a 	bcs.w	80181d4 <__svfiscanf_r+0x218>
 80180a0:	2b00      	cmp	r3, #0
 80180a2:	d06c      	beq.n	801817e <__svfiscanf_r+0x1c2>
 80180a4:	2b25      	cmp	r3, #37	; 0x25
 80180a6:	d051      	beq.n	801814c <__svfiscanf_r+0x190>
 80180a8:	2303      	movs	r3, #3
 80180aa:	9347      	str	r3, [sp, #284]	; 0x11c
 80180ac:	9742      	str	r7, [sp, #264]	; 0x108
 80180ae:	e027      	b.n	8018100 <__svfiscanf_r+0x144>
 80180b0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80180b2:	fb07 1303 	mla	r3, r7, r3, r1
 80180b6:	3b30      	subs	r3, #48	; 0x30
 80180b8:	9343      	str	r3, [sp, #268]	; 0x10c
 80180ba:	e7cf      	b.n	801805c <__svfiscanf_r+0xa0>
 80180bc:	2b5b      	cmp	r3, #91	; 0x5b
 80180be:	d06a      	beq.n	8018196 <__svfiscanf_r+0x1da>
 80180c0:	d80c      	bhi.n	80180dc <__svfiscanf_r+0x120>
 80180c2:	2b58      	cmp	r3, #88	; 0x58
 80180c4:	d1f0      	bne.n	80180a8 <__svfiscanf_r+0xec>
 80180c6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80180c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80180cc:	9241      	str	r2, [sp, #260]	; 0x104
 80180ce:	2210      	movs	r2, #16
 80180d0:	9242      	str	r2, [sp, #264]	; 0x108
 80180d2:	2b6e      	cmp	r3, #110	; 0x6e
 80180d4:	bf8c      	ite	hi
 80180d6:	2304      	movhi	r3, #4
 80180d8:	2303      	movls	r3, #3
 80180da:	e010      	b.n	80180fe <__svfiscanf_r+0x142>
 80180dc:	2b63      	cmp	r3, #99	; 0x63
 80180de:	d065      	beq.n	80181ac <__svfiscanf_r+0x1f0>
 80180e0:	2b64      	cmp	r3, #100	; 0x64
 80180e2:	d1e1      	bne.n	80180a8 <__svfiscanf_r+0xec>
 80180e4:	9742      	str	r7, [sp, #264]	; 0x108
 80180e6:	e7f4      	b.n	80180d2 <__svfiscanf_r+0x116>
 80180e8:	2b70      	cmp	r3, #112	; 0x70
 80180ea:	d04b      	beq.n	8018184 <__svfiscanf_r+0x1c8>
 80180ec:	d826      	bhi.n	801813c <__svfiscanf_r+0x180>
 80180ee:	2b6e      	cmp	r3, #110	; 0x6e
 80180f0:	d062      	beq.n	80181b8 <__svfiscanf_r+0x1fc>
 80180f2:	d84c      	bhi.n	801818e <__svfiscanf_r+0x1d2>
 80180f4:	2b69      	cmp	r3, #105	; 0x69
 80180f6:	d1d7      	bne.n	80180a8 <__svfiscanf_r+0xec>
 80180f8:	2300      	movs	r3, #0
 80180fa:	9342      	str	r3, [sp, #264]	; 0x108
 80180fc:	2303      	movs	r3, #3
 80180fe:	9347      	str	r3, [sp, #284]	; 0x11c
 8018100:	6863      	ldr	r3, [r4, #4]
 8018102:	2b00      	cmp	r3, #0
 8018104:	dd68      	ble.n	80181d8 <__svfiscanf_r+0x21c>
 8018106:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018108:	0659      	lsls	r1, r3, #25
 801810a:	d407      	bmi.n	801811c <__svfiscanf_r+0x160>
 801810c:	f7fe ff72 	bl	8016ff4 <__locale_ctype_ptr>
 8018110:	6823      	ldr	r3, [r4, #0]
 8018112:	781a      	ldrb	r2, [r3, #0]
 8018114:	4410      	add	r0, r2
 8018116:	7842      	ldrb	r2, [r0, #1]
 8018118:	0712      	lsls	r2, r2, #28
 801811a:	d464      	bmi.n	80181e6 <__svfiscanf_r+0x22a>
 801811c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801811e:	2b02      	cmp	r3, #2
 8018120:	dc73      	bgt.n	801820a <__svfiscanf_r+0x24e>
 8018122:	466b      	mov	r3, sp
 8018124:	4622      	mov	r2, r4
 8018126:	a941      	add	r1, sp, #260	; 0x104
 8018128:	4630      	mov	r0, r6
 801812a:	f000 f8bf 	bl	80182ac <_scanf_chars>
 801812e:	2801      	cmp	r0, #1
 8018130:	f000 8089 	beq.w	8018246 <__svfiscanf_r+0x28a>
 8018134:	2802      	cmp	r0, #2
 8018136:	f47f af71 	bne.w	801801c <__svfiscanf_r+0x60>
 801813a:	e01d      	b.n	8018178 <__svfiscanf_r+0x1bc>
 801813c:	2b75      	cmp	r3, #117	; 0x75
 801813e:	d0d1      	beq.n	80180e4 <__svfiscanf_r+0x128>
 8018140:	2b78      	cmp	r3, #120	; 0x78
 8018142:	d0c0      	beq.n	80180c6 <__svfiscanf_r+0x10a>
 8018144:	2b73      	cmp	r3, #115	; 0x73
 8018146:	d1af      	bne.n	80180a8 <__svfiscanf_r+0xec>
 8018148:	2302      	movs	r3, #2
 801814a:	e7d8      	b.n	80180fe <__svfiscanf_r+0x142>
 801814c:	6863      	ldr	r3, [r4, #4]
 801814e:	2b00      	cmp	r3, #0
 8018150:	dd0c      	ble.n	801816c <__svfiscanf_r+0x1b0>
 8018152:	6823      	ldr	r3, [r4, #0]
 8018154:	781a      	ldrb	r2, [r3, #0]
 8018156:	455a      	cmp	r2, fp
 8018158:	d175      	bne.n	8018246 <__svfiscanf_r+0x28a>
 801815a:	3301      	adds	r3, #1
 801815c:	6862      	ldr	r2, [r4, #4]
 801815e:	6023      	str	r3, [r4, #0]
 8018160:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8018162:	3a01      	subs	r2, #1
 8018164:	3301      	adds	r3, #1
 8018166:	6062      	str	r2, [r4, #4]
 8018168:	9345      	str	r3, [sp, #276]	; 0x114
 801816a:	e757      	b.n	801801c <__svfiscanf_r+0x60>
 801816c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801816e:	4621      	mov	r1, r4
 8018170:	4630      	mov	r0, r6
 8018172:	4798      	blx	r3
 8018174:	2800      	cmp	r0, #0
 8018176:	d0ec      	beq.n	8018152 <__svfiscanf_r+0x196>
 8018178:	9844      	ldr	r0, [sp, #272]	; 0x110
 801817a:	2800      	cmp	r0, #0
 801817c:	d159      	bne.n	8018232 <__svfiscanf_r+0x276>
 801817e:	f04f 30ff 	mov.w	r0, #4294967295
 8018182:	e05c      	b.n	801823e <__svfiscanf_r+0x282>
 8018184:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8018186:	f042 0220 	orr.w	r2, r2, #32
 801818a:	9241      	str	r2, [sp, #260]	; 0x104
 801818c:	e79b      	b.n	80180c6 <__svfiscanf_r+0x10a>
 801818e:	2308      	movs	r3, #8
 8018190:	9342      	str	r3, [sp, #264]	; 0x108
 8018192:	2304      	movs	r3, #4
 8018194:	e7b3      	b.n	80180fe <__svfiscanf_r+0x142>
 8018196:	4629      	mov	r1, r5
 8018198:	4640      	mov	r0, r8
 801819a:	f000 fa85 	bl	80186a8 <__sccl>
 801819e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80181a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80181a4:	9341      	str	r3, [sp, #260]	; 0x104
 80181a6:	4605      	mov	r5, r0
 80181a8:	2301      	movs	r3, #1
 80181aa:	e7a8      	b.n	80180fe <__svfiscanf_r+0x142>
 80181ac:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80181ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80181b2:	9341      	str	r3, [sp, #260]	; 0x104
 80181b4:	2300      	movs	r3, #0
 80181b6:	e7a2      	b.n	80180fe <__svfiscanf_r+0x142>
 80181b8:	9841      	ldr	r0, [sp, #260]	; 0x104
 80181ba:	06c3      	lsls	r3, r0, #27
 80181bc:	f53f af2e 	bmi.w	801801c <__svfiscanf_r+0x60>
 80181c0:	9b00      	ldr	r3, [sp, #0]
 80181c2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80181c4:	1d19      	adds	r1, r3, #4
 80181c6:	9100      	str	r1, [sp, #0]
 80181c8:	681b      	ldr	r3, [r3, #0]
 80181ca:	07c0      	lsls	r0, r0, #31
 80181cc:	bf4c      	ite	mi
 80181ce:	801a      	strhmi	r2, [r3, #0]
 80181d0:	601a      	strpl	r2, [r3, #0]
 80181d2:	e723      	b.n	801801c <__svfiscanf_r+0x60>
 80181d4:	2305      	movs	r3, #5
 80181d6:	e792      	b.n	80180fe <__svfiscanf_r+0x142>
 80181d8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80181da:	4621      	mov	r1, r4
 80181dc:	4630      	mov	r0, r6
 80181de:	4798      	blx	r3
 80181e0:	2800      	cmp	r0, #0
 80181e2:	d090      	beq.n	8018106 <__svfiscanf_r+0x14a>
 80181e4:	e7c8      	b.n	8018178 <__svfiscanf_r+0x1bc>
 80181e6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80181e8:	3201      	adds	r2, #1
 80181ea:	9245      	str	r2, [sp, #276]	; 0x114
 80181ec:	6862      	ldr	r2, [r4, #4]
 80181ee:	3a01      	subs	r2, #1
 80181f0:	2a00      	cmp	r2, #0
 80181f2:	6062      	str	r2, [r4, #4]
 80181f4:	dd02      	ble.n	80181fc <__svfiscanf_r+0x240>
 80181f6:	3301      	adds	r3, #1
 80181f8:	6023      	str	r3, [r4, #0]
 80181fa:	e787      	b.n	801810c <__svfiscanf_r+0x150>
 80181fc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80181fe:	4621      	mov	r1, r4
 8018200:	4630      	mov	r0, r6
 8018202:	4798      	blx	r3
 8018204:	2800      	cmp	r0, #0
 8018206:	d081      	beq.n	801810c <__svfiscanf_r+0x150>
 8018208:	e7b6      	b.n	8018178 <__svfiscanf_r+0x1bc>
 801820a:	2b04      	cmp	r3, #4
 801820c:	dc06      	bgt.n	801821c <__svfiscanf_r+0x260>
 801820e:	466b      	mov	r3, sp
 8018210:	4622      	mov	r2, r4
 8018212:	a941      	add	r1, sp, #260	; 0x104
 8018214:	4630      	mov	r0, r6
 8018216:	f000 f8ad 	bl	8018374 <_scanf_i>
 801821a:	e788      	b.n	801812e <__svfiscanf_r+0x172>
 801821c:	4b0e      	ldr	r3, [pc, #56]	; (8018258 <__svfiscanf_r+0x29c>)
 801821e:	2b00      	cmp	r3, #0
 8018220:	f43f aefc 	beq.w	801801c <__svfiscanf_r+0x60>
 8018224:	466b      	mov	r3, sp
 8018226:	4622      	mov	r2, r4
 8018228:	a941      	add	r1, sp, #260	; 0x104
 801822a:	4630      	mov	r0, r6
 801822c:	f7fc f908 	bl	8014440 <_scanf_float>
 8018230:	e77d      	b.n	801812e <__svfiscanf_r+0x172>
 8018232:	89a3      	ldrh	r3, [r4, #12]
 8018234:	f013 0f40 	tst.w	r3, #64	; 0x40
 8018238:	bf18      	it	ne
 801823a:	f04f 30ff 	movne.w	r0, #4294967295
 801823e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8018242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018246:	9844      	ldr	r0, [sp, #272]	; 0x110
 8018248:	e7f9      	b.n	801823e <__svfiscanf_r+0x282>
 801824a:	bf00      	nop
 801824c:	08018945 	.word	0x08018945
 8018250:	08018571 	.word	0x08018571
 8018254:	0801904a 	.word	0x0801904a
 8018258:	08014441 	.word	0x08014441

0801825c <_vfiscanf_r>:
 801825c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018260:	460c      	mov	r4, r1
 8018262:	4616      	mov	r6, r2
 8018264:	461f      	mov	r7, r3
 8018266:	4605      	mov	r5, r0
 8018268:	b118      	cbz	r0, 8018272 <_vfiscanf_r+0x16>
 801826a:	6983      	ldr	r3, [r0, #24]
 801826c:	b90b      	cbnz	r3, 8018272 <_vfiscanf_r+0x16>
 801826e:	f7fe faf1 	bl	8016854 <__sinit>
 8018272:	4b0b      	ldr	r3, [pc, #44]	; (80182a0 <_vfiscanf_r+0x44>)
 8018274:	429c      	cmp	r4, r3
 8018276:	d108      	bne.n	801828a <_vfiscanf_r+0x2e>
 8018278:	686c      	ldr	r4, [r5, #4]
 801827a:	463b      	mov	r3, r7
 801827c:	4632      	mov	r2, r6
 801827e:	4621      	mov	r1, r4
 8018280:	4628      	mov	r0, r5
 8018282:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018286:	f7ff be99 	b.w	8017fbc <__svfiscanf_r>
 801828a:	4b06      	ldr	r3, [pc, #24]	; (80182a4 <_vfiscanf_r+0x48>)
 801828c:	429c      	cmp	r4, r3
 801828e:	d101      	bne.n	8018294 <_vfiscanf_r+0x38>
 8018290:	68ac      	ldr	r4, [r5, #8]
 8018292:	e7f2      	b.n	801827a <_vfiscanf_r+0x1e>
 8018294:	4b04      	ldr	r3, [pc, #16]	; (80182a8 <_vfiscanf_r+0x4c>)
 8018296:	429c      	cmp	r4, r3
 8018298:	bf08      	it	eq
 801829a:	68ec      	ldreq	r4, [r5, #12]
 801829c:	e7ed      	b.n	801827a <_vfiscanf_r+0x1e>
 801829e:	bf00      	nop
 80182a0:	08018ef8 	.word	0x08018ef8
 80182a4:	08018f18 	.word	0x08018f18
 80182a8:	08018ed8 	.word	0x08018ed8

080182ac <_scanf_chars>:
 80182ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80182b0:	4615      	mov	r5, r2
 80182b2:	688a      	ldr	r2, [r1, #8]
 80182b4:	4680      	mov	r8, r0
 80182b6:	460c      	mov	r4, r1
 80182b8:	b932      	cbnz	r2, 80182c8 <_scanf_chars+0x1c>
 80182ba:	698a      	ldr	r2, [r1, #24]
 80182bc:	2a00      	cmp	r2, #0
 80182be:	bf14      	ite	ne
 80182c0:	f04f 32ff 	movne.w	r2, #4294967295
 80182c4:	2201      	moveq	r2, #1
 80182c6:	608a      	str	r2, [r1, #8]
 80182c8:	6822      	ldr	r2, [r4, #0]
 80182ca:	06d1      	lsls	r1, r2, #27
 80182cc:	bf5f      	itttt	pl
 80182ce:	681a      	ldrpl	r2, [r3, #0]
 80182d0:	1d11      	addpl	r1, r2, #4
 80182d2:	6019      	strpl	r1, [r3, #0]
 80182d4:	6817      	ldrpl	r7, [r2, #0]
 80182d6:	2600      	movs	r6, #0
 80182d8:	69a3      	ldr	r3, [r4, #24]
 80182da:	b1db      	cbz	r3, 8018314 <_scanf_chars+0x68>
 80182dc:	2b01      	cmp	r3, #1
 80182de:	d107      	bne.n	80182f0 <_scanf_chars+0x44>
 80182e0:	682b      	ldr	r3, [r5, #0]
 80182e2:	6962      	ldr	r2, [r4, #20]
 80182e4:	781b      	ldrb	r3, [r3, #0]
 80182e6:	5cd3      	ldrb	r3, [r2, r3]
 80182e8:	b9a3      	cbnz	r3, 8018314 <_scanf_chars+0x68>
 80182ea:	2e00      	cmp	r6, #0
 80182ec:	d132      	bne.n	8018354 <_scanf_chars+0xa8>
 80182ee:	e006      	b.n	80182fe <_scanf_chars+0x52>
 80182f0:	2b02      	cmp	r3, #2
 80182f2:	d007      	beq.n	8018304 <_scanf_chars+0x58>
 80182f4:	2e00      	cmp	r6, #0
 80182f6:	d12d      	bne.n	8018354 <_scanf_chars+0xa8>
 80182f8:	69a3      	ldr	r3, [r4, #24]
 80182fa:	2b01      	cmp	r3, #1
 80182fc:	d12a      	bne.n	8018354 <_scanf_chars+0xa8>
 80182fe:	2001      	movs	r0, #1
 8018300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018304:	f7fe fe76 	bl	8016ff4 <__locale_ctype_ptr>
 8018308:	682b      	ldr	r3, [r5, #0]
 801830a:	781b      	ldrb	r3, [r3, #0]
 801830c:	4418      	add	r0, r3
 801830e:	7843      	ldrb	r3, [r0, #1]
 8018310:	071b      	lsls	r3, r3, #28
 8018312:	d4ef      	bmi.n	80182f4 <_scanf_chars+0x48>
 8018314:	6823      	ldr	r3, [r4, #0]
 8018316:	06da      	lsls	r2, r3, #27
 8018318:	bf5e      	ittt	pl
 801831a:	682b      	ldrpl	r3, [r5, #0]
 801831c:	781b      	ldrbpl	r3, [r3, #0]
 801831e:	703b      	strbpl	r3, [r7, #0]
 8018320:	682a      	ldr	r2, [r5, #0]
 8018322:	686b      	ldr	r3, [r5, #4]
 8018324:	f102 0201 	add.w	r2, r2, #1
 8018328:	602a      	str	r2, [r5, #0]
 801832a:	68a2      	ldr	r2, [r4, #8]
 801832c:	f103 33ff 	add.w	r3, r3, #4294967295
 8018330:	f102 32ff 	add.w	r2, r2, #4294967295
 8018334:	606b      	str	r3, [r5, #4]
 8018336:	f106 0601 	add.w	r6, r6, #1
 801833a:	bf58      	it	pl
 801833c:	3701      	addpl	r7, #1
 801833e:	60a2      	str	r2, [r4, #8]
 8018340:	b142      	cbz	r2, 8018354 <_scanf_chars+0xa8>
 8018342:	2b00      	cmp	r3, #0
 8018344:	dcc8      	bgt.n	80182d8 <_scanf_chars+0x2c>
 8018346:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801834a:	4629      	mov	r1, r5
 801834c:	4640      	mov	r0, r8
 801834e:	4798      	blx	r3
 8018350:	2800      	cmp	r0, #0
 8018352:	d0c1      	beq.n	80182d8 <_scanf_chars+0x2c>
 8018354:	6823      	ldr	r3, [r4, #0]
 8018356:	f013 0310 	ands.w	r3, r3, #16
 801835a:	d105      	bne.n	8018368 <_scanf_chars+0xbc>
 801835c:	68e2      	ldr	r2, [r4, #12]
 801835e:	3201      	adds	r2, #1
 8018360:	60e2      	str	r2, [r4, #12]
 8018362:	69a2      	ldr	r2, [r4, #24]
 8018364:	b102      	cbz	r2, 8018368 <_scanf_chars+0xbc>
 8018366:	703b      	strb	r3, [r7, #0]
 8018368:	6923      	ldr	r3, [r4, #16]
 801836a:	441e      	add	r6, r3
 801836c:	6126      	str	r6, [r4, #16]
 801836e:	2000      	movs	r0, #0
 8018370:	e7c6      	b.n	8018300 <_scanf_chars+0x54>
	...

08018374 <_scanf_i>:
 8018374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018378:	469a      	mov	sl, r3
 801837a:	4b74      	ldr	r3, [pc, #464]	; (801854c <_scanf_i+0x1d8>)
 801837c:	460c      	mov	r4, r1
 801837e:	4683      	mov	fp, r0
 8018380:	4616      	mov	r6, r2
 8018382:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8018386:	b087      	sub	sp, #28
 8018388:	ab03      	add	r3, sp, #12
 801838a:	68a7      	ldr	r7, [r4, #8]
 801838c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018390:	4b6f      	ldr	r3, [pc, #444]	; (8018550 <_scanf_i+0x1dc>)
 8018392:	69a1      	ldr	r1, [r4, #24]
 8018394:	4a6f      	ldr	r2, [pc, #444]	; (8018554 <_scanf_i+0x1e0>)
 8018396:	2903      	cmp	r1, #3
 8018398:	bf08      	it	eq
 801839a:	461a      	moveq	r2, r3
 801839c:	1e7b      	subs	r3, r7, #1
 801839e:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80183a2:	bf84      	itt	hi
 80183a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80183a8:	60a3      	strhi	r3, [r4, #8]
 80183aa:	6823      	ldr	r3, [r4, #0]
 80183ac:	9200      	str	r2, [sp, #0]
 80183ae:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80183b2:	bf88      	it	hi
 80183b4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80183b8:	f104 091c 	add.w	r9, r4, #28
 80183bc:	6023      	str	r3, [r4, #0]
 80183be:	bf8c      	ite	hi
 80183c0:	197f      	addhi	r7, r7, r5
 80183c2:	2700      	movls	r7, #0
 80183c4:	464b      	mov	r3, r9
 80183c6:	f04f 0800 	mov.w	r8, #0
 80183ca:	9301      	str	r3, [sp, #4]
 80183cc:	6831      	ldr	r1, [r6, #0]
 80183ce:	ab03      	add	r3, sp, #12
 80183d0:	2202      	movs	r2, #2
 80183d2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80183d6:	7809      	ldrb	r1, [r1, #0]
 80183d8:	f7ef fe3a 	bl	8008050 <memchr>
 80183dc:	9b01      	ldr	r3, [sp, #4]
 80183de:	b330      	cbz	r0, 801842e <_scanf_i+0xba>
 80183e0:	f1b8 0f01 	cmp.w	r8, #1
 80183e4:	d15a      	bne.n	801849c <_scanf_i+0x128>
 80183e6:	6862      	ldr	r2, [r4, #4]
 80183e8:	b92a      	cbnz	r2, 80183f6 <_scanf_i+0x82>
 80183ea:	6822      	ldr	r2, [r4, #0]
 80183ec:	2108      	movs	r1, #8
 80183ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80183f2:	6061      	str	r1, [r4, #4]
 80183f4:	6022      	str	r2, [r4, #0]
 80183f6:	6822      	ldr	r2, [r4, #0]
 80183f8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80183fc:	6022      	str	r2, [r4, #0]
 80183fe:	68a2      	ldr	r2, [r4, #8]
 8018400:	1e51      	subs	r1, r2, #1
 8018402:	60a1      	str	r1, [r4, #8]
 8018404:	b19a      	cbz	r2, 801842e <_scanf_i+0xba>
 8018406:	6832      	ldr	r2, [r6, #0]
 8018408:	1c51      	adds	r1, r2, #1
 801840a:	6031      	str	r1, [r6, #0]
 801840c:	7812      	ldrb	r2, [r2, #0]
 801840e:	701a      	strb	r2, [r3, #0]
 8018410:	1c5d      	adds	r5, r3, #1
 8018412:	6873      	ldr	r3, [r6, #4]
 8018414:	3b01      	subs	r3, #1
 8018416:	2b00      	cmp	r3, #0
 8018418:	6073      	str	r3, [r6, #4]
 801841a:	dc07      	bgt.n	801842c <_scanf_i+0xb8>
 801841c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018420:	4631      	mov	r1, r6
 8018422:	4658      	mov	r0, fp
 8018424:	4798      	blx	r3
 8018426:	2800      	cmp	r0, #0
 8018428:	f040 8086 	bne.w	8018538 <_scanf_i+0x1c4>
 801842c:	462b      	mov	r3, r5
 801842e:	f108 0801 	add.w	r8, r8, #1
 8018432:	f1b8 0f03 	cmp.w	r8, #3
 8018436:	d1c8      	bne.n	80183ca <_scanf_i+0x56>
 8018438:	6862      	ldr	r2, [r4, #4]
 801843a:	b90a      	cbnz	r2, 8018440 <_scanf_i+0xcc>
 801843c:	220a      	movs	r2, #10
 801843e:	6062      	str	r2, [r4, #4]
 8018440:	6862      	ldr	r2, [r4, #4]
 8018442:	4945      	ldr	r1, [pc, #276]	; (8018558 <_scanf_i+0x1e4>)
 8018444:	6960      	ldr	r0, [r4, #20]
 8018446:	9301      	str	r3, [sp, #4]
 8018448:	1a89      	subs	r1, r1, r2
 801844a:	f000 f92d 	bl	80186a8 <__sccl>
 801844e:	9b01      	ldr	r3, [sp, #4]
 8018450:	f04f 0800 	mov.w	r8, #0
 8018454:	461d      	mov	r5, r3
 8018456:	68a3      	ldr	r3, [r4, #8]
 8018458:	6822      	ldr	r2, [r4, #0]
 801845a:	2b00      	cmp	r3, #0
 801845c:	d03a      	beq.n	80184d4 <_scanf_i+0x160>
 801845e:	6831      	ldr	r1, [r6, #0]
 8018460:	6960      	ldr	r0, [r4, #20]
 8018462:	f891 c000 	ldrb.w	ip, [r1]
 8018466:	f810 000c 	ldrb.w	r0, [r0, ip]
 801846a:	2800      	cmp	r0, #0
 801846c:	d032      	beq.n	80184d4 <_scanf_i+0x160>
 801846e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8018472:	d121      	bne.n	80184b8 <_scanf_i+0x144>
 8018474:	0510      	lsls	r0, r2, #20
 8018476:	d51f      	bpl.n	80184b8 <_scanf_i+0x144>
 8018478:	f108 0801 	add.w	r8, r8, #1
 801847c:	b117      	cbz	r7, 8018484 <_scanf_i+0x110>
 801847e:	3301      	adds	r3, #1
 8018480:	3f01      	subs	r7, #1
 8018482:	60a3      	str	r3, [r4, #8]
 8018484:	6873      	ldr	r3, [r6, #4]
 8018486:	3b01      	subs	r3, #1
 8018488:	2b00      	cmp	r3, #0
 801848a:	6073      	str	r3, [r6, #4]
 801848c:	dd1b      	ble.n	80184c6 <_scanf_i+0x152>
 801848e:	6833      	ldr	r3, [r6, #0]
 8018490:	3301      	adds	r3, #1
 8018492:	6033      	str	r3, [r6, #0]
 8018494:	68a3      	ldr	r3, [r4, #8]
 8018496:	3b01      	subs	r3, #1
 8018498:	60a3      	str	r3, [r4, #8]
 801849a:	e7dc      	b.n	8018456 <_scanf_i+0xe2>
 801849c:	f1b8 0f02 	cmp.w	r8, #2
 80184a0:	d1ad      	bne.n	80183fe <_scanf_i+0x8a>
 80184a2:	6822      	ldr	r2, [r4, #0]
 80184a4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80184a8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80184ac:	d1bf      	bne.n	801842e <_scanf_i+0xba>
 80184ae:	2110      	movs	r1, #16
 80184b0:	6061      	str	r1, [r4, #4]
 80184b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80184b6:	e7a1      	b.n	80183fc <_scanf_i+0x88>
 80184b8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80184bc:	6022      	str	r2, [r4, #0]
 80184be:	780b      	ldrb	r3, [r1, #0]
 80184c0:	702b      	strb	r3, [r5, #0]
 80184c2:	3501      	adds	r5, #1
 80184c4:	e7de      	b.n	8018484 <_scanf_i+0x110>
 80184c6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80184ca:	4631      	mov	r1, r6
 80184cc:	4658      	mov	r0, fp
 80184ce:	4798      	blx	r3
 80184d0:	2800      	cmp	r0, #0
 80184d2:	d0df      	beq.n	8018494 <_scanf_i+0x120>
 80184d4:	6823      	ldr	r3, [r4, #0]
 80184d6:	05d9      	lsls	r1, r3, #23
 80184d8:	d50c      	bpl.n	80184f4 <_scanf_i+0x180>
 80184da:	454d      	cmp	r5, r9
 80184dc:	d908      	bls.n	80184f0 <_scanf_i+0x17c>
 80184de:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80184e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80184e6:	4632      	mov	r2, r6
 80184e8:	4658      	mov	r0, fp
 80184ea:	4798      	blx	r3
 80184ec:	1e6f      	subs	r7, r5, #1
 80184ee:	463d      	mov	r5, r7
 80184f0:	454d      	cmp	r5, r9
 80184f2:	d029      	beq.n	8018548 <_scanf_i+0x1d4>
 80184f4:	6822      	ldr	r2, [r4, #0]
 80184f6:	f012 0210 	ands.w	r2, r2, #16
 80184fa:	d113      	bne.n	8018524 <_scanf_i+0x1b0>
 80184fc:	702a      	strb	r2, [r5, #0]
 80184fe:	6863      	ldr	r3, [r4, #4]
 8018500:	9e00      	ldr	r6, [sp, #0]
 8018502:	4649      	mov	r1, r9
 8018504:	4658      	mov	r0, fp
 8018506:	47b0      	blx	r6
 8018508:	f8da 3000 	ldr.w	r3, [sl]
 801850c:	6821      	ldr	r1, [r4, #0]
 801850e:	1d1a      	adds	r2, r3, #4
 8018510:	f8ca 2000 	str.w	r2, [sl]
 8018514:	f011 0f20 	tst.w	r1, #32
 8018518:	681b      	ldr	r3, [r3, #0]
 801851a:	d010      	beq.n	801853e <_scanf_i+0x1ca>
 801851c:	6018      	str	r0, [r3, #0]
 801851e:	68e3      	ldr	r3, [r4, #12]
 8018520:	3301      	adds	r3, #1
 8018522:	60e3      	str	r3, [r4, #12]
 8018524:	eba5 0509 	sub.w	r5, r5, r9
 8018528:	44a8      	add	r8, r5
 801852a:	6925      	ldr	r5, [r4, #16]
 801852c:	4445      	add	r5, r8
 801852e:	6125      	str	r5, [r4, #16]
 8018530:	2000      	movs	r0, #0
 8018532:	b007      	add	sp, #28
 8018534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018538:	f04f 0800 	mov.w	r8, #0
 801853c:	e7ca      	b.n	80184d4 <_scanf_i+0x160>
 801853e:	07ca      	lsls	r2, r1, #31
 8018540:	bf4c      	ite	mi
 8018542:	8018      	strhmi	r0, [r3, #0]
 8018544:	6018      	strpl	r0, [r3, #0]
 8018546:	e7ea      	b.n	801851e <_scanf_i+0x1aa>
 8018548:	2001      	movs	r0, #1
 801854a:	e7f2      	b.n	8018532 <_scanf_i+0x1be>
 801854c:	08018e0c 	.word	0x08018e0c
 8018550:	08015821 	.word	0x08015821
 8018554:	080188ad 	.word	0x080188ad
 8018558:	08019065 	.word	0x08019065

0801855c <lflush>:
 801855c:	8983      	ldrh	r3, [r0, #12]
 801855e:	f003 0309 	and.w	r3, r3, #9
 8018562:	2b09      	cmp	r3, #9
 8018564:	d101      	bne.n	801856a <lflush+0xe>
 8018566:	f7fe b923 	b.w	80167b0 <fflush>
 801856a:	2000      	movs	r0, #0
 801856c:	4770      	bx	lr
	...

08018570 <__srefill_r>:
 8018570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018572:	460c      	mov	r4, r1
 8018574:	4605      	mov	r5, r0
 8018576:	b118      	cbz	r0, 8018580 <__srefill_r+0x10>
 8018578:	6983      	ldr	r3, [r0, #24]
 801857a:	b90b      	cbnz	r3, 8018580 <__srefill_r+0x10>
 801857c:	f7fe f96a 	bl	8016854 <__sinit>
 8018580:	4b3c      	ldr	r3, [pc, #240]	; (8018674 <__srefill_r+0x104>)
 8018582:	429c      	cmp	r4, r3
 8018584:	d10a      	bne.n	801859c <__srefill_r+0x2c>
 8018586:	686c      	ldr	r4, [r5, #4]
 8018588:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801858c:	2300      	movs	r3, #0
 801858e:	6063      	str	r3, [r4, #4]
 8018590:	b293      	uxth	r3, r2
 8018592:	069e      	lsls	r6, r3, #26
 8018594:	d50c      	bpl.n	80185b0 <__srefill_r+0x40>
 8018596:	f04f 30ff 	mov.w	r0, #4294967295
 801859a:	e067      	b.n	801866c <__srefill_r+0xfc>
 801859c:	4b36      	ldr	r3, [pc, #216]	; (8018678 <__srefill_r+0x108>)
 801859e:	429c      	cmp	r4, r3
 80185a0:	d101      	bne.n	80185a6 <__srefill_r+0x36>
 80185a2:	68ac      	ldr	r4, [r5, #8]
 80185a4:	e7f0      	b.n	8018588 <__srefill_r+0x18>
 80185a6:	4b35      	ldr	r3, [pc, #212]	; (801867c <__srefill_r+0x10c>)
 80185a8:	429c      	cmp	r4, r3
 80185aa:	bf08      	it	eq
 80185ac:	68ec      	ldreq	r4, [r5, #12]
 80185ae:	e7eb      	b.n	8018588 <__srefill_r+0x18>
 80185b0:	0758      	lsls	r0, r3, #29
 80185b2:	d449      	bmi.n	8018648 <__srefill_r+0xd8>
 80185b4:	06d9      	lsls	r1, r3, #27
 80185b6:	d405      	bmi.n	80185c4 <__srefill_r+0x54>
 80185b8:	2309      	movs	r3, #9
 80185ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80185be:	602b      	str	r3, [r5, #0]
 80185c0:	81a2      	strh	r2, [r4, #12]
 80185c2:	e7e8      	b.n	8018596 <__srefill_r+0x26>
 80185c4:	071a      	lsls	r2, r3, #28
 80185c6:	d50b      	bpl.n	80185e0 <__srefill_r+0x70>
 80185c8:	4621      	mov	r1, r4
 80185ca:	4628      	mov	r0, r5
 80185cc:	f7fe f8c6 	bl	801675c <_fflush_r>
 80185d0:	2800      	cmp	r0, #0
 80185d2:	d1e0      	bne.n	8018596 <__srefill_r+0x26>
 80185d4:	89a3      	ldrh	r3, [r4, #12]
 80185d6:	60a0      	str	r0, [r4, #8]
 80185d8:	f023 0308 	bic.w	r3, r3, #8
 80185dc:	81a3      	strh	r3, [r4, #12]
 80185de:	61a0      	str	r0, [r4, #24]
 80185e0:	89a3      	ldrh	r3, [r4, #12]
 80185e2:	f043 0304 	orr.w	r3, r3, #4
 80185e6:	81a3      	strh	r3, [r4, #12]
 80185e8:	6923      	ldr	r3, [r4, #16]
 80185ea:	b91b      	cbnz	r3, 80185f4 <__srefill_r+0x84>
 80185ec:	4621      	mov	r1, r4
 80185ee:	4628      	mov	r0, r5
 80185f0:	f7fe fd42 	bl	8017078 <__smakebuf_r>
 80185f4:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 80185f8:	b2be      	uxth	r6, r7
 80185fa:	07b3      	lsls	r3, r6, #30
 80185fc:	d00f      	beq.n	801861e <__srefill_r+0xae>
 80185fe:	2301      	movs	r3, #1
 8018600:	81a3      	strh	r3, [r4, #12]
 8018602:	4b1f      	ldr	r3, [pc, #124]	; (8018680 <__srefill_r+0x110>)
 8018604:	491f      	ldr	r1, [pc, #124]	; (8018684 <__srefill_r+0x114>)
 8018606:	6818      	ldr	r0, [r3, #0]
 8018608:	f006 0609 	and.w	r6, r6, #9
 801860c:	f7fe f98e 	bl	801692c <_fwalk>
 8018610:	2e09      	cmp	r6, #9
 8018612:	81a7      	strh	r7, [r4, #12]
 8018614:	d103      	bne.n	801861e <__srefill_r+0xae>
 8018616:	4621      	mov	r1, r4
 8018618:	4628      	mov	r0, r5
 801861a:	f7fe f819 	bl	8016650 <__sflush_r>
 801861e:	6922      	ldr	r2, [r4, #16]
 8018620:	6022      	str	r2, [r4, #0]
 8018622:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8018624:	6963      	ldr	r3, [r4, #20]
 8018626:	6a21      	ldr	r1, [r4, #32]
 8018628:	4628      	mov	r0, r5
 801862a:	47b0      	blx	r6
 801862c:	2800      	cmp	r0, #0
 801862e:	6060      	str	r0, [r4, #4]
 8018630:	dc1d      	bgt.n	801866e <__srefill_r+0xfe>
 8018632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018636:	bf17      	itett	ne
 8018638:	2200      	movne	r2, #0
 801863a:	f043 0320 	orreq.w	r3, r3, #32
 801863e:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8018642:	6062      	strne	r2, [r4, #4]
 8018644:	81a3      	strh	r3, [r4, #12]
 8018646:	e7a6      	b.n	8018596 <__srefill_r+0x26>
 8018648:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801864a:	2900      	cmp	r1, #0
 801864c:	d0cc      	beq.n	80185e8 <__srefill_r+0x78>
 801864e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018652:	4299      	cmp	r1, r3
 8018654:	d002      	beq.n	801865c <__srefill_r+0xec>
 8018656:	4628      	mov	r0, r5
 8018658:	f7ff f976 	bl	8017948 <_free_r>
 801865c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801865e:	6063      	str	r3, [r4, #4]
 8018660:	2000      	movs	r0, #0
 8018662:	6360      	str	r0, [r4, #52]	; 0x34
 8018664:	2b00      	cmp	r3, #0
 8018666:	d0bf      	beq.n	80185e8 <__srefill_r+0x78>
 8018668:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801866a:	6023      	str	r3, [r4, #0]
 801866c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801866e:	2000      	movs	r0, #0
 8018670:	e7fc      	b.n	801866c <__srefill_r+0xfc>
 8018672:	bf00      	nop
 8018674:	08018ef8 	.word	0x08018ef8
 8018678:	08018f18 	.word	0x08018f18
 801867c:	08018ed8 	.word	0x08018ed8
 8018680:	08018e3c 	.word	0x08018e3c
 8018684:	0801855d 	.word	0x0801855d

08018688 <_sbrk_r>:
 8018688:	b538      	push	{r3, r4, r5, lr}
 801868a:	4c06      	ldr	r4, [pc, #24]	; (80186a4 <_sbrk_r+0x1c>)
 801868c:	2300      	movs	r3, #0
 801868e:	4605      	mov	r5, r0
 8018690:	4608      	mov	r0, r1
 8018692:	6023      	str	r3, [r4, #0]
 8018694:	f7f5 fb32 	bl	800dcfc <_sbrk>
 8018698:	1c43      	adds	r3, r0, #1
 801869a:	d102      	bne.n	80186a2 <_sbrk_r+0x1a>
 801869c:	6823      	ldr	r3, [r4, #0]
 801869e:	b103      	cbz	r3, 80186a2 <_sbrk_r+0x1a>
 80186a0:	602b      	str	r3, [r5, #0]
 80186a2:	bd38      	pop	{r3, r4, r5, pc}
 80186a4:	20000a18 	.word	0x20000a18

080186a8 <__sccl>:
 80186a8:	b570      	push	{r4, r5, r6, lr}
 80186aa:	780b      	ldrb	r3, [r1, #0]
 80186ac:	2b5e      	cmp	r3, #94	; 0x5e
 80186ae:	bf13      	iteet	ne
 80186b0:	1c4a      	addne	r2, r1, #1
 80186b2:	1c8a      	addeq	r2, r1, #2
 80186b4:	784b      	ldrbeq	r3, [r1, #1]
 80186b6:	2100      	movne	r1, #0
 80186b8:	bf08      	it	eq
 80186ba:	2101      	moveq	r1, #1
 80186bc:	1e44      	subs	r4, r0, #1
 80186be:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80186c2:	f804 1f01 	strb.w	r1, [r4, #1]!
 80186c6:	42ac      	cmp	r4, r5
 80186c8:	d1fb      	bne.n	80186c2 <__sccl+0x1a>
 80186ca:	b913      	cbnz	r3, 80186d2 <__sccl+0x2a>
 80186cc:	3a01      	subs	r2, #1
 80186ce:	4610      	mov	r0, r2
 80186d0:	bd70      	pop	{r4, r5, r6, pc}
 80186d2:	f081 0401 	eor.w	r4, r1, #1
 80186d6:	54c4      	strb	r4, [r0, r3]
 80186d8:	1c51      	adds	r1, r2, #1
 80186da:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80186de:	2d2d      	cmp	r5, #45	; 0x2d
 80186e0:	f101 36ff 	add.w	r6, r1, #4294967295
 80186e4:	460a      	mov	r2, r1
 80186e6:	d006      	beq.n	80186f6 <__sccl+0x4e>
 80186e8:	2d5d      	cmp	r5, #93	; 0x5d
 80186ea:	d0f0      	beq.n	80186ce <__sccl+0x26>
 80186ec:	b90d      	cbnz	r5, 80186f2 <__sccl+0x4a>
 80186ee:	4632      	mov	r2, r6
 80186f0:	e7ed      	b.n	80186ce <__sccl+0x26>
 80186f2:	462b      	mov	r3, r5
 80186f4:	e7ef      	b.n	80186d6 <__sccl+0x2e>
 80186f6:	780e      	ldrb	r6, [r1, #0]
 80186f8:	2e5d      	cmp	r6, #93	; 0x5d
 80186fa:	d0fa      	beq.n	80186f2 <__sccl+0x4a>
 80186fc:	42b3      	cmp	r3, r6
 80186fe:	dcf8      	bgt.n	80186f2 <__sccl+0x4a>
 8018700:	3301      	adds	r3, #1
 8018702:	429e      	cmp	r6, r3
 8018704:	54c4      	strb	r4, [r0, r3]
 8018706:	dcfb      	bgt.n	8018700 <__sccl+0x58>
 8018708:	3102      	adds	r1, #2
 801870a:	e7e6      	b.n	80186da <__sccl+0x32>

0801870c <__sread>:
 801870c:	b510      	push	{r4, lr}
 801870e:	460c      	mov	r4, r1
 8018710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018714:	f000 fa2e 	bl	8018b74 <_read_r>
 8018718:	2800      	cmp	r0, #0
 801871a:	bfab      	itete	ge
 801871c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801871e:	89a3      	ldrhlt	r3, [r4, #12]
 8018720:	181b      	addge	r3, r3, r0
 8018722:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8018726:	bfac      	ite	ge
 8018728:	6563      	strge	r3, [r4, #84]	; 0x54
 801872a:	81a3      	strhlt	r3, [r4, #12]
 801872c:	bd10      	pop	{r4, pc}

0801872e <__swrite>:
 801872e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018732:	461f      	mov	r7, r3
 8018734:	898b      	ldrh	r3, [r1, #12]
 8018736:	05db      	lsls	r3, r3, #23
 8018738:	4605      	mov	r5, r0
 801873a:	460c      	mov	r4, r1
 801873c:	4616      	mov	r6, r2
 801873e:	d505      	bpl.n	801874c <__swrite+0x1e>
 8018740:	2302      	movs	r3, #2
 8018742:	2200      	movs	r2, #0
 8018744:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018748:	f000 f9c0 	bl	8018acc <_lseek_r>
 801874c:	89a3      	ldrh	r3, [r4, #12]
 801874e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018752:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8018756:	81a3      	strh	r3, [r4, #12]
 8018758:	4632      	mov	r2, r6
 801875a:	463b      	mov	r3, r7
 801875c:	4628      	mov	r0, r5
 801875e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018762:	f000 b96f 	b.w	8018a44 <_write_r>

08018766 <__sseek>:
 8018766:	b510      	push	{r4, lr}
 8018768:	460c      	mov	r4, r1
 801876a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801876e:	f000 f9ad 	bl	8018acc <_lseek_r>
 8018772:	1c43      	adds	r3, r0, #1
 8018774:	89a3      	ldrh	r3, [r4, #12]
 8018776:	bf15      	itete	ne
 8018778:	6560      	strne	r0, [r4, #84]	; 0x54
 801877a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801877e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8018782:	81a3      	strheq	r3, [r4, #12]
 8018784:	bf18      	it	ne
 8018786:	81a3      	strhne	r3, [r4, #12]
 8018788:	bd10      	pop	{r4, pc}

0801878a <__sclose>:
 801878a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801878e:	f000 b96b 	b.w	8018a68 <_close_r>

08018792 <strncmp>:
 8018792:	b510      	push	{r4, lr}
 8018794:	b16a      	cbz	r2, 80187b2 <strncmp+0x20>
 8018796:	3901      	subs	r1, #1
 8018798:	1884      	adds	r4, r0, r2
 801879a:	f810 3b01 	ldrb.w	r3, [r0], #1
 801879e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80187a2:	4293      	cmp	r3, r2
 80187a4:	d103      	bne.n	80187ae <strncmp+0x1c>
 80187a6:	42a0      	cmp	r0, r4
 80187a8:	d001      	beq.n	80187ae <strncmp+0x1c>
 80187aa:	2b00      	cmp	r3, #0
 80187ac:	d1f5      	bne.n	801879a <strncmp+0x8>
 80187ae:	1a98      	subs	r0, r3, r2
 80187b0:	bd10      	pop	{r4, pc}
 80187b2:	4610      	mov	r0, r2
 80187b4:	e7fc      	b.n	80187b0 <strncmp+0x1e>

080187b6 <_strtoul_l.isra.0>:
 80187b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80187ba:	4680      	mov	r8, r0
 80187bc:	4689      	mov	r9, r1
 80187be:	4692      	mov	sl, r2
 80187c0:	461e      	mov	r6, r3
 80187c2:	460f      	mov	r7, r1
 80187c4:	463d      	mov	r5, r7
 80187c6:	9808      	ldr	r0, [sp, #32]
 80187c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80187cc:	f7fe fc0e 	bl	8016fec <__locale_ctype_ptr_l>
 80187d0:	4420      	add	r0, r4
 80187d2:	7843      	ldrb	r3, [r0, #1]
 80187d4:	f013 0308 	ands.w	r3, r3, #8
 80187d8:	d130      	bne.n	801883c <_strtoul_l.isra.0+0x86>
 80187da:	2c2d      	cmp	r4, #45	; 0x2d
 80187dc:	d130      	bne.n	8018840 <_strtoul_l.isra.0+0x8a>
 80187de:	787c      	ldrb	r4, [r7, #1]
 80187e0:	1cbd      	adds	r5, r7, #2
 80187e2:	2101      	movs	r1, #1
 80187e4:	2e00      	cmp	r6, #0
 80187e6:	d05c      	beq.n	80188a2 <_strtoul_l.isra.0+0xec>
 80187e8:	2e10      	cmp	r6, #16
 80187ea:	d109      	bne.n	8018800 <_strtoul_l.isra.0+0x4a>
 80187ec:	2c30      	cmp	r4, #48	; 0x30
 80187ee:	d107      	bne.n	8018800 <_strtoul_l.isra.0+0x4a>
 80187f0:	782b      	ldrb	r3, [r5, #0]
 80187f2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80187f6:	2b58      	cmp	r3, #88	; 0x58
 80187f8:	d14e      	bne.n	8018898 <_strtoul_l.isra.0+0xe2>
 80187fa:	786c      	ldrb	r4, [r5, #1]
 80187fc:	2610      	movs	r6, #16
 80187fe:	3502      	adds	r5, #2
 8018800:	f04f 32ff 	mov.w	r2, #4294967295
 8018804:	2300      	movs	r3, #0
 8018806:	fbb2 f2f6 	udiv	r2, r2, r6
 801880a:	fb06 fc02 	mul.w	ip, r6, r2
 801880e:	ea6f 0c0c 	mvn.w	ip, ip
 8018812:	4618      	mov	r0, r3
 8018814:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8018818:	2f09      	cmp	r7, #9
 801881a:	d817      	bhi.n	801884c <_strtoul_l.isra.0+0x96>
 801881c:	463c      	mov	r4, r7
 801881e:	42a6      	cmp	r6, r4
 8018820:	dd23      	ble.n	801886a <_strtoul_l.isra.0+0xb4>
 8018822:	2b00      	cmp	r3, #0
 8018824:	db1e      	blt.n	8018864 <_strtoul_l.isra.0+0xae>
 8018826:	4282      	cmp	r2, r0
 8018828:	d31c      	bcc.n	8018864 <_strtoul_l.isra.0+0xae>
 801882a:	d101      	bne.n	8018830 <_strtoul_l.isra.0+0x7a>
 801882c:	45a4      	cmp	ip, r4
 801882e:	db19      	blt.n	8018864 <_strtoul_l.isra.0+0xae>
 8018830:	fb00 4006 	mla	r0, r0, r6, r4
 8018834:	2301      	movs	r3, #1
 8018836:	f815 4b01 	ldrb.w	r4, [r5], #1
 801883a:	e7eb      	b.n	8018814 <_strtoul_l.isra.0+0x5e>
 801883c:	462f      	mov	r7, r5
 801883e:	e7c1      	b.n	80187c4 <_strtoul_l.isra.0+0xe>
 8018840:	2c2b      	cmp	r4, #43	; 0x2b
 8018842:	bf04      	itt	eq
 8018844:	1cbd      	addeq	r5, r7, #2
 8018846:	787c      	ldrbeq	r4, [r7, #1]
 8018848:	4619      	mov	r1, r3
 801884a:	e7cb      	b.n	80187e4 <_strtoul_l.isra.0+0x2e>
 801884c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8018850:	2f19      	cmp	r7, #25
 8018852:	d801      	bhi.n	8018858 <_strtoul_l.isra.0+0xa2>
 8018854:	3c37      	subs	r4, #55	; 0x37
 8018856:	e7e2      	b.n	801881e <_strtoul_l.isra.0+0x68>
 8018858:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801885c:	2f19      	cmp	r7, #25
 801885e:	d804      	bhi.n	801886a <_strtoul_l.isra.0+0xb4>
 8018860:	3c57      	subs	r4, #87	; 0x57
 8018862:	e7dc      	b.n	801881e <_strtoul_l.isra.0+0x68>
 8018864:	f04f 33ff 	mov.w	r3, #4294967295
 8018868:	e7e5      	b.n	8018836 <_strtoul_l.isra.0+0x80>
 801886a:	2b00      	cmp	r3, #0
 801886c:	da09      	bge.n	8018882 <_strtoul_l.isra.0+0xcc>
 801886e:	2322      	movs	r3, #34	; 0x22
 8018870:	f8c8 3000 	str.w	r3, [r8]
 8018874:	f04f 30ff 	mov.w	r0, #4294967295
 8018878:	f1ba 0f00 	cmp.w	sl, #0
 801887c:	d107      	bne.n	801888e <_strtoul_l.isra.0+0xd8>
 801887e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018882:	b101      	cbz	r1, 8018886 <_strtoul_l.isra.0+0xd0>
 8018884:	4240      	negs	r0, r0
 8018886:	f1ba 0f00 	cmp.w	sl, #0
 801888a:	d0f8      	beq.n	801887e <_strtoul_l.isra.0+0xc8>
 801888c:	b10b      	cbz	r3, 8018892 <_strtoul_l.isra.0+0xdc>
 801888e:	f105 39ff 	add.w	r9, r5, #4294967295
 8018892:	f8ca 9000 	str.w	r9, [sl]
 8018896:	e7f2      	b.n	801887e <_strtoul_l.isra.0+0xc8>
 8018898:	2430      	movs	r4, #48	; 0x30
 801889a:	2e00      	cmp	r6, #0
 801889c:	d1b0      	bne.n	8018800 <_strtoul_l.isra.0+0x4a>
 801889e:	2608      	movs	r6, #8
 80188a0:	e7ae      	b.n	8018800 <_strtoul_l.isra.0+0x4a>
 80188a2:	2c30      	cmp	r4, #48	; 0x30
 80188a4:	d0a4      	beq.n	80187f0 <_strtoul_l.isra.0+0x3a>
 80188a6:	260a      	movs	r6, #10
 80188a8:	e7aa      	b.n	8018800 <_strtoul_l.isra.0+0x4a>
	...

080188ac <_strtoul_r>:
 80188ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80188ae:	4c06      	ldr	r4, [pc, #24]	; (80188c8 <_strtoul_r+0x1c>)
 80188b0:	4d06      	ldr	r5, [pc, #24]	; (80188cc <_strtoul_r+0x20>)
 80188b2:	6824      	ldr	r4, [r4, #0]
 80188b4:	6a24      	ldr	r4, [r4, #32]
 80188b6:	2c00      	cmp	r4, #0
 80188b8:	bf08      	it	eq
 80188ba:	462c      	moveq	r4, r5
 80188bc:	9400      	str	r4, [sp, #0]
 80188be:	f7ff ff7a 	bl	80187b6 <_strtoul_l.isra.0>
 80188c2:	b003      	add	sp, #12
 80188c4:	bd30      	pop	{r4, r5, pc}
 80188c6:	bf00      	nop
 80188c8:	20000024 	.word	0x20000024
 80188cc:	20000088 	.word	0x20000088

080188d0 <__submore>:
 80188d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80188d4:	460c      	mov	r4, r1
 80188d6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80188d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80188dc:	4299      	cmp	r1, r3
 80188de:	d11d      	bne.n	801891c <__submore+0x4c>
 80188e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80188e4:	f7ff f87e 	bl	80179e4 <_malloc_r>
 80188e8:	b918      	cbnz	r0, 80188f2 <__submore+0x22>
 80188ea:	f04f 30ff 	mov.w	r0, #4294967295
 80188ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80188f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80188f6:	63a3      	str	r3, [r4, #56]	; 0x38
 80188f8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80188fc:	6360      	str	r0, [r4, #52]	; 0x34
 80188fe:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8018902:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8018906:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801890a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801890e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8018912:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8018916:	6020      	str	r0, [r4, #0]
 8018918:	2000      	movs	r0, #0
 801891a:	e7e8      	b.n	80188ee <__submore+0x1e>
 801891c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801891e:	0077      	lsls	r7, r6, #1
 8018920:	463a      	mov	r2, r7
 8018922:	f000 f900 	bl	8018b26 <_realloc_r>
 8018926:	4605      	mov	r5, r0
 8018928:	2800      	cmp	r0, #0
 801892a:	d0de      	beq.n	80188ea <__submore+0x1a>
 801892c:	eb00 0806 	add.w	r8, r0, r6
 8018930:	4601      	mov	r1, r0
 8018932:	4632      	mov	r2, r6
 8018934:	4640      	mov	r0, r8
 8018936:	f7fb f913 	bl	8013b60 <memcpy>
 801893a:	f8c4 8000 	str.w	r8, [r4]
 801893e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8018942:	e7e9      	b.n	8018918 <__submore+0x48>

08018944 <_ungetc_r>:
 8018944:	1c4b      	adds	r3, r1, #1
 8018946:	b570      	push	{r4, r5, r6, lr}
 8018948:	4606      	mov	r6, r0
 801894a:	460d      	mov	r5, r1
 801894c:	4614      	mov	r4, r2
 801894e:	d103      	bne.n	8018958 <_ungetc_r+0x14>
 8018950:	f04f 35ff 	mov.w	r5, #4294967295
 8018954:	4628      	mov	r0, r5
 8018956:	bd70      	pop	{r4, r5, r6, pc}
 8018958:	b118      	cbz	r0, 8018962 <_ungetc_r+0x1e>
 801895a:	6983      	ldr	r3, [r0, #24]
 801895c:	b90b      	cbnz	r3, 8018962 <_ungetc_r+0x1e>
 801895e:	f7fd ff79 	bl	8016854 <__sinit>
 8018962:	4b2e      	ldr	r3, [pc, #184]	; (8018a1c <_ungetc_r+0xd8>)
 8018964:	429c      	cmp	r4, r3
 8018966:	d12c      	bne.n	80189c2 <_ungetc_r+0x7e>
 8018968:	6874      	ldr	r4, [r6, #4]
 801896a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801896e:	f023 0320 	bic.w	r3, r3, #32
 8018972:	81a3      	strh	r3, [r4, #12]
 8018974:	b29b      	uxth	r3, r3
 8018976:	0759      	lsls	r1, r3, #29
 8018978:	d413      	bmi.n	80189a2 <_ungetc_r+0x5e>
 801897a:	06da      	lsls	r2, r3, #27
 801897c:	d5e8      	bpl.n	8018950 <_ungetc_r+0xc>
 801897e:	071b      	lsls	r3, r3, #28
 8018980:	d50b      	bpl.n	801899a <_ungetc_r+0x56>
 8018982:	4621      	mov	r1, r4
 8018984:	4630      	mov	r0, r6
 8018986:	f7fd fee9 	bl	801675c <_fflush_r>
 801898a:	2800      	cmp	r0, #0
 801898c:	d1e0      	bne.n	8018950 <_ungetc_r+0xc>
 801898e:	89a3      	ldrh	r3, [r4, #12]
 8018990:	60a0      	str	r0, [r4, #8]
 8018992:	f023 0308 	bic.w	r3, r3, #8
 8018996:	81a3      	strh	r3, [r4, #12]
 8018998:	61a0      	str	r0, [r4, #24]
 801899a:	89a3      	ldrh	r3, [r4, #12]
 801899c:	f043 0304 	orr.w	r3, r3, #4
 80189a0:	81a3      	strh	r3, [r4, #12]
 80189a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80189a4:	6862      	ldr	r2, [r4, #4]
 80189a6:	b2ed      	uxtb	r5, r5
 80189a8:	b1e3      	cbz	r3, 80189e4 <_ungetc_r+0xa0>
 80189aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80189ac:	4293      	cmp	r3, r2
 80189ae:	dd12      	ble.n	80189d6 <_ungetc_r+0x92>
 80189b0:	6823      	ldr	r3, [r4, #0]
 80189b2:	1e5a      	subs	r2, r3, #1
 80189b4:	6022      	str	r2, [r4, #0]
 80189b6:	f803 5c01 	strb.w	r5, [r3, #-1]
 80189ba:	6863      	ldr	r3, [r4, #4]
 80189bc:	3301      	adds	r3, #1
 80189be:	6063      	str	r3, [r4, #4]
 80189c0:	e7c8      	b.n	8018954 <_ungetc_r+0x10>
 80189c2:	4b17      	ldr	r3, [pc, #92]	; (8018a20 <_ungetc_r+0xdc>)
 80189c4:	429c      	cmp	r4, r3
 80189c6:	d101      	bne.n	80189cc <_ungetc_r+0x88>
 80189c8:	68b4      	ldr	r4, [r6, #8]
 80189ca:	e7ce      	b.n	801896a <_ungetc_r+0x26>
 80189cc:	4b15      	ldr	r3, [pc, #84]	; (8018a24 <_ungetc_r+0xe0>)
 80189ce:	429c      	cmp	r4, r3
 80189d0:	bf08      	it	eq
 80189d2:	68f4      	ldreq	r4, [r6, #12]
 80189d4:	e7c9      	b.n	801896a <_ungetc_r+0x26>
 80189d6:	4621      	mov	r1, r4
 80189d8:	4630      	mov	r0, r6
 80189da:	f7ff ff79 	bl	80188d0 <__submore>
 80189de:	2800      	cmp	r0, #0
 80189e0:	d0e6      	beq.n	80189b0 <_ungetc_r+0x6c>
 80189e2:	e7b5      	b.n	8018950 <_ungetc_r+0xc>
 80189e4:	6921      	ldr	r1, [r4, #16]
 80189e6:	6823      	ldr	r3, [r4, #0]
 80189e8:	b151      	cbz	r1, 8018a00 <_ungetc_r+0xbc>
 80189ea:	4299      	cmp	r1, r3
 80189ec:	d208      	bcs.n	8018a00 <_ungetc_r+0xbc>
 80189ee:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80189f2:	42a9      	cmp	r1, r5
 80189f4:	d104      	bne.n	8018a00 <_ungetc_r+0xbc>
 80189f6:	3b01      	subs	r3, #1
 80189f8:	3201      	adds	r2, #1
 80189fa:	6023      	str	r3, [r4, #0]
 80189fc:	6062      	str	r2, [r4, #4]
 80189fe:	e7a9      	b.n	8018954 <_ungetc_r+0x10>
 8018a00:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8018a04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018a08:	6363      	str	r3, [r4, #52]	; 0x34
 8018a0a:	2303      	movs	r3, #3
 8018a0c:	63a3      	str	r3, [r4, #56]	; 0x38
 8018a0e:	4623      	mov	r3, r4
 8018a10:	f803 5f46 	strb.w	r5, [r3, #70]!
 8018a14:	6023      	str	r3, [r4, #0]
 8018a16:	2301      	movs	r3, #1
 8018a18:	e7d1      	b.n	80189be <_ungetc_r+0x7a>
 8018a1a:	bf00      	nop
 8018a1c:	08018ef8 	.word	0x08018ef8
 8018a20:	08018f18 	.word	0x08018f18
 8018a24:	08018ed8 	.word	0x08018ed8

08018a28 <__ascii_wctomb>:
 8018a28:	b149      	cbz	r1, 8018a3e <__ascii_wctomb+0x16>
 8018a2a:	2aff      	cmp	r2, #255	; 0xff
 8018a2c:	bf85      	ittet	hi
 8018a2e:	238a      	movhi	r3, #138	; 0x8a
 8018a30:	6003      	strhi	r3, [r0, #0]
 8018a32:	700a      	strbls	r2, [r1, #0]
 8018a34:	f04f 30ff 	movhi.w	r0, #4294967295
 8018a38:	bf98      	it	ls
 8018a3a:	2001      	movls	r0, #1
 8018a3c:	4770      	bx	lr
 8018a3e:	4608      	mov	r0, r1
 8018a40:	4770      	bx	lr
	...

08018a44 <_write_r>:
 8018a44:	b538      	push	{r3, r4, r5, lr}
 8018a46:	4c07      	ldr	r4, [pc, #28]	; (8018a64 <_write_r+0x20>)
 8018a48:	4605      	mov	r5, r0
 8018a4a:	4608      	mov	r0, r1
 8018a4c:	4611      	mov	r1, r2
 8018a4e:	2200      	movs	r2, #0
 8018a50:	6022      	str	r2, [r4, #0]
 8018a52:	461a      	mov	r2, r3
 8018a54:	f7f5 f901 	bl	800dc5a <_write>
 8018a58:	1c43      	adds	r3, r0, #1
 8018a5a:	d102      	bne.n	8018a62 <_write_r+0x1e>
 8018a5c:	6823      	ldr	r3, [r4, #0]
 8018a5e:	b103      	cbz	r3, 8018a62 <_write_r+0x1e>
 8018a60:	602b      	str	r3, [r5, #0]
 8018a62:	bd38      	pop	{r3, r4, r5, pc}
 8018a64:	20000a18 	.word	0x20000a18

08018a68 <_close_r>:
 8018a68:	b538      	push	{r3, r4, r5, lr}
 8018a6a:	4c06      	ldr	r4, [pc, #24]	; (8018a84 <_close_r+0x1c>)
 8018a6c:	2300      	movs	r3, #0
 8018a6e:	4605      	mov	r5, r0
 8018a70:	4608      	mov	r0, r1
 8018a72:	6023      	str	r3, [r4, #0]
 8018a74:	f7f5 f90d 	bl	800dc92 <_close>
 8018a78:	1c43      	adds	r3, r0, #1
 8018a7a:	d102      	bne.n	8018a82 <_close_r+0x1a>
 8018a7c:	6823      	ldr	r3, [r4, #0]
 8018a7e:	b103      	cbz	r3, 8018a82 <_close_r+0x1a>
 8018a80:	602b      	str	r3, [r5, #0]
 8018a82:	bd38      	pop	{r3, r4, r5, pc}
 8018a84:	20000a18 	.word	0x20000a18

08018a88 <_fstat_r>:
 8018a88:	b538      	push	{r3, r4, r5, lr}
 8018a8a:	4c07      	ldr	r4, [pc, #28]	; (8018aa8 <_fstat_r+0x20>)
 8018a8c:	2300      	movs	r3, #0
 8018a8e:	4605      	mov	r5, r0
 8018a90:	4608      	mov	r0, r1
 8018a92:	4611      	mov	r1, r2
 8018a94:	6023      	str	r3, [r4, #0]
 8018a96:	f7f5 f908 	bl	800dcaa <_fstat>
 8018a9a:	1c43      	adds	r3, r0, #1
 8018a9c:	d102      	bne.n	8018aa4 <_fstat_r+0x1c>
 8018a9e:	6823      	ldr	r3, [r4, #0]
 8018aa0:	b103      	cbz	r3, 8018aa4 <_fstat_r+0x1c>
 8018aa2:	602b      	str	r3, [r5, #0]
 8018aa4:	bd38      	pop	{r3, r4, r5, pc}
 8018aa6:	bf00      	nop
 8018aa8:	20000a18 	.word	0x20000a18

08018aac <_isatty_r>:
 8018aac:	b538      	push	{r3, r4, r5, lr}
 8018aae:	4c06      	ldr	r4, [pc, #24]	; (8018ac8 <_isatty_r+0x1c>)
 8018ab0:	2300      	movs	r3, #0
 8018ab2:	4605      	mov	r5, r0
 8018ab4:	4608      	mov	r0, r1
 8018ab6:	6023      	str	r3, [r4, #0]
 8018ab8:	f7f5 f907 	bl	800dcca <_isatty>
 8018abc:	1c43      	adds	r3, r0, #1
 8018abe:	d102      	bne.n	8018ac6 <_isatty_r+0x1a>
 8018ac0:	6823      	ldr	r3, [r4, #0]
 8018ac2:	b103      	cbz	r3, 8018ac6 <_isatty_r+0x1a>
 8018ac4:	602b      	str	r3, [r5, #0]
 8018ac6:	bd38      	pop	{r3, r4, r5, pc}
 8018ac8:	20000a18 	.word	0x20000a18

08018acc <_lseek_r>:
 8018acc:	b538      	push	{r3, r4, r5, lr}
 8018ace:	4c07      	ldr	r4, [pc, #28]	; (8018aec <_lseek_r+0x20>)
 8018ad0:	4605      	mov	r5, r0
 8018ad2:	4608      	mov	r0, r1
 8018ad4:	4611      	mov	r1, r2
 8018ad6:	2200      	movs	r2, #0
 8018ad8:	6022      	str	r2, [r4, #0]
 8018ada:	461a      	mov	r2, r3
 8018adc:	f7f5 f900 	bl	800dce0 <_lseek>
 8018ae0:	1c43      	adds	r3, r0, #1
 8018ae2:	d102      	bne.n	8018aea <_lseek_r+0x1e>
 8018ae4:	6823      	ldr	r3, [r4, #0]
 8018ae6:	b103      	cbz	r3, 8018aea <_lseek_r+0x1e>
 8018ae8:	602b      	str	r3, [r5, #0]
 8018aea:	bd38      	pop	{r3, r4, r5, pc}
 8018aec:	20000a18 	.word	0x20000a18

08018af0 <memmove>:
 8018af0:	4288      	cmp	r0, r1
 8018af2:	b510      	push	{r4, lr}
 8018af4:	eb01 0302 	add.w	r3, r1, r2
 8018af8:	d807      	bhi.n	8018b0a <memmove+0x1a>
 8018afa:	1e42      	subs	r2, r0, #1
 8018afc:	4299      	cmp	r1, r3
 8018afe:	d00a      	beq.n	8018b16 <memmove+0x26>
 8018b00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018b04:	f802 4f01 	strb.w	r4, [r2, #1]!
 8018b08:	e7f8      	b.n	8018afc <memmove+0xc>
 8018b0a:	4283      	cmp	r3, r0
 8018b0c:	d9f5      	bls.n	8018afa <memmove+0xa>
 8018b0e:	1881      	adds	r1, r0, r2
 8018b10:	1ad2      	subs	r2, r2, r3
 8018b12:	42d3      	cmn	r3, r2
 8018b14:	d100      	bne.n	8018b18 <memmove+0x28>
 8018b16:	bd10      	pop	{r4, pc}
 8018b18:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018b1c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8018b20:	e7f7      	b.n	8018b12 <memmove+0x22>

08018b22 <__malloc_lock>:
 8018b22:	4770      	bx	lr

08018b24 <__malloc_unlock>:
 8018b24:	4770      	bx	lr

08018b26 <_realloc_r>:
 8018b26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b28:	4607      	mov	r7, r0
 8018b2a:	4614      	mov	r4, r2
 8018b2c:	460e      	mov	r6, r1
 8018b2e:	b921      	cbnz	r1, 8018b3a <_realloc_r+0x14>
 8018b30:	4611      	mov	r1, r2
 8018b32:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8018b36:	f7fe bf55 	b.w	80179e4 <_malloc_r>
 8018b3a:	b922      	cbnz	r2, 8018b46 <_realloc_r+0x20>
 8018b3c:	f7fe ff04 	bl	8017948 <_free_r>
 8018b40:	4625      	mov	r5, r4
 8018b42:	4628      	mov	r0, r5
 8018b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018b46:	f000 f827 	bl	8018b98 <_malloc_usable_size_r>
 8018b4a:	42a0      	cmp	r0, r4
 8018b4c:	d20f      	bcs.n	8018b6e <_realloc_r+0x48>
 8018b4e:	4621      	mov	r1, r4
 8018b50:	4638      	mov	r0, r7
 8018b52:	f7fe ff47 	bl	80179e4 <_malloc_r>
 8018b56:	4605      	mov	r5, r0
 8018b58:	2800      	cmp	r0, #0
 8018b5a:	d0f2      	beq.n	8018b42 <_realloc_r+0x1c>
 8018b5c:	4631      	mov	r1, r6
 8018b5e:	4622      	mov	r2, r4
 8018b60:	f7fa fffe 	bl	8013b60 <memcpy>
 8018b64:	4631      	mov	r1, r6
 8018b66:	4638      	mov	r0, r7
 8018b68:	f7fe feee 	bl	8017948 <_free_r>
 8018b6c:	e7e9      	b.n	8018b42 <_realloc_r+0x1c>
 8018b6e:	4635      	mov	r5, r6
 8018b70:	e7e7      	b.n	8018b42 <_realloc_r+0x1c>
	...

08018b74 <_read_r>:
 8018b74:	b538      	push	{r3, r4, r5, lr}
 8018b76:	4c07      	ldr	r4, [pc, #28]	; (8018b94 <_read_r+0x20>)
 8018b78:	4605      	mov	r5, r0
 8018b7a:	4608      	mov	r0, r1
 8018b7c:	4611      	mov	r1, r2
 8018b7e:	2200      	movs	r2, #0
 8018b80:	6022      	str	r2, [r4, #0]
 8018b82:	461a      	mov	r2, r3
 8018b84:	f7f5 f84c 	bl	800dc20 <_read>
 8018b88:	1c43      	adds	r3, r0, #1
 8018b8a:	d102      	bne.n	8018b92 <_read_r+0x1e>
 8018b8c:	6823      	ldr	r3, [r4, #0]
 8018b8e:	b103      	cbz	r3, 8018b92 <_read_r+0x1e>
 8018b90:	602b      	str	r3, [r5, #0]
 8018b92:	bd38      	pop	{r3, r4, r5, pc}
 8018b94:	20000a18 	.word	0x20000a18

08018b98 <_malloc_usable_size_r>:
 8018b98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018b9c:	1f18      	subs	r0, r3, #4
 8018b9e:	2b00      	cmp	r3, #0
 8018ba0:	bfbc      	itt	lt
 8018ba2:	580b      	ldrlt	r3, [r1, r0]
 8018ba4:	18c0      	addlt	r0, r0, r3
 8018ba6:	4770      	bx	lr

08018ba8 <_init>:
 8018ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018baa:	bf00      	nop
 8018bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018bae:	bc08      	pop	{r3}
 8018bb0:	469e      	mov	lr, r3
 8018bb2:	4770      	bx	lr

08018bb4 <_fini>:
 8018bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018bb6:	bf00      	nop
 8018bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018bba:	bc08      	pop	{r3}
 8018bbc:	469e      	mov	lr, r3
 8018bbe:	4770      	bx	lr
