;redcode
;assert 1
	SPL 0, <-622
	CMP -207, <-120
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	SLT -1, 501
	SLT -1, 501
	JMN @72, #200
	SLT -1, 501
	SPL 0, <-12
	DJN 1, @-1
	DJN <121, 106
	SLT -1, 101
	DJN <121, 106
	SUB @121, 106
	SLT -1, 101
	SUB @721, 703
	SUB 12, @18
	SUB 12, @18
	DJN 1, @-1
	DJN 12, <10
	JMZ 121, 0
	JMZ 121, 0
	SLT 121, 0
	SUB @121, 106
	SUB @121, 106
	JMN @12, #200
	ADD 510, 1
	CMP @0, @2
	MOV -1, <-20
	CMP @0, @2
	CMP @0, @2
	MOV -1, <-20
	SLT -1, 101
	SUB 12, @18
	DJN 0, #2
	SLT 200, @0
	MOV -5, <-20
	CMP 210, 1
	SLT -1, 101
	MOV -5, <-20
	CMP @-127, 100
	CMP 210, 1
	CMP 210, 1
	SLT -1, 101
	CMP @-127, 100
	CMP @-127, 100
	DJN -1, @-20
	SPL 0, <-622
	CMP -207, <-120
	MOV -1, <-20
	MOV -5, <-20
