#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jun 30 14:28:43 2024
# Process ID: 18504
# Current directory: D:/others/projects/jichuang/CRC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17248 D:\others\projects\jichuang\CRC\CRC.xpr
# Log file: D:/others/projects/jichuang/CRC/vivado.log
# Journal file: D:/others/projects/jichuang/CRC\vivado.jou
# Running On: shulva, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 6, Host memory: 34191 MB
#-----------------------------------------------------------
start_gui
open_project D:/others/projects/jichuang/CRC/CRC.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse D:/others/projects/jichuang/CRC/CRC.srcs/sources_1/new/circular_queue.v
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source tb_crc_top.tcl
close_sim
launch_simulation
source tb_crc_top.tcl
close_sim
move_files [get_files  D:/others/projects/jichuang/CRC/CRC.srcs/sim_1/new/tb_crc_top.v]
update_compile_order -fileset sources_1
launch_simulation
source tb_crc_top.tcl
close_sim
move_files -fileset sim_1 [get_files  D:/others/projects/jichuang/CRC/CRC.srcs/sim_1/new/tb_crc_top.v]
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode post-synthesis -type timing
launch_simulation
source tb_crc_top.tcl
current_wave_config {Untitled 4}
log_wave {/tb_crc_top/CRC_top_inst/fifo_inst} 
current_wave_config {Untitled 4}
add_wave {{/tb_crc_top/CRC_top_inst/fifo_inst}} 
save_wave_config {D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
set_property xsim.view D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
source tb_crc_top.tcl
close_sim
launch_simulation
open_wave_config D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
source tb_crc_top.tcl
update_compile_order -fileset sources_1
close_sim
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
source tb_crc_top.tcl
save_wave_config {D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg}
save_wave_config {D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
source tb_crc_top.tcl
current_wave_config {tb_crc_top_behav.wcfg}
add_wave {{/tb_crc_top/write_arbition}} 
save_wave_config {D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
source tb_crc_top.tcl
close_sim
launch_simulation
open_wave_config D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
source tb_crc_top.tcl
close_sim
launch_simulation
open_wave_config D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
source tb_crc_top.tcl
save_wave_config {D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg}
save_wave_config {D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg}
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
source tb_crc_top.tcl
save_wave_config {D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
source tb_crc_top.tcl
save_wave_config {D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
source tb_crc_top.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/others/projects/jichuang/CRC/tb_crc_top_behav.wcfg
source tb_crc_top.tcl
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
