
microphone_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca80  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  0800cd18  0800cd18  0001cd18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d000  0800d000  00020928  2**0
                  CONTENTS
  4 .ARM          00000008  0800d000  0800d000  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d008  0800d008  00020928  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d008  0800d008  0001d008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d00c  0800d00c  0001d00c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000928  24000000  0800d010  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ccc  24000928  0800d938  00020928  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240035f4  0800d938  000235f4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020928  2**0
                  CONTENTS, READONLY
 12 .debug_info   00037b02  00000000  00000000  00020956  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004594  00000000  00000000  00058458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001888  00000000  00000000  0005c9f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001758  00000000  00000000  0005e278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c905  00000000  00000000  0005f9d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028dff  00000000  00000000  0009c2d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018c3f9  00000000  00000000  000c50d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000d1  00000000  00000000  002514cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ca0  00000000  00000000  002515a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000928 	.word	0x24000928
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800cd00 	.word	0x0800cd00

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400092c 	.word	0x2400092c
 80002d4:	0800cd00 	.word	0x0800cd00

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96e 	b.w	80005cc <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468c      	mov	ip, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	f040 8083 	bne.w	800041e <__udivmoddi4+0x116>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d947      	bls.n	80003ae <__udivmoddi4+0xa6>
 800031e:	fab2 f282 	clz	r2, r2
 8000322:	b142      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000324:	f1c2 0020 	rsb	r0, r2, #32
 8000328:	fa24 f000 	lsr.w	r0, r4, r0
 800032c:	4091      	lsls	r1, r2
 800032e:	4097      	lsls	r7, r2
 8000330:	ea40 0c01 	orr.w	ip, r0, r1
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbbc f6f8 	udiv	r6, ip, r8
 8000340:	fa1f fe87 	uxth.w	lr, r7
 8000344:	fb08 c116 	mls	r1, r8, r6, ip
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb06 f10e 	mul.w	r1, r6, lr
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295
 800035a:	f080 8119 	bcs.w	8000590 <__udivmoddi4+0x288>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8116 	bls.w	8000590 <__udivmoddi4+0x288>
 8000364:	3e02      	subs	r6, #2
 8000366:	443b      	add	r3, r7
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	45a6      	cmp	lr, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	193c      	adds	r4, r7, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	f080 8105 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800038a:	45a6      	cmp	lr, r4
 800038c:	f240 8102 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000390:	3802      	subs	r0, #2
 8000392:	443c      	add	r4, r7
 8000394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	b902      	cbnz	r2, 80003b2 <__udivmoddi4+0xaa>
 80003b0:	deff      	udf	#255	; 0xff
 80003b2:	fab2 f282 	clz	r2, r2
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d150      	bne.n	800045c <__udivmoddi4+0x154>
 80003ba:	1bcb      	subs	r3, r1, r7
 80003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c0:	fa1f f887 	uxth.w	r8, r7
 80003c4:	2601      	movs	r6, #1
 80003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80003ca:	0c21      	lsrs	r1, r4, #16
 80003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003d4:	fb08 f30c 	mul.w	r3, r8, ip
 80003d8:	428b      	cmp	r3, r1
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0xe4>
 80003dc:	1879      	adds	r1, r7, r1
 80003de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0xe2>
 80003e4:	428b      	cmp	r3, r1
 80003e6:	f200 80e9 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 80003ea:	4684      	mov	ip, r0
 80003ec:	1ac9      	subs	r1, r1, r3
 80003ee:	b2a3      	uxth	r3, r4
 80003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003fc:	fb08 f800 	mul.w	r8, r8, r0
 8000400:	45a0      	cmp	r8, r4
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x10c>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f100 33ff 	add.w	r3, r0, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x10a>
 800040c:	45a0      	cmp	r8, r4
 800040e:	f200 80d9 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 8000412:	4618      	mov	r0, r3
 8000414:	eba4 0408 	sub.w	r4, r4, r8
 8000418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800041c:	e7bf      	b.n	800039e <__udivmoddi4+0x96>
 800041e:	428b      	cmp	r3, r1
 8000420:	d909      	bls.n	8000436 <__udivmoddi4+0x12e>
 8000422:	2d00      	cmp	r5, #0
 8000424:	f000 80b1 	beq.w	800058a <__udivmoddi4+0x282>
 8000428:	2600      	movs	r6, #0
 800042a:	e9c5 0100 	strd	r0, r1, [r5]
 800042e:	4630      	mov	r0, r6
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	fab3 f683 	clz	r6, r3
 800043a:	2e00      	cmp	r6, #0
 800043c:	d14a      	bne.n	80004d4 <__udivmoddi4+0x1cc>
 800043e:	428b      	cmp	r3, r1
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0x140>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 80b8 	bhi.w	80005b8 <__udivmoddi4+0x2b0>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb61 0103 	sbc.w	r1, r1, r3
 800044e:	2001      	movs	r0, #1
 8000450:	468c      	mov	ip, r1
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0a8      	beq.n	80003a8 <__udivmoddi4+0xa0>
 8000456:	e9c5 4c00 	strd	r4, ip, [r5]
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0xa0>
 800045c:	f1c2 0320 	rsb	r3, r2, #32
 8000460:	fa20 f603 	lsr.w	r6, r0, r3
 8000464:	4097      	lsls	r7, r2
 8000466:	fa01 f002 	lsl.w	r0, r1, r2
 800046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800046e:	40d9      	lsrs	r1, r3
 8000470:	4330      	orrs	r0, r6
 8000472:	0c03      	lsrs	r3, r0, #16
 8000474:	fbb1 f6fe 	udiv	r6, r1, lr
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000484:	fb06 f108 	mul.w	r1, r6, r8
 8000488:	4299      	cmp	r1, r3
 800048a:	fa04 f402 	lsl.w	r4, r4, r2
 800048e:	d909      	bls.n	80004a4 <__udivmoddi4+0x19c>
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	f106 3cff 	add.w	ip, r6, #4294967295
 8000496:	f080 808d 	bcs.w	80005b4 <__udivmoddi4+0x2ac>
 800049a:	4299      	cmp	r1, r3
 800049c:	f240 808a 	bls.w	80005b4 <__udivmoddi4+0x2ac>
 80004a0:	3e02      	subs	r6, #2
 80004a2:	443b      	add	r3, r7
 80004a4:	1a5b      	subs	r3, r3, r1
 80004a6:	b281      	uxth	r1, r0
 80004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b4:	fb00 f308 	mul.w	r3, r0, r8
 80004b8:	428b      	cmp	r3, r1
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x1c4>
 80004bc:	1879      	adds	r1, r7, r1
 80004be:	f100 3cff 	add.w	ip, r0, #4294967295
 80004c2:	d273      	bcs.n	80005ac <__udivmoddi4+0x2a4>
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d971      	bls.n	80005ac <__udivmoddi4+0x2a4>
 80004c8:	3802      	subs	r0, #2
 80004ca:	4439      	add	r1, r7
 80004cc:	1acb      	subs	r3, r1, r3
 80004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004d2:	e778      	b.n	80003c6 <__udivmoddi4+0xbe>
 80004d4:	f1c6 0c20 	rsb	ip, r6, #32
 80004d8:	fa03 f406 	lsl.w	r4, r3, r6
 80004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e0:	431c      	orrs	r4, r3
 80004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80004e6:	fa01 f306 	lsl.w	r3, r1, r6
 80004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80004f2:	431f      	orrs	r7, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fa1f f884 	uxth.w	r8, r4
 80004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000506:	fb09 fa08 	mul.w	sl, r9, r8
 800050a:	458a      	cmp	sl, r1
 800050c:	fa02 f206 	lsl.w	r2, r2, r6
 8000510:	fa00 f306 	lsl.w	r3, r0, r6
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x220>
 8000516:	1861      	adds	r1, r4, r1
 8000518:	f109 30ff 	add.w	r0, r9, #4294967295
 800051c:	d248      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 800051e:	458a      	cmp	sl, r1
 8000520:	d946      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000522:	f1a9 0902 	sub.w	r9, r9, #2
 8000526:	4421      	add	r1, r4
 8000528:	eba1 010a 	sub.w	r1, r1, sl
 800052c:	b2bf      	uxth	r7, r7
 800052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000532:	fb0e 1110 	mls	r1, lr, r0, r1
 8000536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800053a:	fb00 f808 	mul.w	r8, r0, r8
 800053e:	45b8      	cmp	r8, r7
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x24a>
 8000542:	19e7      	adds	r7, r4, r7
 8000544:	f100 31ff 	add.w	r1, r0, #4294967295
 8000548:	d22e      	bcs.n	80005a8 <__udivmoddi4+0x2a0>
 800054a:	45b8      	cmp	r8, r7
 800054c:	d92c      	bls.n	80005a8 <__udivmoddi4+0x2a0>
 800054e:	3802      	subs	r0, #2
 8000550:	4427      	add	r7, r4
 8000552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000556:	eba7 0708 	sub.w	r7, r7, r8
 800055a:	fba0 8902 	umull	r8, r9, r0, r2
 800055e:	454f      	cmp	r7, r9
 8000560:	46c6      	mov	lr, r8
 8000562:	4649      	mov	r1, r9
 8000564:	d31a      	bcc.n	800059c <__udivmoddi4+0x294>
 8000566:	d017      	beq.n	8000598 <__udivmoddi4+0x290>
 8000568:	b15d      	cbz	r5, 8000582 <__udivmoddi4+0x27a>
 800056a:	ebb3 020e 	subs.w	r2, r3, lr
 800056e:	eb67 0701 	sbc.w	r7, r7, r1
 8000572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000576:	40f2      	lsrs	r2, r6
 8000578:	ea4c 0202 	orr.w	r2, ip, r2
 800057c:	40f7      	lsrs	r7, r6
 800057e:	e9c5 2700 	strd	r2, r7, [r5]
 8000582:	2600      	movs	r6, #0
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	462e      	mov	r6, r5
 800058c:	4628      	mov	r0, r5
 800058e:	e70b      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000590:	4606      	mov	r6, r0
 8000592:	e6e9      	b.n	8000368 <__udivmoddi4+0x60>
 8000594:	4618      	mov	r0, r3
 8000596:	e6fd      	b.n	8000394 <__udivmoddi4+0x8c>
 8000598:	4543      	cmp	r3, r8
 800059a:	d2e5      	bcs.n	8000568 <__udivmoddi4+0x260>
 800059c:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a0:	eb69 0104 	sbc.w	r1, r9, r4
 80005a4:	3801      	subs	r0, #1
 80005a6:	e7df      	b.n	8000568 <__udivmoddi4+0x260>
 80005a8:	4608      	mov	r0, r1
 80005aa:	e7d2      	b.n	8000552 <__udivmoddi4+0x24a>
 80005ac:	4660      	mov	r0, ip
 80005ae:	e78d      	b.n	80004cc <__udivmoddi4+0x1c4>
 80005b0:	4681      	mov	r9, r0
 80005b2:	e7b9      	b.n	8000528 <__udivmoddi4+0x220>
 80005b4:	4666      	mov	r6, ip
 80005b6:	e775      	b.n	80004a4 <__udivmoddi4+0x19c>
 80005b8:	4630      	mov	r0, r6
 80005ba:	e74a      	b.n	8000452 <__udivmoddi4+0x14a>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	4439      	add	r1, r7
 80005c2:	e713      	b.n	80003ec <__udivmoddi4+0xe4>
 80005c4:	3802      	subs	r0, #2
 80005c6:	443c      	add	r4, r7
 80005c8:	e724      	b.n	8000414 <__udivmoddi4+0x10c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005d4:	4b3f      	ldr	r3, [pc, #252]	; (80006d4 <SystemInit+0x104>)
 80005d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005da:	4a3e      	ldr	r2, [pc, #248]	; (80006d4 <SystemInit+0x104>)
 80005dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005e4:	4b3b      	ldr	r3, [pc, #236]	; (80006d4 <SystemInit+0x104>)
 80005e6:	691b      	ldr	r3, [r3, #16]
 80005e8:	4a3a      	ldr	r2, [pc, #232]	; (80006d4 <SystemInit+0x104>)
 80005ea:	f043 0310 	orr.w	r3, r3, #16
 80005ee:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <SystemInit+0x108>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f003 030f 	and.w	r3, r3, #15
 80005f8:	2b06      	cmp	r3, #6
 80005fa:	d807      	bhi.n	800060c <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005fc:	4b36      	ldr	r3, [pc, #216]	; (80006d8 <SystemInit+0x108>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f023 030f 	bic.w	r3, r3, #15
 8000604:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <SystemInit+0x108>)
 8000606:	f043 0307 	orr.w	r3, r3, #7
 800060a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800060c:	4b33      	ldr	r3, [pc, #204]	; (80006dc <SystemInit+0x10c>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a32      	ldr	r2, [pc, #200]	; (80006dc <SystemInit+0x10c>)
 8000612:	f043 0301 	orr.w	r3, r3, #1
 8000616:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000618:	4b30      	ldr	r3, [pc, #192]	; (80006dc <SystemInit+0x10c>)
 800061a:	2200      	movs	r2, #0
 800061c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800061e:	4b2f      	ldr	r3, [pc, #188]	; (80006dc <SystemInit+0x10c>)
 8000620:	681a      	ldr	r2, [r3, #0]
 8000622:	492e      	ldr	r1, [pc, #184]	; (80006dc <SystemInit+0x10c>)
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SystemInit+0x110>)
 8000626:	4013      	ands	r3, r2
 8000628:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800062a:	4b2b      	ldr	r3, [pc, #172]	; (80006d8 <SystemInit+0x108>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f003 0308 	and.w	r3, r3, #8
 8000632:	2b00      	cmp	r3, #0
 8000634:	d007      	beq.n	8000646 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000636:	4b28      	ldr	r3, [pc, #160]	; (80006d8 <SystemInit+0x108>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f023 030f 	bic.w	r3, r3, #15
 800063e:	4a26      	ldr	r2, [pc, #152]	; (80006d8 <SystemInit+0x108>)
 8000640:	f043 0307 	orr.w	r3, r3, #7
 8000644:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000646:	4b25      	ldr	r3, [pc, #148]	; (80006dc <SystemInit+0x10c>)
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800064c:	4b23      	ldr	r3, [pc, #140]	; (80006dc <SystemInit+0x10c>)
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000652:	4b22      	ldr	r3, [pc, #136]	; (80006dc <SystemInit+0x10c>)
 8000654:	2200      	movs	r2, #0
 8000656:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000658:	4b20      	ldr	r3, [pc, #128]	; (80006dc <SystemInit+0x10c>)
 800065a:	4a22      	ldr	r2, [pc, #136]	; (80006e4 <SystemInit+0x114>)
 800065c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800065e:	4b1f      	ldr	r3, [pc, #124]	; (80006dc <SystemInit+0x10c>)
 8000660:	4a21      	ldr	r2, [pc, #132]	; (80006e8 <SystemInit+0x118>)
 8000662:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000664:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <SystemInit+0x10c>)
 8000666:	4a21      	ldr	r2, [pc, #132]	; (80006ec <SystemInit+0x11c>)
 8000668:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800066a:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <SystemInit+0x10c>)
 800066c:	2200      	movs	r2, #0
 800066e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000670:	4b1a      	ldr	r3, [pc, #104]	; (80006dc <SystemInit+0x10c>)
 8000672:	4a1e      	ldr	r2, [pc, #120]	; (80006ec <SystemInit+0x11c>)
 8000674:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000676:	4b19      	ldr	r3, [pc, #100]	; (80006dc <SystemInit+0x10c>)
 8000678:	2200      	movs	r2, #0
 800067a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800067c:	4b17      	ldr	r3, [pc, #92]	; (80006dc <SystemInit+0x10c>)
 800067e:	4a1b      	ldr	r2, [pc, #108]	; (80006ec <SystemInit+0x11c>)
 8000680:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000682:	4b16      	ldr	r3, [pc, #88]	; (80006dc <SystemInit+0x10c>)
 8000684:	2200      	movs	r2, #0
 8000686:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000688:	4b14      	ldr	r3, [pc, #80]	; (80006dc <SystemInit+0x10c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a13      	ldr	r2, [pc, #76]	; (80006dc <SystemInit+0x10c>)
 800068e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000692:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000694:	4b11      	ldr	r3, [pc, #68]	; (80006dc <SystemInit+0x10c>)
 8000696:	2200      	movs	r2, #0
 8000698:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800069a:	4b15      	ldr	r3, [pc, #84]	; (80006f0 <SystemInit+0x120>)
 800069c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800069e:	4a14      	ldr	r2, [pc, #80]	; (80006f0 <SystemInit+0x120>)
 80006a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a4:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <SystemInit+0x124>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	4b13      	ldr	r3, [pc, #76]	; (80006f8 <SystemInit+0x128>)
 80006ac:	4013      	ands	r3, r2
 80006ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006b2:	d202      	bcs.n	80006ba <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <SystemInit+0x12c>)
 80006b6:	2201      	movs	r2, #1
 80006b8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006ba:	4b11      	ldr	r3, [pc, #68]	; (8000700 <SystemInit+0x130>)
 80006bc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006c0:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80006c2:	4b04      	ldr	r3, [pc, #16]	; (80006d4 <SystemInit+0x104>)
 80006c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006c8:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 80006ca:	bf00      	nop
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	e000ed00 	.word	0xe000ed00
 80006d8:	52002000 	.word	0x52002000
 80006dc:	58024400 	.word	0x58024400
 80006e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e4:	02020200 	.word	0x02020200
 80006e8:	01ff0000 	.word	0x01ff0000
 80006ec:	01010280 	.word	0x01010280
 80006f0:	580000c0 	.word	0x580000c0
 80006f4:	5c001000 	.word	0x5c001000
 80006f8:	ffff0000 	.word	0xffff0000
 80006fc:	51008108 	.word	0x51008108
 8000700:	52004000 	.word	0x52004000

08000704 <FIR_Filter_Init>:
 */

#include "dsp.h"


void FIR_Filter_Init(dsp_buffer_t* buff, float *coeff){
 8000704:	b580      	push	{r7, lr}
 8000706:	b086      	sub	sp, #24
 8000708:	af02      	add	r7, sp, #8
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]
	for(uint32_t i = 0; i < CHANNEL_NUMBER; i++){
 800070e:	2300      	movs	r3, #0
 8000710:	60fb      	str	r3, [r7, #12]
 8000712:	e01a      	b.n	800074a <FIR_Filter_Init+0x46>
		arm_fir_init_f32(&buff[i].Filter_inst, TAPS, &coeff[0], buff[i].state, BLOCK_SIZE);
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	f241 42bc 	movw	r2, #5308	; 0x14bc
 800071a:	fb02 f303 	mul.w	r3, r2, r3
 800071e:	687a      	ldr	r2, [r7, #4]
 8000720:	4413      	add	r3, r2
 8000722:	4618      	mov	r0, r3
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	f241 42bc 	movw	r2, #5308	; 0x14bc
 800072a:	fb02 f303 	mul.w	r3, r2, r3
 800072e:	687a      	ldr	r2, [r7, #4]
 8000730:	4413      	add	r3, r2
 8000732:	330c      	adds	r3, #12
 8000734:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000738:	9200      	str	r2, [sp, #0]
 800073a:	683a      	ldr	r2, [r7, #0]
 800073c:	f240 112d 	movw	r1, #301	; 0x12d
 8000740:	f00a f9d6 	bl	800aaf0 <arm_fir_init_f32>
	for(uint32_t i = 0; i < CHANNEL_NUMBER; i++){
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	3301      	adds	r3, #1
 8000748:	60fb      	str	r3, [r7, #12]
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	2b01      	cmp	r3, #1
 800074e:	d9e1      	bls.n	8000714 <FIR_Filter_Init+0x10>
	}
}
 8000750:	bf00      	nop
 8000752:	bf00      	nop
 8000754:	3710      	adds	r7, #16
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}

0800075a <FIR_Filter>:

void FIR_Filter(dsp_buffer_t* dsp, float (*input)[BLOCK_SIZE], float (*output)[BLOCK_SIZE]){
 800075a:	b580      	push	{r7, lr}
 800075c:	b086      	sub	sp, #24
 800075e:	af00      	add	r7, sp, #0
 8000760:	60f8      	str	r0, [r7, #12]
 8000762:	60b9      	str	r1, [r7, #8]
 8000764:	607a      	str	r2, [r7, #4]
	for(uint32_t i = 0; i < CHANNEL_NUMBER; i++){
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]
 800076a:	e018      	b.n	800079e <FIR_Filter+0x44>
		arm_fir_f32(&dsp[i].Filter_inst, &input[i][0], &output[i][0], BLOCK_SIZE);
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	f241 42bc 	movw	r2, #5308	; 0x14bc
 8000772:	fb02 f303 	mul.w	r3, r2, r3
 8000776:	68fa      	ldr	r2, [r7, #12]
 8000778:	4413      	add	r3, r2
 800077a:	4618      	mov	r0, r3
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	031b      	lsls	r3, r3, #12
 8000780:	68ba      	ldr	r2, [r7, #8]
 8000782:	4413      	add	r3, r2
 8000784:	4619      	mov	r1, r3
 8000786:	697b      	ldr	r3, [r7, #20]
 8000788:	031b      	lsls	r3, r3, #12
 800078a:	687a      	ldr	r2, [r7, #4]
 800078c:	4413      	add	r3, r2
 800078e:	461a      	mov	r2, r3
 8000790:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000794:	f00a f93c 	bl	800aa10 <arm_fir_f32>
	for(uint32_t i = 0; i < CHANNEL_NUMBER; i++){
 8000798:	697b      	ldr	r3, [r7, #20]
 800079a:	3301      	adds	r3, #1
 800079c:	617b      	str	r3, [r7, #20]
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d9e3      	bls.n	800076c <FIR_Filter+0x12>
	}
}
 80007a4:	bf00      	nop
 80007a6:	bf00      	nop
 80007a8:	3718      	adds	r7, #24
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}

080007ae <Q15_To_Float>:
	for(uint32_t i = 0; i < CHANNEL_NUMBER; i++){
		arm_rfft_fast_init_f32(&fft_instance[i], FFT_LEN);
	}
}

void Q15_To_Float(q15_t (*q15)[BLOCK_SIZE], float (*flt)[BLOCK_SIZE]){
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b084      	sub	sp, #16
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	6078      	str	r0, [r7, #4]
 80007b6:	6039      	str	r1, [r7, #0]
	for(uint32_t i = 0; i < CHANNEL_NUMBER; i++){
 80007b8:	2300      	movs	r3, #0
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	e010      	b.n	80007e0 <Q15_To_Float+0x32>
		arm_q15_to_float(&q15[i][0], &flt[i][0], BLOCK_SIZE);
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	02db      	lsls	r3, r3, #11
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	4413      	add	r3, r2
 80007c6:	4618      	mov	r0, r3
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	031b      	lsls	r3, r3, #12
 80007cc:	683a      	ldr	r2, [r7, #0]
 80007ce:	4413      	add	r3, r2
 80007d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007d4:	4619      	mov	r1, r3
 80007d6:	f00a f9ab 	bl	800ab30 <arm_q15_to_float>
	for(uint32_t i = 0; i < CHANNEL_NUMBER; i++){
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	3301      	adds	r3, #1
 80007de:	60fb      	str	r3, [r7, #12]
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	2b01      	cmp	r3, #1
 80007e4:	d9eb      	bls.n	80007be <Q15_To_Float+0x10>
	}
}
 80007e6:	bf00      	nop
 80007e8:	bf00      	nop
 80007ea:	3710      	adds	r7, #16
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <pdm_to_pcm_init>:
 */


#include "pdm_to_pcm.h"

void pdm_to_pcm_init(PDM_Filter_Handler_t* PDM_FilterHandler, PDM_Filter_Config_t* PDM_FilterConfig){
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	6039      	str	r1, [r7, #0]

	  for(uint32_t index = 0; index < CHANNEL_NUMBER; index++)
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]
 80007fe:	e064      	b.n	80008ca <pdm_to_pcm_init+0xda>
	  {
	    /* Init PDM filters */
	    PDM_FilterHandler[index].bit_order  = PDM_FILTER_BIT_ORDER_MSB;
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	224c      	movs	r2, #76	; 0x4c
 8000804:	fb02 f303 	mul.w	r3, r2, r3
 8000808:	687a      	ldr	r2, [r7, #4]
 800080a:	4413      	add	r3, r2
 800080c:	2201      	movs	r2, #1
 800080e:	801a      	strh	r2, [r3, #0]
	    PDM_FilterHandler[index].endianness = PDM_FILTER_ENDIANNESS_LE;
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	224c      	movs	r2, #76	; 0x4c
 8000814:	fb02 f303 	mul.w	r3, r2, r3
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	4413      	add	r3, r2
 800081c:	2200      	movs	r2, #0
 800081e:	805a      	strh	r2, [r3, #2]
	    PDM_FilterHandler[index].high_pass_tap = HIGH_PASS;
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	224c      	movs	r2, #76	; 0x4c
 8000824:	fb02 f303 	mul.w	r3, r2, r3
 8000828:	687a      	ldr	r2, [r7, #4]
 800082a:	4413      	add	r3, r2
 800082c:	2200      	movs	r2, #0
 800082e:	605a      	str	r2, [r3, #4]
	    PDM_FilterHandler[index].out_ptr_channels = 1;
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	224c      	movs	r2, #76	; 0x4c
 8000834:	fb02 f303 	mul.w	r3, r2, r3
 8000838:	687a      	ldr	r2, [r7, #4]
 800083a:	4413      	add	r3, r2
 800083c:	2201      	movs	r2, #1
 800083e:	815a      	strh	r2, [r3, #10]
	    PDM_FilterHandler[index].in_ptr_channels  = CHANNEL_NUMBER;
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	224c      	movs	r2, #76	; 0x4c
 8000844:	fb02 f303 	mul.w	r3, r2, r3
 8000848:	687a      	ldr	r2, [r7, #4]
 800084a:	4413      	add	r3, r2
 800084c:	2202      	movs	r2, #2
 800084e:	811a      	strh	r2, [r3, #8]
	    PDM_Filter_Init((PDM_Filter_Handler_t *)(&PDM_FilterHandler[index]));
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	224c      	movs	r2, #76	; 0x4c
 8000854:	fb02 f303 	mul.w	r3, r2, r3
 8000858:	687a      	ldr	r2, [r7, #4]
 800085a:	4413      	add	r3, r2
 800085c:	4618      	mov	r0, r3
 800085e:	f00b fe75 	bl	800c54c <PDM_Filter_Init>

	    /* Configure PDM filters */
	    PDM_FilterConfig[index].output_samples_number = PCM_CHUNK_SIZE;
 8000862:	68fa      	ldr	r2, [r7, #12]
 8000864:	4613      	mov	r3, r2
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	4413      	add	r3, r2
 800086a:	005b      	lsls	r3, r3, #1
 800086c:	461a      	mov	r2, r3
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	4413      	add	r3, r2
 8000872:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000876:	805a      	strh	r2, [r3, #2]
	    PDM_FilterConfig[index].mic_gain = MIC_GAIN;
 8000878:	68fa      	ldr	r2, [r7, #12]
 800087a:	4613      	mov	r3, r2
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	4413      	add	r3, r2
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	461a      	mov	r2, r3
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	4413      	add	r3, r2
 8000888:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 800088c:	809a      	strh	r2, [r3, #4]
	    PDM_FilterConfig[index].decimation_factor = DECIMATION;
 800088e:	68fa      	ldr	r2, [r7, #12]
 8000890:	4613      	mov	r3, r2
 8000892:	005b      	lsls	r3, r3, #1
 8000894:	4413      	add	r3, r2
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	461a      	mov	r2, r3
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	4413      	add	r3, r2
 800089e:	2202      	movs	r2, #2
 80008a0:	801a      	strh	r2, [r3, #0]
	    PDM_Filter_setConfig((PDM_Filter_Handler_t*)&PDM_FilterHandler[index], (PDM_Filter_Config_t*)&PDM_FilterConfig[index]);
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	224c      	movs	r2, #76	; 0x4c
 80008a6:	fb02 f303 	mul.w	r3, r2, r3
 80008aa:	687a      	ldr	r2, [r7, #4]
 80008ac:	18d0      	adds	r0, r2, r3
 80008ae:	68fa      	ldr	r2, [r7, #12]
 80008b0:	4613      	mov	r3, r2
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	4413      	add	r3, r2
 80008b6:	005b      	lsls	r3, r3, #1
 80008b8:	461a      	mov	r2, r3
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	4413      	add	r3, r2
 80008be:	4619      	mov	r1, r3
 80008c0:	f00b ff14 	bl	800c6ec <PDM_Filter_setConfig>
	  for(uint32_t index = 0; index < CHANNEL_NUMBER; index++)
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	3301      	adds	r3, #1
 80008c8:	60fb      	str	r3, [r7, #12]
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	2b01      	cmp	r3, #1
 80008ce:	d997      	bls.n	8000800 <pdm_to_pcm_init+0x10>
	  }
}
 80008d0:	bf00      	nop
 80008d2:	bf00      	nop
 80008d4:	3710      	adds	r7, #16
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
	...

080008dc <pdm_to_pcm>:

void pdm_to_pcm(PDM_Filter_Handler_t* PDM_FilterHandler, uint8_t *pdm, uint16_t (*pcm)[PCM_CHUNK_SIZE]){
 80008dc:	b580      	push	{r7, lr}
 80008de:	b08a      	sub	sp, #40	; 0x28
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	623b      	str	r3, [r7, #32]
 80008ec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80008f0:	61fb      	str	r3, [r7, #28]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	dd1d      	ble.n	8000934 <pdm_to_pcm+0x58>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80008f8:	6a3b      	ldr	r3, [r7, #32]
 80008fa:	f003 021f 	and.w	r2, r3, #31
 80008fe:	69fb      	ldr	r3, [r7, #28]
 8000900:	4413      	add	r3, r2
 8000902:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000904:	6a3b      	ldr	r3, [r7, #32]
 8000906:	617b      	str	r3, [r7, #20]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000908:	f3bf 8f4f 	dsb	sy
}
 800090c:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800090e:	4a19      	ldr	r2, [pc, #100]	; (8000974 <pdm_to_pcm+0x98>)
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	3320      	adds	r3, #32
 800091a:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800091c:	69bb      	ldr	r3, [r7, #24]
 800091e:	3b20      	subs	r3, #32
 8000920:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 8000922:	69bb      	ldr	r3, [r7, #24]
 8000924:	2b00      	cmp	r3, #0
 8000926:	dcf2      	bgt.n	800090e <pdm_to_pcm+0x32>
  __ASM volatile ("dsb 0xF":::"memory");
 8000928:	f3bf 8f4f 	dsb	sy
}
 800092c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800092e:	f3bf 8f6f 	isb	sy
}
 8000932:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8000934:	bf00      	nop

	SCB_InvalidateDCache_by_Addr((uint32_t*)&pdm[0], (uint32_t)((float)BUFFER_SIZE*((float)CHANNEL_NUMBER/2.0)));

	for(uint32_t i = 0; i < CHANNEL_NUMBER; i++){
 8000936:	2300      	movs	r3, #0
 8000938:	627b      	str	r3, [r7, #36]	; 0x24
 800093a:	e013      	b.n	8000964 <pdm_to_pcm+0x88>
		PDM_Filter(&pdm[i], &pcm[i][0], &PDM_FilterHandler[i]);
 800093c:	68ba      	ldr	r2, [r7, #8]
 800093e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000940:	18d0      	adds	r0, r2, r3
 8000942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000944:	02db      	lsls	r3, r3, #11
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	4413      	add	r3, r2
 800094a:	4619      	mov	r1, r3
 800094c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800094e:	224c      	movs	r2, #76	; 0x4c
 8000950:	fb02 f303 	mul.w	r3, r2, r3
 8000954:	68fa      	ldr	r2, [r7, #12]
 8000956:	4413      	add	r3, r2
 8000958:	461a      	mov	r2, r3
 800095a:	f00b ffc1 	bl	800c8e0 <PDM_Filter>
	for(uint32_t i = 0; i < CHANNEL_NUMBER; i++){
 800095e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000960:	3301      	adds	r3, #1
 8000962:	627b      	str	r3, [r7, #36]	; 0x24
 8000964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000966:	2b01      	cmp	r3, #1
 8000968:	d9e8      	bls.n	800093c <pdm_to_pcm+0x60>
	}


}
 800096a:	bf00      	nop
 800096c:	bf00      	nop
 800096e:	3728      	adds	r7, #40	; 0x28
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	e000ed00 	.word	0xe000ed00

08000978 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af00      	add	r7, sp, #0
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800097e:	4b9f      	ldr	r3, [pc, #636]	; (8000bfc <main+0x284>)
 8000980:	695b      	ldr	r3, [r3, #20]
 8000982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000986:	2b00      	cmp	r3, #0
 8000988:	d11b      	bne.n	80009c2 <main+0x4a>
  __ASM volatile ("dsb 0xF":::"memory");
 800098a:	f3bf 8f4f 	dsb	sy
}
 800098e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000990:	f3bf 8f6f 	isb	sy
}
 8000994:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000996:	4b99      	ldr	r3, [pc, #612]	; (8000bfc <main+0x284>)
 8000998:	2200      	movs	r2, #0
 800099a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800099e:	f3bf 8f4f 	dsb	sy
}
 80009a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009a4:	f3bf 8f6f 	isb	sy
}
 80009a8:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80009aa:	4b94      	ldr	r3, [pc, #592]	; (8000bfc <main+0x284>)
 80009ac:	695b      	ldr	r3, [r3, #20]
 80009ae:	4a93      	ldr	r2, [pc, #588]	; (8000bfc <main+0x284>)
 80009b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009b4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80009b6:	f3bf 8f4f 	dsb	sy
}
 80009ba:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009bc:	f3bf 8f6f 	isb	sy
}
 80009c0:	e000      	b.n	80009c4 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80009c2:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80009c4:	4b8d      	ldr	r3, [pc, #564]	; (8000bfc <main+0x284>)
 80009c6:	695b      	ldr	r3, [r3, #20]
 80009c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d138      	bne.n	8000a42 <main+0xca>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80009d0:	4b8a      	ldr	r3, [pc, #552]	; (8000bfc <main+0x284>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80009d8:	f3bf 8f4f 	dsb	sy
}
 80009dc:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 80009de:	4b87      	ldr	r3, [pc, #540]	; (8000bfc <main+0x284>)
 80009e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80009e4:	613b      	str	r3, [r7, #16]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	0b5b      	lsrs	r3, r3, #13
 80009ea:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80009ee:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	08db      	lsrs	r3, r3, #3
 80009f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80009f8:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	015a      	lsls	r2, r3, #5
 80009fe:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000a02:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000a04:	68ba      	ldr	r2, [r7, #8]
 8000a06:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000a08:	497c      	ldr	r1, [pc, #496]	; (8000bfc <main+0x284>)
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	1e5a      	subs	r2, r3, #1
 8000a14:	60ba      	str	r2, [r7, #8]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d1ef      	bne.n	80009fa <main+0x82>
    } while(sets-- != 0U);
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	1e5a      	subs	r2, r3, #1
 8000a1e:	60fa      	str	r2, [r7, #12]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1e5      	bne.n	80009f0 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a24:	f3bf 8f4f 	dsb	sy
}
 8000a28:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000a2a:	4b74      	ldr	r3, [pc, #464]	; (8000bfc <main+0x284>)
 8000a2c:	695b      	ldr	r3, [r3, #20]
 8000a2e:	4a73      	ldr	r2, [pc, #460]	; (8000bfc <main+0x284>)
 8000a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a34:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a36:	f3bf 8f4f 	dsb	sy
}
 8000a3a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a3c:	f3bf 8f6f 	isb	sy
}
 8000a40:	e000      	b.n	8000a44 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000a42:	bf00      	nop

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a44:	f000 fdc2 	bl	80015cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a48:	f000 f8ee 	bl	8000c28 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000a4c:	4b6c      	ldr	r3, [pc, #432]	; (8000c00 <main+0x288>)
 8000a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a52:	4a6b      	ldr	r2, [pc, #428]	; (8000c00 <main+0x288>)
 8000a54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a58:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a5c:	4b68      	ldr	r3, [pc, #416]	; (8000c00 <main+0x288>)
 8000a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000a6a:	2000      	movs	r0, #0
 8000a6c:	f004 f860 	bl	8004b30 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000a70:	2100      	movs	r1, #0
 8000a72:	2000      	movs	r0, #0
 8000a74:	f004 f876 	bl	8004b64 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000a78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a7c:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000a7e:	bf00      	nop
 8000a80:	4b5f      	ldr	r3, [pc, #380]	; (8000c00 <main+0x288>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d104      	bne.n	8000a96 <main+0x11e>
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	1e5a      	subs	r2, r3, #1
 8000a90:	617a      	str	r2, [r7, #20]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	dcf4      	bgt.n	8000a80 <main+0x108>
if ( timeout < 0 )
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	da01      	bge.n	8000aa0 <main+0x128>
{
Error_Handler();
 8000a9c:	f000 fb48 	bl	8001130 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aa0:	f000 faa4 	bl	8000fec <MX_GPIO_Init>
  MX_DMA_Init();
 8000aa4:	f000 fa7a 	bl	8000f9c <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000aa8:	f000 fa28 	bl	8000efc <MX_USART3_UART_Init>
  MX_CRC_Init();
 8000aac:	f000 f940 	bl	8000d30 <MX_CRC_Init>
  MX_SAI1_Init();
 8000ab0:	f000 f968 	bl	8000d84 <MX_SAI1_Init>
  MX_TIM1_Init();
 8000ab4:	f000 f9c8 	bl	8000e48 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  FIR_Filter_Init(&dsp[0], &coeff[0]);
 8000ab8:	4952      	ldr	r1, [pc, #328]	; (8000c04 <main+0x28c>)
 8000aba:	4853      	ldr	r0, [pc, #332]	; (8000c08 <main+0x290>)
 8000abc:	f7ff fe22 	bl	8000704 <FIR_Filter_Init>

  pdm_to_pcm_init((PDM_Filter_Handler_t*)&PDM_FilterHandler[0], (PDM_Filter_Config_t*)&PDM_FilterConfig[0]);
 8000ac0:	4952      	ldr	r1, [pc, #328]	; (8000c0c <main+0x294>)
 8000ac2:	4853      	ldr	r0, [pc, #332]	; (8000c10 <main+0x298>)
 8000ac4:	f7ff fe94 	bl	80007f0 <pdm_to_pcm_init>

  timFlag = NONE;
 8000ac8:	4b52      	ldr	r3, [pc, #328]	; (8000c14 <main+0x29c>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_SAI_Receive_DMA(&hsai_BlockA1, (uint8_t*)&buffer->pdmBuffer[0], BUFFER_SIZE);
 8000ace:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000ad2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	484f      	ldr	r0, [pc, #316]	; (8000c18 <main+0x2a0>)
 8000ada:	f007 fc73 	bl	80083c4 <HAL_SAI_Receive_DMA>

  HAL_Delay(2000);
 8000ade:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ae2:	f000 fe05 	bl	80016f0 <HAL_Delay>

  HAL_TIM_Base_Start_IT(&htim1);
 8000ae6:	484d      	ldr	r0, [pc, #308]	; (8000c1c <main+0x2a4>)
 8000ae8:	f007 fe40 	bl	800876c <HAL_TIM_Base_Start_IT>

  while (timFlag != DONE){
 8000aec:	e07e      	b.n	8000bec <main+0x274>

	  //================
	  //Wait for Half of the buffer to be filled
	  while(dmaFlag != HALF){}
 8000aee:	bf00      	nop
 8000af0:	4b4b      	ldr	r3, [pc, #300]	; (8000c20 <main+0x2a8>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	b2db      	uxtb	r3, r3
 8000af6:	2b04      	cmp	r3, #4
 8000af8:	d1fa      	bne.n	8000af0 <main+0x178>
	  //Reset Flag
	  dmaFlag = NONE;
 8000afa:	4b49      	ldr	r3, [pc, #292]	; (8000c20 <main+0x2a8>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	701a      	strb	r2, [r3, #0]
	  //Filter PDM to PCM
	  pdm_to_pcm(&PDM_FilterHandler[0],	(uint8_t*)&buffer->pdmBuffer[0], (uint16_t(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer[0][0]);
 8000b00:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000b04:	4619      	mov	r1, r3
 8000b06:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000b0a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8000b0e:	461a      	mov	r2, r3
 8000b10:	483f      	ldr	r0, [pc, #252]	; (8000c10 <main+0x298>)
 8000b12:	f7ff fee3 	bl	80008dc <pdm_to_pcm>
	  //Q15 to Float
	  Q15_To_Float((q15_t(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer[0][0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[0][0]);
 8000b16:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000b1a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8000b1e:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8000b22:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
 8000b26:	4611      	mov	r1, r2
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff fe40 	bl	80007ae <Q15_To_Float>
	  //FIR Filter
	  FIR_Filter(&dsp[0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[0][0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[0][0]);
 8000b2e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000b32:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
 8000b36:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8000b3a:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4831      	ldr	r0, [pc, #196]	; (8000c08 <main+0x290>)
 8000b42:	f7ff fe0a 	bl	800075a <FIR_Filter>
	  //Clean
	  Clean((float*)&buffer->pcmBuffer_flt[0][0], 4*PCM_CHUNK_SIZE*CHANNEL_NUMBER);
 8000b46:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000b4a:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
 8000b4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b52:	4618      	mov	r0, r3
 8000b54:	f000 fa82 	bl	800105c <Clean>
	  //Transmit PCM
	  HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&buffer->pcmBuffer_flt[0][0], 4*PCM_CHUNK_SIZE*CHANNEL_NUMBER);
 8000b58:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000b5c:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
 8000b60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b64:	4619      	mov	r1, r3
 8000b66:	482f      	ldr	r0, [pc, #188]	; (8000c24 <main+0x2ac>)
 8000b68:	f008 fb08 	bl	800917c <HAL_UART_Transmit_DMA>
	  //================

	  //================
	  //Wait for the second Half of the buffer to be filled
	  while(dmaFlag != FULL){}
 8000b6c:	bf00      	nop
 8000b6e:	4b2c      	ldr	r3, [pc, #176]	; (8000c20 <main+0x2a8>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	2b05      	cmp	r3, #5
 8000b76:	d1fa      	bne.n	8000b6e <main+0x1f6>
	  //Reset Flag
	  dmaFlag = NONE;
 8000b78:	4b29      	ldr	r3, [pc, #164]	; (8000c20 <main+0x2a8>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	701a      	strb	r2, [r3, #0]
	  //Filter PDM to PCM
	  pdm_to_pcm(&PDM_FilterHandler[0],	(uint8_t*)&buffer->pdmBuffer[BUFFER_SIZE/2], (uint16_t(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer[CHANNEL_NUMBER][0]);
 8000b7e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000b82:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000b86:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8000b8a:	f502 4210 	add.w	r2, r2, #36864	; 0x9000
 8000b8e:	4619      	mov	r1, r3
 8000b90:	481f      	ldr	r0, [pc, #124]	; (8000c10 <main+0x298>)
 8000b92:	f7ff fea3 	bl	80008dc <pdm_to_pcm>
	  //Q15 to Float
	  Q15_To_Float((q15_t(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer[CHANNEL_NUMBER][0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[CHANNEL_NUMBER][0]);
 8000b96:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000b9a:	f503 4310 	add.w	r3, r3, #36864	; 0x9000
 8000b9e:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8000ba2:	f502 4240 	add.w	r2, r2, #49152	; 0xc000
 8000ba6:	4611      	mov	r1, r2
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff fe00 	bl	80007ae <Q15_To_Float>
	  //FIR Filter
	  FIR_Filter(&dsp[0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[CHANNEL_NUMBER][0], (float(*)[PCM_CHUNK_SIZE])&buffer->pcmBuffer_flt[CHANNEL_NUMBER][0]);
 8000bae:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000bb2:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 8000bb6:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8000bba:	f502 4240 	add.w	r2, r2, #49152	; 0xc000
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4811      	ldr	r0, [pc, #68]	; (8000c08 <main+0x290>)
 8000bc2:	f7ff fdca 	bl	800075a <FIR_Filter>
	  //Clean
	  Clean((float*)&buffer->pcmBuffer_flt[CHANNEL_NUMBER][0], 4*PCM_CHUNK_SIZE*CHANNEL_NUMBER);
 8000bc6:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000bca:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 8000bce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f000 fa42 	bl	800105c <Clean>
	  //Transmit PCM
	  HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&buffer->pcmBuffer_flt[CHANNEL_NUMBER][0], 4*PCM_CHUNK_SIZE*CHANNEL_NUMBER);
 8000bd8:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000bdc:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 8000be0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000be4:	4619      	mov	r1, r3
 8000be6:	480f      	ldr	r0, [pc, #60]	; (8000c24 <main+0x2ac>)
 8000be8:	f008 fac8 	bl	800917c <HAL_UART_Transmit_DMA>
  while (timFlag != DONE){
 8000bec:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <main+0x29c>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	2b03      	cmp	r3, #3
 8000bf4:	f47f af7b 	bne.w	8000aee <main+0x176>
    /* USER CODE BEGIN 3 */
  }



  while(1){}
 8000bf8:	e7fe      	b.n	8000bf8 <main+0x280>
 8000bfa:	bf00      	nop
 8000bfc:	e000ed00 	.word	0xe000ed00
 8000c00:	58024400 	.word	0x58024400
 8000c04:	24000408 	.word	0x24000408
 8000c08:	24000948 	.word	0x24000948
 8000c0c:	240032c4 	.word	0x240032c4
 8000c10:	24003474 	.word	0x24003474
 8000c14:	24000946 	.word	0x24000946
 8000c18:	24003558 	.word	0x24003558
 8000c1c:	2400350c 	.word	0x2400350c
 8000c20:	24000945 	.word	0x24000945
 8000c24:	240032d0 	.word	0x240032d0

08000c28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b09c      	sub	sp, #112	; 0x70
 8000c2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c32:	224c      	movs	r2, #76	; 0x4c
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f00b fe96 	bl	800c968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c3c:	1d3b      	adds	r3, r7, #4
 8000c3e:	2220      	movs	r2, #32
 8000c40:	2100      	movs	r1, #0
 8000c42:	4618      	mov	r0, r3
 8000c44:	f00b fe90 	bl	800c968 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000c48:	2004      	movs	r0, #4
 8000c4a:	f003 ff9f 	bl	8004b8c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c4e:	2300      	movs	r3, #0
 8000c50:	603b      	str	r3, [r7, #0]
 8000c52:	4b34      	ldr	r3, [pc, #208]	; (8000d24 <SystemClock_Config+0xfc>)
 8000c54:	699b      	ldr	r3, [r3, #24]
 8000c56:	4a33      	ldr	r2, [pc, #204]	; (8000d24 <SystemClock_Config+0xfc>)
 8000c58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c5c:	6193      	str	r3, [r2, #24]
 8000c5e:	4b31      	ldr	r3, [pc, #196]	; (8000d24 <SystemClock_Config+0xfc>)
 8000c60:	699b      	ldr	r3, [r3, #24]
 8000c62:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c66:	603b      	str	r3, [r7, #0]
 8000c68:	4b2f      	ldr	r3, [pc, #188]	; (8000d28 <SystemClock_Config+0x100>)
 8000c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c6c:	4a2e      	ldr	r2, [pc, #184]	; (8000d28 <SystemClock_Config+0x100>)
 8000c6e:	f043 0301 	orr.w	r3, r3, #1
 8000c72:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000c74:	4b2c      	ldr	r3, [pc, #176]	; (8000d28 <SystemClock_Config+0x100>)
 8000c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c78:	f003 0301 	and.w	r3, r3, #1
 8000c7c:	603b      	str	r3, [r7, #0]
 8000c7e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c80:	bf00      	nop
 8000c82:	4b28      	ldr	r3, [pc, #160]	; (8000d24 <SystemClock_Config+0xfc>)
 8000c84:	699b      	ldr	r3, [r3, #24]
 8000c86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000c8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000c8e:	d1f8      	bne.n	8000c82 <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000c90:	4b26      	ldr	r3, [pc, #152]	; (8000d2c <SystemClock_Config+0x104>)
 8000c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c94:	f023 0303 	bic.w	r3, r3, #3
 8000c98:	4a24      	ldr	r2, [pc, #144]	; (8000d2c <SystemClock_Config+0x104>)
 8000c9a:	f043 0302 	orr.w	r3, r3, #2
 8000c9e:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ca4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000ca8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000caa:	2302      	movs	r3, #2
 8000cac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000cb6:	2378      	movs	r3, #120	; 0x78
 8000cb8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000cbe:	2304      	movs	r3, #4
 8000cc0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000cc6:	230c      	movs	r3, #12
 8000cc8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f003 ffb2 	bl	8004c40 <HAL_RCC_OscConfig>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000ce2:	f000 fa25 	bl	8001130 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ce6:	233f      	movs	r3, #63	; 0x3f
 8000ce8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cea:	2303      	movs	r3, #3
 8000cec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000cf2:	2308      	movs	r3, #8
 8000cf4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV4;
 8000cf6:	2350      	movs	r3, #80	; 0x50
 8000cf8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV4;
 8000cfa:	2350      	movs	r3, #80	; 0x50
 8000cfc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 8000cfe:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000d02:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV4;
 8000d04:	2350      	movs	r3, #80	; 0x50
 8000d06:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d08:	1d3b      	adds	r3, r7, #4
 8000d0a:	2104      	movs	r1, #4
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f004 fba7 	bl	8005460 <HAL_RCC_ClockConfig>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000d18:	f000 fa0a 	bl	8001130 <Error_Handler>
  }
}
 8000d1c:	bf00      	nop
 8000d1e:	3770      	adds	r7, #112	; 0x70
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	58024800 	.word	0x58024800
 8000d28:	58000400 	.word	0x58000400
 8000d2c:	58024400 	.word	0x58024400

08000d30 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000d34:	4b11      	ldr	r3, [pc, #68]	; (8000d7c <MX_CRC_Init+0x4c>)
 8000d36:	4a12      	ldr	r2, [pc, #72]	; (8000d80 <MX_CRC_Init+0x50>)
 8000d38:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000d3a:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <MX_CRC_Init+0x4c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000d40:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <MX_CRC_Init+0x4c>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000d46:	4b0d      	ldr	r3, [pc, #52]	; (8000d7c <MX_CRC_Init+0x4c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000d4c:	4b0b      	ldr	r3, [pc, #44]	; (8000d7c <MX_CRC_Init+0x4c>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000d52:	4b0a      	ldr	r3, [pc, #40]	; (8000d7c <MX_CRC_Init+0x4c>)
 8000d54:	2201      	movs	r2, #1
 8000d56:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000d58:	4808      	ldr	r0, [pc, #32]	; (8000d7c <MX_CRC_Init+0x4c>)
 8000d5a:	f000 fe09 	bl	8001970 <HAL_CRC_Init>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000d64:	f000 f9e4 	bl	8001130 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 8000d68:	4b04      	ldr	r3, [pc, #16]	; (8000d7c <MX_CRC_Init+0x4c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	689a      	ldr	r2, [r3, #8]
 8000d6e:	4b03      	ldr	r3, [pc, #12]	; (8000d7c <MX_CRC_Init+0x4c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f042 0201 	orr.w	r2, r2, #1
 8000d76:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000d78:	bf00      	nop
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	24003360 	.word	0x24003360
 8000d80:	58024c00 	.word	0x58024c00

08000d84 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8000d88:	4b2d      	ldr	r3, [pc, #180]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000d8a:	4a2e      	ldr	r2, [pc, #184]	; (8000e44 <MX_SAI1_Init+0xc0>)
 8000d8c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000d8e:	4b2c      	ldr	r3, [pc, #176]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_RX;
 8000d94:	4b2a      	ldr	r3, [pc, #168]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8000d9a:	4b29      	ldr	r3, [pc, #164]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000d9c:	2280      	movs	r2, #128	; 0x80
 8000d9e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000da0:	4b27      	ldr	r3, [pc, #156]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000da6:	4b26      	ldr	r3, [pc, #152]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000dac:	4b24      	ldr	r3, [pc, #144]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000db2:	4b23      	ldr	r3, [pc, #140]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_DISABLE;
 8000db8:	4b21      	ldr	r3, [pc, #132]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000dba:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000dbe:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_FULL;
 8000dc0:	4b1f      	ldr	r3, [pc, #124]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000dc2:	2204      	movs	r2, #4
 8000dc4:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_MCKDIV;
 8000dc6:	4b1e      	ldr	r3, [pc, #120]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.Mckdiv = 0;
 8000dcc:	4b1c      	ldr	r3, [pc, #112]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000dd2:	4b1b      	ldr	r3, [pc, #108]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000dd8:	4b19      	ldr	r3, [pc, #100]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.PdmInit.Activation = ENABLE;
 8000dde:	4b18      	ldr	r3, [pc, #96]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8000de6:	4b16      	ldr	r3, [pc, #88]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000de8:	2201      	movs	r2, #1
 8000dea:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8000dec:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000dee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000df2:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.FrameLength = 16;
 8000df4:	4b12      	ldr	r3, [pc, #72]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000df6:	2210      	movs	r2, #16
 8000df8:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8000dfa:	4b11      	ldr	r3, [pc, #68]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000e00:	4b0f      	ldr	r3, [pc, #60]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8000e06:	4b0e      	ldr	r3, [pc, #56]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000e08:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e0c:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8000e0e:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000e14:	4b0a      	ldr	r3, [pc, #40]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8000e1a:	4b09      	ldr	r3, [pc, #36]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000e20:	4b07      	ldr	r3, [pc, #28]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000e22:	2201      	movs	r2, #1
 8000e24:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000001;
 8000e26:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8000e2c:	4804      	ldr	r0, [pc, #16]	; (8000e40 <MX_SAI1_Init+0xbc>)
 8000e2e:	f007 f829 	bl	8007e84 <HAL_SAI_Init>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_SAI1_Init+0xb8>
  {
    Error_Handler();
 8000e38:	f000 f97a 	bl	8001130 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	24003558 	.word	0x24003558
 8000e44:	40015804 	.word	0x40015804

08000e48 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b088      	sub	sp, #32
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e4e:	f107 0310 	add.w	r3, r7, #16
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	605a      	str	r2, [r3, #4]
 8000e64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e66:	4b23      	ldr	r3, [pc, #140]	; (8000ef4 <MX_TIM1_Init+0xac>)
 8000e68:	4a23      	ldr	r2, [pc, #140]	; (8000ef8 <MX_TIM1_Init+0xb0>)
 8000e6a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20000;
 8000e6c:	4b21      	ldr	r3, [pc, #132]	; (8000ef4 <MX_TIM1_Init+0xac>)
 8000e6e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000e72:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e74:	4b1f      	ldr	r3, [pc, #124]	; (8000ef4 <MX_TIM1_Init+0xac>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000;
 8000e7a:	4b1e      	ldr	r3, [pc, #120]	; (8000ef4 <MX_TIM1_Init+0xac>)
 8000e7c:	f64e 2260 	movw	r2, #60000	; 0xea60
 8000e80:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e82:	4b1c      	ldr	r3, [pc, #112]	; (8000ef4 <MX_TIM1_Init+0xac>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e88:	4b1a      	ldr	r3, [pc, #104]	; (8000ef4 <MX_TIM1_Init+0xac>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e8e:	4b19      	ldr	r3, [pc, #100]	; (8000ef4 <MX_TIM1_Init+0xac>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e94:	4817      	ldr	r0, [pc, #92]	; (8000ef4 <MX_TIM1_Init+0xac>)
 8000e96:	f007 fc12 	bl	80086be <HAL_TIM_Base_Init>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000ea0:	f000 f946 	bl	8001130 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ea4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ea8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000eaa:	f107 0310 	add.w	r3, r7, #16
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4810      	ldr	r0, [pc, #64]	; (8000ef4 <MX_TIM1_Init+0xac>)
 8000eb2:	f007 fe19 	bl	8008ae8 <HAL_TIM_ConfigClockSource>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000ebc:	f000 f938 	bl	8001130 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4808      	ldr	r0, [pc, #32]	; (8000ef4 <MX_TIM1_Init+0xac>)
 8000ed2:	f008 f85d 	bl	8008f90 <HAL_TIMEx_MasterConfigSynchronization>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000edc:	f000 f928 	bl	8001130 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  __HAL_TIM_CLEAR_IT(&htim1, TIM_FLAG_UPDATE);
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <MX_TIM1_Init+0xac>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f06f 0201 	mvn.w	r2, #1
 8000ee8:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM1_Init 2 */

}
 8000eea:	bf00      	nop
 8000eec:	3720      	adds	r7, #32
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	2400350c 	.word	0x2400350c
 8000ef8:	40010000 	.word	0x40010000

08000efc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f00:	4b23      	ldr	r3, [pc, #140]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f02:	4a24      	ldr	r2, [pc, #144]	; (8000f94 <MX_USART3_UART_Init+0x98>)
 8000f04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 4000000;
 8000f06:	4b22      	ldr	r3, [pc, #136]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f08:	4a23      	ldr	r2, [pc, #140]	; (8000f98 <MX_USART3_UART_Init+0x9c>)
 8000f0a:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f0c:	4b20      	ldr	r3, [pc, #128]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f12:	4b1f      	ldr	r3, [pc, #124]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f18:	4b1d      	ldr	r3, [pc, #116]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f1e:	4b1c      	ldr	r3, [pc, #112]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f20:	220c      	movs	r2, #12
 8000f22:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f24:	4b1a      	ldr	r3, [pc, #104]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f2a:	4b19      	ldr	r3, [pc, #100]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f30:	4b17      	ldr	r3, [pc, #92]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f36:	4b16      	ldr	r3, [pc, #88]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f3c:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f42:	4813      	ldr	r0, [pc, #76]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f44:	f008 f8ca 	bl	80090dc <HAL_UART_Init>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_USART3_UART_Init+0x56>
  {
    Error_Handler();
 8000f4e:	f000 f8ef 	bl	8001130 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_8_8) != HAL_OK)
 8000f52:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8000f56:	480e      	ldr	r0, [pc, #56]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f58:	f009 fc8f 	bl	800a87a <HAL_UARTEx_SetTxFifoThreshold>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000f62:	f000 f8e5 	bl	8001130 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_8_8) != HAL_OK)
 8000f66:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
 8000f6a:	4809      	ldr	r0, [pc, #36]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f6c:	f009 fcc3 	bl	800a8f6 <HAL_UARTEx_SetRxFifoThreshold>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_USART3_UART_Init+0x7e>
  {
    Error_Handler();
 8000f76:	f000 f8db 	bl	8001130 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000f7a:	4805      	ldr	r0, [pc, #20]	; (8000f90 <MX_USART3_UART_Init+0x94>)
 8000f7c:	f009 fc44 	bl	800a808 <HAL_UARTEx_DisableFifoMode>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_USART3_UART_Init+0x8e>
  {
    Error_Handler();
 8000f86:	f000 f8d3 	bl	8001130 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	240032d0 	.word	0x240032d0
 8000f94:	40004800 	.word	0x40004800
 8000f98:	003d0900 	.word	0x003d0900

08000f9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fa2:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <MX_DMA_Init+0x4c>)
 8000fa4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000fa8:	4a0f      	ldr	r2, [pc, #60]	; (8000fe8 <MX_DMA_Init+0x4c>)
 8000faa:	f043 0301 	orr.w	r3, r3, #1
 8000fae:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000fb2:	4b0d      	ldr	r3, [pc, #52]	; (8000fe8 <MX_DMA_Init+0x4c>)
 8000fb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000fb8:	f003 0301 	and.w	r3, r3, #1
 8000fbc:	607b      	str	r3, [r7, #4]
 8000fbe:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	200b      	movs	r0, #11
 8000fc6:	f000 fc9e 	bl	8001906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000fca:	200b      	movs	r0, #11
 8000fcc:	f000 fcb5 	bl	800193a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	200c      	movs	r0, #12
 8000fd6:	f000 fc96 	bl	8001906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000fda:	200c      	movs	r0, #12
 8000fdc:	f000 fcad 	bl	800193a <HAL_NVIC_EnableIRQ>

}
 8000fe0:	bf00      	nop
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	58024400 	.word	0x58024400

08000fec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ff2:	4b19      	ldr	r3, [pc, #100]	; (8001058 <MX_GPIO_Init+0x6c>)
 8000ff4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ff8:	4a17      	ldr	r2, [pc, #92]	; (8001058 <MX_GPIO_Init+0x6c>)
 8000ffa:	f043 0310 	orr.w	r3, r3, #16
 8000ffe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001002:	4b15      	ldr	r3, [pc, #84]	; (8001058 <MX_GPIO_Init+0x6c>)
 8001004:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001008:	f003 0310 	and.w	r3, r3, #16
 800100c:	60fb      	str	r3, [r7, #12]
 800100e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001010:	4b11      	ldr	r3, [pc, #68]	; (8001058 <MX_GPIO_Init+0x6c>)
 8001012:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001016:	4a10      	ldr	r2, [pc, #64]	; (8001058 <MX_GPIO_Init+0x6c>)
 8001018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800101c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001020:	4b0d      	ldr	r3, [pc, #52]	; (8001058 <MX_GPIO_Init+0x6c>)
 8001022:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800102e:	4b0a      	ldr	r3, [pc, #40]	; (8001058 <MX_GPIO_Init+0x6c>)
 8001030:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001034:	4a08      	ldr	r2, [pc, #32]	; (8001058 <MX_GPIO_Init+0x6c>)
 8001036:	f043 0308 	orr.w	r3, r3, #8
 800103a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800103e:	4b06      	ldr	r3, [pc, #24]	; (8001058 <MX_GPIO_Init+0x6c>)
 8001040:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001044:	f003 0308 	and.w	r3, r3, #8
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	687b      	ldr	r3, [r7, #4]

}
 800104c:	bf00      	nop
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	58024400 	.word	0x58024400

0800105c <Clean>:

/* USER CODE BEGIN 4 */

static void Clean(float *buffer, uint32_t byte){
 800105c:	b480      	push	{r7}
 800105e:	b087      	sub	sp, #28
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	6039      	str	r1, [r7, #0]
	SCB_CleanDCache_by_Addr((uint32_t*)&buffer[0], byte);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	617a      	str	r2, [r7, #20]
 800106c:	613b      	str	r3, [r7, #16]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	2b00      	cmp	r3, #0
 8001072:	dd1d      	ble.n	80010b0 <Clean+0x54>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	f003 021f 	and.w	r2, r3, #31
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	4413      	add	r3, r2
 800107e:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8001084:	f3bf 8f4f 	dsb	sy
}
 8001088:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800108a:	4a0d      	ldr	r2, [pc, #52]	; (80010c0 <Clean+0x64>)
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	3320      	adds	r3, #32
 8001096:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	3b20      	subs	r3, #32
 800109c:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	dcf2      	bgt.n	800108a <Clean+0x2e>
  __ASM volatile ("dsb 0xF":::"memory");
 80010a4:	f3bf 8f4f 	dsb	sy
}
 80010a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80010aa:	f3bf 8f6f 	isb	sy
}
 80010ae:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80010b0:	bf00      	nop
}
 80010b2:	bf00      	nop
 80010b4:	371c      	adds	r7, #28
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai){
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	dmaFlag = HALF;
 80010cc:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <HAL_SAI_RxHalfCpltCallback+0x1c>)
 80010ce:	2204      	movs	r2, #4
 80010d0:	701a      	strb	r2, [r3, #0]
}
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	24000945 	.word	0x24000945

080010e4 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai){
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	dmaFlag = FULL;
 80010ec:	4b04      	ldr	r3, [pc, #16]	; (8001100 <HAL_SAI_RxCpltCallback+0x1c>)
 80010ee:	2205      	movs	r2, #5
 80010f0:	701a      	strb	r2, [r3, #0]
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	24000945 	.word	0x24000945

08001104 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  if(htim == &htim1){
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	4a06      	ldr	r2, [pc, #24]	; (8001128 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d105      	bne.n	8001120 <HAL_TIM_PeriodElapsedCallback+0x1c>
	  HAL_TIM_Base_Stop_IT(htim);
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f007 fb99 	bl	800884c <HAL_TIM_Base_Stop_IT>
	  timFlag = DONE;
 800111a:	4b04      	ldr	r3, [pc, #16]	; (800112c <HAL_TIM_PeriodElapsedCallback+0x28>)
 800111c:	2203      	movs	r2, #3
 800111e:	701a      	strb	r2, [r3, #0]
  }
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	2400350c 	.word	0x2400350c
 800112c:	24000946 	.word	0x24000946

08001130 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001134:	b672      	cpsid	i
}
 8001136:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001138:	e7fe      	b.n	8001138 <Error_Handler+0x8>
	...

0800113c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001142:	4b0a      	ldr	r3, [pc, #40]	; (800116c <HAL_MspInit+0x30>)
 8001144:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001148:	4a08      	ldr	r2, [pc, #32]	; (800116c <HAL_MspInit+0x30>)
 800114a:	f043 0302 	orr.w	r3, r3, #2
 800114e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001152:	4b06      	ldr	r3, [pc, #24]	; (800116c <HAL_MspInit+0x30>)
 8001154:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	607b      	str	r3, [r7, #4]
 800115e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	58024400 	.word	0x58024400

08001170 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a0b      	ldr	r2, [pc, #44]	; (80011ac <HAL_CRC_MspInit+0x3c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d10e      	bne.n	80011a0 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001182:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <HAL_CRC_MspInit+0x40>)
 8001184:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001188:	4a09      	ldr	r2, [pc, #36]	; (80011b0 <HAL_CRC_MspInit+0x40>)
 800118a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800118e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001192:	4b07      	ldr	r3, [pc, #28]	; (80011b0 <HAL_CRC_MspInit+0x40>)
 8001194:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001198:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80011a0:	bf00      	nop
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	58024c00 	.word	0x58024c00
 80011b0:	58024400 	.word	0x58024400

080011b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a0e      	ldr	r2, [pc, #56]	; (80011fc <HAL_TIM_Base_MspInit+0x48>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d116      	bne.n	80011f4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011c6:	4b0e      	ldr	r3, [pc, #56]	; (8001200 <HAL_TIM_Base_MspInit+0x4c>)
 80011c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80011cc:	4a0c      	ldr	r2, [pc, #48]	; (8001200 <HAL_TIM_Base_MspInit+0x4c>)
 80011ce:	f043 0301 	orr.w	r3, r3, #1
 80011d2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80011d6:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <HAL_TIM_Base_MspInit+0x4c>)
 80011d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80011dc:	f003 0301 	and.w	r3, r3, #1
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80011e4:	2200      	movs	r2, #0
 80011e6:	2100      	movs	r1, #0
 80011e8:	2019      	movs	r0, #25
 80011ea:	f000 fb8c 	bl	8001906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80011ee:	2019      	movs	r0, #25
 80011f0:	f000 fba3 	bl	800193a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80011f4:	bf00      	nop
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	40010000 	.word	0x40010000
 8001200:	58024400 	.word	0x58024400

08001204 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b0b8      	sub	sp, #224	; 0xe0
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	605a      	str	r2, [r3, #4]
 8001216:	609a      	str	r2, [r3, #8]
 8001218:	60da      	str	r2, [r3, #12]
 800121a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800121c:	f107 0310 	add.w	r3, r7, #16
 8001220:	22bc      	movs	r2, #188	; 0xbc
 8001222:	2100      	movs	r1, #0
 8001224:	4618      	mov	r0, r3
 8001226:	f00b fb9f 	bl	800c968 <memset>
  if(huart->Instance==USART3)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a49      	ldr	r2, [pc, #292]	; (8001354 <HAL_UART_MspInit+0x150>)
 8001230:	4293      	cmp	r3, r2
 8001232:	f040 808b 	bne.w	800134c <HAL_UART_MspInit+0x148>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001236:	2302      	movs	r3, #2
 8001238:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 800123a:	2301      	movs	r3, #1
 800123c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 19;
 800123e:	2313      	movs	r3, #19
 8001240:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8001242:	2302      	movs	r3, #2
 8001244:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8001246:	2302      	movs	r3, #2
 8001248:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 800124a:	2302      	movs	r3, #2
 800124c:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 800124e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001252:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8001254:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001258:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL3;
 800125e:	2302      	movs	r3, #2
 8001260:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001264:	f107 0310 	add.w	r3, r7, #16
 8001268:	4618      	mov	r0, r3
 800126a:	f004 fc85 	bl	8005b78 <HAL_RCCEx_PeriphCLKConfig>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <HAL_UART_MspInit+0x74>
    {
      Error_Handler();
 8001274:	f7ff ff5c 	bl	8001130 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001278:	4b37      	ldr	r3, [pc, #220]	; (8001358 <HAL_UART_MspInit+0x154>)
 800127a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800127e:	4a36      	ldr	r2, [pc, #216]	; (8001358 <HAL_UART_MspInit+0x154>)
 8001280:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001284:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001288:	4b33      	ldr	r3, [pc, #204]	; (8001358 <HAL_UART_MspInit+0x154>)
 800128a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800128e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001296:	4b30      	ldr	r3, [pc, #192]	; (8001358 <HAL_UART_MspInit+0x154>)
 8001298:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800129c:	4a2e      	ldr	r2, [pc, #184]	; (8001358 <HAL_UART_MspInit+0x154>)
 800129e:	f043 0308 	orr.w	r3, r3, #8
 80012a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012a6:	4b2c      	ldr	r3, [pc, #176]	; (8001358 <HAL_UART_MspInit+0x154>)
 80012a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012ac:	f003 0308 	and.w	r3, r3, #8
 80012b0:	60bb      	str	r3, [r7, #8]
 80012b2:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012b4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012bc:	2302      	movs	r3, #2
 80012be:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012ce:	2307      	movs	r3, #7
 80012d0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012d4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80012d8:	4619      	mov	r1, r3
 80012da:	4820      	ldr	r0, [pc, #128]	; (800135c <HAL_UART_MspInit+0x158>)
 80012dc:	f003 fa78 	bl	80047d0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream1;
 80012e0:	4b1f      	ldr	r3, [pc, #124]	; (8001360 <HAL_UART_MspInit+0x15c>)
 80012e2:	4a20      	ldr	r2, [pc, #128]	; (8001364 <HAL_UART_MspInit+0x160>)
 80012e4:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80012e6:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <HAL_UART_MspInit+0x15c>)
 80012e8:	222e      	movs	r2, #46	; 0x2e
 80012ea:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012ec:	4b1c      	ldr	r3, [pc, #112]	; (8001360 <HAL_UART_MspInit+0x15c>)
 80012ee:	2240      	movs	r2, #64	; 0x40
 80012f0:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f2:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <HAL_UART_MspInit+0x15c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012f8:	4b19      	ldr	r3, [pc, #100]	; (8001360 <HAL_UART_MspInit+0x15c>)
 80012fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012fe:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001300:	4b17      	ldr	r3, [pc, #92]	; (8001360 <HAL_UART_MspInit+0x15c>)
 8001302:	2200      	movs	r2, #0
 8001304:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001306:	4b16      	ldr	r3, [pc, #88]	; (8001360 <HAL_UART_MspInit+0x15c>)
 8001308:	2200      	movs	r2, #0
 800130a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800130c:	4b14      	ldr	r3, [pc, #80]	; (8001360 <HAL_UART_MspInit+0x15c>)
 800130e:	2200      	movs	r2, #0
 8001310:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001312:	4b13      	ldr	r3, [pc, #76]	; (8001360 <HAL_UART_MspInit+0x15c>)
 8001314:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001318:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800131a:	4b11      	ldr	r3, [pc, #68]	; (8001360 <HAL_UART_MspInit+0x15c>)
 800131c:	2200      	movs	r2, #0
 800131e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001320:	480f      	ldr	r0, [pc, #60]	; (8001360 <HAL_UART_MspInit+0x15c>)
 8001322:	f000 fc0f 	bl	8001b44 <HAL_DMA_Init>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 800132c:	f7ff ff00 	bl	8001130 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	4a0b      	ldr	r2, [pc, #44]	; (8001360 <HAL_UART_MspInit+0x15c>)
 8001334:	679a      	str	r2, [r3, #120]	; 0x78
 8001336:	4a0a      	ldr	r2, [pc, #40]	; (8001360 <HAL_UART_MspInit+0x15c>)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800133c:	2200      	movs	r2, #0
 800133e:	2100      	movs	r1, #0
 8001340:	2027      	movs	r0, #39	; 0x27
 8001342:	f000 fae0 	bl	8001906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001346:	2027      	movs	r0, #39	; 0x27
 8001348:	f000 faf7 	bl	800193a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800134c:	bf00      	nop
 800134e:	37e0      	adds	r7, #224	; 0xe0
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40004800 	.word	0x40004800
 8001358:	58024400 	.word	0x58024400
 800135c:	58020c00 	.word	0x58020c00
 8001360:	24003384 	.word	0x24003384
 8001364:	40020028 	.word	0x40020028

08001368 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_a;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b0b8      	sub	sp, #224	; 0xe0
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001370:	f107 0310 	add.w	r3, r7, #16
 8001374:	22bc      	movs	r2, #188	; 0xbc
 8001376:	2100      	movs	r1, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f00b faf5 	bl	800c968 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a4a      	ldr	r2, [pc, #296]	; (80014ac <HAL_SAI_MspInit+0x144>)
 8001384:	4293      	cmp	r3, r2
 8001386:	f040 808d 	bne.w	80014a4 <HAL_SAI_MspInit+0x13c>
    {
    /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800138a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800138e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 5;
 8001390:	2305      	movs	r3, #5
 8001392:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 192;
 8001394:	23c0      	movs	r3, #192	; 0xc0
 8001396:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 50;
 8001398:	2332      	movs	r3, #50	; 0x32
 800139a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800139c:	2302      	movs	r3, #2
 800139e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80013a0:	2302      	movs	r3, #2
 80013a2:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80013a8:	2300      	movs	r3, #0
 80013aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 80013b0:	2301      	movs	r3, #1
 80013b2:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013b4:	f107 0310 	add.w	r3, r7, #16
 80013b8:	4618      	mov	r0, r3
 80013ba:	f004 fbdd 	bl	8005b78 <HAL_RCCEx_PeriphCLKConfig>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <HAL_SAI_MspInit+0x60>
    {
      Error_Handler();
 80013c4:	f7ff feb4 	bl	8001130 <Error_Handler>
    }

    if (SAI1_client == 0)
 80013c8:	4b39      	ldr	r3, [pc, #228]	; (80014b0 <HAL_SAI_MspInit+0x148>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d116      	bne.n	80013fe <HAL_SAI_MspInit+0x96>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80013d0:	4b38      	ldr	r3, [pc, #224]	; (80014b4 <HAL_SAI_MspInit+0x14c>)
 80013d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80013d6:	4a37      	ldr	r2, [pc, #220]	; (80014b4 <HAL_SAI_MspInit+0x14c>)
 80013d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013dc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80013e0:	4b34      	ldr	r3, [pc, #208]	; (80014b4 <HAL_SAI_MspInit+0x14c>)
 80013e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80013e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 80013ee:	2200      	movs	r2, #0
 80013f0:	2100      	movs	r1, #0
 80013f2:	2057      	movs	r0, #87	; 0x57
 80013f4:	f000 fa87 	bl	8001906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80013f8:	2057      	movs	r0, #87	; 0x57
 80013fa:	f000 fa9e 	bl	800193a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80013fe:	4b2c      	ldr	r3, [pc, #176]	; (80014b0 <HAL_SAI_MspInit+0x148>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	3301      	adds	r3, #1
 8001404:	4a2a      	ldr	r2, [pc, #168]	; (80014b0 <HAL_SAI_MspInit+0x148>)
 8001406:	6013      	str	r3, [r2, #0]

    /**SAI1_A_Block_A GPIO Configuration
    PE2     ------> SAI1_CK1
    PE6     ------> SAI1_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8001408:	2344      	movs	r3, #68	; 0x44
 800140a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140e:	2302      	movs	r3, #2
 8001410:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001414:	2302      	movs	r3, #2
 8001416:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141a:	2300      	movs	r3, #0
 800141c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF2_SAI1;
 8001420:	2302      	movs	r3, #2
 8001422:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001426:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800142a:	4619      	mov	r1, r3
 800142c:	4822      	ldr	r0, [pc, #136]	; (80014b8 <HAL_SAI_MspInit+0x150>)
 800142e:	f003 f9cf 	bl	80047d0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8001432:	4b22      	ldr	r3, [pc, #136]	; (80014bc <HAL_SAI_MspInit+0x154>)
 8001434:	4a22      	ldr	r2, [pc, #136]	; (80014c0 <HAL_SAI_MspInit+0x158>)
 8001436:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8001438:	4b20      	ldr	r3, [pc, #128]	; (80014bc <HAL_SAI_MspInit+0x154>)
 800143a:	2257      	movs	r2, #87	; 0x57
 800143c:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800143e:	4b1f      	ldr	r3, [pc, #124]	; (80014bc <HAL_SAI_MspInit+0x154>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001444:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <HAL_SAI_MspInit+0x154>)
 8001446:	2200      	movs	r2, #0
 8001448:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 800144a:	4b1c      	ldr	r3, [pc, #112]	; (80014bc <HAL_SAI_MspInit+0x154>)
 800144c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001450:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001452:	4b1a      	ldr	r3, [pc, #104]	; (80014bc <HAL_SAI_MspInit+0x154>)
 8001454:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001458:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800145a:	4b18      	ldr	r3, [pc, #96]	; (80014bc <HAL_SAI_MspInit+0x154>)
 800145c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001460:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8001462:	4b16      	ldr	r3, [pc, #88]	; (80014bc <HAL_SAI_MspInit+0x154>)
 8001464:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001468:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800146a:	4b14      	ldr	r3, [pc, #80]	; (80014bc <HAL_SAI_MspInit+0x154>)
 800146c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001470:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001472:	4b12      	ldr	r3, [pc, #72]	; (80014bc <HAL_SAI_MspInit+0x154>)
 8001474:	2200      	movs	r2, #0
 8001476:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8001478:	4810      	ldr	r0, [pc, #64]	; (80014bc <HAL_SAI_MspInit+0x154>)
 800147a:	f000 fb63 	bl	8001b44 <HAL_DMA_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <HAL_SAI_MspInit+0x120>
    {
      Error_Handler();
 8001484:	f7ff fe54 	bl	8001130 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4a0c      	ldr	r2, [pc, #48]	; (80014bc <HAL_SAI_MspInit+0x154>)
 800148c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8001490:	4a0a      	ldr	r2, [pc, #40]	; (80014bc <HAL_SAI_MspInit+0x154>)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6393      	str	r3, [r2, #56]	; 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a08      	ldr	r2, [pc, #32]	; (80014bc <HAL_SAI_MspInit+0x154>)
 800149a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800149e:	4a07      	ldr	r2, [pc, #28]	; (80014bc <HAL_SAI_MspInit+0x154>)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6393      	str	r3, [r2, #56]	; 0x38

    }
}
 80014a4:	bf00      	nop
 80014a6:	37e0      	adds	r7, #224	; 0xe0
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40015804 	.word	0x40015804
 80014b0:	240032c0 	.word	0x240032c0
 80014b4:	58024400 	.word	0x58024400
 80014b8:	58021000 	.word	0x58021000
 80014bc:	240033fc 	.word	0x240033fc
 80014c0:	40020010 	.word	0x40020010

080014c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014c8:	e7fe      	b.n	80014c8 <NMI_Handler+0x4>

080014ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ce:	e7fe      	b.n	80014ce <HardFault_Handler+0x4>

080014d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014d4:	e7fe      	b.n	80014d4 <MemManage_Handler+0x4>

080014d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014da:	e7fe      	b.n	80014da <BusFault_Handler+0x4>

080014dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <UsageFault_Handler+0x4>

080014e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e2:	b480      	push	{r7}
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001510:	f000 f8ce 	bl	80016b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001514:	bf00      	nop
 8001516:	bd80      	pop	{r7, pc}

08001518 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 800151c:	4802      	ldr	r0, [pc, #8]	; (8001528 <DMA1_Stream0_IRQHandler+0x10>)
 800151e:	f001 fe39 	bl	8003194 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	240033fc 	.word	0x240033fc

0800152c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001530:	4802      	ldr	r0, [pc, #8]	; (800153c <DMA1_Stream1_IRQHandler+0x10>)
 8001532:	f001 fe2f 	bl	8003194 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	24003384 	.word	0x24003384

08001540 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001544:	4802      	ldr	r0, [pc, #8]	; (8001550 <TIM1_UP_IRQHandler+0x10>)
 8001546:	f007 f9b0 	bl	80088aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	2400350c 	.word	0x2400350c

08001554 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001558:	4802      	ldr	r0, [pc, #8]	; (8001564 <USART3_IRQHandler+0x10>)
 800155a:	f007 fe8f 	bl	800927c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	240032d0 	.word	0x240032d0

08001568 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_IRQn 0 */

  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
	...

08001578 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  ldr   sp, =_estack      /* set stack pointer */
 8001578:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015b0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800157c:	f7ff f828 	bl	80005d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001580:	480c      	ldr	r0, [pc, #48]	; (80015b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001582:	490d      	ldr	r1, [pc, #52]	; (80015b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001584:	4a0d      	ldr	r2, [pc, #52]	; (80015bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001586:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001588:	e002      	b.n	8001590 <LoopCopyDataInit>

0800158a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800158a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800158c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800158e:	3304      	adds	r3, #4

08001590 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001590:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001592:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001594:	d3f9      	bcc.n	800158a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001596:	4a0a      	ldr	r2, [pc, #40]	; (80015c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001598:	4c0a      	ldr	r4, [pc, #40]	; (80015c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800159a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800159c:	e001      	b.n	80015a2 <LoopFillZerobss>

0800159e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800159e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015a0:	3204      	adds	r2, #4

080015a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015a4:	d3fb      	bcc.n	800159e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015a6:	f00b f9bb 	bl	800c920 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015aa:	f7ff f9e5 	bl	8000978 <main>
  bx  lr
 80015ae:	4770      	bx	lr
Reset_Handler:  ldr   sp, =_estack      /* set stack pointer */
 80015b0:	24040000 	.word	0x24040000
  ldr r0, =_sdata
 80015b4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80015b8:	24000928 	.word	0x24000928
  ldr r2, =_sidata
 80015bc:	0800d010 	.word	0x0800d010
  ldr r2, =_sbss
 80015c0:	24000928 	.word	0x24000928
  ldr r4, =_ebss
 80015c4:	240035f4 	.word	0x240035f4

080015c8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015c8:	e7fe      	b.n	80015c8 <ADC3_IRQHandler>
	...

080015cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d2:	2003      	movs	r0, #3
 80015d4:	f000 f98c 	bl	80018f0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80015d8:	f004 f8f8 	bl	80057cc <HAL_RCC_GetSysClockFreq>
 80015dc:	4602      	mov	r2, r0
 80015de:	4b15      	ldr	r3, [pc, #84]	; (8001634 <HAL_Init+0x68>)
 80015e0:	699b      	ldr	r3, [r3, #24]
 80015e2:	0a1b      	lsrs	r3, r3, #8
 80015e4:	f003 030f 	and.w	r3, r3, #15
 80015e8:	4913      	ldr	r1, [pc, #76]	; (8001638 <HAL_Init+0x6c>)
 80015ea:	5ccb      	ldrb	r3, [r1, r3]
 80015ec:	f003 031f 	and.w	r3, r3, #31
 80015f0:	fa22 f303 	lsr.w	r3, r2, r3
 80015f4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80015f6:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <HAL_Init+0x68>)
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	f003 030f 	and.w	r3, r3, #15
 80015fe:	4a0e      	ldr	r2, [pc, #56]	; (8001638 <HAL_Init+0x6c>)
 8001600:	5cd3      	ldrb	r3, [r2, r3]
 8001602:	f003 031f 	and.w	r3, r3, #31
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	fa22 f303 	lsr.w	r3, r2, r3
 800160c:	4a0b      	ldr	r2, [pc, #44]	; (800163c <HAL_Init+0x70>)
 800160e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001610:	4a0b      	ldr	r2, [pc, #44]	; (8001640 <HAL_Init+0x74>)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001616:	2000      	movs	r0, #0
 8001618:	f000 f814 	bl	8001644 <HAL_InitTick>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e002      	b.n	800162c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001626:	f7ff fd89 	bl	800113c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800162a:	2300      	movs	r3, #0
}
 800162c:	4618      	mov	r0, r3
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	58024400 	.word	0x58024400
 8001638:	0800cd50 	.word	0x0800cd50
 800163c:	24000404 	.word	0x24000404
 8001640:	24000400 	.word	0x24000400

08001644 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800164c:	4b15      	ldr	r3, [pc, #84]	; (80016a4 <HAL_InitTick+0x60>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d101      	bne.n	8001658 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e021      	b.n	800169c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001658:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <HAL_InitTick+0x64>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <HAL_InitTick+0x60>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	4619      	mov	r1, r3
 8001662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001666:	fbb3 f3f1 	udiv	r3, r3, r1
 800166a:	fbb2 f3f3 	udiv	r3, r2, r3
 800166e:	4618      	mov	r0, r3
 8001670:	f000 f971 	bl	8001956 <HAL_SYSTICK_Config>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e00e      	b.n	800169c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2b0f      	cmp	r3, #15
 8001682:	d80a      	bhi.n	800169a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001684:	2200      	movs	r2, #0
 8001686:	6879      	ldr	r1, [r7, #4]
 8001688:	f04f 30ff 	mov.w	r0, #4294967295
 800168c:	f000 f93b 	bl	8001906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001690:	4a06      	ldr	r2, [pc, #24]	; (80016ac <HAL_InitTick+0x68>)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001696:	2300      	movs	r3, #0
 8001698:	e000      	b.n	800169c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
}
 800169c:	4618      	mov	r0, r3
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	240008c0 	.word	0x240008c0
 80016a8:	24000400 	.word	0x24000400
 80016ac:	240008bc 	.word	0x240008bc

080016b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <HAL_IncTick+0x20>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	461a      	mov	r2, r3
 80016ba:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <HAL_IncTick+0x24>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4413      	add	r3, r2
 80016c0:	4a04      	ldr	r2, [pc, #16]	; (80016d4 <HAL_IncTick+0x24>)
 80016c2:	6013      	str	r3, [r2, #0]
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	240008c0 	.word	0x240008c0
 80016d4:	240035f0 	.word	0x240035f0

080016d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  return uwTick;
 80016dc:	4b03      	ldr	r3, [pc, #12]	; (80016ec <HAL_GetTick+0x14>)
 80016de:	681b      	ldr	r3, [r3, #0]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	240035f0 	.word	0x240035f0

080016f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016f8:	f7ff ffee 	bl	80016d8 <HAL_GetTick>
 80016fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001708:	d005      	beq.n	8001716 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800170a:	4b0a      	ldr	r3, [pc, #40]	; (8001734 <HAL_Delay+0x44>)
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	461a      	mov	r2, r3
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	4413      	add	r3, r2
 8001714:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001716:	bf00      	nop
 8001718:	f7ff ffde 	bl	80016d8 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	429a      	cmp	r2, r3
 8001726:	d8f7      	bhi.n	8001718 <HAL_Delay+0x28>
  {
  }
}
 8001728:	bf00      	nop
 800172a:	bf00      	nop
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	240008c0 	.word	0x240008c0

08001738 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800173c:	4b03      	ldr	r3, [pc, #12]	; (800174c <HAL_GetREVID+0x14>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	0c1b      	lsrs	r3, r3, #16
}
 8001742:	4618      	mov	r0, r3
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	5c001000 	.word	0x5c001000

08001750 <__NVIC_SetPriorityGrouping>:
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f003 0307 	and.w	r3, r3, #7
 800175e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001760:	4b0b      	ldr	r3, [pc, #44]	; (8001790 <__NVIC_SetPriorityGrouping+0x40>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800176c:	4013      	ands	r3, r2
 800176e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001778:	4b06      	ldr	r3, [pc, #24]	; (8001794 <__NVIC_SetPriorityGrouping+0x44>)
 800177a:	4313      	orrs	r3, r2
 800177c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800177e:	4a04      	ldr	r2, [pc, #16]	; (8001790 <__NVIC_SetPriorityGrouping+0x40>)
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	60d3      	str	r3, [r2, #12]
}
 8001784:	bf00      	nop
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	e000ed00 	.word	0xe000ed00
 8001794:	05fa0000 	.word	0x05fa0000

08001798 <__NVIC_GetPriorityGrouping>:
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800179c:	4b04      	ldr	r3, [pc, #16]	; (80017b0 <__NVIC_GetPriorityGrouping+0x18>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	0a1b      	lsrs	r3, r3, #8
 80017a2:	f003 0307 	and.w	r3, r3, #7
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <__NVIC_EnableIRQ>:
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80017be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	db0b      	blt.n	80017de <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017c6:	88fb      	ldrh	r3, [r7, #6]
 80017c8:	f003 021f 	and.w	r2, r3, #31
 80017cc:	4907      	ldr	r1, [pc, #28]	; (80017ec <__NVIC_EnableIRQ+0x38>)
 80017ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017d2:	095b      	lsrs	r3, r3, #5
 80017d4:	2001      	movs	r0, #1
 80017d6:	fa00 f202 	lsl.w	r2, r0, r2
 80017da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017de:	bf00      	nop
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	e000e100 	.word	0xe000e100

080017f0 <__NVIC_SetPriority>:
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	6039      	str	r1, [r7, #0]
 80017fa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80017fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001800:	2b00      	cmp	r3, #0
 8001802:	db0a      	blt.n	800181a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	b2da      	uxtb	r2, r3
 8001808:	490c      	ldr	r1, [pc, #48]	; (800183c <__NVIC_SetPriority+0x4c>)
 800180a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800180e:	0112      	lsls	r2, r2, #4
 8001810:	b2d2      	uxtb	r2, r2
 8001812:	440b      	add	r3, r1
 8001814:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001818:	e00a      	b.n	8001830 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	b2da      	uxtb	r2, r3
 800181e:	4908      	ldr	r1, [pc, #32]	; (8001840 <__NVIC_SetPriority+0x50>)
 8001820:	88fb      	ldrh	r3, [r7, #6]
 8001822:	f003 030f 	and.w	r3, r3, #15
 8001826:	3b04      	subs	r3, #4
 8001828:	0112      	lsls	r2, r2, #4
 800182a:	b2d2      	uxtb	r2, r2
 800182c:	440b      	add	r3, r1
 800182e:	761a      	strb	r2, [r3, #24]
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	e000e100 	.word	0xe000e100
 8001840:	e000ed00 	.word	0xe000ed00

08001844 <NVIC_EncodePriority>:
{
 8001844:	b480      	push	{r7}
 8001846:	b089      	sub	sp, #36	; 0x24
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f003 0307 	and.w	r3, r3, #7
 8001856:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	f1c3 0307 	rsb	r3, r3, #7
 800185e:	2b04      	cmp	r3, #4
 8001860:	bf28      	it	cs
 8001862:	2304      	movcs	r3, #4
 8001864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	3304      	adds	r3, #4
 800186a:	2b06      	cmp	r3, #6
 800186c:	d902      	bls.n	8001874 <NVIC_EncodePriority+0x30>
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	3b03      	subs	r3, #3
 8001872:	e000      	b.n	8001876 <NVIC_EncodePriority+0x32>
 8001874:	2300      	movs	r3, #0
 8001876:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001878:	f04f 32ff 	mov.w	r2, #4294967295
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	fa02 f303 	lsl.w	r3, r2, r3
 8001882:	43da      	mvns	r2, r3
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	401a      	ands	r2, r3
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800188c:	f04f 31ff 	mov.w	r1, #4294967295
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	fa01 f303 	lsl.w	r3, r1, r3
 8001896:	43d9      	mvns	r1, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800189c:	4313      	orrs	r3, r2
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3724      	adds	r7, #36	; 0x24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
	...

080018ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	3b01      	subs	r3, #1
 80018b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018bc:	d301      	bcc.n	80018c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018be:	2301      	movs	r3, #1
 80018c0:	e00f      	b.n	80018e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018c2:	4a0a      	ldr	r2, [pc, #40]	; (80018ec <SysTick_Config+0x40>)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ca:	210f      	movs	r1, #15
 80018cc:	f04f 30ff 	mov.w	r0, #4294967295
 80018d0:	f7ff ff8e 	bl	80017f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018d4:	4b05      	ldr	r3, [pc, #20]	; (80018ec <SysTick_Config+0x40>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018da:	4b04      	ldr	r3, [pc, #16]	; (80018ec <SysTick_Config+0x40>)
 80018dc:	2207      	movs	r2, #7
 80018de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	e000e010 	.word	0xe000e010

080018f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff ff29 	bl	8001750 <__NVIC_SetPriorityGrouping>
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b086      	sub	sp, #24
 800190a:	af00      	add	r7, sp, #0
 800190c:	4603      	mov	r3, r0
 800190e:	60b9      	str	r1, [r7, #8]
 8001910:	607a      	str	r2, [r7, #4]
 8001912:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001914:	f7ff ff40 	bl	8001798 <__NVIC_GetPriorityGrouping>
 8001918:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	68b9      	ldr	r1, [r7, #8]
 800191e:	6978      	ldr	r0, [r7, #20]
 8001920:	f7ff ff90 	bl	8001844 <NVIC_EncodePriority>
 8001924:	4602      	mov	r2, r0
 8001926:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800192a:	4611      	mov	r1, r2
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff ff5f 	bl	80017f0 <__NVIC_SetPriority>
}
 8001932:	bf00      	nop
 8001934:	3718      	adds	r7, #24
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b082      	sub	sp, #8
 800193e:	af00      	add	r7, sp, #0
 8001940:	4603      	mov	r3, r0
 8001942:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001944:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff ff33 	bl	80017b4 <__NVIC_EnableIRQ>
}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b082      	sub	sp, #8
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f7ff ffa4 	bl	80018ac <SysTick_Config>
 8001964:	4603      	mov	r3, r0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e054      	b.n	8001a2c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	7f5b      	ldrb	r3, [r3, #29]
 8001986:	b2db      	uxtb	r3, r3
 8001988:	2b00      	cmp	r3, #0
 800198a:	d105      	bne.n	8001998 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f7ff fbec 	bl	8001170 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2202      	movs	r2, #2
 800199c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	791b      	ldrb	r3, [r3, #4]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d10c      	bne.n	80019c0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a22      	ldr	r2, [pc, #136]	; (8001a34 <HAL_CRC_Init+0xc4>)
 80019ac:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	689a      	ldr	r2, [r3, #8]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f022 0218 	bic.w	r2, r2, #24
 80019bc:	609a      	str	r2, [r3, #8]
 80019be:	e00c      	b.n	80019da <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6899      	ldr	r1, [r3, #8]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	461a      	mov	r2, r3
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f000 f834 	bl	8001a38 <HAL_CRCEx_Polynomial_Set>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e028      	b.n	8001a2c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	795b      	ldrb	r3, [r3, #5]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d105      	bne.n	80019ee <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f04f 32ff 	mov.w	r2, #4294967295
 80019ea:	611a      	str	r2, [r3, #16]
 80019ec:	e004      	b.n	80019f8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	6912      	ldr	r2, [r2, #16]
 80019f6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	695a      	ldr	r2, [r3, #20]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	699a      	ldr	r2, [r3, #24]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	430a      	orrs	r2, r1
 8001a22:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2201      	movs	r2, #1
 8001a28:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001a2a:	2300      	movs	r3, #0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	04c11db7 	.word	0x04c11db7

08001a38 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b087      	sub	sp, #28
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a44:	2300      	movs	r3, #0
 8001a46:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001a48:	231f      	movs	r3, #31
 8001a4a:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001a4c:	bf00      	nop
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1e5a      	subs	r2, r3, #1
 8001a52:	613a      	str	r2, [r7, #16]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d009      	beq.n	8001a6c <HAL_CRCEx_Polynomial_Set+0x34>
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	f003 031f 	and.w	r3, r3, #31
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	fa22 f303 	lsr.w	r3, r2, r3
 8001a64:	f003 0301 	and.w	r3, r3, #1
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d0f0      	beq.n	8001a4e <HAL_CRCEx_Polynomial_Set+0x16>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b18      	cmp	r3, #24
 8001a70:	d846      	bhi.n	8001b00 <HAL_CRCEx_Polynomial_Set+0xc8>
 8001a72:	a201      	add	r2, pc, #4	; (adr r2, 8001a78 <HAL_CRCEx_Polynomial_Set+0x40>)
 8001a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a78:	08001b07 	.word	0x08001b07
 8001a7c:	08001b01 	.word	0x08001b01
 8001a80:	08001b01 	.word	0x08001b01
 8001a84:	08001b01 	.word	0x08001b01
 8001a88:	08001b01 	.word	0x08001b01
 8001a8c:	08001b01 	.word	0x08001b01
 8001a90:	08001b01 	.word	0x08001b01
 8001a94:	08001b01 	.word	0x08001b01
 8001a98:	08001af5 	.word	0x08001af5
 8001a9c:	08001b01 	.word	0x08001b01
 8001aa0:	08001b01 	.word	0x08001b01
 8001aa4:	08001b01 	.word	0x08001b01
 8001aa8:	08001b01 	.word	0x08001b01
 8001aac:	08001b01 	.word	0x08001b01
 8001ab0:	08001b01 	.word	0x08001b01
 8001ab4:	08001b01 	.word	0x08001b01
 8001ab8:	08001ae9 	.word	0x08001ae9
 8001abc:	08001b01 	.word	0x08001b01
 8001ac0:	08001b01 	.word	0x08001b01
 8001ac4:	08001b01 	.word	0x08001b01
 8001ac8:	08001b01 	.word	0x08001b01
 8001acc:	08001b01 	.word	0x08001b01
 8001ad0:	08001b01 	.word	0x08001b01
 8001ad4:	08001b01 	.word	0x08001b01
 8001ad8:	08001add 	.word	0x08001add
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	2b06      	cmp	r3, #6
 8001ae0:	d913      	bls.n	8001b0a <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001ae6:	e010      	b.n	8001b0a <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	2b07      	cmp	r3, #7
 8001aec:	d90f      	bls.n	8001b0e <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001af2:	e00c      	b.n	8001b0e <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	2b0f      	cmp	r3, #15
 8001af8:	d90b      	bls.n	8001b12 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001afe:	e008      	b.n	8001b12 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	75fb      	strb	r3, [r7, #23]
      break;
 8001b04:	e006      	b.n	8001b14 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001b06:	bf00      	nop
 8001b08:	e004      	b.n	8001b14 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001b0a:	bf00      	nop
 8001b0c:	e002      	b.n	8001b14 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001b0e:	bf00      	nop
 8001b10:	e000      	b.n	8001b14 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001b12:	bf00      	nop
  }
  if (status == HAL_OK)
 8001b14:	7dfb      	ldrb	r3, [r7, #23]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d10d      	bne.n	8001b36 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	68ba      	ldr	r2, [r7, #8]
 8001b20:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f023 0118 	bic.w	r1, r3, #24
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	430a      	orrs	r2, r1
 8001b34:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001b36:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	371c      	adds	r7, #28
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001b4c:	f7ff fdc4 	bl	80016d8 <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d101      	bne.n	8001b5c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e316      	b.n	800218a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a66      	ldr	r2, [pc, #408]	; (8001cfc <HAL_DMA_Init+0x1b8>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d04a      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a65      	ldr	r2, [pc, #404]	; (8001d00 <HAL_DMA_Init+0x1bc>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d045      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a63      	ldr	r2, [pc, #396]	; (8001d04 <HAL_DMA_Init+0x1c0>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d040      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a62      	ldr	r2, [pc, #392]	; (8001d08 <HAL_DMA_Init+0x1c4>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d03b      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a60      	ldr	r2, [pc, #384]	; (8001d0c <HAL_DMA_Init+0x1c8>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d036      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a5f      	ldr	r2, [pc, #380]	; (8001d10 <HAL_DMA_Init+0x1cc>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d031      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a5d      	ldr	r2, [pc, #372]	; (8001d14 <HAL_DMA_Init+0x1d0>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d02c      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a5c      	ldr	r2, [pc, #368]	; (8001d18 <HAL_DMA_Init+0x1d4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d027      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a5a      	ldr	r2, [pc, #360]	; (8001d1c <HAL_DMA_Init+0x1d8>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d022      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a59      	ldr	r2, [pc, #356]	; (8001d20 <HAL_DMA_Init+0x1dc>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d01d      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a57      	ldr	r2, [pc, #348]	; (8001d24 <HAL_DMA_Init+0x1e0>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d018      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a56      	ldr	r2, [pc, #344]	; (8001d28 <HAL_DMA_Init+0x1e4>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d013      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a54      	ldr	r2, [pc, #336]	; (8001d2c <HAL_DMA_Init+0x1e8>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d00e      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a53      	ldr	r2, [pc, #332]	; (8001d30 <HAL_DMA_Init+0x1ec>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d009      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a51      	ldr	r2, [pc, #324]	; (8001d34 <HAL_DMA_Init+0x1f0>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d004      	beq.n	8001bfc <HAL_DMA_Init+0xb8>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a50      	ldr	r2, [pc, #320]	; (8001d38 <HAL_DMA_Init+0x1f4>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d101      	bne.n	8001c00 <HAL_DMA_Init+0xbc>
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e000      	b.n	8001c02 <HAL_DMA_Init+0xbe>
 8001c00:	2300      	movs	r3, #0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	f000 813b 	beq.w	8001e7e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2202      	movs	r2, #2
 8001c14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a37      	ldr	r2, [pc, #220]	; (8001cfc <HAL_DMA_Init+0x1b8>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d04a      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a36      	ldr	r2, [pc, #216]	; (8001d00 <HAL_DMA_Init+0x1bc>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d045      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a34      	ldr	r2, [pc, #208]	; (8001d04 <HAL_DMA_Init+0x1c0>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d040      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a33      	ldr	r2, [pc, #204]	; (8001d08 <HAL_DMA_Init+0x1c4>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d03b      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a31      	ldr	r2, [pc, #196]	; (8001d0c <HAL_DMA_Init+0x1c8>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d036      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a30      	ldr	r2, [pc, #192]	; (8001d10 <HAL_DMA_Init+0x1cc>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d031      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a2e      	ldr	r2, [pc, #184]	; (8001d14 <HAL_DMA_Init+0x1d0>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d02c      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a2d      	ldr	r2, [pc, #180]	; (8001d18 <HAL_DMA_Init+0x1d4>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d027      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a2b      	ldr	r2, [pc, #172]	; (8001d1c <HAL_DMA_Init+0x1d8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d022      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a2a      	ldr	r2, [pc, #168]	; (8001d20 <HAL_DMA_Init+0x1dc>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d01d      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a28      	ldr	r2, [pc, #160]	; (8001d24 <HAL_DMA_Init+0x1e0>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d018      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a27      	ldr	r2, [pc, #156]	; (8001d28 <HAL_DMA_Init+0x1e4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d013      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a25      	ldr	r2, [pc, #148]	; (8001d2c <HAL_DMA_Init+0x1e8>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d00e      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a24      	ldr	r2, [pc, #144]	; (8001d30 <HAL_DMA_Init+0x1ec>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d009      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a22      	ldr	r2, [pc, #136]	; (8001d34 <HAL_DMA_Init+0x1f0>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d004      	beq.n	8001cb8 <HAL_DMA_Init+0x174>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a21      	ldr	r2, [pc, #132]	; (8001d38 <HAL_DMA_Init+0x1f4>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d108      	bne.n	8001cca <HAL_DMA_Init+0x186>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f022 0201 	bic.w	r2, r2, #1
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	e007      	b.n	8001cda <HAL_DMA_Init+0x196>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f022 0201 	bic.w	r2, r2, #1
 8001cd8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001cda:	e02f      	b.n	8001d3c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cdc:	f7ff fcfc 	bl	80016d8 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	2b05      	cmp	r3, #5
 8001ce8:	d928      	bls.n	8001d3c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2220      	movs	r2, #32
 8001cee:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2203      	movs	r2, #3
 8001cf4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e246      	b.n	800218a <HAL_DMA_Init+0x646>
 8001cfc:	40020010 	.word	0x40020010
 8001d00:	40020028 	.word	0x40020028
 8001d04:	40020040 	.word	0x40020040
 8001d08:	40020058 	.word	0x40020058
 8001d0c:	40020070 	.word	0x40020070
 8001d10:	40020088 	.word	0x40020088
 8001d14:	400200a0 	.word	0x400200a0
 8001d18:	400200b8 	.word	0x400200b8
 8001d1c:	40020410 	.word	0x40020410
 8001d20:	40020428 	.word	0x40020428
 8001d24:	40020440 	.word	0x40020440
 8001d28:	40020458 	.word	0x40020458
 8001d2c:	40020470 	.word	0x40020470
 8001d30:	40020488 	.word	0x40020488
 8001d34:	400204a0 	.word	0x400204a0
 8001d38:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1c8      	bne.n	8001cdc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	4b83      	ldr	r3, [pc, #524]	; (8001f64 <HAL_DMA_Init+0x420>)
 8001d56:	4013      	ands	r3, r2
 8001d58:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001d62:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d6e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d7a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a1b      	ldr	r3, [r3, #32]
 8001d80:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001d82:	697a      	ldr	r2, [r7, #20]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8c:	2b04      	cmp	r3, #4
 8001d8e:	d107      	bne.n	8001da0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	697a      	ldr	r2, [r7, #20]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001da0:	4b71      	ldr	r3, [pc, #452]	; (8001f68 <HAL_DMA_Init+0x424>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4b71      	ldr	r3, [pc, #452]	; (8001f6c <HAL_DMA_Init+0x428>)
 8001da6:	4013      	ands	r3, r2
 8001da8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001dac:	d328      	bcc.n	8001e00 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	2b28      	cmp	r3, #40	; 0x28
 8001db4:	d903      	bls.n	8001dbe <HAL_DMA_Init+0x27a>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	2b2e      	cmp	r3, #46	; 0x2e
 8001dbc:	d917      	bls.n	8001dee <HAL_DMA_Init+0x2aa>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	2b3e      	cmp	r3, #62	; 0x3e
 8001dc4:	d903      	bls.n	8001dce <HAL_DMA_Init+0x28a>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2b42      	cmp	r3, #66	; 0x42
 8001dcc:	d90f      	bls.n	8001dee <HAL_DMA_Init+0x2aa>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	2b46      	cmp	r3, #70	; 0x46
 8001dd4:	d903      	bls.n	8001dde <HAL_DMA_Init+0x29a>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	2b48      	cmp	r3, #72	; 0x48
 8001ddc:	d907      	bls.n	8001dee <HAL_DMA_Init+0x2aa>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	2b4e      	cmp	r3, #78	; 0x4e
 8001de4:	d905      	bls.n	8001df2 <HAL_DMA_Init+0x2ae>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	2b52      	cmp	r3, #82	; 0x52
 8001dec:	d801      	bhi.n	8001df2 <HAL_DMA_Init+0x2ae>
 8001dee:	2301      	movs	r3, #1
 8001df0:	e000      	b.n	8001df4 <HAL_DMA_Init+0x2b0>
 8001df2:	2300      	movs	r3, #0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d003      	beq.n	8001e00 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001dfe:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	695b      	ldr	r3, [r3, #20]
 8001e0e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	f023 0307 	bic.w	r3, r3, #7
 8001e16:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e26:	2b04      	cmp	r3, #4
 8001e28:	d117      	bne.n	8001e5a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e2e:	697a      	ldr	r2, [r7, #20]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d00e      	beq.n	8001e5a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f002 fb3d 	bl	80044bc <DMA_CheckFifoParam>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d008      	beq.n	8001e5a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2240      	movs	r2, #64	; 0x40
 8001e4c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e197      	b.n	800218a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f002 fa78 	bl	8004358 <DMA_CalcBaseAndBitshift>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e70:	f003 031f 	and.w	r3, r3, #31
 8001e74:	223f      	movs	r2, #63	; 0x3f
 8001e76:	409a      	lsls	r2, r3
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	e0cd      	b.n	800201a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a3b      	ldr	r2, [pc, #236]	; (8001f70 <HAL_DMA_Init+0x42c>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d022      	beq.n	8001ece <HAL_DMA_Init+0x38a>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a39      	ldr	r2, [pc, #228]	; (8001f74 <HAL_DMA_Init+0x430>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d01d      	beq.n	8001ece <HAL_DMA_Init+0x38a>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a38      	ldr	r2, [pc, #224]	; (8001f78 <HAL_DMA_Init+0x434>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d018      	beq.n	8001ece <HAL_DMA_Init+0x38a>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a36      	ldr	r2, [pc, #216]	; (8001f7c <HAL_DMA_Init+0x438>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d013      	beq.n	8001ece <HAL_DMA_Init+0x38a>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a35      	ldr	r2, [pc, #212]	; (8001f80 <HAL_DMA_Init+0x43c>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d00e      	beq.n	8001ece <HAL_DMA_Init+0x38a>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a33      	ldr	r2, [pc, #204]	; (8001f84 <HAL_DMA_Init+0x440>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d009      	beq.n	8001ece <HAL_DMA_Init+0x38a>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a32      	ldr	r2, [pc, #200]	; (8001f88 <HAL_DMA_Init+0x444>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d004      	beq.n	8001ece <HAL_DMA_Init+0x38a>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a30      	ldr	r2, [pc, #192]	; (8001f8c <HAL_DMA_Init+0x448>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d101      	bne.n	8001ed2 <HAL_DMA_Init+0x38e>
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e000      	b.n	8001ed4 <HAL_DMA_Init+0x390>
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f000 8097 	beq.w	8002008 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a24      	ldr	r2, [pc, #144]	; (8001f70 <HAL_DMA_Init+0x42c>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d021      	beq.n	8001f28 <HAL_DMA_Init+0x3e4>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a22      	ldr	r2, [pc, #136]	; (8001f74 <HAL_DMA_Init+0x430>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d01c      	beq.n	8001f28 <HAL_DMA_Init+0x3e4>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a21      	ldr	r2, [pc, #132]	; (8001f78 <HAL_DMA_Init+0x434>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d017      	beq.n	8001f28 <HAL_DMA_Init+0x3e4>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a1f      	ldr	r2, [pc, #124]	; (8001f7c <HAL_DMA_Init+0x438>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d012      	beq.n	8001f28 <HAL_DMA_Init+0x3e4>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a1e      	ldr	r2, [pc, #120]	; (8001f80 <HAL_DMA_Init+0x43c>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d00d      	beq.n	8001f28 <HAL_DMA_Init+0x3e4>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a1c      	ldr	r2, [pc, #112]	; (8001f84 <HAL_DMA_Init+0x440>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d008      	beq.n	8001f28 <HAL_DMA_Init+0x3e4>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a1b      	ldr	r2, [pc, #108]	; (8001f88 <HAL_DMA_Init+0x444>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d003      	beq.n	8001f28 <HAL_DMA_Init+0x3e4>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a19      	ldr	r2, [pc, #100]	; (8001f8c <HAL_DMA_Init+0x448>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2202      	movs	r2, #2
 8001f36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <HAL_DMA_Init+0x44c>)
 8001f46:	4013      	ands	r3, r2
 8001f48:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	2b40      	cmp	r3, #64	; 0x40
 8001f50:	d020      	beq.n	8001f94 <HAL_DMA_Init+0x450>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	2b80      	cmp	r3, #128	; 0x80
 8001f58:	d102      	bne.n	8001f60 <HAL_DMA_Init+0x41c>
 8001f5a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f5e:	e01a      	b.n	8001f96 <HAL_DMA_Init+0x452>
 8001f60:	2300      	movs	r3, #0
 8001f62:	e018      	b.n	8001f96 <HAL_DMA_Init+0x452>
 8001f64:	fe10803f 	.word	0xfe10803f
 8001f68:	5c001000 	.word	0x5c001000
 8001f6c:	ffff0000 	.word	0xffff0000
 8001f70:	58025408 	.word	0x58025408
 8001f74:	5802541c 	.word	0x5802541c
 8001f78:	58025430 	.word	0x58025430
 8001f7c:	58025444 	.word	0x58025444
 8001f80:	58025458 	.word	0x58025458
 8001f84:	5802546c 	.word	0x5802546c
 8001f88:	58025480 	.word	0x58025480
 8001f8c:	58025494 	.word	0x58025494
 8001f90:	fffe000f 	.word	0xfffe000f
 8001f94:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	68d2      	ldr	r2, [r2, #12]
 8001f9a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001f9c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001fa4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	695b      	ldr	r3, [r3, #20]
 8001faa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001fac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001fb4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001fbc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a1b      	ldr	r3, [r3, #32]
 8001fc2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001fc4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	697a      	ldr	r2, [r7, #20]
 8001fd2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	4b6e      	ldr	r3, [pc, #440]	; (8002194 <HAL_DMA_Init+0x650>)
 8001fdc:	4413      	add	r3, r2
 8001fde:	4a6e      	ldr	r2, [pc, #440]	; (8002198 <HAL_DMA_Init+0x654>)
 8001fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe4:	091b      	lsrs	r3, r3, #4
 8001fe6:	009a      	lsls	r2, r3, #2
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f002 f9b3 	bl	8004358 <DMA_CalcBaseAndBitshift>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ffa:	f003 031f 	and.w	r3, r3, #31
 8001ffe:	2201      	movs	r2, #1
 8002000:	409a      	lsls	r2, r3
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	e008      	b.n	800201a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2240      	movs	r2, #64	; 0x40
 800200c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2203      	movs	r2, #3
 8002012:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e0b7      	b.n	800218a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a5f      	ldr	r2, [pc, #380]	; (800219c <HAL_DMA_Init+0x658>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d072      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a5d      	ldr	r2, [pc, #372]	; (80021a0 <HAL_DMA_Init+0x65c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d06d      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a5c      	ldr	r2, [pc, #368]	; (80021a4 <HAL_DMA_Init+0x660>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d068      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a5a      	ldr	r2, [pc, #360]	; (80021a8 <HAL_DMA_Init+0x664>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d063      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a59      	ldr	r2, [pc, #356]	; (80021ac <HAL_DMA_Init+0x668>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d05e      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a57      	ldr	r2, [pc, #348]	; (80021b0 <HAL_DMA_Init+0x66c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d059      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a56      	ldr	r2, [pc, #344]	; (80021b4 <HAL_DMA_Init+0x670>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d054      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a54      	ldr	r2, [pc, #336]	; (80021b8 <HAL_DMA_Init+0x674>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d04f      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a53      	ldr	r2, [pc, #332]	; (80021bc <HAL_DMA_Init+0x678>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d04a      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a51      	ldr	r2, [pc, #324]	; (80021c0 <HAL_DMA_Init+0x67c>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d045      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a50      	ldr	r2, [pc, #320]	; (80021c4 <HAL_DMA_Init+0x680>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d040      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a4e      	ldr	r2, [pc, #312]	; (80021c8 <HAL_DMA_Init+0x684>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d03b      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a4d      	ldr	r2, [pc, #308]	; (80021cc <HAL_DMA_Init+0x688>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d036      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a4b      	ldr	r2, [pc, #300]	; (80021d0 <HAL_DMA_Init+0x68c>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d031      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a4a      	ldr	r2, [pc, #296]	; (80021d4 <HAL_DMA_Init+0x690>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d02c      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a48      	ldr	r2, [pc, #288]	; (80021d8 <HAL_DMA_Init+0x694>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d027      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a47      	ldr	r2, [pc, #284]	; (80021dc <HAL_DMA_Init+0x698>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d022      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a45      	ldr	r2, [pc, #276]	; (80021e0 <HAL_DMA_Init+0x69c>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d01d      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a44      	ldr	r2, [pc, #272]	; (80021e4 <HAL_DMA_Init+0x6a0>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d018      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a42      	ldr	r2, [pc, #264]	; (80021e8 <HAL_DMA_Init+0x6a4>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d013      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a41      	ldr	r2, [pc, #260]	; (80021ec <HAL_DMA_Init+0x6a8>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d00e      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a3f      	ldr	r2, [pc, #252]	; (80021f0 <HAL_DMA_Init+0x6ac>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d009      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a3e      	ldr	r2, [pc, #248]	; (80021f4 <HAL_DMA_Init+0x6b0>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d004      	beq.n	800210a <HAL_DMA_Init+0x5c6>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a3c      	ldr	r2, [pc, #240]	; (80021f8 <HAL_DMA_Init+0x6b4>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d101      	bne.n	800210e <HAL_DMA_Init+0x5ca>
 800210a:	2301      	movs	r3, #1
 800210c:	e000      	b.n	8002110 <HAL_DMA_Init+0x5cc>
 800210e:	2300      	movs	r3, #0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d032      	beq.n	800217a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f002 fa4d 	bl	80045b4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	2b80      	cmp	r3, #128	; 0x80
 8002120:	d102      	bne.n	8002128 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002130:	b2d2      	uxtb	r2, r2
 8002132:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800213c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d010      	beq.n	8002168 <HAL_DMA_Init+0x624>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	2b08      	cmp	r3, #8
 800214c:	d80c      	bhi.n	8002168 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f002 faca 	bl	80046e8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002164:	605a      	str	r2, [r3, #4]
 8002166:	e008      	b.n	800217a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2201      	movs	r2, #1
 8002184:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3718      	adds	r7, #24
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	a7fdabf8 	.word	0xa7fdabf8
 8002198:	cccccccd 	.word	0xcccccccd
 800219c:	40020010 	.word	0x40020010
 80021a0:	40020028 	.word	0x40020028
 80021a4:	40020040 	.word	0x40020040
 80021a8:	40020058 	.word	0x40020058
 80021ac:	40020070 	.word	0x40020070
 80021b0:	40020088 	.word	0x40020088
 80021b4:	400200a0 	.word	0x400200a0
 80021b8:	400200b8 	.word	0x400200b8
 80021bc:	40020410 	.word	0x40020410
 80021c0:	40020428 	.word	0x40020428
 80021c4:	40020440 	.word	0x40020440
 80021c8:	40020458 	.word	0x40020458
 80021cc:	40020470 	.word	0x40020470
 80021d0:	40020488 	.word	0x40020488
 80021d4:	400204a0 	.word	0x400204a0
 80021d8:	400204b8 	.word	0x400204b8
 80021dc:	58025408 	.word	0x58025408
 80021e0:	5802541c 	.word	0x5802541c
 80021e4:	58025430 	.word	0x58025430
 80021e8:	58025444 	.word	0x58025444
 80021ec:	58025458 	.word	0x58025458
 80021f0:	5802546c 	.word	0x5802546c
 80021f4:	58025480 	.word	0x58025480
 80021f8:	58025494 	.word	0x58025494

080021fc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
 8002208:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800220a:	2300      	movs	r3, #0
 800220c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d101      	bne.n	8002218 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e226      	b.n	8002666 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800221e:	2b01      	cmp	r3, #1
 8002220:	d101      	bne.n	8002226 <HAL_DMA_Start_IT+0x2a>
 8002222:	2302      	movs	r3, #2
 8002224:	e21f      	b.n	8002666 <HAL_DMA_Start_IT+0x46a>
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2201      	movs	r2, #1
 800222a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b01      	cmp	r3, #1
 8002238:	f040 820a 	bne.w	8002650 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2202      	movs	r2, #2
 8002240:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2200      	movs	r2, #0
 8002248:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a68      	ldr	r2, [pc, #416]	; (80023f0 <HAL_DMA_Start_IT+0x1f4>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d04a      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a66      	ldr	r2, [pc, #408]	; (80023f4 <HAL_DMA_Start_IT+0x1f8>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d045      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a65      	ldr	r2, [pc, #404]	; (80023f8 <HAL_DMA_Start_IT+0x1fc>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d040      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a63      	ldr	r2, [pc, #396]	; (80023fc <HAL_DMA_Start_IT+0x200>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d03b      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a62      	ldr	r2, [pc, #392]	; (8002400 <HAL_DMA_Start_IT+0x204>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d036      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a60      	ldr	r2, [pc, #384]	; (8002404 <HAL_DMA_Start_IT+0x208>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d031      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a5f      	ldr	r2, [pc, #380]	; (8002408 <HAL_DMA_Start_IT+0x20c>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d02c      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a5d      	ldr	r2, [pc, #372]	; (800240c <HAL_DMA_Start_IT+0x210>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d027      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a5c      	ldr	r2, [pc, #368]	; (8002410 <HAL_DMA_Start_IT+0x214>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d022      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a5a      	ldr	r2, [pc, #360]	; (8002414 <HAL_DMA_Start_IT+0x218>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d01d      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a59      	ldr	r2, [pc, #356]	; (8002418 <HAL_DMA_Start_IT+0x21c>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d018      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a57      	ldr	r2, [pc, #348]	; (800241c <HAL_DMA_Start_IT+0x220>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d013      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a56      	ldr	r2, [pc, #344]	; (8002420 <HAL_DMA_Start_IT+0x224>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d00e      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a54      	ldr	r2, [pc, #336]	; (8002424 <HAL_DMA_Start_IT+0x228>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d009      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a53      	ldr	r2, [pc, #332]	; (8002428 <HAL_DMA_Start_IT+0x22c>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d004      	beq.n	80022ea <HAL_DMA_Start_IT+0xee>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a51      	ldr	r2, [pc, #324]	; (800242c <HAL_DMA_Start_IT+0x230>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d108      	bne.n	80022fc <HAL_DMA_Start_IT+0x100>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 0201 	bic.w	r2, r2, #1
 80022f8:	601a      	str	r2, [r3, #0]
 80022fa:	e007      	b.n	800230c <HAL_DMA_Start_IT+0x110>
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0201 	bic.w	r2, r2, #1
 800230a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	68b9      	ldr	r1, [r7, #8]
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f001 fe74 	bl	8004000 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a34      	ldr	r2, [pc, #208]	; (80023f0 <HAL_DMA_Start_IT+0x1f4>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d04a      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a33      	ldr	r2, [pc, #204]	; (80023f4 <HAL_DMA_Start_IT+0x1f8>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d045      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a31      	ldr	r2, [pc, #196]	; (80023f8 <HAL_DMA_Start_IT+0x1fc>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d040      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a30      	ldr	r2, [pc, #192]	; (80023fc <HAL_DMA_Start_IT+0x200>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d03b      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a2e      	ldr	r2, [pc, #184]	; (8002400 <HAL_DMA_Start_IT+0x204>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d036      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a2d      	ldr	r2, [pc, #180]	; (8002404 <HAL_DMA_Start_IT+0x208>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d031      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a2b      	ldr	r2, [pc, #172]	; (8002408 <HAL_DMA_Start_IT+0x20c>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d02c      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a2a      	ldr	r2, [pc, #168]	; (800240c <HAL_DMA_Start_IT+0x210>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d027      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a28      	ldr	r2, [pc, #160]	; (8002410 <HAL_DMA_Start_IT+0x214>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d022      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a27      	ldr	r2, [pc, #156]	; (8002414 <HAL_DMA_Start_IT+0x218>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d01d      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a25      	ldr	r2, [pc, #148]	; (8002418 <HAL_DMA_Start_IT+0x21c>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d018      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a24      	ldr	r2, [pc, #144]	; (800241c <HAL_DMA_Start_IT+0x220>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d013      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a22      	ldr	r2, [pc, #136]	; (8002420 <HAL_DMA_Start_IT+0x224>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d00e      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a21      	ldr	r2, [pc, #132]	; (8002424 <HAL_DMA_Start_IT+0x228>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d009      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a1f      	ldr	r2, [pc, #124]	; (8002428 <HAL_DMA_Start_IT+0x22c>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d004      	beq.n	80023b8 <HAL_DMA_Start_IT+0x1bc>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a1e      	ldr	r2, [pc, #120]	; (800242c <HAL_DMA_Start_IT+0x230>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d101      	bne.n	80023bc <HAL_DMA_Start_IT+0x1c0>
 80023b8:	2301      	movs	r3, #1
 80023ba:	e000      	b.n	80023be <HAL_DMA_Start_IT+0x1c2>
 80023bc:	2300      	movs	r3, #0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d036      	beq.n	8002430 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f023 021e 	bic.w	r2, r3, #30
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f042 0216 	orr.w	r2, r2, #22
 80023d4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d03e      	beq.n	800245c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f042 0208 	orr.w	r2, r2, #8
 80023ec:	601a      	str	r2, [r3, #0]
 80023ee:	e035      	b.n	800245c <HAL_DMA_Start_IT+0x260>
 80023f0:	40020010 	.word	0x40020010
 80023f4:	40020028 	.word	0x40020028
 80023f8:	40020040 	.word	0x40020040
 80023fc:	40020058 	.word	0x40020058
 8002400:	40020070 	.word	0x40020070
 8002404:	40020088 	.word	0x40020088
 8002408:	400200a0 	.word	0x400200a0
 800240c:	400200b8 	.word	0x400200b8
 8002410:	40020410 	.word	0x40020410
 8002414:	40020428 	.word	0x40020428
 8002418:	40020440 	.word	0x40020440
 800241c:	40020458 	.word	0x40020458
 8002420:	40020470 	.word	0x40020470
 8002424:	40020488 	.word	0x40020488
 8002428:	400204a0 	.word	0x400204a0
 800242c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f023 020e 	bic.w	r2, r3, #14
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f042 020a 	orr.w	r2, r2, #10
 8002442:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	2b00      	cmp	r3, #0
 800244a:	d007      	beq.n	800245c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f042 0204 	orr.w	r2, r2, #4
 800245a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a83      	ldr	r2, [pc, #524]	; (8002670 <HAL_DMA_Start_IT+0x474>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d072      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a82      	ldr	r2, [pc, #520]	; (8002674 <HAL_DMA_Start_IT+0x478>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d06d      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a80      	ldr	r2, [pc, #512]	; (8002678 <HAL_DMA_Start_IT+0x47c>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d068      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a7f      	ldr	r2, [pc, #508]	; (800267c <HAL_DMA_Start_IT+0x480>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d063      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a7d      	ldr	r2, [pc, #500]	; (8002680 <HAL_DMA_Start_IT+0x484>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d05e      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a7c      	ldr	r2, [pc, #496]	; (8002684 <HAL_DMA_Start_IT+0x488>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d059      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a7a      	ldr	r2, [pc, #488]	; (8002688 <HAL_DMA_Start_IT+0x48c>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d054      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a79      	ldr	r2, [pc, #484]	; (800268c <HAL_DMA_Start_IT+0x490>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d04f      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a77      	ldr	r2, [pc, #476]	; (8002690 <HAL_DMA_Start_IT+0x494>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d04a      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a76      	ldr	r2, [pc, #472]	; (8002694 <HAL_DMA_Start_IT+0x498>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d045      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a74      	ldr	r2, [pc, #464]	; (8002698 <HAL_DMA_Start_IT+0x49c>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d040      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a73      	ldr	r2, [pc, #460]	; (800269c <HAL_DMA_Start_IT+0x4a0>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d03b      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a71      	ldr	r2, [pc, #452]	; (80026a0 <HAL_DMA_Start_IT+0x4a4>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d036      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a70      	ldr	r2, [pc, #448]	; (80026a4 <HAL_DMA_Start_IT+0x4a8>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d031      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a6e      	ldr	r2, [pc, #440]	; (80026a8 <HAL_DMA_Start_IT+0x4ac>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d02c      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a6d      	ldr	r2, [pc, #436]	; (80026ac <HAL_DMA_Start_IT+0x4b0>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d027      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a6b      	ldr	r2, [pc, #428]	; (80026b0 <HAL_DMA_Start_IT+0x4b4>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d022      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a6a      	ldr	r2, [pc, #424]	; (80026b4 <HAL_DMA_Start_IT+0x4b8>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d01d      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a68      	ldr	r2, [pc, #416]	; (80026b8 <HAL_DMA_Start_IT+0x4bc>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d018      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a67      	ldr	r2, [pc, #412]	; (80026bc <HAL_DMA_Start_IT+0x4c0>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d013      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a65      	ldr	r2, [pc, #404]	; (80026c0 <HAL_DMA_Start_IT+0x4c4>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d00e      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a64      	ldr	r2, [pc, #400]	; (80026c4 <HAL_DMA_Start_IT+0x4c8>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d009      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a62      	ldr	r2, [pc, #392]	; (80026c8 <HAL_DMA_Start_IT+0x4cc>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d004      	beq.n	800254c <HAL_DMA_Start_IT+0x350>
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a61      	ldr	r2, [pc, #388]	; (80026cc <HAL_DMA_Start_IT+0x4d0>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d101      	bne.n	8002550 <HAL_DMA_Start_IT+0x354>
 800254c:	2301      	movs	r3, #1
 800254e:	e000      	b.n	8002552 <HAL_DMA_Start_IT+0x356>
 8002550:	2300      	movs	r3, #0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d01a      	beq.n	800258c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800256e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002572:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002578:	2b00      	cmp	r3, #0
 800257a:	d007      	beq.n	800258c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002586:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800258a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a37      	ldr	r2, [pc, #220]	; (8002670 <HAL_DMA_Start_IT+0x474>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d04a      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a36      	ldr	r2, [pc, #216]	; (8002674 <HAL_DMA_Start_IT+0x478>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d045      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a34      	ldr	r2, [pc, #208]	; (8002678 <HAL_DMA_Start_IT+0x47c>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d040      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a33      	ldr	r2, [pc, #204]	; (800267c <HAL_DMA_Start_IT+0x480>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d03b      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a31      	ldr	r2, [pc, #196]	; (8002680 <HAL_DMA_Start_IT+0x484>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d036      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a30      	ldr	r2, [pc, #192]	; (8002684 <HAL_DMA_Start_IT+0x488>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d031      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a2e      	ldr	r2, [pc, #184]	; (8002688 <HAL_DMA_Start_IT+0x48c>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d02c      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a2d      	ldr	r2, [pc, #180]	; (800268c <HAL_DMA_Start_IT+0x490>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d027      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a2b      	ldr	r2, [pc, #172]	; (8002690 <HAL_DMA_Start_IT+0x494>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d022      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a2a      	ldr	r2, [pc, #168]	; (8002694 <HAL_DMA_Start_IT+0x498>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d01d      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a28      	ldr	r2, [pc, #160]	; (8002698 <HAL_DMA_Start_IT+0x49c>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d018      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a27      	ldr	r2, [pc, #156]	; (800269c <HAL_DMA_Start_IT+0x4a0>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d013      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a25      	ldr	r2, [pc, #148]	; (80026a0 <HAL_DMA_Start_IT+0x4a4>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d00e      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a24      	ldr	r2, [pc, #144]	; (80026a4 <HAL_DMA_Start_IT+0x4a8>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d009      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a22      	ldr	r2, [pc, #136]	; (80026a8 <HAL_DMA_Start_IT+0x4ac>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d004      	beq.n	800262c <HAL_DMA_Start_IT+0x430>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a21      	ldr	r2, [pc, #132]	; (80026ac <HAL_DMA_Start_IT+0x4b0>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d108      	bne.n	800263e <HAL_DMA_Start_IT+0x442>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f042 0201 	orr.w	r2, r2, #1
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	e012      	b.n	8002664 <HAL_DMA_Start_IT+0x468>
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f042 0201 	orr.w	r2, r2, #1
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	e009      	b.n	8002664 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800265e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002664:	7dfb      	ldrb	r3, [r7, #23]
}
 8002666:	4618      	mov	r0, r3
 8002668:	3718      	adds	r7, #24
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40020010 	.word	0x40020010
 8002674:	40020028 	.word	0x40020028
 8002678:	40020040 	.word	0x40020040
 800267c:	40020058 	.word	0x40020058
 8002680:	40020070 	.word	0x40020070
 8002684:	40020088 	.word	0x40020088
 8002688:	400200a0 	.word	0x400200a0
 800268c:	400200b8 	.word	0x400200b8
 8002690:	40020410 	.word	0x40020410
 8002694:	40020428 	.word	0x40020428
 8002698:	40020440 	.word	0x40020440
 800269c:	40020458 	.word	0x40020458
 80026a0:	40020470 	.word	0x40020470
 80026a4:	40020488 	.word	0x40020488
 80026a8:	400204a0 	.word	0x400204a0
 80026ac:	400204b8 	.word	0x400204b8
 80026b0:	58025408 	.word	0x58025408
 80026b4:	5802541c 	.word	0x5802541c
 80026b8:	58025430 	.word	0x58025430
 80026bc:	58025444 	.word	0x58025444
 80026c0:	58025458 	.word	0x58025458
 80026c4:	5802546c 	.word	0x5802546c
 80026c8:	58025480 	.word	0x58025480
 80026cc:	58025494 	.word	0x58025494

080026d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80026d8:	f7fe fffe 	bl	80016d8 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e2dc      	b.n	8002ca2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d008      	beq.n	8002706 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2280      	movs	r2, #128	; 0x80
 80026f8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e2cd      	b.n	8002ca2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a76      	ldr	r2, [pc, #472]	; (80028e4 <HAL_DMA_Abort+0x214>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d04a      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a74      	ldr	r2, [pc, #464]	; (80028e8 <HAL_DMA_Abort+0x218>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d045      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a73      	ldr	r2, [pc, #460]	; (80028ec <HAL_DMA_Abort+0x21c>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d040      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a71      	ldr	r2, [pc, #452]	; (80028f0 <HAL_DMA_Abort+0x220>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d03b      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a70      	ldr	r2, [pc, #448]	; (80028f4 <HAL_DMA_Abort+0x224>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d036      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a6e      	ldr	r2, [pc, #440]	; (80028f8 <HAL_DMA_Abort+0x228>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d031      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a6d      	ldr	r2, [pc, #436]	; (80028fc <HAL_DMA_Abort+0x22c>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d02c      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a6b      	ldr	r2, [pc, #428]	; (8002900 <HAL_DMA_Abort+0x230>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d027      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a6a      	ldr	r2, [pc, #424]	; (8002904 <HAL_DMA_Abort+0x234>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d022      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a68      	ldr	r2, [pc, #416]	; (8002908 <HAL_DMA_Abort+0x238>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d01d      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a67      	ldr	r2, [pc, #412]	; (800290c <HAL_DMA_Abort+0x23c>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d018      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a65      	ldr	r2, [pc, #404]	; (8002910 <HAL_DMA_Abort+0x240>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d013      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a64      	ldr	r2, [pc, #400]	; (8002914 <HAL_DMA_Abort+0x244>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d00e      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a62      	ldr	r2, [pc, #392]	; (8002918 <HAL_DMA_Abort+0x248>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d009      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a61      	ldr	r2, [pc, #388]	; (800291c <HAL_DMA_Abort+0x24c>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d004      	beq.n	80027a6 <HAL_DMA_Abort+0xd6>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a5f      	ldr	r2, [pc, #380]	; (8002920 <HAL_DMA_Abort+0x250>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d101      	bne.n	80027aa <HAL_DMA_Abort+0xda>
 80027a6:	2301      	movs	r3, #1
 80027a8:	e000      	b.n	80027ac <HAL_DMA_Abort+0xdc>
 80027aa:	2300      	movs	r3, #0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d013      	beq.n	80027d8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 021e 	bic.w	r2, r2, #30
 80027be:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	695a      	ldr	r2, [r3, #20]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027ce:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	617b      	str	r3, [r7, #20]
 80027d6:	e00a      	b.n	80027ee <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f022 020e 	bic.w	r2, r2, #14
 80027e6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a3c      	ldr	r2, [pc, #240]	; (80028e4 <HAL_DMA_Abort+0x214>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d072      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a3a      	ldr	r2, [pc, #232]	; (80028e8 <HAL_DMA_Abort+0x218>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d06d      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a39      	ldr	r2, [pc, #228]	; (80028ec <HAL_DMA_Abort+0x21c>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d068      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a37      	ldr	r2, [pc, #220]	; (80028f0 <HAL_DMA_Abort+0x220>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d063      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a36      	ldr	r2, [pc, #216]	; (80028f4 <HAL_DMA_Abort+0x224>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d05e      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a34      	ldr	r2, [pc, #208]	; (80028f8 <HAL_DMA_Abort+0x228>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d059      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a33      	ldr	r2, [pc, #204]	; (80028fc <HAL_DMA_Abort+0x22c>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d054      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a31      	ldr	r2, [pc, #196]	; (8002900 <HAL_DMA_Abort+0x230>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d04f      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a30      	ldr	r2, [pc, #192]	; (8002904 <HAL_DMA_Abort+0x234>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d04a      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a2e      	ldr	r2, [pc, #184]	; (8002908 <HAL_DMA_Abort+0x238>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d045      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a2d      	ldr	r2, [pc, #180]	; (800290c <HAL_DMA_Abort+0x23c>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d040      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a2b      	ldr	r2, [pc, #172]	; (8002910 <HAL_DMA_Abort+0x240>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d03b      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a2a      	ldr	r2, [pc, #168]	; (8002914 <HAL_DMA_Abort+0x244>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d036      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a28      	ldr	r2, [pc, #160]	; (8002918 <HAL_DMA_Abort+0x248>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d031      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a27      	ldr	r2, [pc, #156]	; (800291c <HAL_DMA_Abort+0x24c>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d02c      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a25      	ldr	r2, [pc, #148]	; (8002920 <HAL_DMA_Abort+0x250>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d027      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a24      	ldr	r2, [pc, #144]	; (8002924 <HAL_DMA_Abort+0x254>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d022      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a22      	ldr	r2, [pc, #136]	; (8002928 <HAL_DMA_Abort+0x258>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d01d      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a21      	ldr	r2, [pc, #132]	; (800292c <HAL_DMA_Abort+0x25c>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d018      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a1f      	ldr	r2, [pc, #124]	; (8002930 <HAL_DMA_Abort+0x260>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d013      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a1e      	ldr	r2, [pc, #120]	; (8002934 <HAL_DMA_Abort+0x264>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d00e      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a1c      	ldr	r2, [pc, #112]	; (8002938 <HAL_DMA_Abort+0x268>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d009      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a1b      	ldr	r2, [pc, #108]	; (800293c <HAL_DMA_Abort+0x26c>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d004      	beq.n	80028de <HAL_DMA_Abort+0x20e>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a19      	ldr	r2, [pc, #100]	; (8002940 <HAL_DMA_Abort+0x270>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d132      	bne.n	8002944 <HAL_DMA_Abort+0x274>
 80028de:	2301      	movs	r3, #1
 80028e0:	e031      	b.n	8002946 <HAL_DMA_Abort+0x276>
 80028e2:	bf00      	nop
 80028e4:	40020010 	.word	0x40020010
 80028e8:	40020028 	.word	0x40020028
 80028ec:	40020040 	.word	0x40020040
 80028f0:	40020058 	.word	0x40020058
 80028f4:	40020070 	.word	0x40020070
 80028f8:	40020088 	.word	0x40020088
 80028fc:	400200a0 	.word	0x400200a0
 8002900:	400200b8 	.word	0x400200b8
 8002904:	40020410 	.word	0x40020410
 8002908:	40020428 	.word	0x40020428
 800290c:	40020440 	.word	0x40020440
 8002910:	40020458 	.word	0x40020458
 8002914:	40020470 	.word	0x40020470
 8002918:	40020488 	.word	0x40020488
 800291c:	400204a0 	.word	0x400204a0
 8002920:	400204b8 	.word	0x400204b8
 8002924:	58025408 	.word	0x58025408
 8002928:	5802541c 	.word	0x5802541c
 800292c:	58025430 	.word	0x58025430
 8002930:	58025444 	.word	0x58025444
 8002934:	58025458 	.word	0x58025458
 8002938:	5802546c 	.word	0x5802546c
 800293c:	58025480 	.word	0x58025480
 8002940:	58025494 	.word	0x58025494
 8002944:	2300      	movs	r3, #0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d007      	beq.n	800295a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002954:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002958:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a6d      	ldr	r2, [pc, #436]	; (8002b14 <HAL_DMA_Abort+0x444>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d04a      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a6b      	ldr	r2, [pc, #428]	; (8002b18 <HAL_DMA_Abort+0x448>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d045      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a6a      	ldr	r2, [pc, #424]	; (8002b1c <HAL_DMA_Abort+0x44c>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d040      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a68      	ldr	r2, [pc, #416]	; (8002b20 <HAL_DMA_Abort+0x450>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d03b      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a67      	ldr	r2, [pc, #412]	; (8002b24 <HAL_DMA_Abort+0x454>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d036      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a65      	ldr	r2, [pc, #404]	; (8002b28 <HAL_DMA_Abort+0x458>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d031      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a64      	ldr	r2, [pc, #400]	; (8002b2c <HAL_DMA_Abort+0x45c>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d02c      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a62      	ldr	r2, [pc, #392]	; (8002b30 <HAL_DMA_Abort+0x460>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d027      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a61      	ldr	r2, [pc, #388]	; (8002b34 <HAL_DMA_Abort+0x464>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d022      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a5f      	ldr	r2, [pc, #380]	; (8002b38 <HAL_DMA_Abort+0x468>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d01d      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a5e      	ldr	r2, [pc, #376]	; (8002b3c <HAL_DMA_Abort+0x46c>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d018      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a5c      	ldr	r2, [pc, #368]	; (8002b40 <HAL_DMA_Abort+0x470>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d013      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a5b      	ldr	r2, [pc, #364]	; (8002b44 <HAL_DMA_Abort+0x474>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d00e      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a59      	ldr	r2, [pc, #356]	; (8002b48 <HAL_DMA_Abort+0x478>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d009      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a58      	ldr	r2, [pc, #352]	; (8002b4c <HAL_DMA_Abort+0x47c>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d004      	beq.n	80029fa <HAL_DMA_Abort+0x32a>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a56      	ldr	r2, [pc, #344]	; (8002b50 <HAL_DMA_Abort+0x480>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d108      	bne.n	8002a0c <HAL_DMA_Abort+0x33c>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f022 0201 	bic.w	r2, r2, #1
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	e007      	b.n	8002a1c <HAL_DMA_Abort+0x34c>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 0201 	bic.w	r2, r2, #1
 8002a1a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002a1c:	e013      	b.n	8002a46 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a1e:	f7fe fe5b 	bl	80016d8 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b05      	cmp	r3, #5
 8002a2a:	d90c      	bls.n	8002a46 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2220      	movs	r2, #32
 8002a30:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2203      	movs	r2, #3
 8002a3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e12d      	b.n	8002ca2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1e5      	bne.n	8002a1e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a2f      	ldr	r2, [pc, #188]	; (8002b14 <HAL_DMA_Abort+0x444>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d04a      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a2d      	ldr	r2, [pc, #180]	; (8002b18 <HAL_DMA_Abort+0x448>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d045      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a2c      	ldr	r2, [pc, #176]	; (8002b1c <HAL_DMA_Abort+0x44c>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d040      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a2a      	ldr	r2, [pc, #168]	; (8002b20 <HAL_DMA_Abort+0x450>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d03b      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a29      	ldr	r2, [pc, #164]	; (8002b24 <HAL_DMA_Abort+0x454>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d036      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a27      	ldr	r2, [pc, #156]	; (8002b28 <HAL_DMA_Abort+0x458>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d031      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a26      	ldr	r2, [pc, #152]	; (8002b2c <HAL_DMA_Abort+0x45c>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d02c      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a24      	ldr	r2, [pc, #144]	; (8002b30 <HAL_DMA_Abort+0x460>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d027      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a23      	ldr	r2, [pc, #140]	; (8002b34 <HAL_DMA_Abort+0x464>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d022      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a21      	ldr	r2, [pc, #132]	; (8002b38 <HAL_DMA_Abort+0x468>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d01d      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a20      	ldr	r2, [pc, #128]	; (8002b3c <HAL_DMA_Abort+0x46c>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d018      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a1e      	ldr	r2, [pc, #120]	; (8002b40 <HAL_DMA_Abort+0x470>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d013      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a1d      	ldr	r2, [pc, #116]	; (8002b44 <HAL_DMA_Abort+0x474>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d00e      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a1b      	ldr	r2, [pc, #108]	; (8002b48 <HAL_DMA_Abort+0x478>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d009      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a1a      	ldr	r2, [pc, #104]	; (8002b4c <HAL_DMA_Abort+0x47c>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d004      	beq.n	8002af2 <HAL_DMA_Abort+0x422>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a18      	ldr	r2, [pc, #96]	; (8002b50 <HAL_DMA_Abort+0x480>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d101      	bne.n	8002af6 <HAL_DMA_Abort+0x426>
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <HAL_DMA_Abort+0x428>
 8002af6:	2300      	movs	r3, #0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d02b      	beq.n	8002b54 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b00:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b06:	f003 031f 	and.w	r3, r3, #31
 8002b0a:	223f      	movs	r2, #63	; 0x3f
 8002b0c:	409a      	lsls	r2, r3
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	609a      	str	r2, [r3, #8]
 8002b12:	e02a      	b.n	8002b6a <HAL_DMA_Abort+0x49a>
 8002b14:	40020010 	.word	0x40020010
 8002b18:	40020028 	.word	0x40020028
 8002b1c:	40020040 	.word	0x40020040
 8002b20:	40020058 	.word	0x40020058
 8002b24:	40020070 	.word	0x40020070
 8002b28:	40020088 	.word	0x40020088
 8002b2c:	400200a0 	.word	0x400200a0
 8002b30:	400200b8 	.word	0x400200b8
 8002b34:	40020410 	.word	0x40020410
 8002b38:	40020428 	.word	0x40020428
 8002b3c:	40020440 	.word	0x40020440
 8002b40:	40020458 	.word	0x40020458
 8002b44:	40020470 	.word	0x40020470
 8002b48:	40020488 	.word	0x40020488
 8002b4c:	400204a0 	.word	0x400204a0
 8002b50:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b58:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b5e:	f003 031f 	and.w	r3, r3, #31
 8002b62:	2201      	movs	r2, #1
 8002b64:	409a      	lsls	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a4f      	ldr	r2, [pc, #316]	; (8002cac <HAL_DMA_Abort+0x5dc>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d072      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a4d      	ldr	r2, [pc, #308]	; (8002cb0 <HAL_DMA_Abort+0x5e0>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d06d      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a4c      	ldr	r2, [pc, #304]	; (8002cb4 <HAL_DMA_Abort+0x5e4>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d068      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a4a      	ldr	r2, [pc, #296]	; (8002cb8 <HAL_DMA_Abort+0x5e8>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d063      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a49      	ldr	r2, [pc, #292]	; (8002cbc <HAL_DMA_Abort+0x5ec>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d05e      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a47      	ldr	r2, [pc, #284]	; (8002cc0 <HAL_DMA_Abort+0x5f0>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d059      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a46      	ldr	r2, [pc, #280]	; (8002cc4 <HAL_DMA_Abort+0x5f4>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d054      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a44      	ldr	r2, [pc, #272]	; (8002cc8 <HAL_DMA_Abort+0x5f8>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d04f      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a43      	ldr	r2, [pc, #268]	; (8002ccc <HAL_DMA_Abort+0x5fc>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d04a      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a41      	ldr	r2, [pc, #260]	; (8002cd0 <HAL_DMA_Abort+0x600>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d045      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a40      	ldr	r2, [pc, #256]	; (8002cd4 <HAL_DMA_Abort+0x604>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d040      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a3e      	ldr	r2, [pc, #248]	; (8002cd8 <HAL_DMA_Abort+0x608>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d03b      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a3d      	ldr	r2, [pc, #244]	; (8002cdc <HAL_DMA_Abort+0x60c>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d036      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a3b      	ldr	r2, [pc, #236]	; (8002ce0 <HAL_DMA_Abort+0x610>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d031      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a3a      	ldr	r2, [pc, #232]	; (8002ce4 <HAL_DMA_Abort+0x614>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d02c      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a38      	ldr	r2, [pc, #224]	; (8002ce8 <HAL_DMA_Abort+0x618>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d027      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a37      	ldr	r2, [pc, #220]	; (8002cec <HAL_DMA_Abort+0x61c>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d022      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a35      	ldr	r2, [pc, #212]	; (8002cf0 <HAL_DMA_Abort+0x620>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d01d      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a34      	ldr	r2, [pc, #208]	; (8002cf4 <HAL_DMA_Abort+0x624>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d018      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a32      	ldr	r2, [pc, #200]	; (8002cf8 <HAL_DMA_Abort+0x628>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d013      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a31      	ldr	r2, [pc, #196]	; (8002cfc <HAL_DMA_Abort+0x62c>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d00e      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a2f      	ldr	r2, [pc, #188]	; (8002d00 <HAL_DMA_Abort+0x630>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d009      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a2e      	ldr	r2, [pc, #184]	; (8002d04 <HAL_DMA_Abort+0x634>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d004      	beq.n	8002c5a <HAL_DMA_Abort+0x58a>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a2c      	ldr	r2, [pc, #176]	; (8002d08 <HAL_DMA_Abort+0x638>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d101      	bne.n	8002c5e <HAL_DMA_Abort+0x58e>
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e000      	b.n	8002c60 <HAL_DMA_Abort+0x590>
 8002c5e:	2300      	movs	r3, #0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d015      	beq.n	8002c90 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002c6c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d00c      	beq.n	8002c90 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c84:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002c8e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3718      	adds	r7, #24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	40020010 	.word	0x40020010
 8002cb0:	40020028 	.word	0x40020028
 8002cb4:	40020040 	.word	0x40020040
 8002cb8:	40020058 	.word	0x40020058
 8002cbc:	40020070 	.word	0x40020070
 8002cc0:	40020088 	.word	0x40020088
 8002cc4:	400200a0 	.word	0x400200a0
 8002cc8:	400200b8 	.word	0x400200b8
 8002ccc:	40020410 	.word	0x40020410
 8002cd0:	40020428 	.word	0x40020428
 8002cd4:	40020440 	.word	0x40020440
 8002cd8:	40020458 	.word	0x40020458
 8002cdc:	40020470 	.word	0x40020470
 8002ce0:	40020488 	.word	0x40020488
 8002ce4:	400204a0 	.word	0x400204a0
 8002ce8:	400204b8 	.word	0x400204b8
 8002cec:	58025408 	.word	0x58025408
 8002cf0:	5802541c 	.word	0x5802541c
 8002cf4:	58025430 	.word	0x58025430
 8002cf8:	58025444 	.word	0x58025444
 8002cfc:	58025458 	.word	0x58025458
 8002d00:	5802546c 	.word	0x5802546c
 8002d04:	58025480 	.word	0x58025480
 8002d08:	58025494 	.word	0x58025494

08002d0c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e205      	b.n	800312a <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d004      	beq.n	8002d34 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2280      	movs	r2, #128	; 0x80
 8002d2e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e1fa      	b.n	800312a <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a8c      	ldr	r2, [pc, #560]	; (8002f6c <HAL_DMA_Abort_IT+0x260>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d04a      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a8b      	ldr	r2, [pc, #556]	; (8002f70 <HAL_DMA_Abort_IT+0x264>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d045      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a89      	ldr	r2, [pc, #548]	; (8002f74 <HAL_DMA_Abort_IT+0x268>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d040      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a88      	ldr	r2, [pc, #544]	; (8002f78 <HAL_DMA_Abort_IT+0x26c>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d03b      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a86      	ldr	r2, [pc, #536]	; (8002f7c <HAL_DMA_Abort_IT+0x270>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d036      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a85      	ldr	r2, [pc, #532]	; (8002f80 <HAL_DMA_Abort_IT+0x274>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d031      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a83      	ldr	r2, [pc, #524]	; (8002f84 <HAL_DMA_Abort_IT+0x278>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d02c      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a82      	ldr	r2, [pc, #520]	; (8002f88 <HAL_DMA_Abort_IT+0x27c>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d027      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a80      	ldr	r2, [pc, #512]	; (8002f8c <HAL_DMA_Abort_IT+0x280>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d022      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a7f      	ldr	r2, [pc, #508]	; (8002f90 <HAL_DMA_Abort_IT+0x284>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d01d      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a7d      	ldr	r2, [pc, #500]	; (8002f94 <HAL_DMA_Abort_IT+0x288>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d018      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a7c      	ldr	r2, [pc, #496]	; (8002f98 <HAL_DMA_Abort_IT+0x28c>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d013      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a7a      	ldr	r2, [pc, #488]	; (8002f9c <HAL_DMA_Abort_IT+0x290>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d00e      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a79      	ldr	r2, [pc, #484]	; (8002fa0 <HAL_DMA_Abort_IT+0x294>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d009      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a77      	ldr	r2, [pc, #476]	; (8002fa4 <HAL_DMA_Abort_IT+0x298>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d004      	beq.n	8002dd4 <HAL_DMA_Abort_IT+0xc8>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a76      	ldr	r2, [pc, #472]	; (8002fa8 <HAL_DMA_Abort_IT+0x29c>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d101      	bne.n	8002dd8 <HAL_DMA_Abort_IT+0xcc>
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e000      	b.n	8002dda <HAL_DMA_Abort_IT+0xce>
 8002dd8:	2300      	movs	r3, #0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d065      	beq.n	8002eaa <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2204      	movs	r2, #4
 8002de2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a60      	ldr	r2, [pc, #384]	; (8002f6c <HAL_DMA_Abort_IT+0x260>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d04a      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a5e      	ldr	r2, [pc, #376]	; (8002f70 <HAL_DMA_Abort_IT+0x264>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d045      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a5d      	ldr	r2, [pc, #372]	; (8002f74 <HAL_DMA_Abort_IT+0x268>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d040      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a5b      	ldr	r2, [pc, #364]	; (8002f78 <HAL_DMA_Abort_IT+0x26c>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d03b      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a5a      	ldr	r2, [pc, #360]	; (8002f7c <HAL_DMA_Abort_IT+0x270>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d036      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a58      	ldr	r2, [pc, #352]	; (8002f80 <HAL_DMA_Abort_IT+0x274>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d031      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a57      	ldr	r2, [pc, #348]	; (8002f84 <HAL_DMA_Abort_IT+0x278>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d02c      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a55      	ldr	r2, [pc, #340]	; (8002f88 <HAL_DMA_Abort_IT+0x27c>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d027      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a54      	ldr	r2, [pc, #336]	; (8002f8c <HAL_DMA_Abort_IT+0x280>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d022      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a52      	ldr	r2, [pc, #328]	; (8002f90 <HAL_DMA_Abort_IT+0x284>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d01d      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a51      	ldr	r2, [pc, #324]	; (8002f94 <HAL_DMA_Abort_IT+0x288>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d018      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a4f      	ldr	r2, [pc, #316]	; (8002f98 <HAL_DMA_Abort_IT+0x28c>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d013      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a4e      	ldr	r2, [pc, #312]	; (8002f9c <HAL_DMA_Abort_IT+0x290>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d00e      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a4c      	ldr	r2, [pc, #304]	; (8002fa0 <HAL_DMA_Abort_IT+0x294>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d009      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a4b      	ldr	r2, [pc, #300]	; (8002fa4 <HAL_DMA_Abort_IT+0x298>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d004      	beq.n	8002e86 <HAL_DMA_Abort_IT+0x17a>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a49      	ldr	r2, [pc, #292]	; (8002fa8 <HAL_DMA_Abort_IT+0x29c>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d108      	bne.n	8002e98 <HAL_DMA_Abort_IT+0x18c>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0201 	bic.w	r2, r2, #1
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	e147      	b.n	8003128 <HAL_DMA_Abort_IT+0x41c>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0201 	bic.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	e13e      	b.n	8003128 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f022 020e 	bic.w	r2, r2, #14
 8002eb8:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a2b      	ldr	r2, [pc, #172]	; (8002f6c <HAL_DMA_Abort_IT+0x260>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d04a      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a29      	ldr	r2, [pc, #164]	; (8002f70 <HAL_DMA_Abort_IT+0x264>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d045      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a28      	ldr	r2, [pc, #160]	; (8002f74 <HAL_DMA_Abort_IT+0x268>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d040      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a26      	ldr	r2, [pc, #152]	; (8002f78 <HAL_DMA_Abort_IT+0x26c>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d03b      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a25      	ldr	r2, [pc, #148]	; (8002f7c <HAL_DMA_Abort_IT+0x270>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d036      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a23      	ldr	r2, [pc, #140]	; (8002f80 <HAL_DMA_Abort_IT+0x274>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d031      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a22      	ldr	r2, [pc, #136]	; (8002f84 <HAL_DMA_Abort_IT+0x278>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d02c      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a20      	ldr	r2, [pc, #128]	; (8002f88 <HAL_DMA_Abort_IT+0x27c>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d027      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a1f      	ldr	r2, [pc, #124]	; (8002f8c <HAL_DMA_Abort_IT+0x280>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d022      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a1d      	ldr	r2, [pc, #116]	; (8002f90 <HAL_DMA_Abort_IT+0x284>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d01d      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a1c      	ldr	r2, [pc, #112]	; (8002f94 <HAL_DMA_Abort_IT+0x288>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d018      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a1a      	ldr	r2, [pc, #104]	; (8002f98 <HAL_DMA_Abort_IT+0x28c>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d013      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a19      	ldr	r2, [pc, #100]	; (8002f9c <HAL_DMA_Abort_IT+0x290>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d00e      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a17      	ldr	r2, [pc, #92]	; (8002fa0 <HAL_DMA_Abort_IT+0x294>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d009      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a16      	ldr	r2, [pc, #88]	; (8002fa4 <HAL_DMA_Abort_IT+0x298>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d004      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x24e>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a14      	ldr	r2, [pc, #80]	; (8002fa8 <HAL_DMA_Abort_IT+0x29c>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d128      	bne.n	8002fac <HAL_DMA_Abort_IT+0x2a0>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f022 0201 	bic.w	r2, r2, #1
 8002f68:	601a      	str	r2, [r3, #0]
 8002f6a:	e027      	b.n	8002fbc <HAL_DMA_Abort_IT+0x2b0>
 8002f6c:	40020010 	.word	0x40020010
 8002f70:	40020028 	.word	0x40020028
 8002f74:	40020040 	.word	0x40020040
 8002f78:	40020058 	.word	0x40020058
 8002f7c:	40020070 	.word	0x40020070
 8002f80:	40020088 	.word	0x40020088
 8002f84:	400200a0 	.word	0x400200a0
 8002f88:	400200b8 	.word	0x400200b8
 8002f8c:	40020410 	.word	0x40020410
 8002f90:	40020428 	.word	0x40020428
 8002f94:	40020440 	.word	0x40020440
 8002f98:	40020458 	.word	0x40020458
 8002f9c:	40020470 	.word	0x40020470
 8002fa0:	40020488 	.word	0x40020488
 8002fa4:	400204a0 	.word	0x400204a0
 8002fa8:	400204b8 	.word	0x400204b8
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 0201 	bic.w	r2, r2, #1
 8002fba:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a5c      	ldr	r2, [pc, #368]	; (8003134 <HAL_DMA_Abort_IT+0x428>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d072      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a5b      	ldr	r2, [pc, #364]	; (8003138 <HAL_DMA_Abort_IT+0x42c>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d06d      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a59      	ldr	r2, [pc, #356]	; (800313c <HAL_DMA_Abort_IT+0x430>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d068      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a58      	ldr	r2, [pc, #352]	; (8003140 <HAL_DMA_Abort_IT+0x434>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d063      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a56      	ldr	r2, [pc, #344]	; (8003144 <HAL_DMA_Abort_IT+0x438>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d05e      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a55      	ldr	r2, [pc, #340]	; (8003148 <HAL_DMA_Abort_IT+0x43c>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d059      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a53      	ldr	r2, [pc, #332]	; (800314c <HAL_DMA_Abort_IT+0x440>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d054      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a52      	ldr	r2, [pc, #328]	; (8003150 <HAL_DMA_Abort_IT+0x444>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d04f      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a50      	ldr	r2, [pc, #320]	; (8003154 <HAL_DMA_Abort_IT+0x448>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d04a      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a4f      	ldr	r2, [pc, #316]	; (8003158 <HAL_DMA_Abort_IT+0x44c>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d045      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a4d      	ldr	r2, [pc, #308]	; (800315c <HAL_DMA_Abort_IT+0x450>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d040      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a4c      	ldr	r2, [pc, #304]	; (8003160 <HAL_DMA_Abort_IT+0x454>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d03b      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a4a      	ldr	r2, [pc, #296]	; (8003164 <HAL_DMA_Abort_IT+0x458>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d036      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a49      	ldr	r2, [pc, #292]	; (8003168 <HAL_DMA_Abort_IT+0x45c>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d031      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a47      	ldr	r2, [pc, #284]	; (800316c <HAL_DMA_Abort_IT+0x460>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d02c      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a46      	ldr	r2, [pc, #280]	; (8003170 <HAL_DMA_Abort_IT+0x464>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d027      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a44      	ldr	r2, [pc, #272]	; (8003174 <HAL_DMA_Abort_IT+0x468>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d022      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a43      	ldr	r2, [pc, #268]	; (8003178 <HAL_DMA_Abort_IT+0x46c>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d01d      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a41      	ldr	r2, [pc, #260]	; (800317c <HAL_DMA_Abort_IT+0x470>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d018      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a40      	ldr	r2, [pc, #256]	; (8003180 <HAL_DMA_Abort_IT+0x474>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d013      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a3e      	ldr	r2, [pc, #248]	; (8003184 <HAL_DMA_Abort_IT+0x478>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d00e      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a3d      	ldr	r2, [pc, #244]	; (8003188 <HAL_DMA_Abort_IT+0x47c>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d009      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a3b      	ldr	r2, [pc, #236]	; (800318c <HAL_DMA_Abort_IT+0x480>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d004      	beq.n	80030ac <HAL_DMA_Abort_IT+0x3a0>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a3a      	ldr	r2, [pc, #232]	; (8003190 <HAL_DMA_Abort_IT+0x484>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d101      	bne.n	80030b0 <HAL_DMA_Abort_IT+0x3a4>
 80030ac:	2301      	movs	r3, #1
 80030ae:	e000      	b.n	80030b2 <HAL_DMA_Abort_IT+0x3a6>
 80030b0:	2300      	movs	r3, #0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d028      	beq.n	8003108 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030c4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ca:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030d0:	f003 031f 	and.w	r3, r3, #31
 80030d4:	2201      	movs	r2, #1
 80030d6:	409a      	lsls	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80030e4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00c      	beq.n	8003108 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030fc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003106:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	40020010 	.word	0x40020010
 8003138:	40020028 	.word	0x40020028
 800313c:	40020040 	.word	0x40020040
 8003140:	40020058 	.word	0x40020058
 8003144:	40020070 	.word	0x40020070
 8003148:	40020088 	.word	0x40020088
 800314c:	400200a0 	.word	0x400200a0
 8003150:	400200b8 	.word	0x400200b8
 8003154:	40020410 	.word	0x40020410
 8003158:	40020428 	.word	0x40020428
 800315c:	40020440 	.word	0x40020440
 8003160:	40020458 	.word	0x40020458
 8003164:	40020470 	.word	0x40020470
 8003168:	40020488 	.word	0x40020488
 800316c:	400204a0 	.word	0x400204a0
 8003170:	400204b8 	.word	0x400204b8
 8003174:	58025408 	.word	0x58025408
 8003178:	5802541c 	.word	0x5802541c
 800317c:	58025430 	.word	0x58025430
 8003180:	58025444 	.word	0x58025444
 8003184:	58025458 	.word	0x58025458
 8003188:	5802546c 	.word	0x5802546c
 800318c:	58025480 	.word	0x58025480
 8003190:	58025494 	.word	0x58025494

08003194 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b08a      	sub	sp, #40	; 0x28
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800319c:	2300      	movs	r3, #0
 800319e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80031a0:	4b67      	ldr	r3, [pc, #412]	; (8003340 <HAL_DMA_IRQHandler+0x1ac>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a67      	ldr	r2, [pc, #412]	; (8003344 <HAL_DMA_IRQHandler+0x1b0>)
 80031a6:	fba2 2303 	umull	r2, r3, r2, r3
 80031aa:	0a9b      	lsrs	r3, r3, #10
 80031ac:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031b2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031b8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80031ba:	6a3b      	ldr	r3, [r7, #32]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a5f      	ldr	r2, [pc, #380]	; (8003348 <HAL_DMA_IRQHandler+0x1b4>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d04a      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a5d      	ldr	r2, [pc, #372]	; (800334c <HAL_DMA_IRQHandler+0x1b8>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d045      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a5c      	ldr	r2, [pc, #368]	; (8003350 <HAL_DMA_IRQHandler+0x1bc>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d040      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a5a      	ldr	r2, [pc, #360]	; (8003354 <HAL_DMA_IRQHandler+0x1c0>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d03b      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a59      	ldr	r2, [pc, #356]	; (8003358 <HAL_DMA_IRQHandler+0x1c4>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d036      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a57      	ldr	r2, [pc, #348]	; (800335c <HAL_DMA_IRQHandler+0x1c8>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d031      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a56      	ldr	r2, [pc, #344]	; (8003360 <HAL_DMA_IRQHandler+0x1cc>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d02c      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a54      	ldr	r2, [pc, #336]	; (8003364 <HAL_DMA_IRQHandler+0x1d0>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d027      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a53      	ldr	r2, [pc, #332]	; (8003368 <HAL_DMA_IRQHandler+0x1d4>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d022      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a51      	ldr	r2, [pc, #324]	; (800336c <HAL_DMA_IRQHandler+0x1d8>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d01d      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a50      	ldr	r2, [pc, #320]	; (8003370 <HAL_DMA_IRQHandler+0x1dc>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d018      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a4e      	ldr	r2, [pc, #312]	; (8003374 <HAL_DMA_IRQHandler+0x1e0>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d013      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a4d      	ldr	r2, [pc, #308]	; (8003378 <HAL_DMA_IRQHandler+0x1e4>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d00e      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a4b      	ldr	r2, [pc, #300]	; (800337c <HAL_DMA_IRQHandler+0x1e8>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d009      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a4a      	ldr	r2, [pc, #296]	; (8003380 <HAL_DMA_IRQHandler+0x1ec>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d004      	beq.n	8003266 <HAL_DMA_IRQHandler+0xd2>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a48      	ldr	r2, [pc, #288]	; (8003384 <HAL_DMA_IRQHandler+0x1f0>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d101      	bne.n	800326a <HAL_DMA_IRQHandler+0xd6>
 8003266:	2301      	movs	r3, #1
 8003268:	e000      	b.n	800326c <HAL_DMA_IRQHandler+0xd8>
 800326a:	2300      	movs	r3, #0
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 842b 	beq.w	8003ac8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003276:	f003 031f 	and.w	r3, r3, #31
 800327a:	2208      	movs	r2, #8
 800327c:	409a      	lsls	r2, r3
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	4013      	ands	r3, r2
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 80a2 	beq.w	80033cc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a2e      	ldr	r2, [pc, #184]	; (8003348 <HAL_DMA_IRQHandler+0x1b4>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d04a      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a2d      	ldr	r2, [pc, #180]	; (800334c <HAL_DMA_IRQHandler+0x1b8>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d045      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a2b      	ldr	r2, [pc, #172]	; (8003350 <HAL_DMA_IRQHandler+0x1bc>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d040      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a2a      	ldr	r2, [pc, #168]	; (8003354 <HAL_DMA_IRQHandler+0x1c0>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d03b      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a28      	ldr	r2, [pc, #160]	; (8003358 <HAL_DMA_IRQHandler+0x1c4>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d036      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a27      	ldr	r2, [pc, #156]	; (800335c <HAL_DMA_IRQHandler+0x1c8>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d031      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a25      	ldr	r2, [pc, #148]	; (8003360 <HAL_DMA_IRQHandler+0x1cc>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d02c      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a24      	ldr	r2, [pc, #144]	; (8003364 <HAL_DMA_IRQHandler+0x1d0>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d027      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a22      	ldr	r2, [pc, #136]	; (8003368 <HAL_DMA_IRQHandler+0x1d4>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d022      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a21      	ldr	r2, [pc, #132]	; (800336c <HAL_DMA_IRQHandler+0x1d8>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d01d      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a1f      	ldr	r2, [pc, #124]	; (8003370 <HAL_DMA_IRQHandler+0x1dc>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d018      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a1e      	ldr	r2, [pc, #120]	; (8003374 <HAL_DMA_IRQHandler+0x1e0>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d013      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a1c      	ldr	r2, [pc, #112]	; (8003378 <HAL_DMA_IRQHandler+0x1e4>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d00e      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a1b      	ldr	r2, [pc, #108]	; (800337c <HAL_DMA_IRQHandler+0x1e8>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d009      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a19      	ldr	r2, [pc, #100]	; (8003380 <HAL_DMA_IRQHandler+0x1ec>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d004      	beq.n	8003328 <HAL_DMA_IRQHandler+0x194>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a18      	ldr	r2, [pc, #96]	; (8003384 <HAL_DMA_IRQHandler+0x1f0>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d12f      	bne.n	8003388 <HAL_DMA_IRQHandler+0x1f4>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0304 	and.w	r3, r3, #4
 8003332:	2b00      	cmp	r3, #0
 8003334:	bf14      	ite	ne
 8003336:	2301      	movne	r3, #1
 8003338:	2300      	moveq	r3, #0
 800333a:	b2db      	uxtb	r3, r3
 800333c:	e02e      	b.n	800339c <HAL_DMA_IRQHandler+0x208>
 800333e:	bf00      	nop
 8003340:	24000400 	.word	0x24000400
 8003344:	1b4e81b5 	.word	0x1b4e81b5
 8003348:	40020010 	.word	0x40020010
 800334c:	40020028 	.word	0x40020028
 8003350:	40020040 	.word	0x40020040
 8003354:	40020058 	.word	0x40020058
 8003358:	40020070 	.word	0x40020070
 800335c:	40020088 	.word	0x40020088
 8003360:	400200a0 	.word	0x400200a0
 8003364:	400200b8 	.word	0x400200b8
 8003368:	40020410 	.word	0x40020410
 800336c:	40020428 	.word	0x40020428
 8003370:	40020440 	.word	0x40020440
 8003374:	40020458 	.word	0x40020458
 8003378:	40020470 	.word	0x40020470
 800337c:	40020488 	.word	0x40020488
 8003380:	400204a0 	.word	0x400204a0
 8003384:	400204b8 	.word	0x400204b8
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0308 	and.w	r3, r3, #8
 8003392:	2b00      	cmp	r3, #0
 8003394:	bf14      	ite	ne
 8003396:	2301      	movne	r3, #1
 8003398:	2300      	moveq	r3, #0
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b00      	cmp	r3, #0
 800339e:	d015      	beq.n	80033cc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 0204 	bic.w	r2, r2, #4
 80033ae:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033b4:	f003 031f 	and.w	r3, r3, #31
 80033b8:	2208      	movs	r2, #8
 80033ba:	409a      	lsls	r2, r3
 80033bc:	6a3b      	ldr	r3, [r7, #32]
 80033be:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c4:	f043 0201 	orr.w	r2, r3, #1
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d0:	f003 031f 	and.w	r3, r3, #31
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	fa22 f303 	lsr.w	r3, r2, r3
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d06e      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a69      	ldr	r2, [pc, #420]	; (800358c <HAL_DMA_IRQHandler+0x3f8>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d04a      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a67      	ldr	r2, [pc, #412]	; (8003590 <HAL_DMA_IRQHandler+0x3fc>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d045      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a66      	ldr	r2, [pc, #408]	; (8003594 <HAL_DMA_IRQHandler+0x400>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d040      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a64      	ldr	r2, [pc, #400]	; (8003598 <HAL_DMA_IRQHandler+0x404>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d03b      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a63      	ldr	r2, [pc, #396]	; (800359c <HAL_DMA_IRQHandler+0x408>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d036      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a61      	ldr	r2, [pc, #388]	; (80035a0 <HAL_DMA_IRQHandler+0x40c>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d031      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a60      	ldr	r2, [pc, #384]	; (80035a4 <HAL_DMA_IRQHandler+0x410>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d02c      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a5e      	ldr	r2, [pc, #376]	; (80035a8 <HAL_DMA_IRQHandler+0x414>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d027      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a5d      	ldr	r2, [pc, #372]	; (80035ac <HAL_DMA_IRQHandler+0x418>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d022      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a5b      	ldr	r2, [pc, #364]	; (80035b0 <HAL_DMA_IRQHandler+0x41c>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d01d      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a5a      	ldr	r2, [pc, #360]	; (80035b4 <HAL_DMA_IRQHandler+0x420>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d018      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a58      	ldr	r2, [pc, #352]	; (80035b8 <HAL_DMA_IRQHandler+0x424>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d013      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a57      	ldr	r2, [pc, #348]	; (80035bc <HAL_DMA_IRQHandler+0x428>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d00e      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a55      	ldr	r2, [pc, #340]	; (80035c0 <HAL_DMA_IRQHandler+0x42c>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d009      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a54      	ldr	r2, [pc, #336]	; (80035c4 <HAL_DMA_IRQHandler+0x430>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d004      	beq.n	8003482 <HAL_DMA_IRQHandler+0x2ee>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a52      	ldr	r2, [pc, #328]	; (80035c8 <HAL_DMA_IRQHandler+0x434>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d10a      	bne.n	8003498 <HAL_DMA_IRQHandler+0x304>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800348c:	2b00      	cmp	r3, #0
 800348e:	bf14      	ite	ne
 8003490:	2301      	movne	r3, #1
 8003492:	2300      	moveq	r3, #0
 8003494:	b2db      	uxtb	r3, r3
 8003496:	e003      	b.n	80034a0 <HAL_DMA_IRQHandler+0x30c>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2300      	movs	r3, #0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00d      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a8:	f003 031f 	and.w	r3, r3, #31
 80034ac:	2201      	movs	r2, #1
 80034ae:	409a      	lsls	r2, r3
 80034b0:	6a3b      	ldr	r3, [r7, #32]
 80034b2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b8:	f043 0202 	orr.w	r2, r3, #2
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034c4:	f003 031f 	and.w	r3, r3, #31
 80034c8:	2204      	movs	r2, #4
 80034ca:	409a      	lsls	r2, r3
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	4013      	ands	r3, r2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f000 808f 	beq.w	80035f4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a2c      	ldr	r2, [pc, #176]	; (800358c <HAL_DMA_IRQHandler+0x3f8>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d04a      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a2a      	ldr	r2, [pc, #168]	; (8003590 <HAL_DMA_IRQHandler+0x3fc>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d045      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a29      	ldr	r2, [pc, #164]	; (8003594 <HAL_DMA_IRQHandler+0x400>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d040      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a27      	ldr	r2, [pc, #156]	; (8003598 <HAL_DMA_IRQHandler+0x404>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d03b      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a26      	ldr	r2, [pc, #152]	; (800359c <HAL_DMA_IRQHandler+0x408>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d036      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a24      	ldr	r2, [pc, #144]	; (80035a0 <HAL_DMA_IRQHandler+0x40c>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d031      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a23      	ldr	r2, [pc, #140]	; (80035a4 <HAL_DMA_IRQHandler+0x410>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d02c      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a21      	ldr	r2, [pc, #132]	; (80035a8 <HAL_DMA_IRQHandler+0x414>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d027      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a20      	ldr	r2, [pc, #128]	; (80035ac <HAL_DMA_IRQHandler+0x418>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d022      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a1e      	ldr	r2, [pc, #120]	; (80035b0 <HAL_DMA_IRQHandler+0x41c>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d01d      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a1d      	ldr	r2, [pc, #116]	; (80035b4 <HAL_DMA_IRQHandler+0x420>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d018      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a1b      	ldr	r2, [pc, #108]	; (80035b8 <HAL_DMA_IRQHandler+0x424>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d013      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a1a      	ldr	r2, [pc, #104]	; (80035bc <HAL_DMA_IRQHandler+0x428>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d00e      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a18      	ldr	r2, [pc, #96]	; (80035c0 <HAL_DMA_IRQHandler+0x42c>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d009      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a17      	ldr	r2, [pc, #92]	; (80035c4 <HAL_DMA_IRQHandler+0x430>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d004      	beq.n	8003576 <HAL_DMA_IRQHandler+0x3e2>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a15      	ldr	r2, [pc, #84]	; (80035c8 <HAL_DMA_IRQHandler+0x434>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d12a      	bne.n	80035cc <HAL_DMA_IRQHandler+0x438>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	bf14      	ite	ne
 8003584:	2301      	movne	r3, #1
 8003586:	2300      	moveq	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	e023      	b.n	80035d4 <HAL_DMA_IRQHandler+0x440>
 800358c:	40020010 	.word	0x40020010
 8003590:	40020028 	.word	0x40020028
 8003594:	40020040 	.word	0x40020040
 8003598:	40020058 	.word	0x40020058
 800359c:	40020070 	.word	0x40020070
 80035a0:	40020088 	.word	0x40020088
 80035a4:	400200a0 	.word	0x400200a0
 80035a8:	400200b8 	.word	0x400200b8
 80035ac:	40020410 	.word	0x40020410
 80035b0:	40020428 	.word	0x40020428
 80035b4:	40020440 	.word	0x40020440
 80035b8:	40020458 	.word	0x40020458
 80035bc:	40020470 	.word	0x40020470
 80035c0:	40020488 	.word	0x40020488
 80035c4:	400204a0 	.word	0x400204a0
 80035c8:	400204b8 	.word	0x400204b8
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2300      	movs	r3, #0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00d      	beq.n	80035f4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035dc:	f003 031f 	and.w	r3, r3, #31
 80035e0:	2204      	movs	r2, #4
 80035e2:	409a      	lsls	r2, r3
 80035e4:	6a3b      	ldr	r3, [r7, #32]
 80035e6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ec:	f043 0204 	orr.w	r2, r3, #4
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035f8:	f003 031f 	and.w	r3, r3, #31
 80035fc:	2210      	movs	r2, #16
 80035fe:	409a      	lsls	r2, r3
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	4013      	ands	r3, r2
 8003604:	2b00      	cmp	r3, #0
 8003606:	f000 80a6 	beq.w	8003756 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a85      	ldr	r2, [pc, #532]	; (8003824 <HAL_DMA_IRQHandler+0x690>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d04a      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a83      	ldr	r2, [pc, #524]	; (8003828 <HAL_DMA_IRQHandler+0x694>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d045      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a82      	ldr	r2, [pc, #520]	; (800382c <HAL_DMA_IRQHandler+0x698>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d040      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a80      	ldr	r2, [pc, #512]	; (8003830 <HAL_DMA_IRQHandler+0x69c>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d03b      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a7f      	ldr	r2, [pc, #508]	; (8003834 <HAL_DMA_IRQHandler+0x6a0>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d036      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a7d      	ldr	r2, [pc, #500]	; (8003838 <HAL_DMA_IRQHandler+0x6a4>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d031      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a7c      	ldr	r2, [pc, #496]	; (800383c <HAL_DMA_IRQHandler+0x6a8>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d02c      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a7a      	ldr	r2, [pc, #488]	; (8003840 <HAL_DMA_IRQHandler+0x6ac>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d027      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a79      	ldr	r2, [pc, #484]	; (8003844 <HAL_DMA_IRQHandler+0x6b0>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d022      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a77      	ldr	r2, [pc, #476]	; (8003848 <HAL_DMA_IRQHandler+0x6b4>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d01d      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a76      	ldr	r2, [pc, #472]	; (800384c <HAL_DMA_IRQHandler+0x6b8>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d018      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a74      	ldr	r2, [pc, #464]	; (8003850 <HAL_DMA_IRQHandler+0x6bc>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d013      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a73      	ldr	r2, [pc, #460]	; (8003854 <HAL_DMA_IRQHandler+0x6c0>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d00e      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a71      	ldr	r2, [pc, #452]	; (8003858 <HAL_DMA_IRQHandler+0x6c4>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d009      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a70      	ldr	r2, [pc, #448]	; (800385c <HAL_DMA_IRQHandler+0x6c8>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d004      	beq.n	80036aa <HAL_DMA_IRQHandler+0x516>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a6e      	ldr	r2, [pc, #440]	; (8003860 <HAL_DMA_IRQHandler+0x6cc>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d10a      	bne.n	80036c0 <HAL_DMA_IRQHandler+0x52c>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0308 	and.w	r3, r3, #8
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	bf14      	ite	ne
 80036b8:	2301      	movne	r3, #1
 80036ba:	2300      	moveq	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	e009      	b.n	80036d4 <HAL_DMA_IRQHandler+0x540>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0304 	and.w	r3, r3, #4
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	bf14      	ite	ne
 80036ce:	2301      	movne	r3, #1
 80036d0:	2300      	moveq	r3, #0
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d03e      	beq.n	8003756 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036dc:	f003 031f 	and.w	r3, r3, #31
 80036e0:	2210      	movs	r2, #16
 80036e2:	409a      	lsls	r2, r3
 80036e4:	6a3b      	ldr	r3, [r7, #32]
 80036e6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d018      	beq.n	8003728 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d108      	bne.n	8003716 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003708:	2b00      	cmp	r3, #0
 800370a:	d024      	beq.n	8003756 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	4798      	blx	r3
 8003714:	e01f      	b.n	8003756 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800371a:	2b00      	cmp	r3, #0
 800371c:	d01b      	beq.n	8003756 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	4798      	blx	r3
 8003726:	e016      	b.n	8003756 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003732:	2b00      	cmp	r3, #0
 8003734:	d107      	bne.n	8003746 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 0208 	bic.w	r2, r2, #8
 8003744:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800375a:	f003 031f 	and.w	r3, r3, #31
 800375e:	2220      	movs	r2, #32
 8003760:	409a      	lsls	r2, r3
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	4013      	ands	r3, r2
 8003766:	2b00      	cmp	r3, #0
 8003768:	f000 8110 	beq.w	800398c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a2c      	ldr	r2, [pc, #176]	; (8003824 <HAL_DMA_IRQHandler+0x690>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d04a      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a2b      	ldr	r2, [pc, #172]	; (8003828 <HAL_DMA_IRQHandler+0x694>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d045      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a29      	ldr	r2, [pc, #164]	; (800382c <HAL_DMA_IRQHandler+0x698>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d040      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a28      	ldr	r2, [pc, #160]	; (8003830 <HAL_DMA_IRQHandler+0x69c>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d03b      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a26      	ldr	r2, [pc, #152]	; (8003834 <HAL_DMA_IRQHandler+0x6a0>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d036      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a25      	ldr	r2, [pc, #148]	; (8003838 <HAL_DMA_IRQHandler+0x6a4>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d031      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a23      	ldr	r2, [pc, #140]	; (800383c <HAL_DMA_IRQHandler+0x6a8>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d02c      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a22      	ldr	r2, [pc, #136]	; (8003840 <HAL_DMA_IRQHandler+0x6ac>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d027      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a20      	ldr	r2, [pc, #128]	; (8003844 <HAL_DMA_IRQHandler+0x6b0>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d022      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a1f      	ldr	r2, [pc, #124]	; (8003848 <HAL_DMA_IRQHandler+0x6b4>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d01d      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a1d      	ldr	r2, [pc, #116]	; (800384c <HAL_DMA_IRQHandler+0x6b8>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d018      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a1c      	ldr	r2, [pc, #112]	; (8003850 <HAL_DMA_IRQHandler+0x6bc>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d013      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a1a      	ldr	r2, [pc, #104]	; (8003854 <HAL_DMA_IRQHandler+0x6c0>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d00e      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a19      	ldr	r2, [pc, #100]	; (8003858 <HAL_DMA_IRQHandler+0x6c4>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d009      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a17      	ldr	r2, [pc, #92]	; (800385c <HAL_DMA_IRQHandler+0x6c8>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d004      	beq.n	800380c <HAL_DMA_IRQHandler+0x678>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a16      	ldr	r2, [pc, #88]	; (8003860 <HAL_DMA_IRQHandler+0x6cc>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d12b      	bne.n	8003864 <HAL_DMA_IRQHandler+0x6d0>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0310 	and.w	r3, r3, #16
 8003816:	2b00      	cmp	r3, #0
 8003818:	bf14      	ite	ne
 800381a:	2301      	movne	r3, #1
 800381c:	2300      	moveq	r3, #0
 800381e:	b2db      	uxtb	r3, r3
 8003820:	e02a      	b.n	8003878 <HAL_DMA_IRQHandler+0x6e4>
 8003822:	bf00      	nop
 8003824:	40020010 	.word	0x40020010
 8003828:	40020028 	.word	0x40020028
 800382c:	40020040 	.word	0x40020040
 8003830:	40020058 	.word	0x40020058
 8003834:	40020070 	.word	0x40020070
 8003838:	40020088 	.word	0x40020088
 800383c:	400200a0 	.word	0x400200a0
 8003840:	400200b8 	.word	0x400200b8
 8003844:	40020410 	.word	0x40020410
 8003848:	40020428 	.word	0x40020428
 800384c:	40020440 	.word	0x40020440
 8003850:	40020458 	.word	0x40020458
 8003854:	40020470 	.word	0x40020470
 8003858:	40020488 	.word	0x40020488
 800385c:	400204a0 	.word	0x400204a0
 8003860:	400204b8 	.word	0x400204b8
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	bf14      	ite	ne
 8003872:	2301      	movne	r3, #1
 8003874:	2300      	moveq	r3, #0
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 8087 	beq.w	800398c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003882:	f003 031f 	and.w	r3, r3, #31
 8003886:	2220      	movs	r2, #32
 8003888:	409a      	lsls	r2, r3
 800388a:	6a3b      	ldr	r3, [r7, #32]
 800388c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b04      	cmp	r3, #4
 8003898:	d139      	bne.n	800390e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f022 0216 	bic.w	r2, r2, #22
 80038a8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	695a      	ldr	r2, [r3, #20]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038b8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d103      	bne.n	80038ca <HAL_DMA_IRQHandler+0x736>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d007      	beq.n	80038da <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f022 0208 	bic.w	r2, r2, #8
 80038d8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038de:	f003 031f 	and.w	r3, r3, #31
 80038e2:	223f      	movs	r2, #63	; 0x3f
 80038e4:	409a      	lsls	r2, r3
 80038e6:	6a3b      	ldr	r3, [r7, #32]
 80038e8:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038fe:	2b00      	cmp	r3, #0
 8003900:	f000 834a 	beq.w	8003f98 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	4798      	blx	r3
          }
          return;
 800390c:	e344      	b.n	8003f98 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d018      	beq.n	800394e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d108      	bne.n	800393c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392e:	2b00      	cmp	r3, #0
 8003930:	d02c      	beq.n	800398c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	4798      	blx	r3
 800393a:	e027      	b.n	800398c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003940:	2b00      	cmp	r3, #0
 8003942:	d023      	beq.n	800398c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	4798      	blx	r3
 800394c:	e01e      	b.n	800398c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003958:	2b00      	cmp	r3, #0
 800395a:	d10f      	bne.n	800397c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 0210 	bic.w	r2, r2, #16
 800396a:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003980:	2b00      	cmp	r3, #0
 8003982:	d003      	beq.n	800398c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 8306 	beq.w	8003fa2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 8088 	beq.w	8003ab4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2204      	movs	r2, #4
 80039a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a7a      	ldr	r2, [pc, #488]	; (8003b9c <HAL_DMA_IRQHandler+0xa08>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d04a      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a79      	ldr	r2, [pc, #484]	; (8003ba0 <HAL_DMA_IRQHandler+0xa0c>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d045      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a77      	ldr	r2, [pc, #476]	; (8003ba4 <HAL_DMA_IRQHandler+0xa10>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d040      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a76      	ldr	r2, [pc, #472]	; (8003ba8 <HAL_DMA_IRQHandler+0xa14>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d03b      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a74      	ldr	r2, [pc, #464]	; (8003bac <HAL_DMA_IRQHandler+0xa18>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d036      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a73      	ldr	r2, [pc, #460]	; (8003bb0 <HAL_DMA_IRQHandler+0xa1c>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d031      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a71      	ldr	r2, [pc, #452]	; (8003bb4 <HAL_DMA_IRQHandler+0xa20>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d02c      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a70      	ldr	r2, [pc, #448]	; (8003bb8 <HAL_DMA_IRQHandler+0xa24>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d027      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a6e      	ldr	r2, [pc, #440]	; (8003bbc <HAL_DMA_IRQHandler+0xa28>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d022      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a6d      	ldr	r2, [pc, #436]	; (8003bc0 <HAL_DMA_IRQHandler+0xa2c>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d01d      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a6b      	ldr	r2, [pc, #428]	; (8003bc4 <HAL_DMA_IRQHandler+0xa30>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d018      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a6a      	ldr	r2, [pc, #424]	; (8003bc8 <HAL_DMA_IRQHandler+0xa34>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d013      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a68      	ldr	r2, [pc, #416]	; (8003bcc <HAL_DMA_IRQHandler+0xa38>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d00e      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a67      	ldr	r2, [pc, #412]	; (8003bd0 <HAL_DMA_IRQHandler+0xa3c>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d009      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a65      	ldr	r2, [pc, #404]	; (8003bd4 <HAL_DMA_IRQHandler+0xa40>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d004      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x8b8>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a64      	ldr	r2, [pc, #400]	; (8003bd8 <HAL_DMA_IRQHandler+0xa44>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d108      	bne.n	8003a5e <HAL_DMA_IRQHandler+0x8ca>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 0201 	bic.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	e007      	b.n	8003a6e <HAL_DMA_IRQHandler+0x8da>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f022 0201 	bic.w	r2, r2, #1
 8003a6c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	3301      	adds	r3, #1
 8003a72:	60fb      	str	r3, [r7, #12]
 8003a74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d307      	bcc.n	8003a8a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1f2      	bne.n	8003a6e <HAL_DMA_IRQHandler+0x8da>
 8003a88:	e000      	b.n	8003a8c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003a8a:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d004      	beq.n	8003aac <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2203      	movs	r2, #3
 8003aa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003aaa:	e003      	b.n	8003ab4 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 8272 	beq.w	8003fa2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	4798      	blx	r3
 8003ac6:	e26c      	b.n	8003fa2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a43      	ldr	r2, [pc, #268]	; (8003bdc <HAL_DMA_IRQHandler+0xa48>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d022      	beq.n	8003b18 <HAL_DMA_IRQHandler+0x984>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a42      	ldr	r2, [pc, #264]	; (8003be0 <HAL_DMA_IRQHandler+0xa4c>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d01d      	beq.n	8003b18 <HAL_DMA_IRQHandler+0x984>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a40      	ldr	r2, [pc, #256]	; (8003be4 <HAL_DMA_IRQHandler+0xa50>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d018      	beq.n	8003b18 <HAL_DMA_IRQHandler+0x984>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a3f      	ldr	r2, [pc, #252]	; (8003be8 <HAL_DMA_IRQHandler+0xa54>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d013      	beq.n	8003b18 <HAL_DMA_IRQHandler+0x984>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a3d      	ldr	r2, [pc, #244]	; (8003bec <HAL_DMA_IRQHandler+0xa58>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d00e      	beq.n	8003b18 <HAL_DMA_IRQHandler+0x984>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a3c      	ldr	r2, [pc, #240]	; (8003bf0 <HAL_DMA_IRQHandler+0xa5c>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d009      	beq.n	8003b18 <HAL_DMA_IRQHandler+0x984>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a3a      	ldr	r2, [pc, #232]	; (8003bf4 <HAL_DMA_IRQHandler+0xa60>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d004      	beq.n	8003b18 <HAL_DMA_IRQHandler+0x984>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a39      	ldr	r2, [pc, #228]	; (8003bf8 <HAL_DMA_IRQHandler+0xa64>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d101      	bne.n	8003b1c <HAL_DMA_IRQHandler+0x988>
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e000      	b.n	8003b1e <HAL_DMA_IRQHandler+0x98a>
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	f000 823f 	beq.w	8003fa2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b30:	f003 031f 	and.w	r3, r3, #31
 8003b34:	2204      	movs	r2, #4
 8003b36:	409a      	lsls	r2, r3
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f000 80cd 	beq.w	8003cdc <HAL_DMA_IRQHandler+0xb48>
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	f000 80c7 	beq.w	8003cdc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b52:	f003 031f 	and.w	r3, r3, #31
 8003b56:	2204      	movs	r2, #4
 8003b58:	409a      	lsls	r2, r3
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d049      	beq.n	8003bfc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d109      	bne.n	8003b86 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f000 8210 	beq.w	8003f9c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b84:	e20a      	b.n	8003f9c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f000 8206 	beq.w	8003f9c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b98:	e200      	b.n	8003f9c <HAL_DMA_IRQHandler+0xe08>
 8003b9a:	bf00      	nop
 8003b9c:	40020010 	.word	0x40020010
 8003ba0:	40020028 	.word	0x40020028
 8003ba4:	40020040 	.word	0x40020040
 8003ba8:	40020058 	.word	0x40020058
 8003bac:	40020070 	.word	0x40020070
 8003bb0:	40020088 	.word	0x40020088
 8003bb4:	400200a0 	.word	0x400200a0
 8003bb8:	400200b8 	.word	0x400200b8
 8003bbc:	40020410 	.word	0x40020410
 8003bc0:	40020428 	.word	0x40020428
 8003bc4:	40020440 	.word	0x40020440
 8003bc8:	40020458 	.word	0x40020458
 8003bcc:	40020470 	.word	0x40020470
 8003bd0:	40020488 	.word	0x40020488
 8003bd4:	400204a0 	.word	0x400204a0
 8003bd8:	400204b8 	.word	0x400204b8
 8003bdc:	58025408 	.word	0x58025408
 8003be0:	5802541c 	.word	0x5802541c
 8003be4:	58025430 	.word	0x58025430
 8003be8:	58025444 	.word	0x58025444
 8003bec:	58025458 	.word	0x58025458
 8003bf0:	5802546c 	.word	0x5802546c
 8003bf4:	58025480 	.word	0x58025480
 8003bf8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	f003 0320 	and.w	r3, r3, #32
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d160      	bne.n	8003cc8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a8c      	ldr	r2, [pc, #560]	; (8003e3c <HAL_DMA_IRQHandler+0xca8>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d04a      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a8a      	ldr	r2, [pc, #552]	; (8003e40 <HAL_DMA_IRQHandler+0xcac>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d045      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a89      	ldr	r2, [pc, #548]	; (8003e44 <HAL_DMA_IRQHandler+0xcb0>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d040      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a87      	ldr	r2, [pc, #540]	; (8003e48 <HAL_DMA_IRQHandler+0xcb4>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d03b      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a86      	ldr	r2, [pc, #536]	; (8003e4c <HAL_DMA_IRQHandler+0xcb8>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d036      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a84      	ldr	r2, [pc, #528]	; (8003e50 <HAL_DMA_IRQHandler+0xcbc>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d031      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a83      	ldr	r2, [pc, #524]	; (8003e54 <HAL_DMA_IRQHandler+0xcc0>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d02c      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a81      	ldr	r2, [pc, #516]	; (8003e58 <HAL_DMA_IRQHandler+0xcc4>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d027      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a80      	ldr	r2, [pc, #512]	; (8003e5c <HAL_DMA_IRQHandler+0xcc8>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d022      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a7e      	ldr	r2, [pc, #504]	; (8003e60 <HAL_DMA_IRQHandler+0xccc>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d01d      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a7d      	ldr	r2, [pc, #500]	; (8003e64 <HAL_DMA_IRQHandler+0xcd0>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d018      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a7b      	ldr	r2, [pc, #492]	; (8003e68 <HAL_DMA_IRQHandler+0xcd4>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d013      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a7a      	ldr	r2, [pc, #488]	; (8003e6c <HAL_DMA_IRQHandler+0xcd8>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d00e      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a78      	ldr	r2, [pc, #480]	; (8003e70 <HAL_DMA_IRQHandler+0xcdc>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d009      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a77      	ldr	r2, [pc, #476]	; (8003e74 <HAL_DMA_IRQHandler+0xce0>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d004      	beq.n	8003ca6 <HAL_DMA_IRQHandler+0xb12>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a75      	ldr	r2, [pc, #468]	; (8003e78 <HAL_DMA_IRQHandler+0xce4>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d108      	bne.n	8003cb8 <HAL_DMA_IRQHandler+0xb24>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 0208 	bic.w	r2, r2, #8
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	e007      	b.n	8003cc8 <HAL_DMA_IRQHandler+0xb34>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f022 0204 	bic.w	r2, r2, #4
 8003cc6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 8165 	beq.w	8003f9c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003cda:	e15f      	b.n	8003f9c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce0:	f003 031f 	and.w	r3, r3, #31
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	409a      	lsls	r2, r3
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	4013      	ands	r3, r2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 80c5 	beq.w	8003e7c <HAL_DMA_IRQHandler+0xce8>
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	f003 0302 	and.w	r3, r3, #2
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f000 80bf 	beq.w	8003e7c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d02:	f003 031f 	and.w	r3, r3, #31
 8003d06:	2202      	movs	r2, #2
 8003d08:	409a      	lsls	r2, r3
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d018      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d109      	bne.n	8003d36 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f000 813a 	beq.w	8003fa0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d34:	e134      	b.n	8003fa0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	f000 8130 	beq.w	8003fa0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d48:	e12a      	b.n	8003fa0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	f003 0320 	and.w	r3, r3, #32
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d168      	bne.n	8003e26 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a38      	ldr	r2, [pc, #224]	; (8003e3c <HAL_DMA_IRQHandler+0xca8>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d04a      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a37      	ldr	r2, [pc, #220]	; (8003e40 <HAL_DMA_IRQHandler+0xcac>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d045      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a35      	ldr	r2, [pc, #212]	; (8003e44 <HAL_DMA_IRQHandler+0xcb0>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d040      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a34      	ldr	r2, [pc, #208]	; (8003e48 <HAL_DMA_IRQHandler+0xcb4>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d03b      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a32      	ldr	r2, [pc, #200]	; (8003e4c <HAL_DMA_IRQHandler+0xcb8>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d036      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a31      	ldr	r2, [pc, #196]	; (8003e50 <HAL_DMA_IRQHandler+0xcbc>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d031      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a2f      	ldr	r2, [pc, #188]	; (8003e54 <HAL_DMA_IRQHandler+0xcc0>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d02c      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a2e      	ldr	r2, [pc, #184]	; (8003e58 <HAL_DMA_IRQHandler+0xcc4>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d027      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a2c      	ldr	r2, [pc, #176]	; (8003e5c <HAL_DMA_IRQHandler+0xcc8>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d022      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a2b      	ldr	r2, [pc, #172]	; (8003e60 <HAL_DMA_IRQHandler+0xccc>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d01d      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a29      	ldr	r2, [pc, #164]	; (8003e64 <HAL_DMA_IRQHandler+0xcd0>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d018      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a28      	ldr	r2, [pc, #160]	; (8003e68 <HAL_DMA_IRQHandler+0xcd4>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d013      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a26      	ldr	r2, [pc, #152]	; (8003e6c <HAL_DMA_IRQHandler+0xcd8>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d00e      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a25      	ldr	r2, [pc, #148]	; (8003e70 <HAL_DMA_IRQHandler+0xcdc>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d009      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a23      	ldr	r2, [pc, #140]	; (8003e74 <HAL_DMA_IRQHandler+0xce0>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d004      	beq.n	8003df4 <HAL_DMA_IRQHandler+0xc60>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a22      	ldr	r2, [pc, #136]	; (8003e78 <HAL_DMA_IRQHandler+0xce4>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d108      	bne.n	8003e06 <HAL_DMA_IRQHandler+0xc72>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f022 0214 	bic.w	r2, r2, #20
 8003e02:	601a      	str	r2, [r3, #0]
 8003e04:	e007      	b.n	8003e16 <HAL_DMA_IRQHandler+0xc82>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f022 020a 	bic.w	r2, r2, #10
 8003e14:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f000 80b8 	beq.w	8003fa0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e38:	e0b2      	b.n	8003fa0 <HAL_DMA_IRQHandler+0xe0c>
 8003e3a:	bf00      	nop
 8003e3c:	40020010 	.word	0x40020010
 8003e40:	40020028 	.word	0x40020028
 8003e44:	40020040 	.word	0x40020040
 8003e48:	40020058 	.word	0x40020058
 8003e4c:	40020070 	.word	0x40020070
 8003e50:	40020088 	.word	0x40020088
 8003e54:	400200a0 	.word	0x400200a0
 8003e58:	400200b8 	.word	0x400200b8
 8003e5c:	40020410 	.word	0x40020410
 8003e60:	40020428 	.word	0x40020428
 8003e64:	40020440 	.word	0x40020440
 8003e68:	40020458 	.word	0x40020458
 8003e6c:	40020470 	.word	0x40020470
 8003e70:	40020488 	.word	0x40020488
 8003e74:	400204a0 	.word	0x400204a0
 8003e78:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e80:	f003 031f 	and.w	r3, r3, #31
 8003e84:	2208      	movs	r2, #8
 8003e86:	409a      	lsls	r2, r3
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f000 8088 	beq.w	8003fa2 <HAL_DMA_IRQHandler+0xe0e>
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	f003 0308 	and.w	r3, r3, #8
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	f000 8082 	beq.w	8003fa2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a41      	ldr	r2, [pc, #260]	; (8003fa8 <HAL_DMA_IRQHandler+0xe14>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d04a      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a3f      	ldr	r2, [pc, #252]	; (8003fac <HAL_DMA_IRQHandler+0xe18>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d045      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a3e      	ldr	r2, [pc, #248]	; (8003fb0 <HAL_DMA_IRQHandler+0xe1c>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d040      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a3c      	ldr	r2, [pc, #240]	; (8003fb4 <HAL_DMA_IRQHandler+0xe20>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d03b      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a3b      	ldr	r2, [pc, #236]	; (8003fb8 <HAL_DMA_IRQHandler+0xe24>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d036      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a39      	ldr	r2, [pc, #228]	; (8003fbc <HAL_DMA_IRQHandler+0xe28>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d031      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a38      	ldr	r2, [pc, #224]	; (8003fc0 <HAL_DMA_IRQHandler+0xe2c>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d02c      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a36      	ldr	r2, [pc, #216]	; (8003fc4 <HAL_DMA_IRQHandler+0xe30>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d027      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a35      	ldr	r2, [pc, #212]	; (8003fc8 <HAL_DMA_IRQHandler+0xe34>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d022      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a33      	ldr	r2, [pc, #204]	; (8003fcc <HAL_DMA_IRQHandler+0xe38>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d01d      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a32      	ldr	r2, [pc, #200]	; (8003fd0 <HAL_DMA_IRQHandler+0xe3c>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d018      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a30      	ldr	r2, [pc, #192]	; (8003fd4 <HAL_DMA_IRQHandler+0xe40>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d013      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a2f      	ldr	r2, [pc, #188]	; (8003fd8 <HAL_DMA_IRQHandler+0xe44>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d00e      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a2d      	ldr	r2, [pc, #180]	; (8003fdc <HAL_DMA_IRQHandler+0xe48>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d009      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a2c      	ldr	r2, [pc, #176]	; (8003fe0 <HAL_DMA_IRQHandler+0xe4c>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d004      	beq.n	8003f3e <HAL_DMA_IRQHandler+0xdaa>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a2a      	ldr	r2, [pc, #168]	; (8003fe4 <HAL_DMA_IRQHandler+0xe50>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d108      	bne.n	8003f50 <HAL_DMA_IRQHandler+0xdbc>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 021c 	bic.w	r2, r2, #28
 8003f4c:	601a      	str	r2, [r3, #0]
 8003f4e:	e007      	b.n	8003f60 <HAL_DMA_IRQHandler+0xdcc>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 020e 	bic.w	r2, r2, #14
 8003f5e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f64:	f003 031f 	and.w	r3, r3, #31
 8003f68:	2201      	movs	r2, #1
 8003f6a:	409a      	lsls	r2, r3
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d009      	beq.n	8003fa2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	4798      	blx	r3
 8003f96:	e004      	b.n	8003fa2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003f98:	bf00      	nop
 8003f9a:	e002      	b.n	8003fa2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f9c:	bf00      	nop
 8003f9e:	e000      	b.n	8003fa2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003fa0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003fa2:	3728      	adds	r7, #40	; 0x28
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	40020010 	.word	0x40020010
 8003fac:	40020028 	.word	0x40020028
 8003fb0:	40020040 	.word	0x40020040
 8003fb4:	40020058 	.word	0x40020058
 8003fb8:	40020070 	.word	0x40020070
 8003fbc:	40020088 	.word	0x40020088
 8003fc0:	400200a0 	.word	0x400200a0
 8003fc4:	400200b8 	.word	0x400200b8
 8003fc8:	40020410 	.word	0x40020410
 8003fcc:	40020428 	.word	0x40020428
 8003fd0:	40020440 	.word	0x40020440
 8003fd4:	40020458 	.word	0x40020458
 8003fd8:	40020470 	.word	0x40020470
 8003fdc:	40020488 	.word	0x40020488
 8003fe0:	400204a0 	.word	0x400204a0
 8003fe4:	400204b8 	.word	0x400204b8

08003fe8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004000:	b480      	push	{r7}
 8004002:	b087      	sub	sp, #28
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
 800400c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004012:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004018:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a84      	ldr	r2, [pc, #528]	; (8004230 <DMA_SetConfig+0x230>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d072      	beq.n	800410a <DMA_SetConfig+0x10a>
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a82      	ldr	r2, [pc, #520]	; (8004234 <DMA_SetConfig+0x234>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d06d      	beq.n	800410a <DMA_SetConfig+0x10a>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a81      	ldr	r2, [pc, #516]	; (8004238 <DMA_SetConfig+0x238>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d068      	beq.n	800410a <DMA_SetConfig+0x10a>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a7f      	ldr	r2, [pc, #508]	; (800423c <DMA_SetConfig+0x23c>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d063      	beq.n	800410a <DMA_SetConfig+0x10a>
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a7e      	ldr	r2, [pc, #504]	; (8004240 <DMA_SetConfig+0x240>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d05e      	beq.n	800410a <DMA_SetConfig+0x10a>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a7c      	ldr	r2, [pc, #496]	; (8004244 <DMA_SetConfig+0x244>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d059      	beq.n	800410a <DMA_SetConfig+0x10a>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a7b      	ldr	r2, [pc, #492]	; (8004248 <DMA_SetConfig+0x248>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d054      	beq.n	800410a <DMA_SetConfig+0x10a>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a79      	ldr	r2, [pc, #484]	; (800424c <DMA_SetConfig+0x24c>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d04f      	beq.n	800410a <DMA_SetConfig+0x10a>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a78      	ldr	r2, [pc, #480]	; (8004250 <DMA_SetConfig+0x250>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d04a      	beq.n	800410a <DMA_SetConfig+0x10a>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a76      	ldr	r2, [pc, #472]	; (8004254 <DMA_SetConfig+0x254>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d045      	beq.n	800410a <DMA_SetConfig+0x10a>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a75      	ldr	r2, [pc, #468]	; (8004258 <DMA_SetConfig+0x258>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d040      	beq.n	800410a <DMA_SetConfig+0x10a>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a73      	ldr	r2, [pc, #460]	; (800425c <DMA_SetConfig+0x25c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d03b      	beq.n	800410a <DMA_SetConfig+0x10a>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a72      	ldr	r2, [pc, #456]	; (8004260 <DMA_SetConfig+0x260>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d036      	beq.n	800410a <DMA_SetConfig+0x10a>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a70      	ldr	r2, [pc, #448]	; (8004264 <DMA_SetConfig+0x264>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d031      	beq.n	800410a <DMA_SetConfig+0x10a>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a6f      	ldr	r2, [pc, #444]	; (8004268 <DMA_SetConfig+0x268>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d02c      	beq.n	800410a <DMA_SetConfig+0x10a>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a6d      	ldr	r2, [pc, #436]	; (800426c <DMA_SetConfig+0x26c>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d027      	beq.n	800410a <DMA_SetConfig+0x10a>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a6c      	ldr	r2, [pc, #432]	; (8004270 <DMA_SetConfig+0x270>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d022      	beq.n	800410a <DMA_SetConfig+0x10a>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a6a      	ldr	r2, [pc, #424]	; (8004274 <DMA_SetConfig+0x274>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d01d      	beq.n	800410a <DMA_SetConfig+0x10a>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a69      	ldr	r2, [pc, #420]	; (8004278 <DMA_SetConfig+0x278>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d018      	beq.n	800410a <DMA_SetConfig+0x10a>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a67      	ldr	r2, [pc, #412]	; (800427c <DMA_SetConfig+0x27c>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d013      	beq.n	800410a <DMA_SetConfig+0x10a>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a66      	ldr	r2, [pc, #408]	; (8004280 <DMA_SetConfig+0x280>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d00e      	beq.n	800410a <DMA_SetConfig+0x10a>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a64      	ldr	r2, [pc, #400]	; (8004284 <DMA_SetConfig+0x284>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d009      	beq.n	800410a <DMA_SetConfig+0x10a>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a63      	ldr	r2, [pc, #396]	; (8004288 <DMA_SetConfig+0x288>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d004      	beq.n	800410a <DMA_SetConfig+0x10a>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a61      	ldr	r2, [pc, #388]	; (800428c <DMA_SetConfig+0x28c>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d101      	bne.n	800410e <DMA_SetConfig+0x10e>
 800410a:	2301      	movs	r3, #1
 800410c:	e000      	b.n	8004110 <DMA_SetConfig+0x110>
 800410e:	2300      	movs	r3, #0
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00d      	beq.n	8004130 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800411c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004122:	2b00      	cmp	r3, #0
 8004124:	d004      	beq.n	8004130 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800412e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a3e      	ldr	r2, [pc, #248]	; (8004230 <DMA_SetConfig+0x230>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d04a      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a3d      	ldr	r2, [pc, #244]	; (8004234 <DMA_SetConfig+0x234>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d045      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a3b      	ldr	r2, [pc, #236]	; (8004238 <DMA_SetConfig+0x238>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d040      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a3a      	ldr	r2, [pc, #232]	; (800423c <DMA_SetConfig+0x23c>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d03b      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a38      	ldr	r2, [pc, #224]	; (8004240 <DMA_SetConfig+0x240>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d036      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a37      	ldr	r2, [pc, #220]	; (8004244 <DMA_SetConfig+0x244>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d031      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a35      	ldr	r2, [pc, #212]	; (8004248 <DMA_SetConfig+0x248>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d02c      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a34      	ldr	r2, [pc, #208]	; (800424c <DMA_SetConfig+0x24c>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d027      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a32      	ldr	r2, [pc, #200]	; (8004250 <DMA_SetConfig+0x250>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d022      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a31      	ldr	r2, [pc, #196]	; (8004254 <DMA_SetConfig+0x254>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d01d      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a2f      	ldr	r2, [pc, #188]	; (8004258 <DMA_SetConfig+0x258>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d018      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a2e      	ldr	r2, [pc, #184]	; (800425c <DMA_SetConfig+0x25c>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d013      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a2c      	ldr	r2, [pc, #176]	; (8004260 <DMA_SetConfig+0x260>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d00e      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a2b      	ldr	r2, [pc, #172]	; (8004264 <DMA_SetConfig+0x264>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d009      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a29      	ldr	r2, [pc, #164]	; (8004268 <DMA_SetConfig+0x268>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d004      	beq.n	80041d0 <DMA_SetConfig+0x1d0>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a28      	ldr	r2, [pc, #160]	; (800426c <DMA_SetConfig+0x26c>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d101      	bne.n	80041d4 <DMA_SetConfig+0x1d4>
 80041d0:	2301      	movs	r3, #1
 80041d2:	e000      	b.n	80041d6 <DMA_SetConfig+0x1d6>
 80041d4:	2300      	movs	r3, #0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d05a      	beq.n	8004290 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041de:	f003 031f 	and.w	r3, r3, #31
 80041e2:	223f      	movs	r2, #63	; 0x3f
 80041e4:	409a      	lsls	r2, r3
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80041f8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	683a      	ldr	r2, [r7, #0]
 8004200:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	2b40      	cmp	r3, #64	; 0x40
 8004208:	d108      	bne.n	800421c <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68ba      	ldr	r2, [r7, #8]
 8004218:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800421a:	e087      	b.n	800432c <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	60da      	str	r2, [r3, #12]
}
 800422c:	e07e      	b.n	800432c <DMA_SetConfig+0x32c>
 800422e:	bf00      	nop
 8004230:	40020010 	.word	0x40020010
 8004234:	40020028 	.word	0x40020028
 8004238:	40020040 	.word	0x40020040
 800423c:	40020058 	.word	0x40020058
 8004240:	40020070 	.word	0x40020070
 8004244:	40020088 	.word	0x40020088
 8004248:	400200a0 	.word	0x400200a0
 800424c:	400200b8 	.word	0x400200b8
 8004250:	40020410 	.word	0x40020410
 8004254:	40020428 	.word	0x40020428
 8004258:	40020440 	.word	0x40020440
 800425c:	40020458 	.word	0x40020458
 8004260:	40020470 	.word	0x40020470
 8004264:	40020488 	.word	0x40020488
 8004268:	400204a0 	.word	0x400204a0
 800426c:	400204b8 	.word	0x400204b8
 8004270:	58025408 	.word	0x58025408
 8004274:	5802541c 	.word	0x5802541c
 8004278:	58025430 	.word	0x58025430
 800427c:	58025444 	.word	0x58025444
 8004280:	58025458 	.word	0x58025458
 8004284:	5802546c 	.word	0x5802546c
 8004288:	58025480 	.word	0x58025480
 800428c:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a28      	ldr	r2, [pc, #160]	; (8004338 <DMA_SetConfig+0x338>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d022      	beq.n	80042e0 <DMA_SetConfig+0x2e0>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a27      	ldr	r2, [pc, #156]	; (800433c <DMA_SetConfig+0x33c>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d01d      	beq.n	80042e0 <DMA_SetConfig+0x2e0>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a25      	ldr	r2, [pc, #148]	; (8004340 <DMA_SetConfig+0x340>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d018      	beq.n	80042e0 <DMA_SetConfig+0x2e0>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a24      	ldr	r2, [pc, #144]	; (8004344 <DMA_SetConfig+0x344>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d013      	beq.n	80042e0 <DMA_SetConfig+0x2e0>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a22      	ldr	r2, [pc, #136]	; (8004348 <DMA_SetConfig+0x348>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d00e      	beq.n	80042e0 <DMA_SetConfig+0x2e0>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a21      	ldr	r2, [pc, #132]	; (800434c <DMA_SetConfig+0x34c>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d009      	beq.n	80042e0 <DMA_SetConfig+0x2e0>
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a1f      	ldr	r2, [pc, #124]	; (8004350 <DMA_SetConfig+0x350>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d004      	beq.n	80042e0 <DMA_SetConfig+0x2e0>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a1e      	ldr	r2, [pc, #120]	; (8004354 <DMA_SetConfig+0x354>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d101      	bne.n	80042e4 <DMA_SetConfig+0x2e4>
 80042e0:	2301      	movs	r3, #1
 80042e2:	e000      	b.n	80042e6 <DMA_SetConfig+0x2e6>
 80042e4:	2300      	movs	r3, #0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d020      	beq.n	800432c <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ee:	f003 031f 	and.w	r3, r3, #31
 80042f2:	2201      	movs	r2, #1
 80042f4:	409a      	lsls	r2, r3
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	683a      	ldr	r2, [r7, #0]
 8004300:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	2b40      	cmp	r3, #64	; 0x40
 8004308:	d108      	bne.n	800431c <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68ba      	ldr	r2, [r7, #8]
 8004318:	60da      	str	r2, [r3, #12]
}
 800431a:	e007      	b.n	800432c <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	60da      	str	r2, [r3, #12]
}
 800432c:	bf00      	nop
 800432e:	371c      	adds	r7, #28
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	58025408 	.word	0x58025408
 800433c:	5802541c 	.word	0x5802541c
 8004340:	58025430 	.word	0x58025430
 8004344:	58025444 	.word	0x58025444
 8004348:	58025458 	.word	0x58025458
 800434c:	5802546c 	.word	0x5802546c
 8004350:	58025480 	.word	0x58025480
 8004354:	58025494 	.word	0x58025494

08004358 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a42      	ldr	r2, [pc, #264]	; (8004470 <DMA_CalcBaseAndBitshift+0x118>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d04a      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a41      	ldr	r2, [pc, #260]	; (8004474 <DMA_CalcBaseAndBitshift+0x11c>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d045      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a3f      	ldr	r2, [pc, #252]	; (8004478 <DMA_CalcBaseAndBitshift+0x120>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d040      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a3e      	ldr	r2, [pc, #248]	; (800447c <DMA_CalcBaseAndBitshift+0x124>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d03b      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a3c      	ldr	r2, [pc, #240]	; (8004480 <DMA_CalcBaseAndBitshift+0x128>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d036      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a3b      	ldr	r2, [pc, #236]	; (8004484 <DMA_CalcBaseAndBitshift+0x12c>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d031      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a39      	ldr	r2, [pc, #228]	; (8004488 <DMA_CalcBaseAndBitshift+0x130>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d02c      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a38      	ldr	r2, [pc, #224]	; (800448c <DMA_CalcBaseAndBitshift+0x134>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d027      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a36      	ldr	r2, [pc, #216]	; (8004490 <DMA_CalcBaseAndBitshift+0x138>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d022      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a35      	ldr	r2, [pc, #212]	; (8004494 <DMA_CalcBaseAndBitshift+0x13c>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d01d      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a33      	ldr	r2, [pc, #204]	; (8004498 <DMA_CalcBaseAndBitshift+0x140>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d018      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a32      	ldr	r2, [pc, #200]	; (800449c <DMA_CalcBaseAndBitshift+0x144>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d013      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a30      	ldr	r2, [pc, #192]	; (80044a0 <DMA_CalcBaseAndBitshift+0x148>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d00e      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a2f      	ldr	r2, [pc, #188]	; (80044a4 <DMA_CalcBaseAndBitshift+0x14c>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d009      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a2d      	ldr	r2, [pc, #180]	; (80044a8 <DMA_CalcBaseAndBitshift+0x150>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d004      	beq.n	8004400 <DMA_CalcBaseAndBitshift+0xa8>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a2c      	ldr	r2, [pc, #176]	; (80044ac <DMA_CalcBaseAndBitshift+0x154>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d101      	bne.n	8004404 <DMA_CalcBaseAndBitshift+0xac>
 8004400:	2301      	movs	r3, #1
 8004402:	e000      	b.n	8004406 <DMA_CalcBaseAndBitshift+0xae>
 8004404:	2300      	movs	r3, #0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d024      	beq.n	8004454 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	b2db      	uxtb	r3, r3
 8004410:	3b10      	subs	r3, #16
 8004412:	4a27      	ldr	r2, [pc, #156]	; (80044b0 <DMA_CalcBaseAndBitshift+0x158>)
 8004414:	fba2 2303 	umull	r2, r3, r2, r3
 8004418:	091b      	lsrs	r3, r3, #4
 800441a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	4a24      	ldr	r2, [pc, #144]	; (80044b4 <DMA_CalcBaseAndBitshift+0x15c>)
 8004424:	5cd3      	ldrb	r3, [r2, r3]
 8004426:	461a      	mov	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2b03      	cmp	r3, #3
 8004430:	d908      	bls.n	8004444 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	461a      	mov	r2, r3
 8004438:	4b1f      	ldr	r3, [pc, #124]	; (80044b8 <DMA_CalcBaseAndBitshift+0x160>)
 800443a:	4013      	ands	r3, r2
 800443c:	1d1a      	adds	r2, r3, #4
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	659a      	str	r2, [r3, #88]	; 0x58
 8004442:	e00d      	b.n	8004460 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	461a      	mov	r2, r3
 800444a:	4b1b      	ldr	r3, [pc, #108]	; (80044b8 <DMA_CalcBaseAndBitshift+0x160>)
 800444c:	4013      	ands	r3, r2
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6593      	str	r3, [r2, #88]	; 0x58
 8004452:	e005      	b.n	8004460 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004464:	4618      	mov	r0, r3
 8004466:	3714      	adds	r7, #20
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	40020010 	.word	0x40020010
 8004474:	40020028 	.word	0x40020028
 8004478:	40020040 	.word	0x40020040
 800447c:	40020058 	.word	0x40020058
 8004480:	40020070 	.word	0x40020070
 8004484:	40020088 	.word	0x40020088
 8004488:	400200a0 	.word	0x400200a0
 800448c:	400200b8 	.word	0x400200b8
 8004490:	40020410 	.word	0x40020410
 8004494:	40020428 	.word	0x40020428
 8004498:	40020440 	.word	0x40020440
 800449c:	40020458 	.word	0x40020458
 80044a0:	40020470 	.word	0x40020470
 80044a4:	40020488 	.word	0x40020488
 80044a8:	400204a0 	.word	0x400204a0
 80044ac:	400204b8 	.word	0x400204b8
 80044b0:	aaaaaaab 	.word	0xaaaaaaab
 80044b4:	0800cd60 	.word	0x0800cd60
 80044b8:	fffffc00 	.word	0xfffffc00

080044bc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80044bc:	b480      	push	{r7}
 80044be:	b085      	sub	sp, #20
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044c4:	2300      	movs	r3, #0
 80044c6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	699b      	ldr	r3, [r3, #24]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d120      	bne.n	8004512 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d4:	2b03      	cmp	r3, #3
 80044d6:	d858      	bhi.n	800458a <DMA_CheckFifoParam+0xce>
 80044d8:	a201      	add	r2, pc, #4	; (adr r2, 80044e0 <DMA_CheckFifoParam+0x24>)
 80044da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044de:	bf00      	nop
 80044e0:	080044f1 	.word	0x080044f1
 80044e4:	08004503 	.word	0x08004503
 80044e8:	080044f1 	.word	0x080044f1
 80044ec:	0800458b 	.word	0x0800458b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d048      	beq.n	800458e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004500:	e045      	b.n	800458e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004506:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800450a:	d142      	bne.n	8004592 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004510:	e03f      	b.n	8004592 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800451a:	d123      	bne.n	8004564 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004520:	2b03      	cmp	r3, #3
 8004522:	d838      	bhi.n	8004596 <DMA_CheckFifoParam+0xda>
 8004524:	a201      	add	r2, pc, #4	; (adr r2, 800452c <DMA_CheckFifoParam+0x70>)
 8004526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800452a:	bf00      	nop
 800452c:	0800453d 	.word	0x0800453d
 8004530:	08004543 	.word	0x08004543
 8004534:	0800453d 	.word	0x0800453d
 8004538:	08004555 	.word	0x08004555
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
        break;
 8004540:	e030      	b.n	80045a4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004546:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d025      	beq.n	800459a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004552:	e022      	b.n	800459a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004558:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800455c:	d11f      	bne.n	800459e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004562:	e01c      	b.n	800459e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004568:	2b02      	cmp	r3, #2
 800456a:	d902      	bls.n	8004572 <DMA_CheckFifoParam+0xb6>
 800456c:	2b03      	cmp	r3, #3
 800456e:	d003      	beq.n	8004578 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004570:	e018      	b.n	80045a4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	73fb      	strb	r3, [r7, #15]
        break;
 8004576:	e015      	b.n	80045a4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800457c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00e      	beq.n	80045a2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	73fb      	strb	r3, [r7, #15]
    break;
 8004588:	e00b      	b.n	80045a2 <DMA_CheckFifoParam+0xe6>
        break;
 800458a:	bf00      	nop
 800458c:	e00a      	b.n	80045a4 <DMA_CheckFifoParam+0xe8>
        break;
 800458e:	bf00      	nop
 8004590:	e008      	b.n	80045a4 <DMA_CheckFifoParam+0xe8>
        break;
 8004592:	bf00      	nop
 8004594:	e006      	b.n	80045a4 <DMA_CheckFifoParam+0xe8>
        break;
 8004596:	bf00      	nop
 8004598:	e004      	b.n	80045a4 <DMA_CheckFifoParam+0xe8>
        break;
 800459a:	bf00      	nop
 800459c:	e002      	b.n	80045a4 <DMA_CheckFifoParam+0xe8>
        break;
 800459e:	bf00      	nop
 80045a0:	e000      	b.n	80045a4 <DMA_CheckFifoParam+0xe8>
    break;
 80045a2:	bf00      	nop
    }
  }

  return status;
 80045a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3714      	adds	r7, #20
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop

080045b4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b085      	sub	sp, #20
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a38      	ldr	r2, [pc, #224]	; (80046a8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d022      	beq.n	8004612 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a36      	ldr	r2, [pc, #216]	; (80046ac <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d01d      	beq.n	8004612 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a35      	ldr	r2, [pc, #212]	; (80046b0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d018      	beq.n	8004612 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a33      	ldr	r2, [pc, #204]	; (80046b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d013      	beq.n	8004612 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a32      	ldr	r2, [pc, #200]	; (80046b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d00e      	beq.n	8004612 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a30      	ldr	r2, [pc, #192]	; (80046bc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d009      	beq.n	8004612 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a2f      	ldr	r2, [pc, #188]	; (80046c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d004      	beq.n	8004612 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a2d      	ldr	r2, [pc, #180]	; (80046c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d101      	bne.n	8004616 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004612:	2301      	movs	r3, #1
 8004614:	e000      	b.n	8004618 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004616:	2300      	movs	r3, #0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d01a      	beq.n	8004652 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	b2db      	uxtb	r3, r3
 8004622:	3b08      	subs	r3, #8
 8004624:	4a28      	ldr	r2, [pc, #160]	; (80046c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004626:	fba2 2303 	umull	r2, r3, r2, r3
 800462a:	091b      	lsrs	r3, r3, #4
 800462c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	4b26      	ldr	r3, [pc, #152]	; (80046cc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004632:	4413      	add	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	461a      	mov	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a24      	ldr	r2, [pc, #144]	; (80046d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004640:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f003 031f 	and.w	r3, r3, #31
 8004648:	2201      	movs	r2, #1
 800464a:	409a      	lsls	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004650:	e024      	b.n	800469c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	b2db      	uxtb	r3, r3
 8004658:	3b10      	subs	r3, #16
 800465a:	4a1e      	ldr	r2, [pc, #120]	; (80046d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800465c:	fba2 2303 	umull	r2, r3, r2, r3
 8004660:	091b      	lsrs	r3, r3, #4
 8004662:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	4a1c      	ldr	r2, [pc, #112]	; (80046d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d806      	bhi.n	800467a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	4a1b      	ldr	r2, [pc, #108]	; (80046dc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d902      	bls.n	800467a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	3308      	adds	r3, #8
 8004678:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	4b18      	ldr	r3, [pc, #96]	; (80046e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800467e:	4413      	add	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	461a      	mov	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	4a16      	ldr	r2, [pc, #88]	; (80046e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800468c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f003 031f 	and.w	r3, r3, #31
 8004694:	2201      	movs	r2, #1
 8004696:	409a      	lsls	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800469c:	bf00      	nop
 800469e:	3714      	adds	r7, #20
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr
 80046a8:	58025408 	.word	0x58025408
 80046ac:	5802541c 	.word	0x5802541c
 80046b0:	58025430 	.word	0x58025430
 80046b4:	58025444 	.word	0x58025444
 80046b8:	58025458 	.word	0x58025458
 80046bc:	5802546c 	.word	0x5802546c
 80046c0:	58025480 	.word	0x58025480
 80046c4:	58025494 	.word	0x58025494
 80046c8:	cccccccd 	.word	0xcccccccd
 80046cc:	16009600 	.word	0x16009600
 80046d0:	58025880 	.word	0x58025880
 80046d4:	aaaaaaab 	.word	0xaaaaaaab
 80046d8:	400204b8 	.word	0x400204b8
 80046dc:	4002040f 	.word	0x4002040f
 80046e0:	10008200 	.word	0x10008200
 80046e4:	40020880 	.word	0x40020880

080046e8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d04a      	beq.n	8004794 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2b08      	cmp	r3, #8
 8004702:	d847      	bhi.n	8004794 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a25      	ldr	r2, [pc, #148]	; (80047a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d022      	beq.n	8004754 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a24      	ldr	r2, [pc, #144]	; (80047a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d01d      	beq.n	8004754 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a22      	ldr	r2, [pc, #136]	; (80047a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d018      	beq.n	8004754 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a21      	ldr	r2, [pc, #132]	; (80047ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d013      	beq.n	8004754 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a1f      	ldr	r2, [pc, #124]	; (80047b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d00e      	beq.n	8004754 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a1e      	ldr	r2, [pc, #120]	; (80047b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d009      	beq.n	8004754 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a1c      	ldr	r2, [pc, #112]	; (80047b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d004      	beq.n	8004754 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a1b      	ldr	r2, [pc, #108]	; (80047bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d101      	bne.n	8004758 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004754:	2301      	movs	r3, #1
 8004756:	e000      	b.n	800475a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004758:	2300      	movs	r3, #0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00a      	beq.n	8004774 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	4b17      	ldr	r3, [pc, #92]	; (80047c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004762:	4413      	add	r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	461a      	mov	r2, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a15      	ldr	r2, [pc, #84]	; (80047c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004770:	671a      	str	r2, [r3, #112]	; 0x70
 8004772:	e009      	b.n	8004788 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	4b14      	ldr	r3, [pc, #80]	; (80047c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004778:	4413      	add	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	461a      	mov	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a11      	ldr	r2, [pc, #68]	; (80047cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004786:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	3b01      	subs	r3, #1
 800478c:	2201      	movs	r2, #1
 800478e:	409a      	lsls	r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004794:	bf00      	nop
 8004796:	3714      	adds	r7, #20
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr
 80047a0:	58025408 	.word	0x58025408
 80047a4:	5802541c 	.word	0x5802541c
 80047a8:	58025430 	.word	0x58025430
 80047ac:	58025444 	.word	0x58025444
 80047b0:	58025458 	.word	0x58025458
 80047b4:	5802546c 	.word	0x5802546c
 80047b8:	58025480 	.word	0x58025480
 80047bc:	58025494 	.word	0x58025494
 80047c0:	1600963f 	.word	0x1600963f
 80047c4:	58025940 	.word	0x58025940
 80047c8:	1000823f 	.word	0x1000823f
 80047cc:	40020940 	.word	0x40020940

080047d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b089      	sub	sp, #36	; 0x24
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80047da:	2300      	movs	r3, #0
 80047dc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80047de:	4b89      	ldr	r3, [pc, #548]	; (8004a04 <HAL_GPIO_Init+0x234>)
 80047e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80047e2:	e194      	b.n	8004b0e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	2101      	movs	r1, #1
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	fa01 f303 	lsl.w	r3, r1, r3
 80047f0:	4013      	ands	r3, r2
 80047f2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	f000 8186 	beq.w	8004b08 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d00b      	beq.n	800481c <HAL_GPIO_Init+0x4c>
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	2b02      	cmp	r3, #2
 800480a:	d007      	beq.n	800481c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004810:	2b11      	cmp	r3, #17
 8004812:	d003      	beq.n	800481c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	2b12      	cmp	r3, #18
 800481a:	d130      	bne.n	800487e <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	005b      	lsls	r3, r3, #1
 8004826:	2203      	movs	r2, #3
 8004828:	fa02 f303 	lsl.w	r3, r2, r3
 800482c:	43db      	mvns	r3, r3
 800482e:	69ba      	ldr	r2, [r7, #24]
 8004830:	4013      	ands	r3, r2
 8004832:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	68da      	ldr	r2, [r3, #12]
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	005b      	lsls	r3, r3, #1
 800483c:	fa02 f303 	lsl.w	r3, r2, r3
 8004840:	69ba      	ldr	r2, [r7, #24]
 8004842:	4313      	orrs	r3, r2
 8004844:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004852:	2201      	movs	r2, #1
 8004854:	69fb      	ldr	r3, [r7, #28]
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	43db      	mvns	r3, r3
 800485c:	69ba      	ldr	r2, [r7, #24]
 800485e:	4013      	ands	r3, r2
 8004860:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	091b      	lsrs	r3, r3, #4
 8004868:	f003 0201 	and.w	r2, r3, #1
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	fa02 f303 	lsl.w	r3, r2, r3
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	4313      	orrs	r3, r2
 8004876:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	69ba      	ldr	r2, [r7, #24]
 800487c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	2203      	movs	r2, #3
 800488a:	fa02 f303 	lsl.w	r3, r2, r3
 800488e:	43db      	mvns	r3, r3
 8004890:	69ba      	ldr	r2, [r7, #24]
 8004892:	4013      	ands	r3, r2
 8004894:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	689a      	ldr	r2, [r3, #8]
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	005b      	lsls	r3, r3, #1
 800489e:	fa02 f303 	lsl.w	r3, r2, r3
 80048a2:	69ba      	ldr	r2, [r7, #24]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	69ba      	ldr	r2, [r7, #24]
 80048ac:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d003      	beq.n	80048be <HAL_GPIO_Init+0xee>
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	2b12      	cmp	r3, #18
 80048bc:	d123      	bne.n	8004906 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	08da      	lsrs	r2, r3, #3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3208      	adds	r2, #8
 80048c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	220f      	movs	r2, #15
 80048d6:	fa02 f303 	lsl.w	r3, r2, r3
 80048da:	43db      	mvns	r3, r3
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	4013      	ands	r3, r2
 80048e0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	691a      	ldr	r2, [r3, #16]
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	f003 0307 	and.w	r3, r3, #7
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	fa02 f303 	lsl.w	r3, r2, r3
 80048f2:	69ba      	ldr	r2, [r7, #24]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	08da      	lsrs	r2, r3, #3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	3208      	adds	r2, #8
 8004900:	69b9      	ldr	r1, [r7, #24]
 8004902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	005b      	lsls	r3, r3, #1
 8004910:	2203      	movs	r2, #3
 8004912:	fa02 f303 	lsl.w	r3, r2, r3
 8004916:	43db      	mvns	r3, r3
 8004918:	69ba      	ldr	r2, [r7, #24]
 800491a:	4013      	ands	r3, r2
 800491c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f003 0203 	and.w	r2, r3, #3
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	005b      	lsls	r3, r3, #1
 800492a:	fa02 f303 	lsl.w	r3, r2, r3
 800492e:	69ba      	ldr	r2, [r7, #24]
 8004930:	4313      	orrs	r3, r2
 8004932:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	69ba      	ldr	r2, [r7, #24]
 8004938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004942:	2b00      	cmp	r3, #0
 8004944:	f000 80e0 	beq.w	8004b08 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004948:	4b2f      	ldr	r3, [pc, #188]	; (8004a08 <HAL_GPIO_Init+0x238>)
 800494a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800494e:	4a2e      	ldr	r2, [pc, #184]	; (8004a08 <HAL_GPIO_Init+0x238>)
 8004950:	f043 0302 	orr.w	r3, r3, #2
 8004954:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004958:	4b2b      	ldr	r3, [pc, #172]	; (8004a08 <HAL_GPIO_Init+0x238>)
 800495a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004966:	4a29      	ldr	r2, [pc, #164]	; (8004a0c <HAL_GPIO_Init+0x23c>)
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	089b      	lsrs	r3, r3, #2
 800496c:	3302      	adds	r3, #2
 800496e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004972:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	f003 0303 	and.w	r3, r3, #3
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	220f      	movs	r2, #15
 800497e:	fa02 f303 	lsl.w	r3, r2, r3
 8004982:	43db      	mvns	r3, r3
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	4013      	ands	r3, r2
 8004988:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a20      	ldr	r2, [pc, #128]	; (8004a10 <HAL_GPIO_Init+0x240>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d052      	beq.n	8004a38 <HAL_GPIO_Init+0x268>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a1f      	ldr	r2, [pc, #124]	; (8004a14 <HAL_GPIO_Init+0x244>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d031      	beq.n	80049fe <HAL_GPIO_Init+0x22e>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a1e      	ldr	r2, [pc, #120]	; (8004a18 <HAL_GPIO_Init+0x248>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d02b      	beq.n	80049fa <HAL_GPIO_Init+0x22a>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a1d      	ldr	r2, [pc, #116]	; (8004a1c <HAL_GPIO_Init+0x24c>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d025      	beq.n	80049f6 <HAL_GPIO_Init+0x226>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a1c      	ldr	r2, [pc, #112]	; (8004a20 <HAL_GPIO_Init+0x250>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d01f      	beq.n	80049f2 <HAL_GPIO_Init+0x222>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a1b      	ldr	r2, [pc, #108]	; (8004a24 <HAL_GPIO_Init+0x254>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d019      	beq.n	80049ee <HAL_GPIO_Init+0x21e>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a1a      	ldr	r2, [pc, #104]	; (8004a28 <HAL_GPIO_Init+0x258>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d013      	beq.n	80049ea <HAL_GPIO_Init+0x21a>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a19      	ldr	r2, [pc, #100]	; (8004a2c <HAL_GPIO_Init+0x25c>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d00d      	beq.n	80049e6 <HAL_GPIO_Init+0x216>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a18      	ldr	r2, [pc, #96]	; (8004a30 <HAL_GPIO_Init+0x260>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d007      	beq.n	80049e2 <HAL_GPIO_Init+0x212>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a17      	ldr	r2, [pc, #92]	; (8004a34 <HAL_GPIO_Init+0x264>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d101      	bne.n	80049de <HAL_GPIO_Init+0x20e>
 80049da:	2309      	movs	r3, #9
 80049dc:	e02d      	b.n	8004a3a <HAL_GPIO_Init+0x26a>
 80049de:	230a      	movs	r3, #10
 80049e0:	e02b      	b.n	8004a3a <HAL_GPIO_Init+0x26a>
 80049e2:	2308      	movs	r3, #8
 80049e4:	e029      	b.n	8004a3a <HAL_GPIO_Init+0x26a>
 80049e6:	2307      	movs	r3, #7
 80049e8:	e027      	b.n	8004a3a <HAL_GPIO_Init+0x26a>
 80049ea:	2306      	movs	r3, #6
 80049ec:	e025      	b.n	8004a3a <HAL_GPIO_Init+0x26a>
 80049ee:	2305      	movs	r3, #5
 80049f0:	e023      	b.n	8004a3a <HAL_GPIO_Init+0x26a>
 80049f2:	2304      	movs	r3, #4
 80049f4:	e021      	b.n	8004a3a <HAL_GPIO_Init+0x26a>
 80049f6:	2303      	movs	r3, #3
 80049f8:	e01f      	b.n	8004a3a <HAL_GPIO_Init+0x26a>
 80049fa:	2302      	movs	r3, #2
 80049fc:	e01d      	b.n	8004a3a <HAL_GPIO_Init+0x26a>
 80049fe:	2301      	movs	r3, #1
 8004a00:	e01b      	b.n	8004a3a <HAL_GPIO_Init+0x26a>
 8004a02:	bf00      	nop
 8004a04:	58000080 	.word	0x58000080
 8004a08:	58024400 	.word	0x58024400
 8004a0c:	58000400 	.word	0x58000400
 8004a10:	58020000 	.word	0x58020000
 8004a14:	58020400 	.word	0x58020400
 8004a18:	58020800 	.word	0x58020800
 8004a1c:	58020c00 	.word	0x58020c00
 8004a20:	58021000 	.word	0x58021000
 8004a24:	58021400 	.word	0x58021400
 8004a28:	58021800 	.word	0x58021800
 8004a2c:	58021c00 	.word	0x58021c00
 8004a30:	58022000 	.word	0x58022000
 8004a34:	58022400 	.word	0x58022400
 8004a38:	2300      	movs	r3, #0
 8004a3a:	69fa      	ldr	r2, [r7, #28]
 8004a3c:	f002 0203 	and.w	r2, r2, #3
 8004a40:	0092      	lsls	r2, r2, #2
 8004a42:	4093      	lsls	r3, r2
 8004a44:	69ba      	ldr	r2, [r7, #24]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a4a:	4938      	ldr	r1, [pc, #224]	; (8004b2c <HAL_GPIO_Init+0x35c>)
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	089b      	lsrs	r3, r3, #2
 8004a50:	3302      	adds	r3, #2
 8004a52:	69ba      	ldr	r2, [r7, #24]
 8004a54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	43db      	mvns	r3, r3
 8004a62:	69ba      	ldr	r2, [r7, #24]
 8004a64:	4013      	ands	r3, r2
 8004a66:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	69ba      	ldr	r2, [r7, #24]
 8004a80:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	43db      	mvns	r3, r3
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	4013      	ands	r3, r2
 8004a90:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d003      	beq.n	8004aa6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004a9e:	69ba      	ldr	r2, [r7, #24]
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	69ba      	ldr	r2, [r7, #24]
 8004aaa:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004aac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	43db      	mvns	r3, r3
 8004ab8:	69ba      	ldr	r2, [r7, #24]
 8004aba:	4013      	ands	r3, r2
 8004abc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d003      	beq.n	8004ad2 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8004aca:	69ba      	ldr	r2, [r7, #24]
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004ad2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ad6:	69bb      	ldr	r3, [r7, #24]
 8004ad8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004ada:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	43db      	mvns	r3, r3
 8004ae6:	69ba      	ldr	r2, [r7, #24]
 8004ae8:	4013      	ands	r3, r2
 8004aea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d003      	beq.n	8004b00 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8004af8:	69ba      	ldr	r2, [r7, #24]
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004b00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004b04:	69bb      	ldr	r3, [r7, #24]
 8004b06:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	fa22 f303 	lsr.w	r3, r2, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f47f ae63 	bne.w	80047e4 <HAL_GPIO_Init+0x14>
  }
}
 8004b1e:	bf00      	nop
 8004b20:	bf00      	nop
 8004b22:	3724      	adds	r7, #36	; 0x24
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr
 8004b2c:	58000400 	.word	0x58000400

08004b30 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8004b38:	4a08      	ldr	r2, [pc, #32]	; (8004b5c <HAL_HSEM_FastTake+0x2c>)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	3320      	adds	r3, #32
 8004b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b42:	4a07      	ldr	r2, [pc, #28]	; (8004b60 <HAL_HSEM_FastTake+0x30>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d101      	bne.n	8004b4c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	e000      	b.n	8004b4e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	370c      	adds	r7, #12
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	58026400 	.word	0x58026400
 8004b60:	80000300 	.word	0x80000300

08004b64 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b083      	sub	sp, #12
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8004b6e:	4906      	ldr	r1, [pc, #24]	; (8004b88 <HAL_HSEM_Release+0x24>)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr
 8004b88:	58026400 	.word	0x58026400

08004b8c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004b94:	4b29      	ldr	r3, [pc, #164]	; (8004c3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	f003 0307 	and.w	r3, r3, #7
 8004b9c:	2b06      	cmp	r3, #6
 8004b9e:	d00a      	beq.n	8004bb6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004ba0:	4b26      	ldr	r3, [pc, #152]	; (8004c3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d001      	beq.n	8004bb2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e040      	b.n	8004c34 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	e03e      	b.n	8004c34 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004bb6:	4b21      	ldr	r3, [pc, #132]	; (8004c3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8004bbe:	491f      	ldr	r1, [pc, #124]	; (8004c3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004bc6:	f7fc fd87 	bl	80016d8 <HAL_GetTick>
 8004bca:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004bcc:	e009      	b.n	8004be2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004bce:	f7fc fd83 	bl	80016d8 <HAL_GetTick>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	1ad3      	subs	r3, r2, r3
 8004bd8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bdc:	d901      	bls.n	8004be2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e028      	b.n	8004c34 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004be2:	4b16      	ldr	r3, [pc, #88]	; (8004c3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004bea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bee:	d1ee      	bne.n	8004bce <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2b1e      	cmp	r3, #30
 8004bf4:	d008      	beq.n	8004c08 <HAL_PWREx_ConfigSupply+0x7c>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2b2e      	cmp	r3, #46	; 0x2e
 8004bfa:	d005      	beq.n	8004c08 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2b1d      	cmp	r3, #29
 8004c00:	d002      	beq.n	8004c08 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b2d      	cmp	r3, #45	; 0x2d
 8004c06:	d114      	bne.n	8004c32 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004c08:	f7fc fd66 	bl	80016d8 <HAL_GetTick>
 8004c0c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004c0e:	e009      	b.n	8004c24 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004c10:	f7fc fd62 	bl	80016d8 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c1e:	d901      	bls.n	8004c24 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e007      	b.n	8004c34 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004c24:	4b05      	ldr	r3, [pc, #20]	; (8004c3c <HAL_PWREx_ConfigSupply+0xb0>)
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c30:	d1ee      	bne.n	8004c10 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	58024800 	.word	0x58024800

08004c40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b08c      	sub	sp, #48	; 0x30
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e3ff      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 0301 	and.w	r3, r3, #1
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	f000 8087 	beq.w	8004d6e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c60:	4b99      	ldr	r3, [pc, #612]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004c62:	691b      	ldr	r3, [r3, #16]
 8004c64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c68:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004c6a:	4b97      	ldr	r3, [pc, #604]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c6e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c72:	2b10      	cmp	r3, #16
 8004c74:	d007      	beq.n	8004c86 <HAL_RCC_OscConfig+0x46>
 8004c76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c78:	2b18      	cmp	r3, #24
 8004c7a:	d110      	bne.n	8004c9e <HAL_RCC_OscConfig+0x5e>
 8004c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7e:	f003 0303 	and.w	r3, r3, #3
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d10b      	bne.n	8004c9e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c86:	4b90      	ldr	r3, [pc, #576]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d06c      	beq.n	8004d6c <HAL_RCC_OscConfig+0x12c>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d168      	bne.n	8004d6c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e3d9      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ca6:	d106      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x76>
 8004ca8:	4b87      	ldr	r3, [pc, #540]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a86      	ldr	r2, [pc, #536]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004cae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cb2:	6013      	str	r3, [r2, #0]
 8004cb4:	e02e      	b.n	8004d14 <HAL_RCC_OscConfig+0xd4>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d10c      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x98>
 8004cbe:	4b82      	ldr	r3, [pc, #520]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a81      	ldr	r2, [pc, #516]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004cc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cc8:	6013      	str	r3, [r2, #0]
 8004cca:	4b7f      	ldr	r3, [pc, #508]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a7e      	ldr	r2, [pc, #504]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004cd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cd4:	6013      	str	r3, [r2, #0]
 8004cd6:	e01d      	b.n	8004d14 <HAL_RCC_OscConfig+0xd4>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ce0:	d10c      	bne.n	8004cfc <HAL_RCC_OscConfig+0xbc>
 8004ce2:	4b79      	ldr	r3, [pc, #484]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a78      	ldr	r2, [pc, #480]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004ce8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cec:	6013      	str	r3, [r2, #0]
 8004cee:	4b76      	ldr	r3, [pc, #472]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a75      	ldr	r2, [pc, #468]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004cf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cf8:	6013      	str	r3, [r2, #0]
 8004cfa:	e00b      	b.n	8004d14 <HAL_RCC_OscConfig+0xd4>
 8004cfc:	4b72      	ldr	r3, [pc, #456]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a71      	ldr	r2, [pc, #452]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004d02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d06:	6013      	str	r3, [r2, #0]
 8004d08:	4b6f      	ldr	r3, [pc, #444]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a6e      	ldr	r2, [pc, #440]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004d0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d013      	beq.n	8004d44 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1c:	f7fc fcdc 	bl	80016d8 <HAL_GetTick>
 8004d20:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d22:	e008      	b.n	8004d36 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d24:	f7fc fcd8 	bl	80016d8 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	2b64      	cmp	r3, #100	; 0x64
 8004d30:	d901      	bls.n	8004d36 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e38d      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d36:	4b64      	ldr	r3, [pc, #400]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d0f0      	beq.n	8004d24 <HAL_RCC_OscConfig+0xe4>
 8004d42:	e014      	b.n	8004d6e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d44:	f7fc fcc8 	bl	80016d8 <HAL_GetTick>
 8004d48:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d4a:	e008      	b.n	8004d5e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d4c:	f7fc fcc4 	bl	80016d8 <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	2b64      	cmp	r3, #100	; 0x64
 8004d58:	d901      	bls.n	8004d5e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e379      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d5e:	4b5a      	ldr	r3, [pc, #360]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d1f0      	bne.n	8004d4c <HAL_RCC_OscConfig+0x10c>
 8004d6a:	e000      	b.n	8004d6e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	f000 80ae 	beq.w	8004ed8 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d7c:	4b52      	ldr	r3, [pc, #328]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d84:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004d86:	4b50      	ldr	r3, [pc, #320]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d8a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004d8c:	6a3b      	ldr	r3, [r7, #32]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d007      	beq.n	8004da2 <HAL_RCC_OscConfig+0x162>
 8004d92:	6a3b      	ldr	r3, [r7, #32]
 8004d94:	2b18      	cmp	r3, #24
 8004d96:	d13a      	bne.n	8004e0e <HAL_RCC_OscConfig+0x1ce>
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	f003 0303 	and.w	r3, r3, #3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d135      	bne.n	8004e0e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004da2:	4b49      	ldr	r3, [pc, #292]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 0304 	and.w	r3, r3, #4
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d005      	beq.n	8004dba <HAL_RCC_OscConfig+0x17a>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d101      	bne.n	8004dba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e34b      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dba:	f7fc fcbd 	bl	8001738 <HAL_GetREVID>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	f241 0203 	movw	r2, #4099	; 0x1003
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d817      	bhi.n	8004df8 <HAL_RCC_OscConfig+0x1b8>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	2b40      	cmp	r3, #64	; 0x40
 8004dce:	d108      	bne.n	8004de2 <HAL_RCC_OscConfig+0x1a2>
 8004dd0:	4b3d      	ldr	r3, [pc, #244]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004dd8:	4a3b      	ldr	r2, [pc, #236]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004dda:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004dde:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004de0:	e07a      	b.n	8004ed8 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004de2:	4b39      	ldr	r3, [pc, #228]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	031b      	lsls	r3, r3, #12
 8004df0:	4935      	ldr	r1, [pc, #212]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004df6:	e06f      	b.n	8004ed8 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004df8:	4b33      	ldr	r3, [pc, #204]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	061b      	lsls	r3, r3, #24
 8004e06:	4930      	ldr	r1, [pc, #192]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e0c:	e064      	b.n	8004ed8 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d045      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004e16:	4b2c      	ldr	r3, [pc, #176]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f023 0219 	bic.w	r2, r3, #25
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	4929      	ldr	r1, [pc, #164]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004e24:	4313      	orrs	r3, r2
 8004e26:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e28:	f7fc fc56 	bl	80016d8 <HAL_GetTick>
 8004e2c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e30:	f7fc fc52 	bl	80016d8 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e307      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004e42:	4b21      	ldr	r3, [pc, #132]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0304 	and.w	r3, r3, #4
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0f0      	beq.n	8004e30 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e4e:	f7fc fc73 	bl	8001738 <HAL_GetREVID>
 8004e52:	4603      	mov	r3, r0
 8004e54:	f241 0203 	movw	r2, #4099	; 0x1003
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d817      	bhi.n	8004e8c <HAL_RCC_OscConfig+0x24c>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	2b40      	cmp	r3, #64	; 0x40
 8004e62:	d108      	bne.n	8004e76 <HAL_RCC_OscConfig+0x236>
 8004e64:	4b18      	ldr	r3, [pc, #96]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004e6c:	4a16      	ldr	r2, [pc, #88]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004e6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e72:	6053      	str	r3, [r2, #4]
 8004e74:	e030      	b.n	8004ed8 <HAL_RCC_OscConfig+0x298>
 8004e76:	4b14      	ldr	r3, [pc, #80]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	031b      	lsls	r3, r3, #12
 8004e84:	4910      	ldr	r1, [pc, #64]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004e86:	4313      	orrs	r3, r2
 8004e88:	604b      	str	r3, [r1, #4]
 8004e8a:	e025      	b.n	8004ed8 <HAL_RCC_OscConfig+0x298>
 8004e8c:	4b0e      	ldr	r3, [pc, #56]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	061b      	lsls	r3, r3, #24
 8004e9a:	490b      	ldr	r1, [pc, #44]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	604b      	str	r3, [r1, #4]
 8004ea0:	e01a      	b.n	8004ed8 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ea2:	4b09      	ldr	r3, [pc, #36]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a08      	ldr	r2, [pc, #32]	; (8004ec8 <HAL_RCC_OscConfig+0x288>)
 8004ea8:	f023 0301 	bic.w	r3, r3, #1
 8004eac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eae:	f7fc fc13 	bl	80016d8 <HAL_GetTick>
 8004eb2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004eb4:	e00a      	b.n	8004ecc <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004eb6:	f7fc fc0f 	bl	80016d8 <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d903      	bls.n	8004ecc <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e2c4      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
 8004ec8:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004ecc:	4ba4      	ldr	r3, [pc, #656]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0304 	and.w	r3, r3, #4
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1ee      	bne.n	8004eb6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0310 	and.w	r3, r3, #16
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f000 80a9 	beq.w	8005038 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ee6:	4b9e      	ldr	r3, [pc, #632]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004eee:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004ef0:	4b9b      	ldr	r3, [pc, #620]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004ef6:	69bb      	ldr	r3, [r7, #24]
 8004ef8:	2b08      	cmp	r3, #8
 8004efa:	d007      	beq.n	8004f0c <HAL_RCC_OscConfig+0x2cc>
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	2b18      	cmp	r3, #24
 8004f00:	d13a      	bne.n	8004f78 <HAL_RCC_OscConfig+0x338>
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f003 0303 	and.w	r3, r3, #3
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d135      	bne.n	8004f78 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004f0c:	4b94      	ldr	r3, [pc, #592]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d005      	beq.n	8004f24 <HAL_RCC_OscConfig+0x2e4>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	69db      	ldr	r3, [r3, #28]
 8004f1c:	2b80      	cmp	r3, #128	; 0x80
 8004f1e:	d001      	beq.n	8004f24 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e296      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004f24:	f7fc fc08 	bl	8001738 <HAL_GetREVID>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	f241 0203 	movw	r2, #4099	; 0x1003
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d817      	bhi.n	8004f62 <HAL_RCC_OscConfig+0x322>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	2b20      	cmp	r3, #32
 8004f38:	d108      	bne.n	8004f4c <HAL_RCC_OscConfig+0x30c>
 8004f3a:	4b89      	ldr	r3, [pc, #548]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004f42:	4a87      	ldr	r2, [pc, #540]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004f44:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f48:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004f4a:	e075      	b.n	8005038 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004f4c:	4b84      	ldr	r3, [pc, #528]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a1b      	ldr	r3, [r3, #32]
 8004f58:	069b      	lsls	r3, r3, #26
 8004f5a:	4981      	ldr	r1, [pc, #516]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004f60:	e06a      	b.n	8005038 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004f62:	4b7f      	ldr	r3, [pc, #508]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004f64:	68db      	ldr	r3, [r3, #12]
 8004f66:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	061b      	lsls	r3, r3, #24
 8004f70:	497b      	ldr	r1, [pc, #492]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004f76:	e05f      	b.n	8005038 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	69db      	ldr	r3, [r3, #28]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d042      	beq.n	8005006 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004f80:	4b77      	ldr	r3, [pc, #476]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a76      	ldr	r2, [pc, #472]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004f86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f8c:	f7fc fba4 	bl	80016d8 <HAL_GetTick>
 8004f90:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004f92:	e008      	b.n	8004fa6 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004f94:	f7fc fba0 	bl	80016d8 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e255      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004fa6:	4b6e      	ldr	r3, [pc, #440]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d0f0      	beq.n	8004f94 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004fb2:	f7fc fbc1 	bl	8001738 <HAL_GetREVID>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	f241 0203 	movw	r2, #4099	; 0x1003
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d817      	bhi.n	8004ff0 <HAL_RCC_OscConfig+0x3b0>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a1b      	ldr	r3, [r3, #32]
 8004fc4:	2b20      	cmp	r3, #32
 8004fc6:	d108      	bne.n	8004fda <HAL_RCC_OscConfig+0x39a>
 8004fc8:	4b65      	ldr	r3, [pc, #404]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004fd0:	4a63      	ldr	r2, [pc, #396]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004fd2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004fd6:	6053      	str	r3, [r2, #4]
 8004fd8:	e02e      	b.n	8005038 <HAL_RCC_OscConfig+0x3f8>
 8004fda:	4b61      	ldr	r3, [pc, #388]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a1b      	ldr	r3, [r3, #32]
 8004fe6:	069b      	lsls	r3, r3, #26
 8004fe8:	495d      	ldr	r1, [pc, #372]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	604b      	str	r3, [r1, #4]
 8004fee:	e023      	b.n	8005038 <HAL_RCC_OscConfig+0x3f8>
 8004ff0:	4b5b      	ldr	r3, [pc, #364]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a1b      	ldr	r3, [r3, #32]
 8004ffc:	061b      	lsls	r3, r3, #24
 8004ffe:	4958      	ldr	r1, [pc, #352]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8005000:	4313      	orrs	r3, r2
 8005002:	60cb      	str	r3, [r1, #12]
 8005004:	e018      	b.n	8005038 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005006:	4b56      	ldr	r3, [pc, #344]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a55      	ldr	r2, [pc, #340]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 800500c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005010:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005012:	f7fc fb61 	bl	80016d8 <HAL_GetTick>
 8005016:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005018:	e008      	b.n	800502c <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800501a:	f7fc fb5d 	bl	80016d8 <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	2b02      	cmp	r3, #2
 8005026:	d901      	bls.n	800502c <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8005028:	2303      	movs	r3, #3
 800502a:	e212      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800502c:	4b4c      	ldr	r3, [pc, #304]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005034:	2b00      	cmp	r3, #0
 8005036:	d1f0      	bne.n	800501a <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0308 	and.w	r3, r3, #8
 8005040:	2b00      	cmp	r3, #0
 8005042:	d036      	beq.n	80050b2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	695b      	ldr	r3, [r3, #20]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d019      	beq.n	8005080 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800504c:	4b44      	ldr	r3, [pc, #272]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 800504e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005050:	4a43      	ldr	r2, [pc, #268]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8005052:	f043 0301 	orr.w	r3, r3, #1
 8005056:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005058:	f7fc fb3e 	bl	80016d8 <HAL_GetTick>
 800505c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005060:	f7fc fb3a 	bl	80016d8 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e1ef      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005072:	4b3b      	ldr	r3, [pc, #236]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8005074:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d0f0      	beq.n	8005060 <HAL_RCC_OscConfig+0x420>
 800507e:	e018      	b.n	80050b2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005080:	4b37      	ldr	r3, [pc, #220]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8005082:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005084:	4a36      	ldr	r2, [pc, #216]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8005086:	f023 0301 	bic.w	r3, r3, #1
 800508a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800508c:	f7fc fb24 	bl	80016d8 <HAL_GetTick>
 8005090:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005092:	e008      	b.n	80050a6 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005094:	f7fc fb20 	bl	80016d8 <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d901      	bls.n	80050a6 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e1d5      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80050a6:	4b2e      	ldr	r3, [pc, #184]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 80050a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d1f0      	bne.n	8005094 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0320 	and.w	r3, r3, #32
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d036      	beq.n	800512c <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	699b      	ldr	r3, [r3, #24]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d019      	beq.n	80050fa <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80050c6:	4b26      	ldr	r3, [pc, #152]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a25      	ldr	r2, [pc, #148]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 80050cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80050d0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80050d2:	f7fc fb01 	bl	80016d8 <HAL_GetTick>
 80050d6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80050d8:	e008      	b.n	80050ec <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80050da:	f7fc fafd 	bl	80016d8 <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d901      	bls.n	80050ec <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e1b2      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80050ec:	4b1c      	ldr	r3, [pc, #112]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0f0      	beq.n	80050da <HAL_RCC_OscConfig+0x49a>
 80050f8:	e018      	b.n	800512c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80050fa:	4b19      	ldr	r3, [pc, #100]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a18      	ldr	r2, [pc, #96]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8005100:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005104:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005106:	f7fc fae7 	bl	80016d8 <HAL_GetTick>
 800510a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800510c:	e008      	b.n	8005120 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800510e:	f7fc fae3 	bl	80016d8 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	2b02      	cmp	r3, #2
 800511a:	d901      	bls.n	8005120 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e198      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005120:	4b0f      	ldr	r3, [pc, #60]	; (8005160 <HAL_RCC_OscConfig+0x520>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d1f0      	bne.n	800510e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 0304 	and.w	r3, r3, #4
 8005134:	2b00      	cmp	r3, #0
 8005136:	f000 8085 	beq.w	8005244 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800513a:	4b0a      	ldr	r3, [pc, #40]	; (8005164 <HAL_RCC_OscConfig+0x524>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a09      	ldr	r2, [pc, #36]	; (8005164 <HAL_RCC_OscConfig+0x524>)
 8005140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005144:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005146:	f7fc fac7 	bl	80016d8 <HAL_GetTick>
 800514a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800514c:	e00c      	b.n	8005168 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800514e:	f7fc fac3 	bl	80016d8 <HAL_GetTick>
 8005152:	4602      	mov	r2, r0
 8005154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	2b64      	cmp	r3, #100	; 0x64
 800515a:	d905      	bls.n	8005168 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 800515c:	2303      	movs	r3, #3
 800515e:	e178      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
 8005160:	58024400 	.word	0x58024400
 8005164:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005168:	4b96      	ldr	r3, [pc, #600]	; (80053c4 <HAL_RCC_OscConfig+0x784>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005170:	2b00      	cmp	r3, #0
 8005172:	d0ec      	beq.n	800514e <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d106      	bne.n	800518a <HAL_RCC_OscConfig+0x54a>
 800517c:	4b92      	ldr	r3, [pc, #584]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800517e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005180:	4a91      	ldr	r2, [pc, #580]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005182:	f043 0301 	orr.w	r3, r3, #1
 8005186:	6713      	str	r3, [r2, #112]	; 0x70
 8005188:	e02d      	b.n	80051e6 <HAL_RCC_OscConfig+0x5a6>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d10c      	bne.n	80051ac <HAL_RCC_OscConfig+0x56c>
 8005192:	4b8d      	ldr	r3, [pc, #564]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005196:	4a8c      	ldr	r2, [pc, #560]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005198:	f023 0301 	bic.w	r3, r3, #1
 800519c:	6713      	str	r3, [r2, #112]	; 0x70
 800519e:	4b8a      	ldr	r3, [pc, #552]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80051a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051a2:	4a89      	ldr	r2, [pc, #548]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80051a4:	f023 0304 	bic.w	r3, r3, #4
 80051a8:	6713      	str	r3, [r2, #112]	; 0x70
 80051aa:	e01c      	b.n	80051e6 <HAL_RCC_OscConfig+0x5a6>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	2b05      	cmp	r3, #5
 80051b2:	d10c      	bne.n	80051ce <HAL_RCC_OscConfig+0x58e>
 80051b4:	4b84      	ldr	r3, [pc, #528]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80051b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051b8:	4a83      	ldr	r2, [pc, #524]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80051ba:	f043 0304 	orr.w	r3, r3, #4
 80051be:	6713      	str	r3, [r2, #112]	; 0x70
 80051c0:	4b81      	ldr	r3, [pc, #516]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80051c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051c4:	4a80      	ldr	r2, [pc, #512]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80051c6:	f043 0301 	orr.w	r3, r3, #1
 80051ca:	6713      	str	r3, [r2, #112]	; 0x70
 80051cc:	e00b      	b.n	80051e6 <HAL_RCC_OscConfig+0x5a6>
 80051ce:	4b7e      	ldr	r3, [pc, #504]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80051d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051d2:	4a7d      	ldr	r2, [pc, #500]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80051d4:	f023 0301 	bic.w	r3, r3, #1
 80051d8:	6713      	str	r3, [r2, #112]	; 0x70
 80051da:	4b7b      	ldr	r3, [pc, #492]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80051dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051de:	4a7a      	ldr	r2, [pc, #488]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80051e0:	f023 0304 	bic.w	r3, r3, #4
 80051e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d015      	beq.n	800521a <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051ee:	f7fc fa73 	bl	80016d8 <HAL_GetTick>
 80051f2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80051f4:	e00a      	b.n	800520c <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051f6:	f7fc fa6f 	bl	80016d8 <HAL_GetTick>
 80051fa:	4602      	mov	r2, r0
 80051fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	f241 3288 	movw	r2, #5000	; 0x1388
 8005204:	4293      	cmp	r3, r2
 8005206:	d901      	bls.n	800520c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e122      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800520c:	4b6e      	ldr	r3, [pc, #440]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800520e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005210:	f003 0302 	and.w	r3, r3, #2
 8005214:	2b00      	cmp	r3, #0
 8005216:	d0ee      	beq.n	80051f6 <HAL_RCC_OscConfig+0x5b6>
 8005218:	e014      	b.n	8005244 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800521a:	f7fc fa5d 	bl	80016d8 <HAL_GetTick>
 800521e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005220:	e00a      	b.n	8005238 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005222:	f7fc fa59 	bl	80016d8 <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005230:	4293      	cmp	r3, r2
 8005232:	d901      	bls.n	8005238 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8005234:	2303      	movs	r3, #3
 8005236:	e10c      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005238:	4b63      	ldr	r3, [pc, #396]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800523a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800523c:	f003 0302 	and.w	r3, r3, #2
 8005240:	2b00      	cmp	r3, #0
 8005242:	d1ee      	bne.n	8005222 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005248:	2b00      	cmp	r3, #0
 800524a:	f000 8101 	beq.w	8005450 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800524e:	4b5e      	ldr	r3, [pc, #376]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005250:	691b      	ldr	r3, [r3, #16]
 8005252:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005256:	2b18      	cmp	r3, #24
 8005258:	f000 80bc 	beq.w	80053d4 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005260:	2b02      	cmp	r3, #2
 8005262:	f040 8095 	bne.w	8005390 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005266:	4b58      	ldr	r3, [pc, #352]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a57      	ldr	r2, [pc, #348]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800526c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005270:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005272:	f7fc fa31 	bl	80016d8 <HAL_GetTick>
 8005276:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005278:	e008      	b.n	800528c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800527a:	f7fc fa2d 	bl	80016d8 <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	2b02      	cmp	r3, #2
 8005286:	d901      	bls.n	800528c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e0e2      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800528c:	4b4e      	ldr	r3, [pc, #312]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1f0      	bne.n	800527a <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005298:	4b4b      	ldr	r3, [pc, #300]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800529a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800529c:	4b4b      	ldr	r3, [pc, #300]	; (80053cc <HAL_RCC_OscConfig+0x78c>)
 800529e:	4013      	ands	r3, r2
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80052a8:	0112      	lsls	r2, r2, #4
 80052aa:	430a      	orrs	r2, r1
 80052ac:	4946      	ldr	r1, [pc, #280]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	628b      	str	r3, [r1, #40]	; 0x28
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b6:	3b01      	subs	r3, #1
 80052b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052c0:	3b01      	subs	r3, #1
 80052c2:	025b      	lsls	r3, r3, #9
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	431a      	orrs	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052cc:	3b01      	subs	r3, #1
 80052ce:	041b      	lsls	r3, r3, #16
 80052d0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80052d4:	431a      	orrs	r2, r3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052da:	3b01      	subs	r3, #1
 80052dc:	061b      	lsls	r3, r3, #24
 80052de:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80052e2:	4939      	ldr	r1, [pc, #228]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80052e8:	4b37      	ldr	r3, [pc, #220]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80052ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ec:	4a36      	ldr	r2, [pc, #216]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80052ee:	f023 0301 	bic.w	r3, r3, #1
 80052f2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80052f4:	4b34      	ldr	r3, [pc, #208]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80052f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052f8:	4b35      	ldr	r3, [pc, #212]	; (80053d0 <HAL_RCC_OscConfig+0x790>)
 80052fa:	4013      	ands	r3, r2
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005300:	00d2      	lsls	r2, r2, #3
 8005302:	4931      	ldr	r1, [pc, #196]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005304:	4313      	orrs	r3, r2
 8005306:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005308:	4b2f      	ldr	r3, [pc, #188]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800530a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800530c:	f023 020c 	bic.w	r2, r3, #12
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005314:	492c      	ldr	r1, [pc, #176]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005316:	4313      	orrs	r3, r2
 8005318:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800531a:	4b2b      	ldr	r3, [pc, #172]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800531c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800531e:	f023 0202 	bic.w	r2, r3, #2
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005326:	4928      	ldr	r1, [pc, #160]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005328:	4313      	orrs	r3, r2
 800532a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800532c:	4b26      	ldr	r3, [pc, #152]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800532e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005330:	4a25      	ldr	r2, [pc, #148]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005332:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005336:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005338:	4b23      	ldr	r3, [pc, #140]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800533a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800533c:	4a22      	ldr	r2, [pc, #136]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800533e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005342:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005344:	4b20      	ldr	r3, [pc, #128]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005348:	4a1f      	ldr	r2, [pc, #124]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800534a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800534e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8005350:	4b1d      	ldr	r3, [pc, #116]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005354:	4a1c      	ldr	r2, [pc, #112]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005356:	f043 0301 	orr.w	r3, r3, #1
 800535a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800535c:	4b1a      	ldr	r3, [pc, #104]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a19      	ldr	r2, [pc, #100]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005362:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005366:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005368:	f7fc f9b6 	bl	80016d8 <HAL_GetTick>
 800536c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800536e:	e008      	b.n	8005382 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005370:	f7fc f9b2 	bl	80016d8 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e067      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005382:	4b11      	ldr	r3, [pc, #68]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d0f0      	beq.n	8005370 <HAL_RCC_OscConfig+0x730>
 800538e:	e05f      	b.n	8005450 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005390:	4b0d      	ldr	r3, [pc, #52]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a0c      	ldr	r2, [pc, #48]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 8005396:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800539a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800539c:	f7fc f99c 	bl	80016d8 <HAL_GetTick>
 80053a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80053a2:	e008      	b.n	80053b6 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053a4:	f7fc f998 	bl	80016d8 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	2b02      	cmp	r3, #2
 80053b0:	d901      	bls.n	80053b6 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e04d      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80053b6:	4b04      	ldr	r3, [pc, #16]	; (80053c8 <HAL_RCC_OscConfig+0x788>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1f0      	bne.n	80053a4 <HAL_RCC_OscConfig+0x764>
 80053c2:	e045      	b.n	8005450 <HAL_RCC_OscConfig+0x810>
 80053c4:	58024800 	.word	0x58024800
 80053c8:	58024400 	.word	0x58024400
 80053cc:	fffffc0c 	.word	0xfffffc0c
 80053d0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80053d4:	4b21      	ldr	r3, [pc, #132]	; (800545c <HAL_RCC_OscConfig+0x81c>)
 80053d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80053da:	4b20      	ldr	r3, [pc, #128]	; (800545c <HAL_RCC_OscConfig+0x81c>)
 80053dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053de:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d031      	beq.n	800544c <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f003 0203 	and.w	r2, r3, #3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d12a      	bne.n	800544c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	091b      	lsrs	r3, r3, #4
 80053fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005402:	429a      	cmp	r2, r3
 8005404:	d122      	bne.n	800544c <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005410:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005412:	429a      	cmp	r2, r3
 8005414:	d11a      	bne.n	800544c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	0a5b      	lsrs	r3, r3, #9
 800541a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005422:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005424:	429a      	cmp	r2, r3
 8005426:	d111      	bne.n	800544c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	0c1b      	lsrs	r3, r3, #16
 800542c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005434:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005436:	429a      	cmp	r2, r3
 8005438:	d108      	bne.n	800544c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	0e1b      	lsrs	r3, r3, #24
 800543e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005446:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005448:	429a      	cmp	r2, r3
 800544a:	d001      	beq.n	8005450 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e000      	b.n	8005452 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8005450:	2300      	movs	r3, #0
}
 8005452:	4618      	mov	r0, r3
 8005454:	3730      	adds	r7, #48	; 0x30
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	58024400 	.word	0x58024400

08005460 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d101      	bne.n	8005474 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e19c      	b.n	80057ae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005474:	4b8a      	ldr	r3, [pc, #552]	; (80056a0 <HAL_RCC_ClockConfig+0x240>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 030f 	and.w	r3, r3, #15
 800547c:	683a      	ldr	r2, [r7, #0]
 800547e:	429a      	cmp	r2, r3
 8005480:	d910      	bls.n	80054a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005482:	4b87      	ldr	r3, [pc, #540]	; (80056a0 <HAL_RCC_ClockConfig+0x240>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f023 020f 	bic.w	r2, r3, #15
 800548a:	4985      	ldr	r1, [pc, #532]	; (80056a0 <HAL_RCC_ClockConfig+0x240>)
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	4313      	orrs	r3, r2
 8005490:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005492:	4b83      	ldr	r3, [pc, #524]	; (80056a0 <HAL_RCC_ClockConfig+0x240>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 030f 	and.w	r3, r3, #15
 800549a:	683a      	ldr	r2, [r7, #0]
 800549c:	429a      	cmp	r2, r3
 800549e:	d001      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e184      	b.n	80057ae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0304 	and.w	r3, r3, #4
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d010      	beq.n	80054d2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	691a      	ldr	r2, [r3, #16]
 80054b4:	4b7b      	ldr	r3, [pc, #492]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80054bc:	429a      	cmp	r2, r3
 80054be:	d908      	bls.n	80054d2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80054c0:	4b78      	ldr	r3, [pc, #480]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 80054c2:	699b      	ldr	r3, [r3, #24]
 80054c4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	4975      	ldr	r1, [pc, #468]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 80054ce:	4313      	orrs	r3, r2
 80054d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 0308 	and.w	r3, r3, #8
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d010      	beq.n	8005500 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	695a      	ldr	r2, [r3, #20]
 80054e2:	4b70      	ldr	r3, [pc, #448]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 80054e4:	69db      	ldr	r3, [r3, #28]
 80054e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d908      	bls.n	8005500 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80054ee:	4b6d      	ldr	r3, [pc, #436]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 80054f0:	69db      	ldr	r3, [r3, #28]
 80054f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	496a      	ldr	r1, [pc, #424]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0310 	and.w	r3, r3, #16
 8005508:	2b00      	cmp	r3, #0
 800550a:	d010      	beq.n	800552e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	699a      	ldr	r2, [r3, #24]
 8005510:	4b64      	ldr	r3, [pc, #400]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 8005512:	69db      	ldr	r3, [r3, #28]
 8005514:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005518:	429a      	cmp	r2, r3
 800551a:	d908      	bls.n	800552e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800551c:	4b61      	ldr	r3, [pc, #388]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 800551e:	69db      	ldr	r3, [r3, #28]
 8005520:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	495e      	ldr	r1, [pc, #376]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 800552a:	4313      	orrs	r3, r2
 800552c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0320 	and.w	r3, r3, #32
 8005536:	2b00      	cmp	r3, #0
 8005538:	d010      	beq.n	800555c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	69da      	ldr	r2, [r3, #28]
 800553e:	4b59      	ldr	r3, [pc, #356]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 8005540:	6a1b      	ldr	r3, [r3, #32]
 8005542:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005546:	429a      	cmp	r2, r3
 8005548:	d908      	bls.n	800555c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800554a:	4b56      	ldr	r3, [pc, #344]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	69db      	ldr	r3, [r3, #28]
 8005556:	4953      	ldr	r1, [pc, #332]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 8005558:	4313      	orrs	r3, r2
 800555a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d010      	beq.n	800558a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68da      	ldr	r2, [r3, #12]
 800556c:	4b4d      	ldr	r3, [pc, #308]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	f003 030f 	and.w	r3, r3, #15
 8005574:	429a      	cmp	r2, r3
 8005576:	d908      	bls.n	800558a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005578:	4b4a      	ldr	r3, [pc, #296]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	f023 020f 	bic.w	r2, r3, #15
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	4947      	ldr	r1, [pc, #284]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 8005586:	4313      	orrs	r3, r2
 8005588:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	2b00      	cmp	r3, #0
 8005594:	d055      	beq.n	8005642 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005596:	4b43      	ldr	r3, [pc, #268]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 8005598:	699b      	ldr	r3, [r3, #24]
 800559a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	4940      	ldr	r1, [pc, #256]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	2b02      	cmp	r3, #2
 80055ae:	d107      	bne.n	80055c0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80055b0:	4b3c      	ldr	r3, [pc, #240]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d121      	bne.n	8005600 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e0f6      	b.n	80057ae <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	2b03      	cmp	r3, #3
 80055c6:	d107      	bne.n	80055d8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80055c8:	4b36      	ldr	r3, [pc, #216]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d115      	bne.n	8005600 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e0ea      	b.n	80057ae <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d107      	bne.n	80055f0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80055e0:	4b30      	ldr	r3, [pc, #192]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d109      	bne.n	8005600 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e0de      	b.n	80057ae <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055f0:	4b2c      	ldr	r3, [pc, #176]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0304 	and.w	r3, r3, #4
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d101      	bne.n	8005600 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e0d6      	b.n	80057ae <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005600:	4b28      	ldr	r3, [pc, #160]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 8005602:	691b      	ldr	r3, [r3, #16]
 8005604:	f023 0207 	bic.w	r2, r3, #7
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	4925      	ldr	r1, [pc, #148]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 800560e:	4313      	orrs	r3, r2
 8005610:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005612:	f7fc f861 	bl	80016d8 <HAL_GetTick>
 8005616:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005618:	e00a      	b.n	8005630 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800561a:	f7fc f85d 	bl	80016d8 <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	f241 3288 	movw	r2, #5000	; 0x1388
 8005628:	4293      	cmp	r3, r2
 800562a:	d901      	bls.n	8005630 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e0be      	b.n	80057ae <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005630:	4b1c      	ldr	r3, [pc, #112]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	00db      	lsls	r3, r3, #3
 800563e:	429a      	cmp	r2, r3
 8005640:	d1eb      	bne.n	800561a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0302 	and.w	r3, r3, #2
 800564a:	2b00      	cmp	r3, #0
 800564c:	d010      	beq.n	8005670 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	68da      	ldr	r2, [r3, #12]
 8005652:	4b14      	ldr	r3, [pc, #80]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 8005654:	699b      	ldr	r3, [r3, #24]
 8005656:	f003 030f 	and.w	r3, r3, #15
 800565a:	429a      	cmp	r2, r3
 800565c:	d208      	bcs.n	8005670 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800565e:	4b11      	ldr	r3, [pc, #68]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	f023 020f 	bic.w	r2, r3, #15
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	490e      	ldr	r1, [pc, #56]	; (80056a4 <HAL_RCC_ClockConfig+0x244>)
 800566c:	4313      	orrs	r3, r2
 800566e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005670:	4b0b      	ldr	r3, [pc, #44]	; (80056a0 <HAL_RCC_ClockConfig+0x240>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 030f 	and.w	r3, r3, #15
 8005678:	683a      	ldr	r2, [r7, #0]
 800567a:	429a      	cmp	r2, r3
 800567c:	d214      	bcs.n	80056a8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800567e:	4b08      	ldr	r3, [pc, #32]	; (80056a0 <HAL_RCC_ClockConfig+0x240>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f023 020f 	bic.w	r2, r3, #15
 8005686:	4906      	ldr	r1, [pc, #24]	; (80056a0 <HAL_RCC_ClockConfig+0x240>)
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	4313      	orrs	r3, r2
 800568c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800568e:	4b04      	ldr	r3, [pc, #16]	; (80056a0 <HAL_RCC_ClockConfig+0x240>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 030f 	and.w	r3, r3, #15
 8005696:	683a      	ldr	r2, [r7, #0]
 8005698:	429a      	cmp	r2, r3
 800569a:	d005      	beq.n	80056a8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e086      	b.n	80057ae <HAL_RCC_ClockConfig+0x34e>
 80056a0:	52002000 	.word	0x52002000
 80056a4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 0304 	and.w	r3, r3, #4
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d010      	beq.n	80056d6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	691a      	ldr	r2, [r3, #16]
 80056b8:	4b3f      	ldr	r3, [pc, #252]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d208      	bcs.n	80056d6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80056c4:	4b3c      	ldr	r3, [pc, #240]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	691b      	ldr	r3, [r3, #16]
 80056d0:	4939      	ldr	r1, [pc, #228]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 80056d2:	4313      	orrs	r3, r2
 80056d4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0308 	and.w	r3, r3, #8
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d010      	beq.n	8005704 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	695a      	ldr	r2, [r3, #20]
 80056e6:	4b34      	ldr	r3, [pc, #208]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 80056e8:	69db      	ldr	r3, [r3, #28]
 80056ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d208      	bcs.n	8005704 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80056f2:	4b31      	ldr	r3, [pc, #196]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 80056f4:	69db      	ldr	r3, [r3, #28]
 80056f6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	695b      	ldr	r3, [r3, #20]
 80056fe:	492e      	ldr	r1, [pc, #184]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 8005700:	4313      	orrs	r3, r2
 8005702:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0310 	and.w	r3, r3, #16
 800570c:	2b00      	cmp	r3, #0
 800570e:	d010      	beq.n	8005732 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	699a      	ldr	r2, [r3, #24]
 8005714:	4b28      	ldr	r3, [pc, #160]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 8005716:	69db      	ldr	r3, [r3, #28]
 8005718:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800571c:	429a      	cmp	r2, r3
 800571e:	d208      	bcs.n	8005732 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005720:	4b25      	ldr	r3, [pc, #148]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 8005722:	69db      	ldr	r3, [r3, #28]
 8005724:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	699b      	ldr	r3, [r3, #24]
 800572c:	4922      	ldr	r1, [pc, #136]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 800572e:	4313      	orrs	r3, r2
 8005730:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0320 	and.w	r3, r3, #32
 800573a:	2b00      	cmp	r3, #0
 800573c:	d010      	beq.n	8005760 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	69da      	ldr	r2, [r3, #28]
 8005742:	4b1d      	ldr	r3, [pc, #116]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800574a:	429a      	cmp	r2, r3
 800574c:	d208      	bcs.n	8005760 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800574e:	4b1a      	ldr	r3, [pc, #104]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 8005750:	6a1b      	ldr	r3, [r3, #32]
 8005752:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	4917      	ldr	r1, [pc, #92]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 800575c:	4313      	orrs	r3, r2
 800575e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005760:	f000 f834 	bl	80057cc <HAL_RCC_GetSysClockFreq>
 8005764:	4602      	mov	r2, r0
 8005766:	4b14      	ldr	r3, [pc, #80]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	0a1b      	lsrs	r3, r3, #8
 800576c:	f003 030f 	and.w	r3, r3, #15
 8005770:	4912      	ldr	r1, [pc, #72]	; (80057bc <HAL_RCC_ClockConfig+0x35c>)
 8005772:	5ccb      	ldrb	r3, [r1, r3]
 8005774:	f003 031f 	and.w	r3, r3, #31
 8005778:	fa22 f303 	lsr.w	r3, r2, r3
 800577c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800577e:	4b0e      	ldr	r3, [pc, #56]	; (80057b8 <HAL_RCC_ClockConfig+0x358>)
 8005780:	699b      	ldr	r3, [r3, #24]
 8005782:	f003 030f 	and.w	r3, r3, #15
 8005786:	4a0d      	ldr	r2, [pc, #52]	; (80057bc <HAL_RCC_ClockConfig+0x35c>)
 8005788:	5cd3      	ldrb	r3, [r2, r3]
 800578a:	f003 031f 	and.w	r3, r3, #31
 800578e:	693a      	ldr	r2, [r7, #16]
 8005790:	fa22 f303 	lsr.w	r3, r2, r3
 8005794:	4a0a      	ldr	r2, [pc, #40]	; (80057c0 <HAL_RCC_ClockConfig+0x360>)
 8005796:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005798:	4a0a      	ldr	r2, [pc, #40]	; (80057c4 <HAL_RCC_ClockConfig+0x364>)
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800579e:	4b0a      	ldr	r3, [pc, #40]	; (80057c8 <HAL_RCC_ClockConfig+0x368>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7fb ff4e 	bl	8001644 <HAL_InitTick>
 80057a8:	4603      	mov	r3, r0
 80057aa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80057ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3718      	adds	r7, #24
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	58024400 	.word	0x58024400
 80057bc:	0800cd50 	.word	0x0800cd50
 80057c0:	24000404 	.word	0x24000404
 80057c4:	24000400 	.word	0x24000400
 80057c8:	240008bc 	.word	0x240008bc

080057cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b089      	sub	sp, #36	; 0x24
 80057d0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057d2:	4bb3      	ldr	r3, [pc, #716]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80057da:	2b18      	cmp	r3, #24
 80057dc:	f200 8155 	bhi.w	8005a8a <HAL_RCC_GetSysClockFreq+0x2be>
 80057e0:	a201      	add	r2, pc, #4	; (adr r2, 80057e8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80057e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e6:	bf00      	nop
 80057e8:	0800584d 	.word	0x0800584d
 80057ec:	08005a8b 	.word	0x08005a8b
 80057f0:	08005a8b 	.word	0x08005a8b
 80057f4:	08005a8b 	.word	0x08005a8b
 80057f8:	08005a8b 	.word	0x08005a8b
 80057fc:	08005a8b 	.word	0x08005a8b
 8005800:	08005a8b 	.word	0x08005a8b
 8005804:	08005a8b 	.word	0x08005a8b
 8005808:	08005873 	.word	0x08005873
 800580c:	08005a8b 	.word	0x08005a8b
 8005810:	08005a8b 	.word	0x08005a8b
 8005814:	08005a8b 	.word	0x08005a8b
 8005818:	08005a8b 	.word	0x08005a8b
 800581c:	08005a8b 	.word	0x08005a8b
 8005820:	08005a8b 	.word	0x08005a8b
 8005824:	08005a8b 	.word	0x08005a8b
 8005828:	08005879 	.word	0x08005879
 800582c:	08005a8b 	.word	0x08005a8b
 8005830:	08005a8b 	.word	0x08005a8b
 8005834:	08005a8b 	.word	0x08005a8b
 8005838:	08005a8b 	.word	0x08005a8b
 800583c:	08005a8b 	.word	0x08005a8b
 8005840:	08005a8b 	.word	0x08005a8b
 8005844:	08005a8b 	.word	0x08005a8b
 8005848:	0800587f 	.word	0x0800587f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800584c:	4b94      	ldr	r3, [pc, #592]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0320 	and.w	r3, r3, #32
 8005854:	2b00      	cmp	r3, #0
 8005856:	d009      	beq.n	800586c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005858:	4b91      	ldr	r3, [pc, #580]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	08db      	lsrs	r3, r3, #3
 800585e:	f003 0303 	and.w	r3, r3, #3
 8005862:	4a90      	ldr	r2, [pc, #576]	; (8005aa4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005864:	fa22 f303 	lsr.w	r3, r2, r3
 8005868:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800586a:	e111      	b.n	8005a90 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800586c:	4b8d      	ldr	r3, [pc, #564]	; (8005aa4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800586e:	61bb      	str	r3, [r7, #24]
    break;
 8005870:	e10e      	b.n	8005a90 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005872:	4b8d      	ldr	r3, [pc, #564]	; (8005aa8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005874:	61bb      	str	r3, [r7, #24]
    break;
 8005876:	e10b      	b.n	8005a90 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005878:	4b8c      	ldr	r3, [pc, #560]	; (8005aac <HAL_RCC_GetSysClockFreq+0x2e0>)
 800587a:	61bb      	str	r3, [r7, #24]
    break;
 800587c:	e108      	b.n	8005a90 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800587e:	4b88      	ldr	r3, [pc, #544]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005882:	f003 0303 	and.w	r3, r3, #3
 8005886:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005888:	4b85      	ldr	r3, [pc, #532]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800588a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800588c:	091b      	lsrs	r3, r3, #4
 800588e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005892:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005894:	4b82      	ldr	r3, [pc, #520]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005898:	f003 0301 	and.w	r3, r3, #1
 800589c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800589e:	4b80      	ldr	r3, [pc, #512]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058a2:	08db      	lsrs	r3, r3, #3
 80058a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80058a8:	68fa      	ldr	r2, [r7, #12]
 80058aa:	fb02 f303 	mul.w	r3, r2, r3
 80058ae:	ee07 3a90 	vmov	s15, r3
 80058b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058b6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	f000 80e1 	beq.w	8005a84 <HAL_RCC_GetSysClockFreq+0x2b8>
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	2b02      	cmp	r3, #2
 80058c6:	f000 8083 	beq.w	80059d0 <HAL_RCC_GetSysClockFreq+0x204>
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	f200 80a1 	bhi.w	8005a14 <HAL_RCC_GetSysClockFreq+0x248>
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d003      	beq.n	80058e0 <HAL_RCC_GetSysClockFreq+0x114>
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d056      	beq.n	800598c <HAL_RCC_GetSysClockFreq+0x1c0>
 80058de:	e099      	b.n	8005a14 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80058e0:	4b6f      	ldr	r3, [pc, #444]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0320 	and.w	r3, r3, #32
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d02d      	beq.n	8005948 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80058ec:	4b6c      	ldr	r3, [pc, #432]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	08db      	lsrs	r3, r3, #3
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	4a6b      	ldr	r2, [pc, #428]	; (8005aa4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80058f8:	fa22 f303 	lsr.w	r3, r2, r3
 80058fc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	ee07 3a90 	vmov	s15, r3
 8005904:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	ee07 3a90 	vmov	s15, r3
 800590e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005912:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005916:	4b62      	ldr	r3, [pc, #392]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800591a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800591e:	ee07 3a90 	vmov	s15, r3
 8005922:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005926:	ed97 6a02 	vldr	s12, [r7, #8]
 800592a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8005ab0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800592e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005932:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005936:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800593a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800593e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005942:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005946:	e087      	b.n	8005a58 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	ee07 3a90 	vmov	s15, r3
 800594e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005952:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005ab4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800595a:	4b51      	ldr	r3, [pc, #324]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800595c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800595e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005962:	ee07 3a90 	vmov	s15, r3
 8005966:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800596a:	ed97 6a02 	vldr	s12, [r7, #8]
 800596e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8005ab0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005972:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005976:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800597a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800597e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005986:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800598a:	e065      	b.n	8005a58 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	ee07 3a90 	vmov	s15, r3
 8005992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005996:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005ab8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800599a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800599e:	4b40      	ldr	r3, [pc, #256]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80059a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059a6:	ee07 3a90 	vmov	s15, r3
 80059aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80059b2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8005ab0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80059b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80059c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80059ce:	e043      	b.n	8005a58 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	ee07 3a90 	vmov	s15, r3
 80059d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059da:	eddf 6a38 	vldr	s13, [pc, #224]	; 8005abc <HAL_RCC_GetSysClockFreq+0x2f0>
 80059de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059e2:	4b2f      	ldr	r3, [pc, #188]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80059e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059ea:	ee07 3a90 	vmov	s15, r3
 80059ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80059f6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005ab0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80059fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a12:	e021      	b.n	8005a58 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	ee07 3a90 	vmov	s15, r3
 8005a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a1e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005ab8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005a22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a26:	4b1e      	ldr	r3, [pc, #120]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a2e:	ee07 3a90 	vmov	s15, r3
 8005a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a36:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a3a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8005ab0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005a3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a56:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8005a58:	4b11      	ldr	r3, [pc, #68]	; (8005aa0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a5c:	0a5b      	lsrs	r3, r3, #9
 8005a5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a62:	3301      	adds	r3, #1
 8005a64:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	ee07 3a90 	vmov	s15, r3
 8005a6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005a70:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a7c:	ee17 3a90 	vmov	r3, s15
 8005a80:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8005a82:	e005      	b.n	8005a90 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8005a84:	2300      	movs	r3, #0
 8005a86:	61bb      	str	r3, [r7, #24]
    break;
 8005a88:	e002      	b.n	8005a90 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8005a8a:	4b07      	ldr	r3, [pc, #28]	; (8005aa8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005a8c:	61bb      	str	r3, [r7, #24]
    break;
 8005a8e:	bf00      	nop
  }

  return sysclockfreq;
 8005a90:	69bb      	ldr	r3, [r7, #24]
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3724      	adds	r7, #36	; 0x24
 8005a96:	46bd      	mov	sp, r7
 8005a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9c:	4770      	bx	lr
 8005a9e:	bf00      	nop
 8005aa0:	58024400 	.word	0x58024400
 8005aa4:	03d09000 	.word	0x03d09000
 8005aa8:	003d0900 	.word	0x003d0900
 8005aac:	007a1200 	.word	0x007a1200
 8005ab0:	46000000 	.word	0x46000000
 8005ab4:	4c742400 	.word	0x4c742400
 8005ab8:	4a742400 	.word	0x4a742400
 8005abc:	4af42400 	.word	0x4af42400

08005ac0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b082      	sub	sp, #8
 8005ac4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005ac6:	f7ff fe81 	bl	80057cc <HAL_RCC_GetSysClockFreq>
 8005aca:	4602      	mov	r2, r0
 8005acc:	4b10      	ldr	r3, [pc, #64]	; (8005b10 <HAL_RCC_GetHCLKFreq+0x50>)
 8005ace:	699b      	ldr	r3, [r3, #24]
 8005ad0:	0a1b      	lsrs	r3, r3, #8
 8005ad2:	f003 030f 	and.w	r3, r3, #15
 8005ad6:	490f      	ldr	r1, [pc, #60]	; (8005b14 <HAL_RCC_GetHCLKFreq+0x54>)
 8005ad8:	5ccb      	ldrb	r3, [r1, r3]
 8005ada:	f003 031f 	and.w	r3, r3, #31
 8005ade:	fa22 f303 	lsr.w	r3, r2, r3
 8005ae2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005ae4:	4b0a      	ldr	r3, [pc, #40]	; (8005b10 <HAL_RCC_GetHCLKFreq+0x50>)
 8005ae6:	699b      	ldr	r3, [r3, #24]
 8005ae8:	f003 030f 	and.w	r3, r3, #15
 8005aec:	4a09      	ldr	r2, [pc, #36]	; (8005b14 <HAL_RCC_GetHCLKFreq+0x54>)
 8005aee:	5cd3      	ldrb	r3, [r2, r3]
 8005af0:	f003 031f 	and.w	r3, r3, #31
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	fa22 f303 	lsr.w	r3, r2, r3
 8005afa:	4a07      	ldr	r2, [pc, #28]	; (8005b18 <HAL_RCC_GetHCLKFreq+0x58>)
 8005afc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005afe:	4a07      	ldr	r2, [pc, #28]	; (8005b1c <HAL_RCC_GetHCLKFreq+0x5c>)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005b04:	4b04      	ldr	r3, [pc, #16]	; (8005b18 <HAL_RCC_GetHCLKFreq+0x58>)
 8005b06:	681b      	ldr	r3, [r3, #0]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3708      	adds	r7, #8
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	58024400 	.word	0x58024400
 8005b14:	0800cd50 	.word	0x0800cd50
 8005b18:	24000404 	.word	0x24000404
 8005b1c:	24000400 	.word	0x24000400

08005b20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005b24:	f7ff ffcc 	bl	8005ac0 <HAL_RCC_GetHCLKFreq>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	4b06      	ldr	r3, [pc, #24]	; (8005b44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b2c:	69db      	ldr	r3, [r3, #28]
 8005b2e:	091b      	lsrs	r3, r3, #4
 8005b30:	f003 0307 	and.w	r3, r3, #7
 8005b34:	4904      	ldr	r1, [pc, #16]	; (8005b48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005b36:	5ccb      	ldrb	r3, [r1, r3]
 8005b38:	f003 031f 	and.w	r3, r3, #31
 8005b3c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	58024400 	.word	0x58024400
 8005b48:	0800cd50 	.word	0x0800cd50

08005b4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005b50:	f7ff ffb6 	bl	8005ac0 <HAL_RCC_GetHCLKFreq>
 8005b54:	4602      	mov	r2, r0
 8005b56:	4b06      	ldr	r3, [pc, #24]	; (8005b70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b58:	69db      	ldr	r3, [r3, #28]
 8005b5a:	0a1b      	lsrs	r3, r3, #8
 8005b5c:	f003 0307 	and.w	r3, r3, #7
 8005b60:	4904      	ldr	r1, [pc, #16]	; (8005b74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005b62:	5ccb      	ldrb	r3, [r1, r3]
 8005b64:	f003 031f 	and.w	r3, r3, #31
 8005b68:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	bd80      	pop	{r7, pc}
 8005b70:	58024400 	.word	0x58024400
 8005b74:	0800cd50 	.word	0x0800cd50

08005b78 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b086      	sub	sp, #24
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005b80:	2300      	movs	r3, #0
 8005b82:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005b84:	2300      	movs	r3, #0
 8005b86:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d03f      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b98:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005b9c:	d02a      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005b9e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005ba2:	d824      	bhi.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005ba4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ba8:	d018      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005baa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005bae:	d81e      	bhi.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d003      	beq.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005bb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bb8:	d007      	beq.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005bba:	e018      	b.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bbc:	4bab      	ldr	r3, [pc, #684]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bc0:	4aaa      	ldr	r2, [pc, #680]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005bc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bc6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005bc8:	e015      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	3304      	adds	r3, #4
 8005bce:	2102      	movs	r1, #2
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f001 fff3 	bl	8007bbc <RCCEx_PLL2_Config>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005bda:	e00c      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	3324      	adds	r3, #36	; 0x24
 8005be0:	2102      	movs	r1, #2
 8005be2:	4618      	mov	r0, r3
 8005be4:	f002 f89c 	bl	8007d20 <RCCEx_PLL3_Config>
 8005be8:	4603      	mov	r3, r0
 8005bea:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005bec:	e003      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	75fb      	strb	r3, [r7, #23]
      break;
 8005bf2:	e000      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005bf4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005bf6:	7dfb      	ldrb	r3, [r7, #23]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d109      	bne.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005bfc:	4b9b      	ldr	r3, [pc, #620]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005bfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c08:	4998      	ldr	r1, [pc, #608]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	650b      	str	r3, [r1, #80]	; 0x50
 8005c0e:	e001      	b.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c10:	7dfb      	ldrb	r3, [r7, #23]
 8005c12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d03d      	beq.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c24:	2b04      	cmp	r3, #4
 8005c26:	d826      	bhi.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005c28:	a201      	add	r2, pc, #4	; (adr r2, 8005c30 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8005c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c2e:	bf00      	nop
 8005c30:	08005c45 	.word	0x08005c45
 8005c34:	08005c53 	.word	0x08005c53
 8005c38:	08005c65 	.word	0x08005c65
 8005c3c:	08005c7d 	.word	0x08005c7d
 8005c40:	08005c7d 	.word	0x08005c7d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c44:	4b89      	ldr	r3, [pc, #548]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c48:	4a88      	ldr	r2, [pc, #544]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005c4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c4e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005c50:	e015      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	3304      	adds	r3, #4
 8005c56:	2100      	movs	r1, #0
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f001 ffaf 	bl	8007bbc <RCCEx_PLL2_Config>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005c62:	e00c      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	3324      	adds	r3, #36	; 0x24
 8005c68:	2100      	movs	r1, #0
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f002 f858 	bl	8007d20 <RCCEx_PLL3_Config>
 8005c70:	4603      	mov	r3, r0
 8005c72:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005c74:	e003      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	75fb      	strb	r3, [r7, #23]
      break;
 8005c7a:	e000      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005c7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c7e:	7dfb      	ldrb	r3, [r7, #23]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d109      	bne.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c84:	4b79      	ldr	r3, [pc, #484]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005c86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c88:	f023 0207 	bic.w	r2, r3, #7
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c90:	4976      	ldr	r1, [pc, #472]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	650b      	str	r3, [r1, #80]	; 0x50
 8005c96:	e001      	b.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c98:	7dfb      	ldrb	r3, [r7, #23]
 8005c9a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d042      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cb0:	d02b      	beq.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x192>
 8005cb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cb6:	d825      	bhi.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005cb8:	2bc0      	cmp	r3, #192	; 0xc0
 8005cba:	d028      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005cbc:	2bc0      	cmp	r3, #192	; 0xc0
 8005cbe:	d821      	bhi.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005cc0:	2b80      	cmp	r3, #128	; 0x80
 8005cc2:	d016      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8005cc4:	2b80      	cmp	r3, #128	; 0x80
 8005cc6:	d81d      	bhi.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d002      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8005ccc:	2b40      	cmp	r3, #64	; 0x40
 8005cce:	d007      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8005cd0:	e018      	b.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cd2:	4b66      	ldr	r3, [pc, #408]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd6:	4a65      	ldr	r2, [pc, #404]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005cd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cdc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005cde:	e017      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	3304      	adds	r3, #4
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f001 ff68 	bl	8007bbc <RCCEx_PLL2_Config>
 8005cec:	4603      	mov	r3, r0
 8005cee:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005cf0:	e00e      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	3324      	adds	r3, #36	; 0x24
 8005cf6:	2100      	movs	r1, #0
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f002 f811 	bl	8007d20 <RCCEx_PLL3_Config>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005d02:	e005      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	75fb      	strb	r3, [r7, #23]
      break;
 8005d08:	e002      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8005d0a:	bf00      	nop
 8005d0c:	e000      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8005d0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d10:	7dfb      	ldrb	r3, [r7, #23]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d109      	bne.n	8005d2a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005d16:	4b55      	ldr	r3, [pc, #340]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005d18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d1a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d22:	4952      	ldr	r1, [pc, #328]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005d24:	4313      	orrs	r3, r2
 8005d26:	650b      	str	r3, [r1, #80]	; 0x50
 8005d28:	e001      	b.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d2a:	7dfb      	ldrb	r3, [r7, #23]
 8005d2c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d049      	beq.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005d40:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005d44:	d030      	beq.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8005d46:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005d4a:	d82a      	bhi.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005d4c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005d50:	d02c      	beq.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x234>
 8005d52:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005d56:	d824      	bhi.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005d58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d5c:	d018      	beq.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8005d5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d62:	d81e      	bhi.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d003      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8005d68:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d6c:	d007      	beq.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x206>
 8005d6e:	e018      	b.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d70:	4b3e      	ldr	r3, [pc, #248]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d74:	4a3d      	ldr	r2, [pc, #244]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005d76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d7a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005d7c:	e017      	b.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	3304      	adds	r3, #4
 8005d82:	2100      	movs	r1, #0
 8005d84:	4618      	mov	r0, r3
 8005d86:	f001 ff19 	bl	8007bbc <RCCEx_PLL2_Config>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005d8e:	e00e      	b.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	3324      	adds	r3, #36	; 0x24
 8005d94:	2100      	movs	r1, #0
 8005d96:	4618      	mov	r0, r3
 8005d98:	f001 ffc2 	bl	8007d20 <RCCEx_PLL3_Config>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005da0:	e005      	b.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	75fb      	strb	r3, [r7, #23]
      break;
 8005da6:	e002      	b.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8005da8:	bf00      	nop
 8005daa:	e000      	b.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8005dac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005dae:	7dfb      	ldrb	r3, [r7, #23]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10a      	bne.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005db4:	4b2d      	ldr	r3, [pc, #180]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005db8:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005dc2:	492a      	ldr	r1, [pc, #168]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	658b      	str	r3, [r1, #88]	; 0x58
 8005dc8:	e001      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dca:	7dfb      	ldrb	r3, [r7, #23]
 8005dcc:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d04c      	beq.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005de0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005de4:	d030      	beq.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8005de6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005dea:	d82a      	bhi.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005dec:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005df0:	d02c      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8005df2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005df6:	d824      	bhi.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005df8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005dfc:	d018      	beq.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8005dfe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005e02:	d81e      	bhi.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d003      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005e08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e0c:	d007      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8005e0e:	e018      	b.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e10:	4b16      	ldr	r3, [pc, #88]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e14:	4a15      	ldr	r2, [pc, #84]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e1a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005e1c:	e017      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	3304      	adds	r3, #4
 8005e22:	2100      	movs	r1, #0
 8005e24:	4618      	mov	r0, r3
 8005e26:	f001 fec9 	bl	8007bbc <RCCEx_PLL2_Config>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005e2e:	e00e      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	3324      	adds	r3, #36	; 0x24
 8005e34:	2100      	movs	r1, #0
 8005e36:	4618      	mov	r0, r3
 8005e38:	f001 ff72 	bl	8007d20 <RCCEx_PLL3_Config>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005e40:	e005      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	75fb      	strb	r3, [r7, #23]
      break;
 8005e46:	e002      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8005e48:	bf00      	nop
 8005e4a:	e000      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8005e4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e4e:	7dfb      	ldrb	r3, [r7, #23]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d10d      	bne.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005e54:	4b05      	ldr	r3, [pc, #20]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e58:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005e62:	4902      	ldr	r1, [pc, #8]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e64:	4313      	orrs	r3, r2
 8005e66:	658b      	str	r3, [r1, #88]	; 0x58
 8005e68:	e004      	b.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8005e6a:	bf00      	nop
 8005e6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e70:	7dfb      	ldrb	r3, [r7, #23]
 8005e72:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d032      	beq.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e84:	2b30      	cmp	r3, #48	; 0x30
 8005e86:	d01c      	beq.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005e88:	2b30      	cmp	r3, #48	; 0x30
 8005e8a:	d817      	bhi.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x344>
 8005e8c:	2b20      	cmp	r3, #32
 8005e8e:	d00c      	beq.n	8005eaa <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005e90:	2b20      	cmp	r3, #32
 8005e92:	d813      	bhi.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x344>
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d016      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005e98:	2b10      	cmp	r3, #16
 8005e9a:	d10f      	bne.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e9c:	4baf      	ldr	r3, [pc, #700]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea0:	4aae      	ldr	r2, [pc, #696]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005ea2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ea6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005ea8:	e00e      	b.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	3304      	adds	r3, #4
 8005eae:	2102      	movs	r1, #2
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f001 fe83 	bl	8007bbc <RCCEx_PLL2_Config>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005eba:	e005      	b.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	75fb      	strb	r3, [r7, #23]
      break;
 8005ec0:	e002      	b.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8005ec2:	bf00      	nop
 8005ec4:	e000      	b.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8005ec6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ec8:	7dfb      	ldrb	r3, [r7, #23]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d109      	bne.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005ece:	4ba3      	ldr	r3, [pc, #652]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ed2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005eda:	49a0      	ldr	r1, [pc, #640]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005edc:	4313      	orrs	r3, r2
 8005ede:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005ee0:	e001      	b.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ee2:	7dfb      	ldrb	r3, [r7, #23]
 8005ee4:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d047      	beq.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ef6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005efa:	d030      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8005efc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f00:	d82a      	bhi.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005f02:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005f06:	d02c      	beq.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8005f08:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005f0c:	d824      	bhi.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005f0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f12:	d018      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8005f14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f18:	d81e      	bhi.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d003      	beq.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8005f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f22:	d007      	beq.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8005f24:	e018      	b.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f26:	4b8d      	ldr	r3, [pc, #564]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f2a:	4a8c      	ldr	r2, [pc, #560]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005f2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f30:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005f32:	e017      	b.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	3304      	adds	r3, #4
 8005f38:	2100      	movs	r1, #0
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f001 fe3e 	bl	8007bbc <RCCEx_PLL2_Config>
 8005f40:	4603      	mov	r3, r0
 8005f42:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005f44:	e00e      	b.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	3324      	adds	r3, #36	; 0x24
 8005f4a:	2100      	movs	r1, #0
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f001 fee7 	bl	8007d20 <RCCEx_PLL3_Config>
 8005f52:	4603      	mov	r3, r0
 8005f54:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005f56:	e005      	b.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	75fb      	strb	r3, [r7, #23]
      break;
 8005f5c:	e002      	b.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8005f5e:	bf00      	nop
 8005f60:	e000      	b.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8005f62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f64:	7dfb      	ldrb	r3, [r7, #23]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d109      	bne.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005f6a:	4b7c      	ldr	r3, [pc, #496]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005f6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f6e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f76:	4979      	ldr	r1, [pc, #484]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	650b      	str	r3, [r1, #80]	; 0x50
 8005f7c:	e001      	b.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f7e:	7dfb      	ldrb	r3, [r7, #23]
 8005f80:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d049      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f96:	d02e      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8005f98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f9c:	d828      	bhi.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005f9e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005fa2:	d02a      	beq.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0x482>
 8005fa4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005fa8:	d822      	bhi.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005faa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005fae:	d026      	beq.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x486>
 8005fb0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005fb4:	d81c      	bhi.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005fb6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005fba:	d010      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x466>
 8005fbc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005fc0:	d816      	bhi.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d01d      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8005fc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fca:	d111      	bne.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	3304      	adds	r3, #4
 8005fd0:	2101      	movs	r1, #1
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f001 fdf2 	bl	8007bbc <RCCEx_PLL2_Config>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005fdc:	e012      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	3324      	adds	r3, #36	; 0x24
 8005fe2:	2101      	movs	r1, #1
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f001 fe9b 	bl	8007d20 <RCCEx_PLL3_Config>
 8005fea:	4603      	mov	r3, r0
 8005fec:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005fee:	e009      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	75fb      	strb	r3, [r7, #23]
      break;
 8005ff4:	e006      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8005ff6:	bf00      	nop
 8005ff8:	e004      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8005ffa:	bf00      	nop
 8005ffc:	e002      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8005ffe:	bf00      	nop
 8006000:	e000      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8006002:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006004:	7dfb      	ldrb	r3, [r7, #23]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d109      	bne.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800600a:	4b54      	ldr	r3, [pc, #336]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800600c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800600e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006016:	4951      	ldr	r1, [pc, #324]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006018:	4313      	orrs	r3, r2
 800601a:	650b      	str	r3, [r1, #80]	; 0x50
 800601c:	e001      	b.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800601e:	7dfb      	ldrb	r3, [r7, #23]
 8006020:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d04b      	beq.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006034:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006038:	d02e      	beq.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x520>
 800603a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800603e:	d828      	bhi.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006040:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006044:	d02a      	beq.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006046:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800604a:	d822      	bhi.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800604c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006050:	d026      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8006052:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006056:	d81c      	bhi.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006058:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800605c:	d010      	beq.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x508>
 800605e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006062:	d816      	bhi.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006064:	2b00      	cmp	r3, #0
 8006066:	d01d      	beq.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8006068:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800606c:	d111      	bne.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	3304      	adds	r3, #4
 8006072:	2101      	movs	r1, #1
 8006074:	4618      	mov	r0, r3
 8006076:	f001 fda1 	bl	8007bbc <RCCEx_PLL2_Config>
 800607a:	4603      	mov	r3, r0
 800607c:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800607e:	e012      	b.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	3324      	adds	r3, #36	; 0x24
 8006084:	2101      	movs	r1, #1
 8006086:	4618      	mov	r0, r3
 8006088:	f001 fe4a 	bl	8007d20 <RCCEx_PLL3_Config>
 800608c:	4603      	mov	r3, r0
 800608e:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006090:	e009      	b.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	75fb      	strb	r3, [r7, #23]
      break;
 8006096:	e006      	b.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8006098:	bf00      	nop
 800609a:	e004      	b.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800609c:	bf00      	nop
 800609e:	e002      	b.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 80060a0:	bf00      	nop
 80060a2:	e000      	b.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 80060a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80060a6:	7dfb      	ldrb	r3, [r7, #23]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10a      	bne.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80060ac:	4b2b      	ldr	r3, [pc, #172]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80060ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060b0:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80060ba:	4928      	ldr	r1, [pc, #160]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80060bc:	4313      	orrs	r3, r2
 80060be:	658b      	str	r3, [r1, #88]	; 0x58
 80060c0:	e001      	b.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060c2:	7dfb      	ldrb	r3, [r7, #23]
 80060c4:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d02f      	beq.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80060da:	d00e      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x582>
 80060dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80060e0:	d814      	bhi.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x594>
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d015      	beq.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80060e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80060ea:	d10f      	bne.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060ec:	4b1b      	ldr	r3, [pc, #108]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80060ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f0:	4a1a      	ldr	r2, [pc, #104]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80060f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80060f8:	e00c      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	3304      	adds	r3, #4
 80060fe:	2101      	movs	r1, #1
 8006100:	4618      	mov	r0, r3
 8006102:	f001 fd5b 	bl	8007bbc <RCCEx_PLL2_Config>
 8006106:	4603      	mov	r3, r0
 8006108:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800610a:	e003      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	75fb      	strb	r3, [r7, #23]
      break;
 8006110:	e000      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8006112:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006114:	7dfb      	ldrb	r3, [r7, #23]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d109      	bne.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800611a:	4b10      	ldr	r3, [pc, #64]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800611c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800611e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006126:	490d      	ldr	r1, [pc, #52]	; (800615c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006128:	4313      	orrs	r3, r2
 800612a:	650b      	str	r3, [r1, #80]	; 0x50
 800612c:	e001      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800612e:	7dfb      	ldrb	r3, [r7, #23]
 8006130:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d033      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006142:	2b03      	cmp	r3, #3
 8006144:	d81c      	bhi.n	8006180 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8006146:	a201      	add	r2, pc, #4	; (adr r2, 800614c <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8006148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800614c:	08006187 	.word	0x08006187
 8006150:	08006161 	.word	0x08006161
 8006154:	0800616f 	.word	0x0800616f
 8006158:	08006187 	.word	0x08006187
 800615c:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006160:	4bb8      	ldr	r3, [pc, #736]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006164:	4ab7      	ldr	r2, [pc, #732]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006166:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800616a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800616c:	e00c      	b.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	3304      	adds	r3, #4
 8006172:	2102      	movs	r1, #2
 8006174:	4618      	mov	r0, r3
 8006176:	f001 fd21 	bl	8007bbc <RCCEx_PLL2_Config>
 800617a:	4603      	mov	r3, r0
 800617c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800617e:	e003      	b.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	75fb      	strb	r3, [r7, #23]
      break;
 8006184:	e000      	b.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8006186:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006188:	7dfb      	ldrb	r3, [r7, #23]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d109      	bne.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800618e:	4bad      	ldr	r3, [pc, #692]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006192:	f023 0203 	bic.w	r2, r3, #3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800619a:	49aa      	ldr	r1, [pc, #680]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800619c:	4313      	orrs	r3, r2
 800619e:	64cb      	str	r3, [r1, #76]	; 0x4c
 80061a0:	e001      	b.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061a2:	7dfb      	ldrb	r3, [r7, #23]
 80061a4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	f000 8086 	beq.w	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80061b4:	4ba4      	ldr	r3, [pc, #656]	; (8006448 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4aa3      	ldr	r2, [pc, #652]	; (8006448 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80061ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061be:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80061c0:	f7fb fa8a 	bl	80016d8 <HAL_GetTick>
 80061c4:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061c6:	e009      	b.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061c8:	f7fb fa86 	bl	80016d8 <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	2b64      	cmp	r3, #100	; 0x64
 80061d4:	d902      	bls.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	75fb      	strb	r3, [r7, #23]
        break;
 80061da:	e005      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061dc:	4b9a      	ldr	r3, [pc, #616]	; (8006448 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d0ef      	beq.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80061e8:	7dfb      	ldrb	r3, [r7, #23]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d166      	bne.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80061ee:	4b95      	ldr	r3, [pc, #596]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80061f0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80061f8:	4053      	eors	r3, r2
 80061fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d013      	beq.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006202:	4b90      	ldr	r3, [pc, #576]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006206:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800620a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800620c:	4b8d      	ldr	r3, [pc, #564]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800620e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006210:	4a8c      	ldr	r2, [pc, #560]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006212:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006216:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006218:	4b8a      	ldr	r3, [pc, #552]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800621a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800621c:	4a89      	ldr	r2, [pc, #548]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800621e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006222:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006224:	4a87      	ldr	r2, [pc, #540]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006230:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006234:	d115      	bne.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006236:	f7fb fa4f 	bl	80016d8 <HAL_GetTick>
 800623a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800623c:	e00b      	b.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800623e:	f7fb fa4b 	bl	80016d8 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	f241 3288 	movw	r2, #5000	; 0x1388
 800624c:	4293      	cmp	r3, r2
 800624e:	d902      	bls.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	75fb      	strb	r3, [r7, #23]
            break;
 8006254:	e005      	b.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006256:	4b7b      	ldr	r3, [pc, #492]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006258:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800625a:	f003 0302 	and.w	r3, r3, #2
 800625e:	2b00      	cmp	r3, #0
 8006260:	d0ed      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8006262:	7dfb      	ldrb	r3, [r7, #23]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d126      	bne.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800626e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006272:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006276:	d10d      	bne.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8006278:	4b72      	ldr	r3, [pc, #456]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006286:	0919      	lsrs	r1, r3, #4
 8006288:	4b70      	ldr	r3, [pc, #448]	; (800644c <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 800628a:	400b      	ands	r3, r1
 800628c:	496d      	ldr	r1, [pc, #436]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800628e:	4313      	orrs	r3, r2
 8006290:	610b      	str	r3, [r1, #16]
 8006292:	e005      	b.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8006294:	4b6b      	ldr	r3, [pc, #428]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006296:	691b      	ldr	r3, [r3, #16]
 8006298:	4a6a      	ldr	r2, [pc, #424]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800629a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800629e:	6113      	str	r3, [r2, #16]
 80062a0:	4b68      	ldr	r3, [pc, #416]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80062a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80062aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062ae:	4965      	ldr	r1, [pc, #404]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80062b0:	4313      	orrs	r3, r2
 80062b2:	670b      	str	r3, [r1, #112]	; 0x70
 80062b4:	e004      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80062b6:	7dfb      	ldrb	r3, [r7, #23]
 80062b8:	75bb      	strb	r3, [r7, #22]
 80062ba:	e001      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062bc:	7dfb      	ldrb	r3, [r7, #23]
 80062be:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0301 	and.w	r3, r3, #1
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d07e      	beq.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062d0:	2b28      	cmp	r3, #40	; 0x28
 80062d2:	d867      	bhi.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80062d4:	a201      	add	r2, pc, #4	; (adr r2, 80062dc <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80062d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062da:	bf00      	nop
 80062dc:	080063ab 	.word	0x080063ab
 80062e0:	080063a5 	.word	0x080063a5
 80062e4:	080063a5 	.word	0x080063a5
 80062e8:	080063a5 	.word	0x080063a5
 80062ec:	080063a5 	.word	0x080063a5
 80062f0:	080063a5 	.word	0x080063a5
 80062f4:	080063a5 	.word	0x080063a5
 80062f8:	080063a5 	.word	0x080063a5
 80062fc:	08006381 	.word	0x08006381
 8006300:	080063a5 	.word	0x080063a5
 8006304:	080063a5 	.word	0x080063a5
 8006308:	080063a5 	.word	0x080063a5
 800630c:	080063a5 	.word	0x080063a5
 8006310:	080063a5 	.word	0x080063a5
 8006314:	080063a5 	.word	0x080063a5
 8006318:	080063a5 	.word	0x080063a5
 800631c:	08006393 	.word	0x08006393
 8006320:	080063a5 	.word	0x080063a5
 8006324:	080063a5 	.word	0x080063a5
 8006328:	080063a5 	.word	0x080063a5
 800632c:	080063a5 	.word	0x080063a5
 8006330:	080063a5 	.word	0x080063a5
 8006334:	080063a5 	.word	0x080063a5
 8006338:	080063a5 	.word	0x080063a5
 800633c:	080063ab 	.word	0x080063ab
 8006340:	080063a5 	.word	0x080063a5
 8006344:	080063a5 	.word	0x080063a5
 8006348:	080063a5 	.word	0x080063a5
 800634c:	080063a5 	.word	0x080063a5
 8006350:	080063a5 	.word	0x080063a5
 8006354:	080063a5 	.word	0x080063a5
 8006358:	080063a5 	.word	0x080063a5
 800635c:	080063ab 	.word	0x080063ab
 8006360:	080063a5 	.word	0x080063a5
 8006364:	080063a5 	.word	0x080063a5
 8006368:	080063a5 	.word	0x080063a5
 800636c:	080063a5 	.word	0x080063a5
 8006370:	080063a5 	.word	0x080063a5
 8006374:	080063a5 	.word	0x080063a5
 8006378:	080063a5 	.word	0x080063a5
 800637c:	080063ab 	.word	0x080063ab
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	3304      	adds	r3, #4
 8006384:	2101      	movs	r1, #1
 8006386:	4618      	mov	r0, r3
 8006388:	f001 fc18 	bl	8007bbc <RCCEx_PLL2_Config>
 800638c:	4603      	mov	r3, r0
 800638e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006390:	e00c      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	3324      	adds	r3, #36	; 0x24
 8006396:	2101      	movs	r1, #1
 8006398:	4618      	mov	r0, r3
 800639a:	f001 fcc1 	bl	8007d20 <RCCEx_PLL3_Config>
 800639e:	4603      	mov	r3, r0
 80063a0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80063a2:	e003      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	75fb      	strb	r3, [r7, #23]
      break;
 80063a8:	e000      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 80063aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063ac:	7dfb      	ldrb	r3, [r7, #23]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d109      	bne.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80063b2:	4b24      	ldr	r3, [pc, #144]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80063b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063b6:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063be:	4921      	ldr	r1, [pc, #132]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80063c0:	4313      	orrs	r3, r2
 80063c2:	654b      	str	r3, [r1, #84]	; 0x54
 80063c4:	e001      	b.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063c6:	7dfb      	ldrb	r3, [r7, #23]
 80063c8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0302 	and.w	r3, r3, #2
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d03e      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063da:	2b05      	cmp	r3, #5
 80063dc:	d820      	bhi.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 80063de:	a201      	add	r2, pc, #4	; (adr r2, 80063e4 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 80063e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e4:	08006427 	.word	0x08006427
 80063e8:	080063fd 	.word	0x080063fd
 80063ec:	0800640f 	.word	0x0800640f
 80063f0:	08006427 	.word	0x08006427
 80063f4:	08006427 	.word	0x08006427
 80063f8:	08006427 	.word	0x08006427
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	3304      	adds	r3, #4
 8006400:	2101      	movs	r1, #1
 8006402:	4618      	mov	r0, r3
 8006404:	f001 fbda 	bl	8007bbc <RCCEx_PLL2_Config>
 8006408:	4603      	mov	r3, r0
 800640a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800640c:	e00c      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	3324      	adds	r3, #36	; 0x24
 8006412:	2101      	movs	r1, #1
 8006414:	4618      	mov	r0, r3
 8006416:	f001 fc83 	bl	8007d20 <RCCEx_PLL3_Config>
 800641a:	4603      	mov	r3, r0
 800641c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800641e:	e003      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	75fb      	strb	r3, [r7, #23]
      break;
 8006424:	e000      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8006426:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006428:	7dfb      	ldrb	r3, [r7, #23]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d110      	bne.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800642e:	4b05      	ldr	r3, [pc, #20]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8006430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006432:	f023 0207 	bic.w	r2, r3, #7
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800643a:	4902      	ldr	r1, [pc, #8]	; (8006444 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800643c:	4313      	orrs	r3, r2
 800643e:	654b      	str	r3, [r1, #84]	; 0x54
 8006440:	e008      	b.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8006442:	bf00      	nop
 8006444:	58024400 	.word	0x58024400
 8006448:	58024800 	.word	0x58024800
 800644c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006450:	7dfb      	ldrb	r3, [r7, #23]
 8006452:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f003 0304 	and.w	r3, r3, #4
 800645c:	2b00      	cmp	r3, #0
 800645e:	d039      	beq.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006466:	2b05      	cmp	r3, #5
 8006468:	d820      	bhi.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x934>
 800646a:	a201      	add	r2, pc, #4	; (adr r2, 8006470 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 800646c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006470:	080064b3 	.word	0x080064b3
 8006474:	08006489 	.word	0x08006489
 8006478:	0800649b 	.word	0x0800649b
 800647c:	080064b3 	.word	0x080064b3
 8006480:	080064b3 	.word	0x080064b3
 8006484:	080064b3 	.word	0x080064b3
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	3304      	adds	r3, #4
 800648c:	2101      	movs	r1, #1
 800648e:	4618      	mov	r0, r3
 8006490:	f001 fb94 	bl	8007bbc <RCCEx_PLL2_Config>
 8006494:	4603      	mov	r3, r0
 8006496:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006498:	e00c      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	3324      	adds	r3, #36	; 0x24
 800649e:	2101      	movs	r1, #1
 80064a0:	4618      	mov	r0, r3
 80064a2:	f001 fc3d 	bl	8007d20 <RCCEx_PLL3_Config>
 80064a6:	4603      	mov	r3, r0
 80064a8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80064aa:	e003      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	75fb      	strb	r3, [r7, #23]
      break;
 80064b0:	e000      	b.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 80064b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064b4:	7dfb      	ldrb	r3, [r7, #23]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10a      	bne.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064ba:	4bb7      	ldr	r3, [pc, #732]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80064bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064be:	f023 0207 	bic.w	r2, r3, #7
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064c8:	49b3      	ldr	r1, [pc, #716]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80064ca:	4313      	orrs	r3, r2
 80064cc:	658b      	str	r3, [r1, #88]	; 0x58
 80064ce:	e001      	b.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064d0:	7dfb      	ldrb	r3, [r7, #23]
 80064d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0320 	and.w	r3, r3, #32
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d04b      	beq.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80064e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80064ea:	d02e      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 80064ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80064f0:	d828      	bhi.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80064f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064f6:	d02a      	beq.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80064f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064fc:	d822      	bhi.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80064fe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006502:	d026      	beq.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8006504:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006508:	d81c      	bhi.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800650a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800650e:	d010      	beq.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8006510:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006514:	d816      	bhi.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8006516:	2b00      	cmp	r3, #0
 8006518:	d01d      	beq.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800651a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800651e:	d111      	bne.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	3304      	adds	r3, #4
 8006524:	2100      	movs	r1, #0
 8006526:	4618      	mov	r0, r3
 8006528:	f001 fb48 	bl	8007bbc <RCCEx_PLL2_Config>
 800652c:	4603      	mov	r3, r0
 800652e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006530:	e012      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	3324      	adds	r3, #36	; 0x24
 8006536:	2102      	movs	r1, #2
 8006538:	4618      	mov	r0, r3
 800653a:	f001 fbf1 	bl	8007d20 <RCCEx_PLL3_Config>
 800653e:	4603      	mov	r3, r0
 8006540:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006542:	e009      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	75fb      	strb	r3, [r7, #23]
      break;
 8006548:	e006      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800654a:	bf00      	nop
 800654c:	e004      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800654e:	bf00      	nop
 8006550:	e002      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006552:	bf00      	nop
 8006554:	e000      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8006556:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006558:	7dfb      	ldrb	r3, [r7, #23]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d10a      	bne.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800655e:	4b8e      	ldr	r3, [pc, #568]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006562:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800656c:	498a      	ldr	r1, [pc, #552]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800656e:	4313      	orrs	r3, r2
 8006570:	654b      	str	r3, [r1, #84]	; 0x54
 8006572:	e001      	b.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006574:	7dfb      	ldrb	r3, [r7, #23]
 8006576:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006580:	2b00      	cmp	r3, #0
 8006582:	d04b      	beq.n	800661c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800658a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800658e:	d02e      	beq.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8006590:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006594:	d828      	bhi.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8006596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800659a:	d02a      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800659c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065a0:	d822      	bhi.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80065a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80065a6:	d026      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80065a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80065ac:	d81c      	bhi.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80065ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065b2:	d010      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 80065b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065b8:	d816      	bhi.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d01d      	beq.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80065be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065c2:	d111      	bne.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	3304      	adds	r3, #4
 80065c8:	2100      	movs	r1, #0
 80065ca:	4618      	mov	r0, r3
 80065cc:	f001 faf6 	bl	8007bbc <RCCEx_PLL2_Config>
 80065d0:	4603      	mov	r3, r0
 80065d2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80065d4:	e012      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	3324      	adds	r3, #36	; 0x24
 80065da:	2102      	movs	r1, #2
 80065dc:	4618      	mov	r0, r3
 80065de:	f001 fb9f 	bl	8007d20 <RCCEx_PLL3_Config>
 80065e2:	4603      	mov	r3, r0
 80065e4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80065e6:	e009      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	75fb      	strb	r3, [r7, #23]
      break;
 80065ec:	e006      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80065ee:	bf00      	nop
 80065f0:	e004      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80065f2:	bf00      	nop
 80065f4:	e002      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80065f6:	bf00      	nop
 80065f8:	e000      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80065fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065fc:	7dfb      	ldrb	r3, [r7, #23]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d10a      	bne.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006602:	4b65      	ldr	r3, [pc, #404]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006606:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006610:	4961      	ldr	r1, [pc, #388]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006612:	4313      	orrs	r3, r2
 8006614:	658b      	str	r3, [r1, #88]	; 0x58
 8006616:	e001      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006618:	7dfb      	ldrb	r3, [r7, #23]
 800661a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006624:	2b00      	cmp	r3, #0
 8006626:	d04b      	beq.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800662e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006632:	d02e      	beq.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8006634:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006638:	d828      	bhi.n	800668c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800663a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800663e:	d02a      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8006640:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006644:	d822      	bhi.n	800668c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006646:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800664a:	d026      	beq.n	800669a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800664c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006650:	d81c      	bhi.n	800668c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8006652:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006656:	d010      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8006658:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800665c:	d816      	bhi.n	800668c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800665e:	2b00      	cmp	r3, #0
 8006660:	d01d      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8006662:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006666:	d111      	bne.n	800668c <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	3304      	adds	r3, #4
 800666c:	2100      	movs	r1, #0
 800666e:	4618      	mov	r0, r3
 8006670:	f001 faa4 	bl	8007bbc <RCCEx_PLL2_Config>
 8006674:	4603      	mov	r3, r0
 8006676:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006678:	e012      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	3324      	adds	r3, #36	; 0x24
 800667e:	2102      	movs	r1, #2
 8006680:	4618      	mov	r0, r3
 8006682:	f001 fb4d 	bl	8007d20 <RCCEx_PLL3_Config>
 8006686:	4603      	mov	r3, r0
 8006688:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800668a:	e009      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	75fb      	strb	r3, [r7, #23]
      break;
 8006690:	e006      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006692:	bf00      	nop
 8006694:	e004      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8006696:	bf00      	nop
 8006698:	e002      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800669a:	bf00      	nop
 800669c:	e000      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800669e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066a0:	7dfb      	ldrb	r3, [r7, #23]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d10a      	bne.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80066a6:	4b3c      	ldr	r3, [pc, #240]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80066a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80066b4:	4938      	ldr	r1, [pc, #224]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	658b      	str	r3, [r1, #88]	; 0x58
 80066ba:	e001      	b.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066bc:	7dfb      	ldrb	r3, [r7, #23]
 80066be:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0308 	and.w	r3, r3, #8
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d01a      	beq.n	8006702 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80066d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066d6:	d10a      	bne.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	3324      	adds	r3, #36	; 0x24
 80066dc:	2102      	movs	r1, #2
 80066de:	4618      	mov	r0, r3
 80066e0:	f001 fb1e 	bl	8007d20 <RCCEx_PLL3_Config>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d001      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80066ee:	4b2a      	ldr	r3, [pc, #168]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80066f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066f2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80066fc:	4926      	ldr	r1, [pc, #152]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0310 	and.w	r3, r3, #16
 800670a:	2b00      	cmp	r3, #0
 800670c:	d01a      	beq.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006714:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006718:	d10a      	bne.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	3324      	adds	r3, #36	; 0x24
 800671e:	2102      	movs	r1, #2
 8006720:	4618      	mov	r0, r3
 8006722:	f001 fafd 	bl	8007d20 <RCCEx_PLL3_Config>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d001      	beq.n	8006730 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006730:	4b19      	ldr	r3, [pc, #100]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006734:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800673e:	4916      	ldr	r1, [pc, #88]	; (8006798 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8006740:	4313      	orrs	r3, r2
 8006742:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800674c:	2b00      	cmp	r3, #0
 800674e:	d036      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006756:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800675a:	d01f      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800675c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006760:	d817      	bhi.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8006762:	2b00      	cmp	r3, #0
 8006764:	d003      	beq.n	800676e <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8006766:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800676a:	d009      	beq.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800676c:	e011      	b.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	3304      	adds	r3, #4
 8006772:	2100      	movs	r1, #0
 8006774:	4618      	mov	r0, r3
 8006776:	f001 fa21 	bl	8007bbc <RCCEx_PLL2_Config>
 800677a:	4603      	mov	r3, r0
 800677c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800677e:	e00e      	b.n	800679e <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	3324      	adds	r3, #36	; 0x24
 8006784:	2102      	movs	r1, #2
 8006786:	4618      	mov	r0, r3
 8006788:	f001 faca 	bl	8007d20 <RCCEx_PLL3_Config>
 800678c:	4603      	mov	r3, r0
 800678e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006790:	e005      	b.n	800679e <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	75fb      	strb	r3, [r7, #23]
      break;
 8006796:	e002      	b.n	800679e <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8006798:	58024400 	.word	0x58024400
      break;
 800679c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800679e:	7dfb      	ldrb	r3, [r7, #23]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d10a      	bne.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80067a4:	4b93      	ldr	r3, [pc, #588]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80067a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80067b2:	4990      	ldr	r1, [pc, #576]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80067b4:	4313      	orrs	r3, r2
 80067b6:	658b      	str	r3, [r1, #88]	; 0x58
 80067b8:	e001      	b.n	80067be <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067ba:	7dfb      	ldrb	r3, [r7, #23]
 80067bc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d033      	beq.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067d0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80067d4:	d01c      	beq.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 80067d6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80067da:	d816      	bhi.n	800680a <HAL_RCCEx_PeriphCLKConfig+0xc92>
 80067dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80067e0:	d003      	beq.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
 80067e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80067e6:	d007      	beq.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 80067e8:	e00f      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067ea:	4b82      	ldr	r3, [pc, #520]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80067ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ee:	4a81      	ldr	r2, [pc, #516]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80067f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80067f4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80067f6:	e00c      	b.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	3324      	adds	r3, #36	; 0x24
 80067fc:	2101      	movs	r1, #1
 80067fe:	4618      	mov	r0, r3
 8006800:	f001 fa8e 	bl	8007d20 <RCCEx_PLL3_Config>
 8006804:	4603      	mov	r3, r0
 8006806:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8006808:	e003      	b.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	75fb      	strb	r3, [r7, #23]
      break;
 800680e:	e000      	b.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8006810:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006812:	7dfb      	ldrb	r3, [r7, #23]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d10a      	bne.n	800682e <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006818:	4b76      	ldr	r3, [pc, #472]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800681a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800681c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006826:	4973      	ldr	r1, [pc, #460]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006828:	4313      	orrs	r3, r2
 800682a:	654b      	str	r3, [r1, #84]	; 0x54
 800682c:	e001      	b.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800682e:	7dfb      	ldrb	r3, [r7, #23]
 8006830:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800683a:	2b00      	cmp	r3, #0
 800683c:	d029      	beq.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006842:	2b00      	cmp	r3, #0
 8006844:	d003      	beq.n	800684e <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8006846:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800684a:	d007      	beq.n	800685c <HAL_RCCEx_PeriphCLKConfig+0xce4>
 800684c:	e00f      	b.n	800686e <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800684e:	4b69      	ldr	r3, [pc, #420]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006852:	4a68      	ldr	r2, [pc, #416]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006854:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006858:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800685a:	e00b      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	3304      	adds	r3, #4
 8006860:	2102      	movs	r1, #2
 8006862:	4618      	mov	r0, r3
 8006864:	f001 f9aa 	bl	8007bbc <RCCEx_PLL2_Config>
 8006868:	4603      	mov	r3, r0
 800686a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800686c:	e002      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	75fb      	strb	r3, [r7, #23]
      break;
 8006872:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006874:	7dfb      	ldrb	r3, [r7, #23]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d109      	bne.n	800688e <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800687a:	4b5e      	ldr	r3, [pc, #376]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800687c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800687e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006886:	495b      	ldr	r1, [pc, #364]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006888:	4313      	orrs	r3, r2
 800688a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800688c:	e001      	b.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800688e:	7dfb      	ldrb	r3, [r7, #23]
 8006890:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800689a:	2b00      	cmp	r3, #0
 800689c:	d00a      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	3324      	adds	r3, #36	; 0x24
 80068a2:	2102      	movs	r1, #2
 80068a4:	4618      	mov	r0, r3
 80068a6:	f001 fa3b 	bl	8007d20 <RCCEx_PLL3_Config>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d001      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d030      	beq.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068c8:	d017      	beq.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0xd82>
 80068ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068ce:	d811      	bhi.n	80068f4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80068d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068d4:	d013      	beq.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80068d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068da:	d80b      	bhi.n	80068f4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d010      	beq.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80068e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068e4:	d106      	bne.n	80068f4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068e6:	4b43      	ldr	r3, [pc, #268]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80068e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ea:	4a42      	ldr	r2, [pc, #264]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80068ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068f0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80068f2:	e007      	b.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	75fb      	strb	r3, [r7, #23]
      break;
 80068f8:	e004      	b.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80068fa:	bf00      	nop
 80068fc:	e002      	b.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80068fe:	bf00      	nop
 8006900:	e000      	b.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8006902:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006904:	7dfb      	ldrb	r3, [r7, #23]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d109      	bne.n	800691e <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800690a:	4b3a      	ldr	r3, [pc, #232]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800690c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800690e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006916:	4937      	ldr	r1, [pc, #220]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006918:	4313      	orrs	r3, r2
 800691a:	654b      	str	r3, [r1, #84]	; 0x54
 800691c:	e001      	b.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800691e:	7dfb      	ldrb	r3, [r7, #23]
 8006920:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800692a:	2b00      	cmp	r3, #0
 800692c:	d008      	beq.n	8006940 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800692e:	4b31      	ldr	r3, [pc, #196]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006930:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006932:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800693a:	492e      	ldr	r1, [pc, #184]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800693c:	4313      	orrs	r3, r2
 800693e:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006948:	2b00      	cmp	r3, #0
 800694a:	d009      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800694c:	4b29      	ldr	r3, [pc, #164]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800694e:	691b      	ldr	r3, [r3, #16]
 8006950:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800695a:	4926      	ldr	r1, [pc, #152]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800695c:	4313      	orrs	r3, r2
 800695e:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006968:	2b00      	cmp	r3, #0
 800696a:	d008      	beq.n	800697e <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800696c:	4b21      	ldr	r3, [pc, #132]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800696e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006970:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006978:	491e      	ldr	r1, [pc, #120]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800697a:	4313      	orrs	r3, r2
 800697c:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00d      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800698a:	4b1a      	ldr	r3, [pc, #104]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	4a19      	ldr	r2, [pc, #100]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006990:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006994:	6113      	str	r3, [r2, #16]
 8006996:	4b17      	ldr	r3, [pc, #92]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006998:	691a      	ldr	r2, [r3, #16]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80069a0:	4914      	ldr	r1, [pc, #80]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80069a2:	4313      	orrs	r3, r2
 80069a4:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	da08      	bge.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80069ae:	4b11      	ldr	r3, [pc, #68]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80069b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069b2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ba:	490e      	ldr	r1, [pc, #56]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80069bc:	4313      	orrs	r3, r2
 80069be:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d009      	beq.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80069cc:	4b09      	ldr	r3, [pc, #36]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80069ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069d0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069da:	4906      	ldr	r1, [pc, #24]	; (80069f4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80069dc:	4313      	orrs	r3, r2
 80069de:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80069e0:	7dbb      	ldrb	r3, [r7, #22]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d101      	bne.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 80069e6:	2300      	movs	r3, #0
 80069e8:	e000      	b.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3718      	adds	r7, #24
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}
 80069f4:	58024400 	.word	0x58024400

080069f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b090      	sub	sp, #64	; 0x40
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a06:	f040 8095 	bne.w	8006b34 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8006a0a:	4bae      	ldr	r3, [pc, #696]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006a0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a0e:	f003 0307 	and.w	r3, r3, #7
 8006a12:	633b      	str	r3, [r7, #48]	; 0x30
 8006a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a16:	2b04      	cmp	r3, #4
 8006a18:	f200 8088 	bhi.w	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8006a1c:	a201      	add	r2, pc, #4	; (adr r2, 8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8006a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a22:	bf00      	nop
 8006a24:	08006a39 	.word	0x08006a39
 8006a28:	08006a61 	.word	0x08006a61
 8006a2c:	08006a89 	.word	0x08006a89
 8006a30:	08006b25 	.word	0x08006b25
 8006a34:	08006ab1 	.word	0x08006ab1

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006a38:	4ba2      	ldr	r3, [pc, #648]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006a44:	d108      	bne.n	8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f000 ff64 	bl	8007918 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a52:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006a54:	f000 bc95 	b.w	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a5c:	f000 bc91 	b.w	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006a60:	4b98      	ldr	r3, [pc, #608]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a68:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a6c:	d108      	bne.n	8006a80 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a6e:	f107 0318 	add.w	r3, r7, #24
 8006a72:	4618      	mov	r0, r3
 8006a74:	f000 fca8 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006a78:	69bb      	ldr	r3, [r7, #24]
 8006a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006a7c:	f000 bc81 	b.w	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006a80:	2300      	movs	r3, #0
 8006a82:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006a84:	f000 bc7d 	b.w	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006a88:	4b8e      	ldr	r3, [pc, #568]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006a90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006a94:	d108      	bne.n	8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a96:	f107 030c 	add.w	r3, r7, #12
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f000 fde8 	bl	8007670 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006aa4:	f000 bc6d 	b.w	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006aac:	f000 bc69 	b.w	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006ab0:	4b84      	ldr	r3, [pc, #528]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ab4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006ab8:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006aba:	4b82      	ldr	r3, [pc, #520]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 0304 	and.w	r3, r3, #4
 8006ac2:	2b04      	cmp	r3, #4
 8006ac4:	d10c      	bne.n	8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8006ac6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d109      	bne.n	8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006acc:	4b7d      	ldr	r3, [pc, #500]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	08db      	lsrs	r3, r3, #3
 8006ad2:	f003 0303 	and.w	r3, r3, #3
 8006ad6:	4a7c      	ldr	r2, [pc, #496]	; (8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8006ad8:	fa22 f303 	lsr.w	r3, r2, r3
 8006adc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ade:	e01f      	b.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ae0:	4b78      	ldr	r3, [pc, #480]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ae8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006aec:	d106      	bne.n	8006afc <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8006aee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006af0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006af4:	d102      	bne.n	8006afc <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006af6:	4b75      	ldr	r3, [pc, #468]	; (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8006af8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006afa:	e011      	b.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006afc:	4b71      	ldr	r3, [pc, #452]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b08:	d106      	bne.n	8006b18 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8006b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b10:	d102      	bne.n	8006b18 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006b12:	4b6f      	ldr	r3, [pc, #444]	; (8006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8006b14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b16:	e003      	b.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006b1c:	f000 bc31 	b.w	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006b20:	f000 bc2f 	b.w	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006b24:	4b6b      	ldr	r3, [pc, #428]	; (8006cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8006b26:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006b28:	f000 bc2b 	b.w	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006b30:	f000 bc27 	b.w	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b3a:	f040 8095 	bne.w	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8006b3e:	4b61      	ldr	r3, [pc, #388]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006b40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b42:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8006b46:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b4e:	d04d      	beq.n	8006bec <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8006b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b56:	f200 8084 	bhi.w	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b5c:	2bc0      	cmp	r3, #192	; 0xc0
 8006b5e:	d07d      	beq.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8006b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b62:	2bc0      	cmp	r3, #192	; 0xc0
 8006b64:	d87d      	bhi.n	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b68:	2b80      	cmp	r3, #128	; 0x80
 8006b6a:	d02d      	beq.n	8006bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8006b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b6e:	2b80      	cmp	r3, #128	; 0x80
 8006b70:	d877      	bhi.n	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8006b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d003      	beq.n	8006b80 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8006b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b7a:	2b40      	cmp	r3, #64	; 0x40
 8006b7c:	d012      	beq.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8006b7e:	e070      	b.n	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006b80:	4b50      	ldr	r3, [pc, #320]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b88:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006b8c:	d107      	bne.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006b8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006b92:	4618      	mov	r0, r3
 8006b94:	f000 fec0 	bl	8007918 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b9a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006b9c:	e3f1      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006ba2:	e3ee      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006ba4:	4b47      	ldr	r3, [pc, #284]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006bac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006bb0:	d107      	bne.n	8006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006bb2:	f107 0318 	add.w	r3, r7, #24
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f000 fc06 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006bc0:	e3df      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006bc6:	e3dc      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006bc8:	4b3e      	ldr	r3, [pc, #248]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006bd0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006bd4:	d107      	bne.n	8006be6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006bd6:	f107 030c 	add.w	r3, r7, #12
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f000 fd48 	bl	8007670 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006be4:	e3cd      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006be6:	2300      	movs	r3, #0
 8006be8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006bea:	e3ca      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006bec:	4b35      	ldr	r3, [pc, #212]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006bee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006bf0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006bf4:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006bf6:	4b33      	ldr	r3, [pc, #204]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f003 0304 	and.w	r3, r3, #4
 8006bfe:	2b04      	cmp	r3, #4
 8006c00:	d10c      	bne.n	8006c1c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8006c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d109      	bne.n	8006c1c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006c08:	4b2e      	ldr	r3, [pc, #184]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	08db      	lsrs	r3, r3, #3
 8006c0e:	f003 0303 	and.w	r3, r3, #3
 8006c12:	4a2d      	ldr	r2, [pc, #180]	; (8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8006c14:	fa22 f303 	lsr.w	r3, r2, r3
 8006c18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c1a:	e01e      	b.n	8006c5a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006c1c:	4b29      	ldr	r3, [pc, #164]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c28:	d106      	bne.n	8006c38 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8006c2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c2c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006c30:	d102      	bne.n	8006c38 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006c32:	4b26      	ldr	r3, [pc, #152]	; (8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8006c34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c36:	e010      	b.n	8006c5a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006c38:	4b22      	ldr	r3, [pc, #136]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c44:	d106      	bne.n	8006c54 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8006c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c4c:	d102      	bne.n	8006c54 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006c4e:	4b20      	ldr	r3, [pc, #128]	; (8006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8006c50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c52:	e002      	b.n	8006c5a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006c54:	2300      	movs	r3, #0
 8006c56:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006c58:	e393      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006c5a:	e392      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006c5c:	4b1d      	ldr	r3, [pc, #116]	; (8006cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8006c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006c60:	e38f      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8006c62:	2300      	movs	r3, #0
 8006c64:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006c66:	e38c      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c6e:	f040 80a7 	bne.w	8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8006c72:	4b14      	ldr	r3, [pc, #80]	; (8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c76:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8006c7a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006c82:	d05f      	beq.n	8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8006c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006c8a:	f200 8096 	bhi.w	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c90:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006c94:	f000 808e 	beq.w	8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8006c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c9a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006c9e:	f200 808c 	bhi.w	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ca8:	d03a      	beq.n	8006d20 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8006caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006cb0:	f200 8083 	bhi.w	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00e      	beq.n	8006cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8006cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cbc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006cc0:	d01c      	beq.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8006cc2:	e07a      	b.n	8006dba <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006cc4:	58024400 	.word	0x58024400
 8006cc8:	03d09000 	.word	0x03d09000
 8006ccc:	003d0900 	.word	0x003d0900
 8006cd0:	007a1200 	.word	0x007a1200
 8006cd4:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006cd8:	4baa      	ldr	r3, [pc, #680]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ce0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ce4:	d107      	bne.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ce6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006cea:	4618      	mov	r0, r3
 8006cec:	f000 fe14 	bl	8007918 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006cf4:	e345      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006cfa:	e342      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006cfc:	4ba1      	ldr	r3, [pc, #644]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d04:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006d08:	d107      	bne.n	8006d1a <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d0a:	f107 0318 	add.w	r3, r7, #24
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f000 fb5a 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006d14:	69bb      	ldr	r3, [r7, #24]
 8006d16:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006d18:	e333      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006d1e:	e330      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006d20:	4b98      	ldr	r3, [pc, #608]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d2c:	d107      	bne.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d2e:	f107 030c 	add.w	r3, r7, #12
 8006d32:	4618      	mov	r0, r3
 8006d34:	f000 fc9c 	bl	8007670 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006d3c:	e321      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006d42:	e31e      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006d44:	4b8f      	ldr	r3, [pc, #572]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006d46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d48:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006d4c:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006d4e:	4b8d      	ldr	r3, [pc, #564]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0304 	and.w	r3, r3, #4
 8006d56:	2b04      	cmp	r3, #4
 8006d58:	d10c      	bne.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8006d5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d109      	bne.n	8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006d60:	4b88      	ldr	r3, [pc, #544]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	08db      	lsrs	r3, r3, #3
 8006d66:	f003 0303 	and.w	r3, r3, #3
 8006d6a:	4a87      	ldr	r2, [pc, #540]	; (8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d70:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d72:	e01e      	b.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006d74:	4b83      	ldr	r3, [pc, #524]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d80:	d106      	bne.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 8006d82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d84:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d88:	d102      	bne.n	8006d90 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006d8a:	4b80      	ldr	r3, [pc, #512]	; (8006f8c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006d8c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d8e:	e010      	b.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006d90:	4b7c      	ldr	r3, [pc, #496]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d98:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d9c:	d106      	bne.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 8006d9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006da0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006da4:	d102      	bne.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006da6:	4b7a      	ldr	r3, [pc, #488]	; (8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006da8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006daa:	e002      	b.n	8006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006dac:	2300      	movs	r3, #0
 8006dae:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006db0:	e2e7      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006db2:	e2e6      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006db4:	4b77      	ldr	r3, [pc, #476]	; (8006f94 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006db6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006db8:	e2e3      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8006dba:	2300      	movs	r3, #0
 8006dbc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006dbe:	e2e0      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dc6:	f040 809c 	bne.w	8006f02 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8006dca:	4b6e      	ldr	r3, [pc, #440]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dce:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8006dd2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006dda:	d054      	beq.n	8006e86 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8006ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dde:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006de2:	f200 808b 	bhi.w	8006efc <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8006de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006dec:	f000 8083 	beq.w	8006ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8006df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006df6:	f200 8081 	bhi.w	8006efc <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8006dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006e00:	d02f      	beq.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8006e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e04:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006e08:	d878      	bhi.n	8006efc <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8006e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d004      	beq.n	8006e1a <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8006e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e12:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006e16:	d012      	beq.n	8006e3e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8006e18:	e070      	b.n	8006efc <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006e1a:	4b5a      	ldr	r3, [pc, #360]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006e26:	d107      	bne.n	8006e38 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f000 fd73 	bl	8007918 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e34:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006e36:	e2a4      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006e3c:	e2a1      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006e3e:	4b51      	ldr	r3, [pc, #324]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e4a:	d107      	bne.n	8006e5c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e4c:	f107 0318 	add.w	r3, r7, #24
 8006e50:	4618      	mov	r0, r3
 8006e52:	f000 fab9 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8006e5a:	e292      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006e60:	e28f      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006e62:	4b48      	ldr	r3, [pc, #288]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e6e:	d107      	bne.n	8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e70:	f107 030c 	add.w	r3, r7, #12
 8006e74:	4618      	mov	r0, r3
 8006e76:	f000 fbfb 	bl	8007670 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006e7e:	e280      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006e80:	2300      	movs	r3, #0
 8006e82:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006e84:	e27d      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006e86:	4b3f      	ldr	r3, [pc, #252]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e8a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006e8e:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e90:	4b3c      	ldr	r3, [pc, #240]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f003 0304 	and.w	r3, r3, #4
 8006e98:	2b04      	cmp	r3, #4
 8006e9a:	d10c      	bne.n	8006eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8006e9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d109      	bne.n	8006eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ea2:	4b38      	ldr	r3, [pc, #224]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	08db      	lsrs	r3, r3, #3
 8006ea8:	f003 0303 	and.w	r3, r3, #3
 8006eac:	4a36      	ldr	r2, [pc, #216]	; (8006f88 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006eae:	fa22 f303 	lsr.w	r3, r2, r3
 8006eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006eb4:	e01e      	b.n	8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006eb6:	4b33      	ldr	r3, [pc, #204]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ebe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ec2:	d106      	bne.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8006ec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ec6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006eca:	d102      	bne.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8006ecc:	4b2f      	ldr	r3, [pc, #188]	; (8006f8c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006ece:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ed0:	e010      	b.n	8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006ed2:	4b2c      	ldr	r3, [pc, #176]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006eda:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006ede:	d106      	bne.n	8006eee <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8006ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ee2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006ee6:	d102      	bne.n	8006eee <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8006ee8:	4b29      	ldr	r3, [pc, #164]	; (8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006eea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006eec:	e002      	b.n	8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8006ef2:	e246      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006ef4:	e245      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006ef6:	4b27      	ldr	r3, [pc, #156]	; (8006f94 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8006ef8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006efa:	e242      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8006efc:	2300      	movs	r3, #0
 8006efe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f00:	e23f      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f08:	f040 80a8 	bne.w	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8006f0c:	4b1d      	ldr	r3, [pc, #116]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006f0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f10:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8006f14:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006f1c:	d060      	beq.n	8006fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 8006f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006f24:	f200 8097 	bhi.w	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8006f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f2a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006f2e:	f000 808f 	beq.w	8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8006f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f34:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006f38:	f200 808d 	bhi.w	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8006f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f42:	d03b      	beq.n	8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 8006f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f4a:	f200 8084 	bhi.w	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 8006f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d004      	beq.n	8006f5e <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 8006f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f5a:	d01d      	beq.n	8006f98 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 8006f5c:	e07b      	b.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f5e:	4b09      	ldr	r3, [pc, #36]	; (8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f66:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006f6a:	d107      	bne.n	8006f7c <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006f70:	4618      	mov	r0, r3
 8006f72:	f000 fcd1 	bl	8007918 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f78:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006f7a:	e202      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006f80:	e1ff      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006f82:	bf00      	nop
 8006f84:	58024400 	.word	0x58024400
 8006f88:	03d09000 	.word	0x03d09000
 8006f8c:	003d0900 	.word	0x003d0900
 8006f90:	007a1200 	.word	0x007a1200
 8006f94:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f98:	4ba3      	ldr	r3, [pc, #652]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006fa0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006fa4:	d107      	bne.n	8006fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fa6:	f107 0318 	add.w	r3, r7, #24
 8006faa:	4618      	mov	r0, r3
 8006fac:	f000 fa0c 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006fb4:	e1e5      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006fba:	e1e2      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006fbc:	4b9a      	ldr	r3, [pc, #616]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006fc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fc8:	d107      	bne.n	8006fda <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fca:	f107 030c 	add.w	r3, r7, #12
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f000 fb4e 	bl	8007670 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8006fd8:	e1d3      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006fde:	e1d0      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8006fe0:	4b91      	ldr	r3, [pc, #580]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006fe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fe4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006fe8:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006fea:	4b8f      	ldr	r3, [pc, #572]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f003 0304 	and.w	r3, r3, #4
 8006ff2:	2b04      	cmp	r3, #4
 8006ff4:	d10c      	bne.n	8007010 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 8006ff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d109      	bne.n	8007010 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ffc:	4b8a      	ldr	r3, [pc, #552]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	08db      	lsrs	r3, r3, #3
 8007002:	f003 0303 	and.w	r3, r3, #3
 8007006:	4a89      	ldr	r2, [pc, #548]	; (800722c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007008:	fa22 f303 	lsr.w	r3, r2, r3
 800700c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800700e:	e01e      	b.n	800704e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007010:	4b85      	ldr	r3, [pc, #532]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007018:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800701c:	d106      	bne.n	800702c <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 800701e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007020:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007024:	d102      	bne.n	800702c <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007026:	4b82      	ldr	r3, [pc, #520]	; (8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007028:	63fb      	str	r3, [r7, #60]	; 0x3c
 800702a:	e010      	b.n	800704e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800702c:	4b7e      	ldr	r3, [pc, #504]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007034:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007038:	d106      	bne.n	8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800703a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800703c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007040:	d102      	bne.n	8007048 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007042:	4b7c      	ldr	r3, [pc, #496]	; (8007234 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007044:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007046:	e002      	b.n	800704e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007048:	2300      	movs	r3, #0
 800704a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800704c:	e199      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800704e:	e198      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007050:	4b79      	ldr	r3, [pc, #484]	; (8007238 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007052:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007054:	e195      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8007056:	2300      	movs	r3, #0
 8007058:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800705a:	e192      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007062:	d173      	bne.n	800714c <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8007064:	4b70      	ldr	r3, [pc, #448]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007068:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800706c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800706e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007070:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007074:	d02f      	beq.n	80070d6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8007076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007078:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800707c:	d863      	bhi.n	8007146 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 800707e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007080:	2b00      	cmp	r3, #0
 8007082:	d004      	beq.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8007084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007086:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800708a:	d012      	beq.n	80070b2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 800708c:	e05b      	b.n	8007146 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800708e:	4b66      	ldr	r3, [pc, #408]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007096:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800709a:	d107      	bne.n	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800709c:	f107 0318 	add.w	r3, r7, #24
 80070a0:	4618      	mov	r0, r3
 80070a2:	f000 f991 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80070aa:	e16a      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80070ac:	2300      	movs	r3, #0
 80070ae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070b0:	e167      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80070b2:	4b5d      	ldr	r3, [pc, #372]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80070ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070be:	d107      	bne.n	80070d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070c0:	f107 030c 	add.w	r3, r7, #12
 80070c4:	4618      	mov	r0, r3
 80070c6:	f000 fad3 	bl	8007670 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80070ce:	e158      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80070d0:	2300      	movs	r3, #0
 80070d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070d4:	e155      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80070d6:	4b54      	ldr	r3, [pc, #336]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80070d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80070de:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80070e0:	4b51      	ldr	r3, [pc, #324]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f003 0304 	and.w	r3, r3, #4
 80070e8:	2b04      	cmp	r3, #4
 80070ea:	d10c      	bne.n	8007106 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 80070ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d109      	bne.n	8007106 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80070f2:	4b4d      	ldr	r3, [pc, #308]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	08db      	lsrs	r3, r3, #3
 80070f8:	f003 0303 	and.w	r3, r3, #3
 80070fc:	4a4b      	ldr	r2, [pc, #300]	; (800722c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80070fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007102:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007104:	e01e      	b.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007106:	4b48      	ldr	r3, [pc, #288]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800710e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007112:	d106      	bne.n	8007122 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8007114:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007116:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800711a:	d102      	bne.n	8007122 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800711c:	4b44      	ldr	r3, [pc, #272]	; (8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800711e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007120:	e010      	b.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007122:	4b41      	ldr	r3, [pc, #260]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800712a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800712e:	d106      	bne.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8007130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007132:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007136:	d102      	bne.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007138:	4b3e      	ldr	r3, [pc, #248]	; (8007234 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800713a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800713c:	e002      	b.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800713e:	2300      	movs	r3, #0
 8007140:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007142:	e11e      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007144:	e11d      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 8007146:	2300      	movs	r3, #0
 8007148:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800714a:	e11a      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007152:	d133      	bne.n	80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8007154:	4b34      	ldr	r3, [pc, #208]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007158:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800715c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800715e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007160:	2b00      	cmp	r3, #0
 8007162:	d004      	beq.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 8007164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007166:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800716a:	d012      	beq.n	8007192 <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 800716c:	e023      	b.n	80071b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800716e:	4b2e      	ldr	r3, [pc, #184]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007176:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800717a:	d107      	bne.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800717c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007180:	4618      	mov	r0, r3
 8007182:	f000 fbc9 	bl	8007918 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007188:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800718a:	e0fa      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800718c:	2300      	movs	r3, #0
 800718e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007190:	e0f7      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007192:	4b25      	ldr	r3, [pc, #148]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800719a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800719e:	d107      	bne.n	80071b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80071a0:	f107 0318 	add.w	r3, r7, #24
 80071a4:	4618      	mov	r0, r3
 80071a6:	f000 f90f 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80071aa:	6a3b      	ldr	r3, [r7, #32]
 80071ac:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80071ae:	e0e8      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80071b0:	2300      	movs	r3, #0
 80071b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80071b4:	e0e5      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 80071b6:	2300      	movs	r3, #0
 80071b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80071ba:	e0e2      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80071c2:	f040 808f 	bne.w	80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80071c6:	4b18      	ldr	r3, [pc, #96]	; (8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80071c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071ca:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80071ce:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80071d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80071d6:	d075      	beq.n	80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 80071d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80071de:	d87e      	bhi.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80071e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071e6:	d060      	beq.n	80072aa <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 80071e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071ee:	d876      	bhi.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80071f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80071f6:	d045      	beq.n	8007284 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 80071f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071fa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80071fe:	d86e      	bhi.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8007200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007202:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007206:	d02b      	beq.n	8007260 <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 8007208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800720a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800720e:	d866      	bhi.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8007210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007212:	2b00      	cmp	r3, #0
 8007214:	d004      	beq.n	8007220 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 8007216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007218:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800721c:	d00e      	beq.n	800723c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800721e:	e05e      	b.n	80072de <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007220:	f000 f8bc 	bl	800739c <HAL_RCCEx_GetD3PCLK1Freq>
 8007224:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8007226:	e0ac      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007228:	58024400 	.word	0x58024400
 800722c:	03d09000 	.word	0x03d09000
 8007230:	003d0900 	.word	0x003d0900
 8007234:	007a1200 	.word	0x007a1200
 8007238:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800723c:	4b53      	ldr	r3, [pc, #332]	; (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007244:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007248:	d107      	bne.n	800725a <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800724a:	f107 0318 	add.w	r3, r7, #24
 800724e:	4618      	mov	r0, r3
 8007250:	f000 f8ba 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007258:	e093      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800725a:	2300      	movs	r3, #0
 800725c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800725e:	e090      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007260:	4b4a      	ldr	r3, [pc, #296]	; (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007268:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800726c:	d107      	bne.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800726e:	f107 030c 	add.w	r3, r7, #12
 8007272:	4618      	mov	r0, r3
 8007274:	f000 f9fc 	bl	8007670 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800727c:	e081      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800727e:	2300      	movs	r3, #0
 8007280:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007282:	e07e      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007284:	4b41      	ldr	r3, [pc, #260]	; (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f003 0304 	and.w	r3, r3, #4
 800728c:	2b04      	cmp	r3, #4
 800728e:	d109      	bne.n	80072a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007290:	4b3e      	ldr	r3, [pc, #248]	; (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	08db      	lsrs	r3, r3, #3
 8007296:	f003 0303 	and.w	r3, r3, #3
 800729a:	4a3d      	ldr	r2, [pc, #244]	; (8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800729c:	fa22 f303 	lsr.w	r3, r2, r3
 80072a0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80072a2:	e06e      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80072a4:	2300      	movs	r3, #0
 80072a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072a8:	e06b      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80072aa:	4b38      	ldr	r3, [pc, #224]	; (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072b6:	d102      	bne.n	80072be <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 80072b8:	4b36      	ldr	r3, [pc, #216]	; (8007394 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80072ba:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80072bc:	e061      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 80072be:	2300      	movs	r3, #0
 80072c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072c2:	e05e      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80072c4:	4b31      	ldr	r3, [pc, #196]	; (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80072d0:	d102      	bne.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 80072d2:	4b31      	ldr	r3, [pc, #196]	; (8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80072d4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80072d6:	e054      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80072d8:	2300      	movs	r3, #0
 80072da:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072dc:	e051      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 80072de:	2300      	movs	r3, #0
 80072e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072e2:	e04e      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072ea:	d148      	bne.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 80072ec:	4b27      	ldr	r3, [pc, #156]	; (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80072ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80072f4:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80072f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80072fc:	d02a      	beq.n	8007354 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 80072fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007300:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007304:	d838      	bhi.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8007306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007308:	2b00      	cmp	r3, #0
 800730a:	d004      	beq.n	8007316 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800730c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800730e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007312:	d00d      	beq.n	8007330 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8007314:	e030      	b.n	8007378 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007316:	4b1d      	ldr	r3, [pc, #116]	; (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800731e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007322:	d102      	bne.n	800732a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 8007324:	4b1c      	ldr	r3, [pc, #112]	; (8007398 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8007326:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007328:	e02b      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800732a:	2300      	movs	r3, #0
 800732c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800732e:	e028      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007330:	4b16      	ldr	r3, [pc, #88]	; (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007338:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800733c:	d107      	bne.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800733e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007342:	4618      	mov	r0, r3
 8007344:	f000 fae8 	bl	8007918 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800734a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800734c:	e019      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800734e:	2300      	movs	r3, #0
 8007350:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007352:	e016      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007354:	4b0d      	ldr	r3, [pc, #52]	; (800738c <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800735c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007360:	d107      	bne.n	8007372 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007362:	f107 0318 	add.w	r3, r7, #24
 8007366:	4618      	mov	r0, r3
 8007368:	f000 f82e 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007370:	e007      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007372:	2300      	movs	r3, #0
 8007374:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007376:	e004      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 8007378:	2300      	movs	r3, #0
 800737a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800737c:	e001      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 800737e:	2300      	movs	r3, #0
 8007380:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8007382:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007384:	4618      	mov	r0, r3
 8007386:	3740      	adds	r7, #64	; 0x40
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}
 800738c:	58024400 	.word	0x58024400
 8007390:	03d09000 	.word	0x03d09000
 8007394:	003d0900 	.word	0x003d0900
 8007398:	007a1200 	.word	0x007a1200

0800739c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80073a0:	f7fe fb8e 	bl	8005ac0 <HAL_RCC_GetHCLKFreq>
 80073a4:	4602      	mov	r2, r0
 80073a6:	4b06      	ldr	r3, [pc, #24]	; (80073c0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80073a8:	6a1b      	ldr	r3, [r3, #32]
 80073aa:	091b      	lsrs	r3, r3, #4
 80073ac:	f003 0307 	and.w	r3, r3, #7
 80073b0:	4904      	ldr	r1, [pc, #16]	; (80073c4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80073b2:	5ccb      	ldrb	r3, [r1, r3]
 80073b4:	f003 031f 	and.w	r3, r3, #31
 80073b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80073bc:	4618      	mov	r0, r3
 80073be:	bd80      	pop	{r7, pc}
 80073c0:	58024400 	.word	0x58024400
 80073c4:	0800cd50 	.word	0x0800cd50

080073c8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b089      	sub	sp, #36	; 0x24
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80073d0:	4ba1      	ldr	r3, [pc, #644]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d4:	f003 0303 	and.w	r3, r3, #3
 80073d8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80073da:	4b9f      	ldr	r3, [pc, #636]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073de:	0b1b      	lsrs	r3, r3, #12
 80073e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80073e4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80073e6:	4b9c      	ldr	r3, [pc, #624]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ea:	091b      	lsrs	r3, r3, #4
 80073ec:	f003 0301 	and.w	r3, r3, #1
 80073f0:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80073f2:	4b99      	ldr	r3, [pc, #612]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073f6:	08db      	lsrs	r3, r3, #3
 80073f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80073fc:	693a      	ldr	r2, [r7, #16]
 80073fe:	fb02 f303 	mul.w	r3, r2, r3
 8007402:	ee07 3a90 	vmov	s15, r3
 8007406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800740a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	2b00      	cmp	r3, #0
 8007412:	f000 8111 	beq.w	8007638 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	2b02      	cmp	r3, #2
 800741a:	f000 8083 	beq.w	8007524 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800741e:	69bb      	ldr	r3, [r7, #24]
 8007420:	2b02      	cmp	r3, #2
 8007422:	f200 80a1 	bhi.w	8007568 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007426:	69bb      	ldr	r3, [r7, #24]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d003      	beq.n	8007434 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800742c:	69bb      	ldr	r3, [r7, #24]
 800742e:	2b01      	cmp	r3, #1
 8007430:	d056      	beq.n	80074e0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007432:	e099      	b.n	8007568 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007434:	4b88      	ldr	r3, [pc, #544]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 0320 	and.w	r3, r3, #32
 800743c:	2b00      	cmp	r3, #0
 800743e:	d02d      	beq.n	800749c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007440:	4b85      	ldr	r3, [pc, #532]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	08db      	lsrs	r3, r3, #3
 8007446:	f003 0303 	and.w	r3, r3, #3
 800744a:	4a84      	ldr	r2, [pc, #528]	; (800765c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800744c:	fa22 f303 	lsr.w	r3, r2, r3
 8007450:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	ee07 3a90 	vmov	s15, r3
 8007458:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	ee07 3a90 	vmov	s15, r3
 8007462:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007466:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800746a:	4b7b      	ldr	r3, [pc, #492]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800746c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800746e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007472:	ee07 3a90 	vmov	s15, r3
 8007476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800747a:	ed97 6a03 	vldr	s12, [r7, #12]
 800747e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007660 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007482:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007486:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800748a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800748e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007492:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007496:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800749a:	e087      	b.n	80075ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	ee07 3a90 	vmov	s15, r3
 80074a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074a6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007664 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80074aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074ae:	4b6a      	ldr	r3, [pc, #424]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074b6:	ee07 3a90 	vmov	s15, r3
 80074ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074be:	ed97 6a03 	vldr	s12, [r7, #12]
 80074c2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007660 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80074c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80074de:	e065      	b.n	80075ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	ee07 3a90 	vmov	s15, r3
 80074e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ea:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007668 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80074ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074f2:	4b59      	ldr	r3, [pc, #356]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074fa:	ee07 3a90 	vmov	s15, r3
 80074fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007502:	ed97 6a03 	vldr	s12, [r7, #12]
 8007506:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007660 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800750a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800750e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007512:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007516:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800751a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800751e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007522:	e043      	b.n	80075ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	ee07 3a90 	vmov	s15, r3
 800752a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800752e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800766c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007536:	4b48      	ldr	r3, [pc, #288]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800753a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800753e:	ee07 3a90 	vmov	s15, r3
 8007542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007546:	ed97 6a03 	vldr	s12, [r7, #12]
 800754a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007660 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800754e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007556:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800755a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800755e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007562:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007566:	e021      	b.n	80075ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	ee07 3a90 	vmov	s15, r3
 800756e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007572:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007668 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800757a:	4b37      	ldr	r3, [pc, #220]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800757c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800757e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007582:	ee07 3a90 	vmov	s15, r3
 8007586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800758a:	ed97 6a03 	vldr	s12, [r7, #12]
 800758e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007660 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800759a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800759e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80075aa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80075ac:	4b2a      	ldr	r3, [pc, #168]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075b0:	0a5b      	lsrs	r3, r3, #9
 80075b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075b6:	ee07 3a90 	vmov	s15, r3
 80075ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80075c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80075c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80075ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075d2:	ee17 2a90 	vmov	r2, s15
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80075da:	4b1f      	ldr	r3, [pc, #124]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075de:	0c1b      	lsrs	r3, r3, #16
 80075e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075e4:	ee07 3a90 	vmov	s15, r3
 80075e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80075f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80075f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80075f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007600:	ee17 2a90 	vmov	r2, s15
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007608:	4b13      	ldr	r3, [pc, #76]	; (8007658 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800760a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800760c:	0e1b      	lsrs	r3, r3, #24
 800760e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007612:	ee07 3a90 	vmov	s15, r3
 8007616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800761a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800761e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007622:	edd7 6a07 	vldr	s13, [r7, #28]
 8007626:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800762a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800762e:	ee17 2a90 	vmov	r2, s15
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007636:	e008      	b.n	800764a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2200      	movs	r2, #0
 800763c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2200      	movs	r2, #0
 8007648:	609a      	str	r2, [r3, #8]
}
 800764a:	bf00      	nop
 800764c:	3724      	adds	r7, #36	; 0x24
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr
 8007656:	bf00      	nop
 8007658:	58024400 	.word	0x58024400
 800765c:	03d09000 	.word	0x03d09000
 8007660:	46000000 	.word	0x46000000
 8007664:	4c742400 	.word	0x4c742400
 8007668:	4a742400 	.word	0x4a742400
 800766c:	4af42400 	.word	0x4af42400

08007670 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007670:	b480      	push	{r7}
 8007672:	b089      	sub	sp, #36	; 0x24
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007678:	4ba1      	ldr	r3, [pc, #644]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800767a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800767c:	f003 0303 	and.w	r3, r3, #3
 8007680:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007682:	4b9f      	ldr	r3, [pc, #636]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007686:	0d1b      	lsrs	r3, r3, #20
 8007688:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800768c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800768e:	4b9c      	ldr	r3, [pc, #624]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007692:	0a1b      	lsrs	r3, r3, #8
 8007694:	f003 0301 	and.w	r3, r3, #1
 8007698:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800769a:	4b99      	ldr	r3, [pc, #612]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800769c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800769e:	08db      	lsrs	r3, r3, #3
 80076a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80076a4:	693a      	ldr	r2, [r7, #16]
 80076a6:	fb02 f303 	mul.w	r3, r2, r3
 80076aa:	ee07 3a90 	vmov	s15, r3
 80076ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076b2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	f000 8111 	beq.w	80078e0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	2b02      	cmp	r3, #2
 80076c2:	f000 8083 	beq.w	80077cc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80076c6:	69bb      	ldr	r3, [r7, #24]
 80076c8:	2b02      	cmp	r3, #2
 80076ca:	f200 80a1 	bhi.w	8007810 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d003      	beq.n	80076dc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80076d4:	69bb      	ldr	r3, [r7, #24]
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d056      	beq.n	8007788 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80076da:	e099      	b.n	8007810 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80076dc:	4b88      	ldr	r3, [pc, #544]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 0320 	and.w	r3, r3, #32
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d02d      	beq.n	8007744 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80076e8:	4b85      	ldr	r3, [pc, #532]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	08db      	lsrs	r3, r3, #3
 80076ee:	f003 0303 	and.w	r3, r3, #3
 80076f2:	4a84      	ldr	r2, [pc, #528]	; (8007904 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80076f4:	fa22 f303 	lsr.w	r3, r2, r3
 80076f8:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	ee07 3a90 	vmov	s15, r3
 8007700:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	ee07 3a90 	vmov	s15, r3
 800770a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800770e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007712:	4b7b      	ldr	r3, [pc, #492]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007716:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800771a:	ee07 3a90 	vmov	s15, r3
 800771e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007722:	ed97 6a03 	vldr	s12, [r7, #12]
 8007726:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007908 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800772a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800772e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007732:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007736:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800773a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800773e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007742:	e087      	b.n	8007854 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	ee07 3a90 	vmov	s15, r3
 800774a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800774e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800790c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007752:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007756:	4b6a      	ldr	r3, [pc, #424]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800775e:	ee07 3a90 	vmov	s15, r3
 8007762:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007766:	ed97 6a03 	vldr	s12, [r7, #12]
 800776a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007908 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800776e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007772:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007776:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800777a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800777e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007782:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007786:	e065      	b.n	8007854 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	ee07 3a90 	vmov	s15, r3
 800778e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007792:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007910 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007796:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800779a:	4b59      	ldr	r3, [pc, #356]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800779c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800779e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077a2:	ee07 3a90 	vmov	s15, r3
 80077a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80077ae:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007908 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80077b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80077be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80077ca:	e043      	b.n	8007854 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	ee07 3a90 	vmov	s15, r3
 80077d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077d6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007914 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80077da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077de:	4b48      	ldr	r3, [pc, #288]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077e6:	ee07 3a90 	vmov	s15, r3
 80077ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80077f2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007908 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80077f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007802:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800780a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800780e:	e021      	b.n	8007854 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	ee07 3a90 	vmov	s15, r3
 8007816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800781a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007910 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800781e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007822:	4b37      	ldr	r3, [pc, #220]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007826:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800782a:	ee07 3a90 	vmov	s15, r3
 800782e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007832:	ed97 6a03 	vldr	s12, [r7, #12]
 8007836:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007908 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800783a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800783e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007842:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007846:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800784a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800784e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007852:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007854:	4b2a      	ldr	r3, [pc, #168]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007858:	0a5b      	lsrs	r3, r3, #9
 800785a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800785e:	ee07 3a90 	vmov	s15, r3
 8007862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007866:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800786a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800786e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007872:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007876:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800787a:	ee17 2a90 	vmov	r2, s15
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007882:	4b1f      	ldr	r3, [pc, #124]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007886:	0c1b      	lsrs	r3, r3, #16
 8007888:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800788c:	ee07 3a90 	vmov	s15, r3
 8007890:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007894:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007898:	ee37 7a87 	vadd.f32	s14, s15, s14
 800789c:	edd7 6a07 	vldr	s13, [r7, #28]
 80078a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078a8:	ee17 2a90 	vmov	r2, s15
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80078b0:	4b13      	ldr	r3, [pc, #76]	; (8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b4:	0e1b      	lsrs	r3, r3, #24
 80078b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078ba:	ee07 3a90 	vmov	s15, r3
 80078be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80078c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80078ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078d6:	ee17 2a90 	vmov	r2, s15
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80078de:	e008      	b.n	80078f2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2200      	movs	r2, #0
 80078e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	609a      	str	r2, [r3, #8]
}
 80078f2:	bf00      	nop
 80078f4:	3724      	adds	r7, #36	; 0x24
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr
 80078fe:	bf00      	nop
 8007900:	58024400 	.word	0x58024400
 8007904:	03d09000 	.word	0x03d09000
 8007908:	46000000 	.word	0x46000000
 800790c:	4c742400 	.word	0x4c742400
 8007910:	4a742400 	.word	0x4a742400
 8007914:	4af42400 	.word	0x4af42400

08007918 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8007918:	b480      	push	{r7}
 800791a:	b089      	sub	sp, #36	; 0x24
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007920:	4ba0      	ldr	r3, [pc, #640]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007924:	f003 0303 	and.w	r3, r3, #3
 8007928:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800792a:	4b9e      	ldr	r3, [pc, #632]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800792c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800792e:	091b      	lsrs	r3, r3, #4
 8007930:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007934:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007936:	4b9b      	ldr	r3, [pc, #620]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800793a:	f003 0301 	and.w	r3, r3, #1
 800793e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007940:	4b98      	ldr	r3, [pc, #608]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007944:	08db      	lsrs	r3, r3, #3
 8007946:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800794a:	693a      	ldr	r2, [r7, #16]
 800794c:	fb02 f303 	mul.w	r3, r2, r3
 8007950:	ee07 3a90 	vmov	s15, r3
 8007954:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007958:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	2b00      	cmp	r3, #0
 8007960:	f000 8111 	beq.w	8007b86 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	2b02      	cmp	r3, #2
 8007968:	f000 8083 	beq.w	8007a72 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800796c:	69bb      	ldr	r3, [r7, #24]
 800796e:	2b02      	cmp	r3, #2
 8007970:	f200 80a1 	bhi.w	8007ab6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d003      	beq.n	8007982 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800797a:	69bb      	ldr	r3, [r7, #24]
 800797c:	2b01      	cmp	r3, #1
 800797e:	d056      	beq.n	8007a2e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007980:	e099      	b.n	8007ab6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007982:	4b88      	ldr	r3, [pc, #544]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f003 0320 	and.w	r3, r3, #32
 800798a:	2b00      	cmp	r3, #0
 800798c:	d02d      	beq.n	80079ea <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800798e:	4b85      	ldr	r3, [pc, #532]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	08db      	lsrs	r3, r3, #3
 8007994:	f003 0303 	and.w	r3, r3, #3
 8007998:	4a83      	ldr	r2, [pc, #524]	; (8007ba8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800799a:	fa22 f303 	lsr.w	r3, r2, r3
 800799e:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	ee07 3a90 	vmov	s15, r3
 80079a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	ee07 3a90 	vmov	s15, r3
 80079b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079b8:	4b7a      	ldr	r3, [pc, #488]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80079ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079c0:	ee07 3a90 	vmov	s15, r3
 80079c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079c8:	ed97 6a03 	vldr	s12, [r7, #12]
 80079cc:	eddf 5a77 	vldr	s11, [pc, #476]	; 8007bac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80079d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80079dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079e4:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80079e8:	e087      	b.n	8007afa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	ee07 3a90 	vmov	s15, r3
 80079f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079f4:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8007bb0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80079f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079fc:	4b69      	ldr	r3, [pc, #420]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80079fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a04:	ee07 3a90 	vmov	s15, r3
 8007a08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a0c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a10:	eddf 5a66 	vldr	s11, [pc, #408]	; 8007bac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007a14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a1c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a28:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a2c:	e065      	b.n	8007afa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	ee07 3a90 	vmov	s15, r3
 8007a34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a38:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8007bb4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007a3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a40:	4b58      	ldr	r3, [pc, #352]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a48:	ee07 3a90 	vmov	s15, r3
 8007a4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a50:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a54:	eddf 5a55 	vldr	s11, [pc, #340]	; 8007bac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007a58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a60:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a6c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a70:	e043      	b.n	8007afa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	ee07 3a90 	vmov	s15, r3
 8007a78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a7c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8007bb8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007a80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a84:	4b47      	ldr	r3, [pc, #284]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a8c:	ee07 3a90 	vmov	s15, r3
 8007a90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a94:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a98:	eddf 5a44 	vldr	s11, [pc, #272]	; 8007bac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007a9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007aa0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007aa4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007aa8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007aac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ab0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007ab4:	e021      	b.n	8007afa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	ee07 3a90 	vmov	s15, r3
 8007abc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ac0:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8007bb0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007ac4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ac8:	4b36      	ldr	r3, [pc, #216]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007acc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ad0:	ee07 3a90 	vmov	s15, r3
 8007ad4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ad8:	ed97 6a03 	vldr	s12, [r7, #12]
 8007adc:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007bac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007ae0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ae4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ae8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007aec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007af0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007af4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007af8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8007afa:	4b2a      	ldr	r3, [pc, #168]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007afe:	0a5b      	lsrs	r3, r3, #9
 8007b00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b04:	ee07 3a90 	vmov	s15, r3
 8007b08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b0c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b10:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b14:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b20:	ee17 2a90 	vmov	r2, s15
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8007b28:	4b1e      	ldr	r3, [pc, #120]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b2c:	0c1b      	lsrs	r3, r3, #16
 8007b2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b32:	ee07 3a90 	vmov	s15, r3
 8007b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b3a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b42:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b4e:	ee17 2a90 	vmov	r2, s15
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8007b56:	4b13      	ldr	r3, [pc, #76]	; (8007ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b5a:	0e1b      	lsrs	r3, r3, #24
 8007b5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b60:	ee07 3a90 	vmov	s15, r3
 8007b64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b68:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b70:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b7c:	ee17 2a90 	vmov	r2, s15
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007b84:	e008      	b.n	8007b98 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	609a      	str	r2, [r3, #8]
}
 8007b98:	bf00      	nop
 8007b9a:	3724      	adds	r7, #36	; 0x24
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr
 8007ba4:	58024400 	.word	0x58024400
 8007ba8:	03d09000 	.word	0x03d09000
 8007bac:	46000000 	.word	0x46000000
 8007bb0:	4c742400 	.word	0x4c742400
 8007bb4:	4a742400 	.word	0x4a742400
 8007bb8:	4af42400 	.word	0x4af42400

08007bbc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b084      	sub	sp, #16
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
 8007bc4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007bca:	4b53      	ldr	r3, [pc, #332]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bce:	f003 0303 	and.w	r3, r3, #3
 8007bd2:	2b03      	cmp	r3, #3
 8007bd4:	d101      	bne.n	8007bda <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e099      	b.n	8007d0e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007bda:	4b4f      	ldr	r3, [pc, #316]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a4e      	ldr	r2, [pc, #312]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007be0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007be4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007be6:	f7f9 fd77 	bl	80016d8 <HAL_GetTick>
 8007bea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007bec:	e008      	b.n	8007c00 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007bee:	f7f9 fd73 	bl	80016d8 <HAL_GetTick>
 8007bf2:	4602      	mov	r2, r0
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	1ad3      	subs	r3, r2, r3
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d901      	bls.n	8007c00 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007bfc:	2303      	movs	r3, #3
 8007bfe:	e086      	b.n	8007d0e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007c00:	4b45      	ldr	r3, [pc, #276]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d1f0      	bne.n	8007bee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007c0c:	4b42      	ldr	r3, [pc, #264]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c10:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	031b      	lsls	r3, r3, #12
 8007c1a:	493f      	ldr	r1, [pc, #252]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	628b      	str	r3, [r1, #40]	; 0x28
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	3b01      	subs	r3, #1
 8007c26:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	3b01      	subs	r3, #1
 8007c30:	025b      	lsls	r3, r3, #9
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	431a      	orrs	r2, r3
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	3b01      	subs	r3, #1
 8007c3c:	041b      	lsls	r3, r3, #16
 8007c3e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007c42:	431a      	orrs	r2, r3
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	691b      	ldr	r3, [r3, #16]
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	061b      	lsls	r3, r3, #24
 8007c4c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007c50:	4931      	ldr	r1, [pc, #196]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c52:	4313      	orrs	r3, r2
 8007c54:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007c56:	4b30      	ldr	r3, [pc, #192]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c5a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	695b      	ldr	r3, [r3, #20]
 8007c62:	492d      	ldr	r1, [pc, #180]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c64:	4313      	orrs	r3, r2
 8007c66:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007c68:	4b2b      	ldr	r3, [pc, #172]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c6c:	f023 0220 	bic.w	r2, r3, #32
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	699b      	ldr	r3, [r3, #24]
 8007c74:	4928      	ldr	r1, [pc, #160]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c76:	4313      	orrs	r3, r2
 8007c78:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007c7a:	4b27      	ldr	r3, [pc, #156]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c7e:	4a26      	ldr	r2, [pc, #152]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c80:	f023 0310 	bic.w	r3, r3, #16
 8007c84:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007c86:	4b24      	ldr	r3, [pc, #144]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007c8a:	4b24      	ldr	r3, [pc, #144]	; (8007d1c <RCCEx_PLL2_Config+0x160>)
 8007c8c:	4013      	ands	r3, r2
 8007c8e:	687a      	ldr	r2, [r7, #4]
 8007c90:	69d2      	ldr	r2, [r2, #28]
 8007c92:	00d2      	lsls	r2, r2, #3
 8007c94:	4920      	ldr	r1, [pc, #128]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c96:	4313      	orrs	r3, r2
 8007c98:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007c9a:	4b1f      	ldr	r3, [pc, #124]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c9e:	4a1e      	ldr	r2, [pc, #120]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007ca0:	f043 0310 	orr.w	r3, r3, #16
 8007ca4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d106      	bne.n	8007cba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007cac:	4b1a      	ldr	r3, [pc, #104]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cb0:	4a19      	ldr	r2, [pc, #100]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007cb2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007cb6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007cb8:	e00f      	b.n	8007cda <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d106      	bne.n	8007cce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007cc0:	4b15      	ldr	r3, [pc, #84]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc4:	4a14      	ldr	r2, [pc, #80]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007cc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007cca:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007ccc:	e005      	b.n	8007cda <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007cce:	4b12      	ldr	r3, [pc, #72]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd2:	4a11      	ldr	r2, [pc, #68]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007cd4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007cd8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007cda:	4b0f      	ldr	r3, [pc, #60]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a0e      	ldr	r2, [pc, #56]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007ce0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007ce4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ce6:	f7f9 fcf7 	bl	80016d8 <HAL_GetTick>
 8007cea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007cec:	e008      	b.n	8007d00 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007cee:	f7f9 fcf3 	bl	80016d8 <HAL_GetTick>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	1ad3      	subs	r3, r2, r3
 8007cf8:	2b02      	cmp	r3, #2
 8007cfa:	d901      	bls.n	8007d00 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	e006      	b.n	8007d0e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007d00:	4b05      	ldr	r3, [pc, #20]	; (8007d18 <RCCEx_PLL2_Config+0x15c>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d0f0      	beq.n	8007cee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3710      	adds	r7, #16
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
 8007d16:	bf00      	nop
 8007d18:	58024400 	.word	0x58024400
 8007d1c:	ffff0007 	.word	0xffff0007

08007d20 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007d2e:	4b53      	ldr	r3, [pc, #332]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d32:	f003 0303 	and.w	r3, r3, #3
 8007d36:	2b03      	cmp	r3, #3
 8007d38:	d101      	bne.n	8007d3e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e099      	b.n	8007e72 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007d3e:	4b4f      	ldr	r3, [pc, #316]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a4e      	ldr	r2, [pc, #312]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007d44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d4a:	f7f9 fcc5 	bl	80016d8 <HAL_GetTick>
 8007d4e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007d50:	e008      	b.n	8007d64 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007d52:	f7f9 fcc1 	bl	80016d8 <HAL_GetTick>
 8007d56:	4602      	mov	r2, r0
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	1ad3      	subs	r3, r2, r3
 8007d5c:	2b02      	cmp	r3, #2
 8007d5e:	d901      	bls.n	8007d64 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007d60:	2303      	movs	r3, #3
 8007d62:	e086      	b.n	8007e72 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007d64:	4b45      	ldr	r3, [pc, #276]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1f0      	bne.n	8007d52 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007d70:	4b42      	ldr	r3, [pc, #264]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d74:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	051b      	lsls	r3, r3, #20
 8007d7e:	493f      	ldr	r1, [pc, #252]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007d80:	4313      	orrs	r3, r2
 8007d82:	628b      	str	r3, [r1, #40]	; 0x28
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	3b01      	subs	r3, #1
 8007d94:	025b      	lsls	r3, r3, #9
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	431a      	orrs	r2, r3
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	68db      	ldr	r3, [r3, #12]
 8007d9e:	3b01      	subs	r3, #1
 8007da0:	041b      	lsls	r3, r3, #16
 8007da2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007da6:	431a      	orrs	r2, r3
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	691b      	ldr	r3, [r3, #16]
 8007dac:	3b01      	subs	r3, #1
 8007dae:	061b      	lsls	r3, r3, #24
 8007db0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007db4:	4931      	ldr	r1, [pc, #196]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007db6:	4313      	orrs	r3, r2
 8007db8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007dba:	4b30      	ldr	r3, [pc, #192]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dbe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	695b      	ldr	r3, [r3, #20]
 8007dc6:	492d      	ldr	r1, [pc, #180]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007dcc:	4b2b      	ldr	r3, [pc, #172]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	699b      	ldr	r3, [r3, #24]
 8007dd8:	4928      	ldr	r1, [pc, #160]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007dde:	4b27      	ldr	r3, [pc, #156]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007de2:	4a26      	ldr	r2, [pc, #152]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007de4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007de8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007dea:	4b24      	ldr	r3, [pc, #144]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007dec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007dee:	4b24      	ldr	r3, [pc, #144]	; (8007e80 <RCCEx_PLL3_Config+0x160>)
 8007df0:	4013      	ands	r3, r2
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	69d2      	ldr	r2, [r2, #28]
 8007df6:	00d2      	lsls	r2, r2, #3
 8007df8:	4920      	ldr	r1, [pc, #128]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007dfe:	4b1f      	ldr	r3, [pc, #124]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e02:	4a1e      	ldr	r2, [pc, #120]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007e04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e08:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d106      	bne.n	8007e1e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007e10:	4b1a      	ldr	r3, [pc, #104]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e14:	4a19      	ldr	r2, [pc, #100]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007e16:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007e1a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007e1c:	e00f      	b.n	8007e3e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d106      	bne.n	8007e32 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007e24:	4b15      	ldr	r3, [pc, #84]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e28:	4a14      	ldr	r2, [pc, #80]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007e2a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007e2e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007e30:	e005      	b.n	8007e3e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007e32:	4b12      	ldr	r3, [pc, #72]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007e34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e36:	4a11      	ldr	r2, [pc, #68]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007e38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007e3c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007e3e:	4b0f      	ldr	r3, [pc, #60]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a0e      	ldr	r2, [pc, #56]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007e44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e4a:	f7f9 fc45 	bl	80016d8 <HAL_GetTick>
 8007e4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007e50:	e008      	b.n	8007e64 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007e52:	f7f9 fc41 	bl	80016d8 <HAL_GetTick>
 8007e56:	4602      	mov	r2, r0
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	1ad3      	subs	r3, r2, r3
 8007e5c:	2b02      	cmp	r3, #2
 8007e5e:	d901      	bls.n	8007e64 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007e60:	2303      	movs	r3, #3
 8007e62:	e006      	b.n	8007e72 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007e64:	4b05      	ldr	r3, [pc, #20]	; (8007e7c <RCCEx_PLL3_Config+0x15c>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d0f0      	beq.n	8007e52 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3710      	adds	r7, #16
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}
 8007e7a:	bf00      	nop
 8007e7c:	58024400 	.word	0x58024400
 8007e80:	ffff0007 	.word	0xffff0007

08007e84 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b08a      	sub	sp, #40	; 0x28
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d101      	bne.n	8007e96 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8007e92:	2301      	movs	r3, #1
 8007e94:	e283      	b.n	800839e <HAL_SAI_Init+0x51a>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X) 
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8007e96:	f7f9 fc4f 	bl	8001738 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007ea0:	2b01      	cmp	r3, #1
 8007ea2:	d113      	bne.n	8007ecc <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a94      	ldr	r2, [pc, #592]	; (80080fc <HAL_SAI_Init+0x278>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d004      	beq.n	8007eb8 <HAL_SAI_Init+0x34>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a93      	ldr	r2, [pc, #588]	; (8008100 <HAL_SAI_Init+0x27c>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d107      	bne.n	8007ec8 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d103      	bne.n	8007ec8 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d001      	beq.n	8007ecc <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8007ec8:	2301      	movs	r3, #1
 8007eca:	e268      	b.n	800839e <HAL_SAI_Init+0x51a>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a8a      	ldr	r2, [pc, #552]	; (80080fc <HAL_SAI_Init+0x278>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d004      	beq.n	8007ee0 <HAL_SAI_Init+0x5c>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a8a      	ldr	r2, [pc, #552]	; (8008104 <HAL_SAI_Init+0x280>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d102      	bne.n	8007ee6 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8007ee0:	4b89      	ldr	r3, [pc, #548]	; (8008108 <HAL_SAI_Init+0x284>)
 8007ee2:	61bb      	str	r3, [r7, #24]
 8007ee4:	e028      	b.n	8007f38 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a88      	ldr	r2, [pc, #544]	; (800810c <HAL_SAI_Init+0x288>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d004      	beq.n	8007efa <HAL_SAI_Init+0x76>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a86      	ldr	r2, [pc, #536]	; (8008110 <HAL_SAI_Init+0x28c>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d102      	bne.n	8007f00 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8007efa:	4b86      	ldr	r3, [pc, #536]	; (8008114 <HAL_SAI_Init+0x290>)
 8007efc:	61bb      	str	r3, [r7, #24]
 8007efe:	e01b      	b.n	8007f38 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a84      	ldr	r2, [pc, #528]	; (8008118 <HAL_SAI_Init+0x294>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d004      	beq.n	8007f14 <HAL_SAI_Init+0x90>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a83      	ldr	r2, [pc, #524]	; (800811c <HAL_SAI_Init+0x298>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d102      	bne.n	8007f1a <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8007f14:	4b82      	ldr	r3, [pc, #520]	; (8008120 <HAL_SAI_Init+0x29c>)
 8007f16:	61bb      	str	r3, [r7, #24]
 8007f18:	e00e      	b.n	8007f38 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a78      	ldr	r2, [pc, #480]	; (8008100 <HAL_SAI_Init+0x27c>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d004      	beq.n	8007f2e <HAL_SAI_Init+0xaa>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a7e      	ldr	r2, [pc, #504]	; (8008124 <HAL_SAI_Init+0x2a0>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d102      	bne.n	8007f34 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8007f2e:	4b7e      	ldr	r3, [pc, #504]	; (8008128 <HAL_SAI_Init+0x2a4>)
 8007f30:	61bb      	str	r3, [r7, #24]
 8007f32:	e001      	b.n	8007f38 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8007f34:	2301      	movs	r3, #1
 8007f36:	e232      	b.n	800839e <HAL_SAI_Init+0x51a>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d106      	bne.n	8007f52 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f7f9 fa0b 	bl	8001368 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 fb0c 	bl	8008570 <SAI_Disable>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d001      	beq.n	8007f62 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e21d      	b.n	800839e <HAL_SAI_Init+0x51a>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2202      	movs	r2, #2
 8007f66:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	68db      	ldr	r3, [r3, #12]
 8007f6e:	2b02      	cmp	r3, #2
 8007f70:	d00c      	beq.n	8007f8c <HAL_SAI_Init+0x108>
 8007f72:	2b02      	cmp	r3, #2
 8007f74:	d80d      	bhi.n	8007f92 <HAL_SAI_Init+0x10e>
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d002      	beq.n	8007f80 <HAL_SAI_Init+0xfc>
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d003      	beq.n	8007f86 <HAL_SAI_Init+0x102>
 8007f7e:	e008      	b.n	8007f92 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8007f80:	2300      	movs	r3, #0
 8007f82:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007f84:	e008      	b.n	8007f98 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8007f86:	2310      	movs	r3, #16
 8007f88:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007f8a:	e005      	b.n	8007f98 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8007f8c:	2320      	movs	r3, #32
 8007f8e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007f90:	e002      	b.n	8007f98 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8007f92:	2300      	movs	r3, #0
 8007f94:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007f96:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	2b05      	cmp	r3, #5
 8007f9e:	d832      	bhi.n	8008006 <HAL_SAI_Init+0x182>
 8007fa0:	a201      	add	r2, pc, #4	; (adr r2, 8007fa8 <HAL_SAI_Init+0x124>)
 8007fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fa6:	bf00      	nop
 8007fa8:	08007fc1 	.word	0x08007fc1
 8007fac:	08007fc7 	.word	0x08007fc7
 8007fb0:	08007fcf 	.word	0x08007fcf
 8007fb4:	08007fd7 	.word	0x08007fd7
 8007fb8:	08007fe7 	.word	0x08007fe7
 8007fbc:	08007ff7 	.word	0x08007ff7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	61fb      	str	r3, [r7, #28]
      break;
 8007fc4:	e022      	b.n	800800c <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8007fc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fca:	61fb      	str	r3, [r7, #28]
      break;
 8007fcc:	e01e      	b.n	800800c <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007fce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007fd2:	61fb      	str	r3, [r7, #28]
      break;
 8007fd4:	e01a      	b.n	800800c <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007fd6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007fda:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8007fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fde:	f043 0301 	orr.w	r3, r3, #1
 8007fe2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007fe4:	e012      	b.n	800800c <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007fe6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007fea:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8007fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fee:	f043 0302 	orr.w	r3, r3, #2
 8007ff2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8007ff4:	e00a      	b.n	800800c <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8007ff6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007ffa:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8007ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ffe:	f043 0303 	orr.w	r3, r3, #3
 8008002:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008004:	e002      	b.n	800800c <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8008006:	2300      	movs	r3, #0
 8008008:	61fb      	str	r3, [r7, #28]
      break;
 800800a:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800800c:	69bb      	ldr	r3, [r7, #24]
 800800e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008010:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6a1b      	ldr	r3, [r3, #32]
 8008016:	2b00      	cmp	r3, #0
 8008018:	f000 80ba 	beq.w	8008190 <HAL_SAI_Init+0x30c>
  {
    uint32_t freq = 0;
 800801c:	2300      	movs	r3, #0
 800801e:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a35      	ldr	r2, [pc, #212]	; (80080fc <HAL_SAI_Init+0x278>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d004      	beq.n	8008034 <HAL_SAI_Init+0x1b0>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a35      	ldr	r2, [pc, #212]	; (8008104 <HAL_SAI_Init+0x280>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d104      	bne.n	800803e <HAL_SAI_Init+0x1ba>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008034:	f44f 7080 	mov.w	r0, #256	; 0x100
 8008038:	f7fe fcde 	bl	80069f8 <HAL_RCCEx_GetPeriphCLKFreq>
 800803c:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a32      	ldr	r2, [pc, #200]	; (800810c <HAL_SAI_Init+0x288>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d004      	beq.n	8008052 <HAL_SAI_Init+0x1ce>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a30      	ldr	r2, [pc, #192]	; (8008110 <HAL_SAI_Init+0x28c>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d104      	bne.n	800805c <HAL_SAI_Init+0x1d8>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8008052:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008056:	f7fe fccf 	bl	80069f8 <HAL_RCCEx_GetPeriphCLKFreq>
 800805a:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a2d      	ldr	r2, [pc, #180]	; (8008118 <HAL_SAI_Init+0x294>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d004      	beq.n	8008070 <HAL_SAI_Init+0x1ec>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a2c      	ldr	r2, [pc, #176]	; (800811c <HAL_SAI_Init+0x298>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d104      	bne.n	800807a <HAL_SAI_Init+0x1f6>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8008070:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008074:	f7fe fcc0 	bl	80069f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8008078:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a20      	ldr	r2, [pc, #128]	; (8008100 <HAL_SAI_Init+0x27c>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d104      	bne.n	800808e <HAL_SAI_Init+0x20a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8008084:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8008088:	f7fe fcb6 	bl	80069f8 <HAL_RCCEx_GetPeriphCLKFreq>
 800808c:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a24      	ldr	r2, [pc, #144]	; (8008124 <HAL_SAI_Init+0x2a0>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d104      	bne.n	80080a2 <HAL_SAI_Init+0x21e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8008098:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800809c:	f7fe fcac 	bl	80069f8 <HAL_RCCEx_GetPeriphCLKFreq>
 80080a0:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	699b      	ldr	r3, [r3, #24]
 80080a6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80080aa:	d120      	bne.n	80080ee <HAL_SAI_Init+0x26a>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080b0:	2b04      	cmp	r3, #4
 80080b2:	d102      	bne.n	80080ba <HAL_SAI_Init+0x236>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 80080b4:	2340      	movs	r3, #64	; 0x40
 80080b6:	60fb      	str	r3, [r7, #12]
 80080b8:	e00a      	b.n	80080d0 <HAL_SAI_Init+0x24c>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080be:	2b08      	cmp	r3, #8
 80080c0:	d103      	bne.n	80080ca <HAL_SAI_Init+0x246>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 80080c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80080c6:	60fb      	str	r3, [r7, #12]
 80080c8:	e002      	b.n	80080d0 <HAL_SAI_Init+0x24c>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080ce:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 80080d0:	697a      	ldr	r2, [r7, #20]
 80080d2:	4613      	mov	r3, r2
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	4413      	add	r3, r2
 80080d8:	005b      	lsls	r3, r3, #1
 80080da:	4619      	mov	r1, r3
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6a1b      	ldr	r3, [r3, #32]
 80080e0:	68fa      	ldr	r2, [r7, #12]
 80080e2:	fb02 f303 	mul.w	r3, r2, r3
 80080e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80080ea:	613b      	str	r3, [r7, #16]
 80080ec:	e02f      	b.n	800814e <HAL_SAI_Init+0x2ca>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80080f6:	d119      	bne.n	800812c <HAL_SAI_Init+0x2a8>
 80080f8:	2302      	movs	r3, #2
 80080fa:	e018      	b.n	800812e <HAL_SAI_Init+0x2aa>
 80080fc:	40015804 	.word	0x40015804
 8008100:	58005404 	.word	0x58005404
 8008104:	40015824 	.word	0x40015824
 8008108:	40015800 	.word	0x40015800
 800810c:	40015c04 	.word	0x40015c04
 8008110:	40015c24 	.word	0x40015c24
 8008114:	40015c00 	.word	0x40015c00
 8008118:	40016004 	.word	0x40016004
 800811c:	40016024 	.word	0x40016024
 8008120:	40016000 	.word	0x40016000
 8008124:	58005424 	.word	0x58005424
 8008128:	58005400 	.word	0x58005400
 800812c:	2301      	movs	r3, #1
 800812e:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8008130:	697a      	ldr	r2, [r7, #20]
 8008132:	4613      	mov	r3, r2
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	4413      	add	r3, r2
 8008138:	005b      	lsls	r3, r3, #1
 800813a:	4619      	mov	r1, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6a1b      	ldr	r3, [r3, #32]
 8008140:	68ba      	ldr	r2, [r7, #8]
 8008142:	fb02 f303 	mul.w	r3, r2, r3
 8008146:	021b      	lsls	r3, r3, #8
 8008148:	fbb1 f3f3 	udiv	r3, r1, r3
 800814c:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	4a95      	ldr	r2, [pc, #596]	; (80083a8 <HAL_SAI_Init+0x524>)
 8008152:	fba2 2303 	umull	r2, r3, r2, r3
 8008156:	08da      	lsrs	r2, r3, #3
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800815c:	6939      	ldr	r1, [r7, #16]
 800815e:	4b92      	ldr	r3, [pc, #584]	; (80083a8 <HAL_SAI_Init+0x524>)
 8008160:	fba3 2301 	umull	r2, r3, r3, r1
 8008164:	08da      	lsrs	r2, r3, #3
 8008166:	4613      	mov	r3, r2
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	4413      	add	r3, r2
 800816c:	005b      	lsls	r3, r3, #1
 800816e:	1aca      	subs	r2, r1, r3
 8008170:	2a08      	cmp	r2, #8
 8008172:	d904      	bls.n	800817e <HAL_SAI_Init+0x2fa>
    {
      hsai->Init.Mckdiv += 1U;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008178:	1c5a      	adds	r2, r3, #1
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008182:	2b04      	cmp	r3, #4
 8008184:	d104      	bne.n	8008190 <HAL_SAI_Init+0x30c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800818a:	085a      	lsrs	r2, r3, #1
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d003      	beq.n	80081a0 <HAL_SAI_Init+0x31c>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	2b02      	cmp	r3, #2
 800819e:	d109      	bne.n	80081b4 <HAL_SAI_Init+0x330>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d101      	bne.n	80081ac <HAL_SAI_Init+0x328>
 80081a8:	2300      	movs	r3, #0
 80081aa:	e001      	b.n	80081b0 <HAL_SAI_Init+0x32c>
 80081ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80081b0:	623b      	str	r3, [r7, #32]
 80081b2:	e008      	b.n	80081c6 <HAL_SAI_Init+0x342>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d102      	bne.n	80081c2 <HAL_SAI_Init+0x33e>
 80081bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80081c0:	e000      	b.n	80081c4 <HAL_SAI_Init+0x340>
 80081c2:	2300      	movs	r3, #0
 80081c4:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80081c6:	f7f9 fab7 	bl	8001738 <HAL_GetREVID>
 80081ca:	4603      	mov	r3, r0
 80081cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081d0:	d331      	bcc.n	8008236 <HAL_SAI_Init+0x3b2>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	6819      	ldr	r1, [r3, #0]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681a      	ldr	r2, [r3, #0]
 80081dc:	4b73      	ldr	r3, [pc, #460]	; (80083ac <HAL_SAI_Init+0x528>)
 80081de:	400b      	ands	r3, r1
 80081e0:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	6819      	ldr	r1, [r3, #0]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	685a      	ldr	r2, [r3, #4]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081f0:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80081f6:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081fc:	431a      	orrs	r2, r3
 80081fe:	6a3b      	ldr	r3, [r7, #32]
 8008200:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8008202:	69fb      	ldr	r3, [r7, #28]
 8008204:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 800820a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	695b      	ldr	r3, [r3, #20]
 8008210:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008216:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800821c:	051b      	lsls	r3, r3, #20
 800821e:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008224:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	691b      	ldr	r3, [r3, #16]
 800822a:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	430a      	orrs	r2, r1
 8008232:	601a      	str	r2, [r3, #0]
 8008234:	e02d      	b.n	8008292 <HAL_SAI_Init+0x40e>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	6819      	ldr	r1, [r3, #0]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	4b5b      	ldr	r3, [pc, #364]	; (80083b0 <HAL_SAI_Init+0x52c>)
 8008242:	400b      	ands	r3, r1
 8008244:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	6819      	ldr	r1, [r3, #0]
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	685a      	ldr	r2, [r3, #4]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008254:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800825a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008260:	431a      	orrs	r2, r3
 8008262:	6a3b      	ldr	r3, [r7, #32]
 8008264:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8008266:	69fb      	ldr	r3, [r7, #28]
 8008268:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 800826e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	695b      	ldr	r3, [r3, #20]
 8008274:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800827a:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008280:	051b      	lsls	r3, r3, #20
 8008282:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008288:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	430a      	orrs	r2, r1
 8008290:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	6859      	ldr	r1, [r3, #4]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	4b45      	ldr	r3, [pc, #276]	; (80083b4 <HAL_SAI_Init+0x530>)
 800829e:	400b      	ands	r3, r1
 80082a0:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	6859      	ldr	r1, [r3, #4]
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	69da      	ldr	r2, [r3, #28]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082b0:	431a      	orrs	r2, r3
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082b6:	431a      	orrs	r2, r3
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	430a      	orrs	r2, r1
 80082be:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	6899      	ldr	r1, [r3, #8]
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	4b3b      	ldr	r3, [pc, #236]	; (80083b8 <HAL_SAI_Init+0x534>)
 80082cc:	400b      	ands	r3, r1
 80082ce:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	6899      	ldr	r1, [r3, #8]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082da:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80082e0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 80082e6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 80082ec:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082f2:	3b01      	subs	r3, #1
 80082f4:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80082f6:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	430a      	orrs	r2, r1
 80082fe:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	68d9      	ldr	r1, [r3, #12]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681a      	ldr	r2, [r3, #0]
 800830a:	f24f 0320 	movw	r3, #61472	; 0xf020
 800830e:	400b      	ands	r3, r1
 8008310:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68d9      	ldr	r1, [r3, #12]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008320:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008326:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008328:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800832e:	3b01      	subs	r3, #1
 8008330:	021b      	lsls	r3, r3, #8
 8008332:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	430a      	orrs	r2, r1
 800833a:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a1e      	ldr	r2, [pc, #120]	; (80083bc <HAL_SAI_Init+0x538>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d004      	beq.n	8008350 <HAL_SAI_Init+0x4cc>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a1d      	ldr	r2, [pc, #116]	; (80083c0 <HAL_SAI_Init+0x53c>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d119      	bne.n	8008384 <HAL_SAI_Init+0x500>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8008350:	69bb      	ldr	r3, [r7, #24]
 8008352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008354:	f023 0201 	bic.w	r2, r3, #1
 8008358:	69bb      	ldr	r3, [r7, #24]
 800835a:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008362:	2b01      	cmp	r3, #1
 8008364:	d10e      	bne.n	8008384 <HAL_SAI_Init+0x500>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800836e:	3b01      	subs	r3, #1
 8008370:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008372:	431a      	orrs	r2, r3
 8008374:	69bb      	ldr	r3, [r7, #24]
 8008376:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8008378:	69bb      	ldr	r3, [r7, #24]
 800837a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800837c:	f043 0201 	orr.w	r2, r3, #1
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 800839c:	2300      	movs	r3, #0
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3728      	adds	r7, #40	; 0x28
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	cccccccd 	.word	0xcccccccd
 80083ac:	f005c010 	.word	0xf005c010
 80083b0:	f805c010 	.word	0xf805c010
 80083b4:	ffff1ff0 	.word	0xffff1ff0
 80083b8:	fff88000 	.word	0xfff88000
 80083bc:	40015804 	.word	0x40015804
 80083c0:	58005404 	.word	0x58005404

080083c4 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b084      	sub	sp, #16
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	60f8      	str	r0, [r7, #12]
 80083cc:	60b9      	str	r1, [r7, #8]
 80083ce:	4613      	mov	r3, r2
 80083d0:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d002      	beq.n	80083de <HAL_SAI_Receive_DMA+0x1a>
 80083d8:	88fb      	ldrh	r3, [r7, #6]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d101      	bne.n	80083e2 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80083de:	2301      	movs	r3, #1
 80083e0:	e079      	b.n	80084d6 <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d172      	bne.n	80084d4 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d101      	bne.n	80083fc <HAL_SAI_Receive_DMA+0x38>
 80083f8:	2302      	movs	r3, #2
 80083fa:	e06c      	b.n	80084d6 <HAL_SAI_Receive_DMA+0x112>
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	68ba      	ldr	r2, [r7, #8]
 8008408:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	88fa      	ldrh	r2, [r7, #6]
 800840e:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	88fa      	ldrh	r2, [r7, #6]
 8008416:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2222      	movs	r2, #34	; 0x22
 8008426:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008430:	4a2b      	ldr	r2, [pc, #172]	; (80084e0 <HAL_SAI_Receive_DMA+0x11c>)
 8008432:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800843a:	4a2a      	ldr	r2, [pc, #168]	; (80084e4 <HAL_SAI_Receive_DMA+0x120>)
 800843c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008444:	4a28      	ldr	r2, [pc, #160]	; (80084e8 <HAL_SAI_Receive_DMA+0x124>)
 8008446:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800844e:	2200      	movs	r2, #0
 8008450:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	331c      	adds	r3, #28
 800845e:	4619      	mov	r1, r3
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008464:	461a      	mov	r2, r3
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 800846c:	f7f9 fec6 	bl	80021fc <HAL_DMA_Start_IT>
 8008470:	4603      	mov	r3, r0
 8008472:	2b00      	cmp	r3, #0
 8008474:	d005      	beq.n	8008482 <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2200      	movs	r2, #0
 800847a:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      return  HAL_ERROR;
 800847e:	2301      	movs	r3, #1
 8008480:	e029      	b.n	80084d6 <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8008482:	2100      	movs	r1, #0
 8008484:	68f8      	ldr	r0, [r7, #12]
 8008486:	f000 f83b 	bl	8008500 <SAI_InterruptFlag>
 800848a:	4601      	mov	r1, r0
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	691a      	ldr	r2, [r3, #16]
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	430a      	orrs	r2, r1
 8008498:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	681a      	ldr	r2, [r3, #0]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80084a8:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d107      	bne.n	80084c8 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80084c6:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2200      	movs	r2, #0
 80084cc:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 80084d0:	2300      	movs	r3, #0
 80084d2:	e000      	b.n	80084d6 <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 80084d4:	2302      	movs	r3, #2
  }
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3710      	adds	r7, #16
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
 80084de:	bf00      	nop
 80084e0:	08008645 	.word	0x08008645
 80084e4:	080085e5 	.word	0x080085e5
 80084e8:	08008661 	.word	0x08008661

080084ec <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 80084f4:	bf00      	nop
 80084f6:	370c      	adds	r7, #12
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8008500:	b480      	push	{r7}
 8008502:	b085      	sub	sp, #20
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	460b      	mov	r3, r1
 800850a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800850c:	2301      	movs	r3, #1
 800850e:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8008510:	78fb      	ldrb	r3, [r7, #3]
 8008512:	2b01      	cmp	r3, #1
 8008514:	d103      	bne.n	800851e <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f043 0308 	orr.w	r3, r3, #8
 800851c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008522:	2b08      	cmp	r3, #8
 8008524:	d10b      	bne.n	800853e <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800852a:	2b03      	cmp	r3, #3
 800852c:	d003      	beq.n	8008536 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	2b01      	cmp	r3, #1
 8008534:	d103      	bne.n	800853e <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f043 0310 	orr.w	r3, r3, #16
 800853c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	2b03      	cmp	r3, #3
 8008544:	d003      	beq.n	800854e <SAI_InterruptFlag+0x4e>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	2b02      	cmp	r3, #2
 800854c:	d104      	bne.n	8008558 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008554:	60fb      	str	r3, [r7, #12]
 8008556:	e003      	b.n	8008560 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f043 0304 	orr.w	r3, r3, #4
 800855e:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8008560:	68fb      	ldr	r3, [r7, #12]
}
 8008562:	4618      	mov	r0, r3
 8008564:	3714      	adds	r7, #20
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr
	...

08008570 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8008570:	b480      	push	{r7}
 8008572:	b085      	sub	sp, #20
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8008578:	4b18      	ldr	r3, [pc, #96]	; (80085dc <SAI_Disable+0x6c>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4a18      	ldr	r2, [pc, #96]	; (80085e0 <SAI_Disable+0x70>)
 800857e:	fba2 2303 	umull	r2, r3, r2, r3
 8008582:	0b1b      	lsrs	r3, r3, #12
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8008588:	2300      	movs	r3, #0
 800858a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800859a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d10a      	bne.n	80085b8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80085a8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 80085b2:	2303      	movs	r3, #3
 80085b4:	72fb      	strb	r3, [r7, #11]
      break;
 80085b6:	e009      	b.n	80085cc <SAI_Disable+0x5c>
    }
    count--;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	3b01      	subs	r3, #1
 80085bc:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d1e7      	bne.n	800859c <SAI_Disable+0x2c>

  return status;
 80085cc:	7afb      	ldrb	r3, [r7, #11]
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	3714      	adds	r7, #20
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop
 80085dc:	24000400 	.word	0x24000400
 80085e0:	95cbec1b 	.word	0x95cbec1b

080085e4 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085f0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	69db      	ldr	r3, [r3, #28]
 80085f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80085fa:	d01c      	beq.n	8008636 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800860a:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8008614:	2100      	movs	r1, #0
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	f7ff ff72 	bl	8008500 <SAI_InterruptFlag>
 800861c:	4603      	mov	r3, r0
 800861e:	43d9      	mvns	r1, r3
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	691a      	ldr	r2, [r3, #16]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	400a      	ands	r2, r1
 800862c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2201      	movs	r2, #1
 8008632:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8008636:	68f8      	ldr	r0, [r7, #12]
 8008638:	f7f8 fd54 	bl	80010e4 <HAL_SAI_RxCpltCallback>
#endif
}
 800863c:	bf00      	nop
 800863e:	3710      	adds	r7, #16
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008650:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8008652:	68f8      	ldr	r0, [r7, #12]
 8008654:	f7f8 fd36 	bl	80010c4 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8008658:	bf00      	nop
 800865a:	3710      	adds	r7, #16
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800866c:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f7fb fcba 	bl	8003fe8 <HAL_DMA_GetError>
 8008674:	4603      	mov	r3, r0
 8008676:	2b02      	cmp	r3, #2
 8008678:	d01d      	beq.n	80086b6 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008680:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	681a      	ldr	r2, [r3, #0]
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008698:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800869a:	68f8      	ldr	r0, [r7, #12]
 800869c:	f7ff ff68 	bl	8008570 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2200      	movs	r2, #0
 80086ac:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 80086b0:	68f8      	ldr	r0, [r7, #12]
 80086b2:	f7ff ff1b 	bl	80084ec <HAL_SAI_ErrorCallback>
#endif
  }
}
 80086b6:	bf00      	nop
 80086b8:	3710      	adds	r7, #16
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}

080086be <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80086be:	b580      	push	{r7, lr}
 80086c0:	b082      	sub	sp, #8
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d101      	bne.n	80086d0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80086cc:	2301      	movs	r3, #1
 80086ce:	e049      	b.n	8008764 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d106      	bne.n	80086ea <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f7f8 fd65 	bl	80011b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2202      	movs	r2, #2
 80086ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681a      	ldr	r2, [r3, #0]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	3304      	adds	r3, #4
 80086fa:	4619      	mov	r1, r3
 80086fc:	4610      	mov	r0, r2
 80086fe:	f000 fb0f 	bl	8008d20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2201      	movs	r2, #1
 8008706:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2201      	movs	r2, #1
 800870e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2201      	movs	r2, #1
 8008716:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2201      	movs	r2, #1
 800871e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2201      	movs	r2, #1
 8008726:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2201      	movs	r2, #1
 800872e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2201      	movs	r2, #1
 8008736:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2201      	movs	r2, #1
 800873e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2201      	movs	r2, #1
 8008746:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2201      	movs	r2, #1
 800874e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2201      	movs	r2, #1
 8008756:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2201      	movs	r2, #1
 800875e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008762:	2300      	movs	r3, #0
}
 8008764:	4618      	mov	r0, r3
 8008766:	3708      	adds	r7, #8
 8008768:	46bd      	mov	sp, r7
 800876a:	bd80      	pop	{r7, pc}

0800876c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800876c:	b480      	push	{r7}
 800876e:	b085      	sub	sp, #20
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800877a:	b2db      	uxtb	r3, r3
 800877c:	2b01      	cmp	r3, #1
 800877e:	d001      	beq.n	8008784 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008780:	2301      	movs	r3, #1
 8008782:	e04f      	b.n	8008824 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2202      	movs	r2, #2
 8008788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	68da      	ldr	r2, [r3, #12]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f042 0201 	orr.w	r2, r2, #1
 800879a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a23      	ldr	r2, [pc, #140]	; (8008830 <HAL_TIM_Base_Start_IT+0xc4>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d01d      	beq.n	80087e2 <HAL_TIM_Base_Start_IT+0x76>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087ae:	d018      	beq.n	80087e2 <HAL_TIM_Base_Start_IT+0x76>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a1f      	ldr	r2, [pc, #124]	; (8008834 <HAL_TIM_Base_Start_IT+0xc8>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d013      	beq.n	80087e2 <HAL_TIM_Base_Start_IT+0x76>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a1e      	ldr	r2, [pc, #120]	; (8008838 <HAL_TIM_Base_Start_IT+0xcc>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d00e      	beq.n	80087e2 <HAL_TIM_Base_Start_IT+0x76>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a1c      	ldr	r2, [pc, #112]	; (800883c <HAL_TIM_Base_Start_IT+0xd0>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d009      	beq.n	80087e2 <HAL_TIM_Base_Start_IT+0x76>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a1b      	ldr	r2, [pc, #108]	; (8008840 <HAL_TIM_Base_Start_IT+0xd4>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d004      	beq.n	80087e2 <HAL_TIM_Base_Start_IT+0x76>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a19      	ldr	r2, [pc, #100]	; (8008844 <HAL_TIM_Base_Start_IT+0xd8>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d115      	bne.n	800880e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	689a      	ldr	r2, [r3, #8]
 80087e8:	4b17      	ldr	r3, [pc, #92]	; (8008848 <HAL_TIM_Base_Start_IT+0xdc>)
 80087ea:	4013      	ands	r3, r2
 80087ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2b06      	cmp	r3, #6
 80087f2:	d015      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0xb4>
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087fa:	d011      	beq.n	8008820 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	681a      	ldr	r2, [r3, #0]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f042 0201 	orr.w	r2, r2, #1
 800880a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800880c:	e008      	b.n	8008820 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	681a      	ldr	r2, [r3, #0]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f042 0201 	orr.w	r2, r2, #1
 800881c:	601a      	str	r2, [r3, #0]
 800881e:	e000      	b.n	8008822 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008820:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	4618      	mov	r0, r3
 8008826:	3714      	adds	r7, #20
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr
 8008830:	40010000 	.word	0x40010000
 8008834:	40000400 	.word	0x40000400
 8008838:	40000800 	.word	0x40000800
 800883c:	40000c00 	.word	0x40000c00
 8008840:	40010400 	.word	0x40010400
 8008844:	40001800 	.word	0x40001800
 8008848:	00010007 	.word	0x00010007

0800884c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	68da      	ldr	r2, [r3, #12]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f022 0201 	bic.w	r2, r2, #1
 8008862:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	6a1a      	ldr	r2, [r3, #32]
 800886a:	f241 1311 	movw	r3, #4369	; 0x1111
 800886e:	4013      	ands	r3, r2
 8008870:	2b00      	cmp	r3, #0
 8008872:	d10f      	bne.n	8008894 <HAL_TIM_Base_Stop_IT+0x48>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	6a1a      	ldr	r2, [r3, #32]
 800887a:	f240 4344 	movw	r3, #1092	; 0x444
 800887e:	4013      	ands	r3, r2
 8008880:	2b00      	cmp	r3, #0
 8008882:	d107      	bne.n	8008894 <HAL_TIM_Base_Stop_IT+0x48>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f022 0201 	bic.w	r2, r2, #1
 8008892:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800889c:	2300      	movs	r3, #0
}
 800889e:	4618      	mov	r0, r3
 80088a0:	370c      	adds	r7, #12
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr

080088aa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b082      	sub	sp, #8
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	691b      	ldr	r3, [r3, #16]
 80088b8:	f003 0302 	and.w	r3, r3, #2
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d122      	bne.n	8008906 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	68db      	ldr	r3, [r3, #12]
 80088c6:	f003 0302 	and.w	r3, r3, #2
 80088ca:	2b02      	cmp	r3, #2
 80088cc:	d11b      	bne.n	8008906 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f06f 0202 	mvn.w	r2, #2
 80088d6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2201      	movs	r2, #1
 80088dc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	f003 0303 	and.w	r3, r3, #3
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d003      	beq.n	80088f4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 f9f9 	bl	8008ce4 <HAL_TIM_IC_CaptureCallback>
 80088f2:	e005      	b.n	8008900 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 f9eb 	bl	8008cd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f000 f9fc 	bl	8008cf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2200      	movs	r2, #0
 8008904:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	691b      	ldr	r3, [r3, #16]
 800890c:	f003 0304 	and.w	r3, r3, #4
 8008910:	2b04      	cmp	r3, #4
 8008912:	d122      	bne.n	800895a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	68db      	ldr	r3, [r3, #12]
 800891a:	f003 0304 	and.w	r3, r3, #4
 800891e:	2b04      	cmp	r3, #4
 8008920:	d11b      	bne.n	800895a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f06f 0204 	mvn.w	r2, #4
 800892a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2202      	movs	r2, #2
 8008930:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	699b      	ldr	r3, [r3, #24]
 8008938:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800893c:	2b00      	cmp	r3, #0
 800893e:	d003      	beq.n	8008948 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f000 f9cf 	bl	8008ce4 <HAL_TIM_IC_CaptureCallback>
 8008946:	e005      	b.n	8008954 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 f9c1 	bl	8008cd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f000 f9d2 	bl	8008cf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2200      	movs	r2, #0
 8008958:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	691b      	ldr	r3, [r3, #16]
 8008960:	f003 0308 	and.w	r3, r3, #8
 8008964:	2b08      	cmp	r3, #8
 8008966:	d122      	bne.n	80089ae <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	f003 0308 	and.w	r3, r3, #8
 8008972:	2b08      	cmp	r3, #8
 8008974:	d11b      	bne.n	80089ae <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f06f 0208 	mvn.w	r2, #8
 800897e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2204      	movs	r2, #4
 8008984:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	69db      	ldr	r3, [r3, #28]
 800898c:	f003 0303 	and.w	r3, r3, #3
 8008990:	2b00      	cmp	r3, #0
 8008992:	d003      	beq.n	800899c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 f9a5 	bl	8008ce4 <HAL_TIM_IC_CaptureCallback>
 800899a:	e005      	b.n	80089a8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 f997 	bl	8008cd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 f9a8 	bl	8008cf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2200      	movs	r2, #0
 80089ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	691b      	ldr	r3, [r3, #16]
 80089b4:	f003 0310 	and.w	r3, r3, #16
 80089b8:	2b10      	cmp	r3, #16
 80089ba:	d122      	bne.n	8008a02 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	68db      	ldr	r3, [r3, #12]
 80089c2:	f003 0310 	and.w	r3, r3, #16
 80089c6:	2b10      	cmp	r3, #16
 80089c8:	d11b      	bne.n	8008a02 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f06f 0210 	mvn.w	r2, #16
 80089d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2208      	movs	r2, #8
 80089d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	69db      	ldr	r3, [r3, #28]
 80089e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d003      	beq.n	80089f0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f000 f97b 	bl	8008ce4 <HAL_TIM_IC_CaptureCallback>
 80089ee:	e005      	b.n	80089fc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f000 f96d 	bl	8008cd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f000 f97e 	bl	8008cf8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2200      	movs	r2, #0
 8008a00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	691b      	ldr	r3, [r3, #16]
 8008a08:	f003 0301 	and.w	r3, r3, #1
 8008a0c:	2b01      	cmp	r3, #1
 8008a0e:	d10e      	bne.n	8008a2e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	f003 0301 	and.w	r3, r3, #1
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	d107      	bne.n	8008a2e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f06f 0201 	mvn.w	r2, #1
 8008a26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f7f8 fb6b 	bl	8001104 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a38:	2b80      	cmp	r3, #128	; 0x80
 8008a3a:	d10e      	bne.n	8008a5a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68db      	ldr	r3, [r3, #12]
 8008a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a46:	2b80      	cmp	r3, #128	; 0x80
 8008a48:	d107      	bne.n	8008a5a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008a52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f000 fb2d 	bl	80090b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	691b      	ldr	r3, [r3, #16]
 8008a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a68:	d10e      	bne.n	8008a88 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68db      	ldr	r3, [r3, #12]
 8008a70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a74:	2b80      	cmp	r3, #128	; 0x80
 8008a76:	d107      	bne.n	8008a88 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 fb20 	bl	80090c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	691b      	ldr	r3, [r3, #16]
 8008a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a92:	2b40      	cmp	r3, #64	; 0x40
 8008a94:	d10e      	bne.n	8008ab4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aa0:	2b40      	cmp	r3, #64	; 0x40
 8008aa2:	d107      	bne.n	8008ab4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 f92c 	bl	8008d0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	691b      	ldr	r3, [r3, #16]
 8008aba:	f003 0320 	and.w	r3, r3, #32
 8008abe:	2b20      	cmp	r3, #32
 8008ac0:	d10e      	bne.n	8008ae0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	68db      	ldr	r3, [r3, #12]
 8008ac8:	f003 0320 	and.w	r3, r3, #32
 8008acc:	2b20      	cmp	r3, #32
 8008ace:	d107      	bne.n	8008ae0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f06f 0220 	mvn.w	r2, #32
 8008ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 fae0 	bl	80090a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ae0:	bf00      	nop
 8008ae2:	3708      	adds	r7, #8
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b084      	sub	sp, #16
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	d101      	bne.n	8008b00 <HAL_TIM_ConfigClockSource+0x18>
 8008afc:	2302      	movs	r3, #2
 8008afe:	e0db      	b.n	8008cb8 <HAL_TIM_ConfigClockSource+0x1d0>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2202      	movs	r2, #2
 8008b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	689b      	ldr	r3, [r3, #8]
 8008b16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008b18:	68fa      	ldr	r2, [r7, #12]
 8008b1a:	4b69      	ldr	r3, [pc, #420]	; (8008cc0 <HAL_TIM_ConfigClockSource+0x1d8>)
 8008b1c:	4013      	ands	r3, r2
 8008b1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008b26:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	68fa      	ldr	r2, [r7, #12]
 8008b2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4a63      	ldr	r2, [pc, #396]	; (8008cc4 <HAL_TIM_ConfigClockSource+0x1dc>)
 8008b36:	4293      	cmp	r3, r2
 8008b38:	f000 80a9 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1a6>
 8008b3c:	4a61      	ldr	r2, [pc, #388]	; (8008cc4 <HAL_TIM_ConfigClockSource+0x1dc>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	f200 80ae 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008b44:	4a60      	ldr	r2, [pc, #384]	; (8008cc8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	f000 80a1 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1a6>
 8008b4c:	4a5e      	ldr	r2, [pc, #376]	; (8008cc8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	f200 80a6 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008b54:	4a5d      	ldr	r2, [pc, #372]	; (8008ccc <HAL_TIM_ConfigClockSource+0x1e4>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	f000 8099 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1a6>
 8008b5c:	4a5b      	ldr	r2, [pc, #364]	; (8008ccc <HAL_TIM_ConfigClockSource+0x1e4>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	f200 809e 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008b64:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008b68:	f000 8091 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1a6>
 8008b6c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008b70:	f200 8096 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008b74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b78:	f000 8089 	beq.w	8008c8e <HAL_TIM_ConfigClockSource+0x1a6>
 8008b7c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b80:	f200 808e 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008b84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008b88:	d03e      	beq.n	8008c08 <HAL_TIM_ConfigClockSource+0x120>
 8008b8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008b8e:	f200 8087 	bhi.w	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008b92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b96:	f000 8085 	beq.w	8008ca4 <HAL_TIM_ConfigClockSource+0x1bc>
 8008b9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b9e:	d87f      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008ba0:	2b70      	cmp	r3, #112	; 0x70
 8008ba2:	d01a      	beq.n	8008bda <HAL_TIM_ConfigClockSource+0xf2>
 8008ba4:	2b70      	cmp	r3, #112	; 0x70
 8008ba6:	d87b      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008ba8:	2b60      	cmp	r3, #96	; 0x60
 8008baa:	d050      	beq.n	8008c4e <HAL_TIM_ConfigClockSource+0x166>
 8008bac:	2b60      	cmp	r3, #96	; 0x60
 8008bae:	d877      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008bb0:	2b50      	cmp	r3, #80	; 0x50
 8008bb2:	d03c      	beq.n	8008c2e <HAL_TIM_ConfigClockSource+0x146>
 8008bb4:	2b50      	cmp	r3, #80	; 0x50
 8008bb6:	d873      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008bb8:	2b40      	cmp	r3, #64	; 0x40
 8008bba:	d058      	beq.n	8008c6e <HAL_TIM_ConfigClockSource+0x186>
 8008bbc:	2b40      	cmp	r3, #64	; 0x40
 8008bbe:	d86f      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008bc0:	2b30      	cmp	r3, #48	; 0x30
 8008bc2:	d064      	beq.n	8008c8e <HAL_TIM_ConfigClockSource+0x1a6>
 8008bc4:	2b30      	cmp	r3, #48	; 0x30
 8008bc6:	d86b      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008bc8:	2b20      	cmp	r3, #32
 8008bca:	d060      	beq.n	8008c8e <HAL_TIM_ConfigClockSource+0x1a6>
 8008bcc:	2b20      	cmp	r3, #32
 8008bce:	d867      	bhi.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d05c      	beq.n	8008c8e <HAL_TIM_ConfigClockSource+0x1a6>
 8008bd4:	2b10      	cmp	r3, #16
 8008bd6:	d05a      	beq.n	8008c8e <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008bd8:	e062      	b.n	8008ca0 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6818      	ldr	r0, [r3, #0]
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	6899      	ldr	r1, [r3, #8]
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	685a      	ldr	r2, [r3, #4]
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	68db      	ldr	r3, [r3, #12]
 8008bea:	f000 f9b1 	bl	8008f50 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	689b      	ldr	r3, [r3, #8]
 8008bf4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008bfc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	68fa      	ldr	r2, [r7, #12]
 8008c04:	609a      	str	r2, [r3, #8]
      break;
 8008c06:	e04e      	b.n	8008ca6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6818      	ldr	r0, [r3, #0]
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	6899      	ldr	r1, [r3, #8]
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	685a      	ldr	r2, [r3, #4]
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	68db      	ldr	r3, [r3, #12]
 8008c18:	f000 f99a 	bl	8008f50 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	689a      	ldr	r2, [r3, #8]
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008c2a:	609a      	str	r2, [r3, #8]
      break;
 8008c2c:	e03b      	b.n	8008ca6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6818      	ldr	r0, [r3, #0]
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	6859      	ldr	r1, [r3, #4]
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	68db      	ldr	r3, [r3, #12]
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	f000 f90a 	bl	8008e54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	2150      	movs	r1, #80	; 0x50
 8008c46:	4618      	mov	r0, r3
 8008c48:	f000 f964 	bl	8008f14 <TIM_ITRx_SetConfig>
      break;
 8008c4c:	e02b      	b.n	8008ca6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6818      	ldr	r0, [r3, #0]
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	6859      	ldr	r1, [r3, #4]
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	68db      	ldr	r3, [r3, #12]
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	f000 f929 	bl	8008eb2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	2160      	movs	r1, #96	; 0x60
 8008c66:	4618      	mov	r0, r3
 8008c68:	f000 f954 	bl	8008f14 <TIM_ITRx_SetConfig>
      break;
 8008c6c:	e01b      	b.n	8008ca6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6818      	ldr	r0, [r3, #0]
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	6859      	ldr	r1, [r3, #4]
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	68db      	ldr	r3, [r3, #12]
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	f000 f8ea 	bl	8008e54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	2140      	movs	r1, #64	; 0x40
 8008c86:	4618      	mov	r0, r3
 8008c88:	f000 f944 	bl	8008f14 <TIM_ITRx_SetConfig>
      break;
 8008c8c:	e00b      	b.n	8008ca6 <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4619      	mov	r1, r3
 8008c98:	4610      	mov	r0, r2
 8008c9a:	f000 f93b 	bl	8008f14 <TIM_ITRx_SetConfig>
        break;
 8008c9e:	e002      	b.n	8008ca6 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8008ca0:	bf00      	nop
 8008ca2:	e000      	b.n	8008ca6 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8008ca4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2201      	movs	r2, #1
 8008caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008cb6:	2300      	movs	r3, #0
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3710      	adds	r7, #16
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}
 8008cc0:	ffceff88 	.word	0xffceff88
 8008cc4:	00100040 	.word	0x00100040
 8008cc8:	00100030 	.word	0x00100030
 8008ccc:	00100020 	.word	0x00100020

08008cd0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008cd8:	bf00      	nop
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce2:	4770      	bx	lr

08008ce4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b083      	sub	sp, #12
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008cec:	bf00      	nop
 8008cee:	370c      	adds	r7, #12
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d00:	bf00      	nop
 8008d02:	370c      	adds	r7, #12
 8008d04:	46bd      	mov	sp, r7
 8008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0a:	4770      	bx	lr

08008d0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b083      	sub	sp, #12
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d14:	bf00      	nop
 8008d16:	370c      	adds	r7, #12
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr

08008d20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b085      	sub	sp, #20
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	4a40      	ldr	r2, [pc, #256]	; (8008e34 <TIM_Base_SetConfig+0x114>)
 8008d34:	4293      	cmp	r3, r2
 8008d36:	d013      	beq.n	8008d60 <TIM_Base_SetConfig+0x40>
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d3e:	d00f      	beq.n	8008d60 <TIM_Base_SetConfig+0x40>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4a3d      	ldr	r2, [pc, #244]	; (8008e38 <TIM_Base_SetConfig+0x118>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d00b      	beq.n	8008d60 <TIM_Base_SetConfig+0x40>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a3c      	ldr	r2, [pc, #240]	; (8008e3c <TIM_Base_SetConfig+0x11c>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d007      	beq.n	8008d60 <TIM_Base_SetConfig+0x40>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	4a3b      	ldr	r2, [pc, #236]	; (8008e40 <TIM_Base_SetConfig+0x120>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d003      	beq.n	8008d60 <TIM_Base_SetConfig+0x40>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	4a3a      	ldr	r2, [pc, #232]	; (8008e44 <TIM_Base_SetConfig+0x124>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d108      	bne.n	8008d72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	68fa      	ldr	r2, [r7, #12]
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	4a2f      	ldr	r2, [pc, #188]	; (8008e34 <TIM_Base_SetConfig+0x114>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d01f      	beq.n	8008dba <TIM_Base_SetConfig+0x9a>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d80:	d01b      	beq.n	8008dba <TIM_Base_SetConfig+0x9a>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a2c      	ldr	r2, [pc, #176]	; (8008e38 <TIM_Base_SetConfig+0x118>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d017      	beq.n	8008dba <TIM_Base_SetConfig+0x9a>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a2b      	ldr	r2, [pc, #172]	; (8008e3c <TIM_Base_SetConfig+0x11c>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d013      	beq.n	8008dba <TIM_Base_SetConfig+0x9a>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a2a      	ldr	r2, [pc, #168]	; (8008e40 <TIM_Base_SetConfig+0x120>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d00f      	beq.n	8008dba <TIM_Base_SetConfig+0x9a>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a29      	ldr	r2, [pc, #164]	; (8008e44 <TIM_Base_SetConfig+0x124>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d00b      	beq.n	8008dba <TIM_Base_SetConfig+0x9a>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4a28      	ldr	r2, [pc, #160]	; (8008e48 <TIM_Base_SetConfig+0x128>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d007      	beq.n	8008dba <TIM_Base_SetConfig+0x9a>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a27      	ldr	r2, [pc, #156]	; (8008e4c <TIM_Base_SetConfig+0x12c>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d003      	beq.n	8008dba <TIM_Base_SetConfig+0x9a>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a26      	ldr	r2, [pc, #152]	; (8008e50 <TIM_Base_SetConfig+0x130>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d108      	bne.n	8008dcc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008dc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	68db      	ldr	r3, [r3, #12]
 8008dc6:	68fa      	ldr	r2, [r7, #12]
 8008dc8:	4313      	orrs	r3, r2
 8008dca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	695b      	ldr	r3, [r3, #20]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	68fa      	ldr	r2, [r7, #12]
 8008dde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	689a      	ldr	r2, [r3, #8]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	681a      	ldr	r2, [r3, #0]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	4a10      	ldr	r2, [pc, #64]	; (8008e34 <TIM_Base_SetConfig+0x114>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d00f      	beq.n	8008e18 <TIM_Base_SetConfig+0xf8>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	4a12      	ldr	r2, [pc, #72]	; (8008e44 <TIM_Base_SetConfig+0x124>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d00b      	beq.n	8008e18 <TIM_Base_SetConfig+0xf8>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a11      	ldr	r2, [pc, #68]	; (8008e48 <TIM_Base_SetConfig+0x128>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d007      	beq.n	8008e18 <TIM_Base_SetConfig+0xf8>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a10      	ldr	r2, [pc, #64]	; (8008e4c <TIM_Base_SetConfig+0x12c>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d003      	beq.n	8008e18 <TIM_Base_SetConfig+0xf8>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	4a0f      	ldr	r2, [pc, #60]	; (8008e50 <TIM_Base_SetConfig+0x130>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d103      	bne.n	8008e20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	691a      	ldr	r2, [r3, #16]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2201      	movs	r2, #1
 8008e24:	615a      	str	r2, [r3, #20]
}
 8008e26:	bf00      	nop
 8008e28:	3714      	adds	r7, #20
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	40010000 	.word	0x40010000
 8008e38:	40000400 	.word	0x40000400
 8008e3c:	40000800 	.word	0x40000800
 8008e40:	40000c00 	.word	0x40000c00
 8008e44:	40010400 	.word	0x40010400
 8008e48:	40014000 	.word	0x40014000
 8008e4c:	40014400 	.word	0x40014400
 8008e50:	40014800 	.word	0x40014800

08008e54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b087      	sub	sp, #28
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	60b9      	str	r1, [r7, #8]
 8008e5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6a1b      	ldr	r3, [r3, #32]
 8008e64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	6a1b      	ldr	r3, [r3, #32]
 8008e6a:	f023 0201 	bic.w	r2, r3, #1
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	699b      	ldr	r3, [r3, #24]
 8008e76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008e7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	011b      	lsls	r3, r3, #4
 8008e84:	693a      	ldr	r2, [r7, #16]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	f023 030a 	bic.w	r3, r3, #10
 8008e90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008e92:	697a      	ldr	r2, [r7, #20]
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	4313      	orrs	r3, r2
 8008e98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	693a      	ldr	r2, [r7, #16]
 8008e9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	697a      	ldr	r2, [r7, #20]
 8008ea4:	621a      	str	r2, [r3, #32]
}
 8008ea6:	bf00      	nop
 8008ea8:	371c      	adds	r7, #28
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb0:	4770      	bx	lr

08008eb2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008eb2:	b480      	push	{r7}
 8008eb4:	b087      	sub	sp, #28
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	60f8      	str	r0, [r7, #12]
 8008eba:	60b9      	str	r1, [r7, #8]
 8008ebc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	6a1b      	ldr	r3, [r3, #32]
 8008ec2:	f023 0210 	bic.w	r2, r3, #16
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	699b      	ldr	r3, [r3, #24]
 8008ece:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	6a1b      	ldr	r3, [r3, #32]
 8008ed4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008edc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	031b      	lsls	r3, r3, #12
 8008ee2:	697a      	ldr	r2, [r7, #20]
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008eee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	011b      	lsls	r3, r3, #4
 8008ef4:	693a      	ldr	r2, [r7, #16]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	697a      	ldr	r2, [r7, #20]
 8008efe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	693a      	ldr	r2, [r7, #16]
 8008f04:	621a      	str	r2, [r3, #32]
}
 8008f06:	bf00      	nop
 8008f08:	371c      	adds	r7, #28
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr
	...

08008f14 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b085      	sub	sp, #20
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	689b      	ldr	r3, [r3, #8]
 8008f22:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	4b09      	ldr	r3, [pc, #36]	; (8008f4c <TIM_ITRx_SetConfig+0x38>)
 8008f28:	4013      	ands	r3, r2
 8008f2a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008f2c:	683a      	ldr	r2, [r7, #0]
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	4313      	orrs	r3, r2
 8008f32:	f043 0307 	orr.w	r3, r3, #7
 8008f36:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	68fa      	ldr	r2, [r7, #12]
 8008f3c:	609a      	str	r2, [r3, #8]
}
 8008f3e:	bf00      	nop
 8008f40:	3714      	adds	r7, #20
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr
 8008f4a:	bf00      	nop
 8008f4c:	ffcfff8f 	.word	0xffcfff8f

08008f50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b087      	sub	sp, #28
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	60f8      	str	r0, [r7, #12]
 8008f58:	60b9      	str	r1, [r7, #8]
 8008f5a:	607a      	str	r2, [r7, #4]
 8008f5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008f6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	021a      	lsls	r2, r3, #8
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	431a      	orrs	r2, r3
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	4313      	orrs	r3, r2
 8008f78:	697a      	ldr	r2, [r7, #20]
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	697a      	ldr	r2, [r7, #20]
 8008f82:	609a      	str	r2, [r3, #8]
}
 8008f84:	bf00      	nop
 8008f86:	371c      	adds	r7, #28
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8e:	4770      	bx	lr

08008f90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b085      	sub	sp, #20
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d101      	bne.n	8008fa8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008fa4:	2302      	movs	r3, #2
 8008fa6:	e068      	b.n	800907a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2201      	movs	r2, #1
 8008fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2202      	movs	r2, #2
 8008fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	689b      	ldr	r3, [r3, #8]
 8008fc6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a2e      	ldr	r2, [pc, #184]	; (8009088 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d004      	beq.n	8008fdc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a2d      	ldr	r2, [pc, #180]	; (800908c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d108      	bne.n	8008fee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008fe2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	68fa      	ldr	r2, [r7, #12]
 8008fea:	4313      	orrs	r3, r2
 8008fec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ff4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	68fa      	ldr	r2, [r7, #12]
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	68fa      	ldr	r2, [r7, #12]
 8009006:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a1e      	ldr	r2, [pc, #120]	; (8009088 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d01d      	beq.n	800904e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800901a:	d018      	beq.n	800904e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	4a1b      	ldr	r2, [pc, #108]	; (8009090 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d013      	beq.n	800904e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	4a1a      	ldr	r2, [pc, #104]	; (8009094 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d00e      	beq.n	800904e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4a18      	ldr	r2, [pc, #96]	; (8009098 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009036:	4293      	cmp	r3, r2
 8009038:	d009      	beq.n	800904e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4a13      	ldr	r2, [pc, #76]	; (800908c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009040:	4293      	cmp	r3, r2
 8009042:	d004      	beq.n	800904e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	4a14      	ldr	r2, [pc, #80]	; (800909c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800904a:	4293      	cmp	r3, r2
 800904c:	d10c      	bne.n	8009068 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009054:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	4313      	orrs	r3, r2
 800905e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	68ba      	ldr	r2, [r7, #8]
 8009066:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2200      	movs	r2, #0
 8009074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009078:	2300      	movs	r3, #0
}
 800907a:	4618      	mov	r0, r3
 800907c:	3714      	adds	r7, #20
 800907e:	46bd      	mov	sp, r7
 8009080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009084:	4770      	bx	lr
 8009086:	bf00      	nop
 8009088:	40010000 	.word	0x40010000
 800908c:	40010400 	.word	0x40010400
 8009090:	40000400 	.word	0x40000400
 8009094:	40000800 	.word	0x40000800
 8009098:	40000c00 	.word	0x40000c00
 800909c:	40001800 	.word	0x40001800

080090a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80090a8:	bf00      	nop
 80090aa:	370c      	adds	r7, #12
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr

080090b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b083      	sub	sp, #12
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80090bc:	bf00      	nop
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80090d0:	bf00      	nop
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b082      	sub	sp, #8
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d101      	bne.n	80090ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80090ea:	2301      	movs	r3, #1
 80090ec:	e042      	b.n	8009174 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d106      	bne.n	8009106 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2200      	movs	r2, #0
 80090fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f7f8 f87f 	bl	8001204 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2224      	movs	r2, #36	; 0x24
 800910a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	681a      	ldr	r2, [r3, #0]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f022 0201 	bic.w	r2, r2, #1
 800911c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f000 fb90 	bl	8009844 <UART_SetConfig>
 8009124:	4603      	mov	r3, r0
 8009126:	2b01      	cmp	r3, #1
 8009128:	d101      	bne.n	800912e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800912a:	2301      	movs	r3, #1
 800912c:	e022      	b.n	8009174 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009132:	2b00      	cmp	r3, #0
 8009134:	d002      	beq.n	800913c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f001 f8e4 	bl	800a304 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	685a      	ldr	r2, [r3, #4]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800914a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	689a      	ldr	r2, [r3, #8]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800915a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	681a      	ldr	r2, [r3, #0]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f042 0201 	orr.w	r2, r2, #1
 800916a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f001 f96b 	bl	800a448 <UART_CheckIdleState>
 8009172:	4603      	mov	r3, r0
}
 8009174:	4618      	mov	r0, r3
 8009176:	3708      	adds	r7, #8
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}

0800917c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b084      	sub	sp, #16
 8009180:	af00      	add	r7, sp, #0
 8009182:	60f8      	str	r0, [r7, #12]
 8009184:	60b9      	str	r1, [r7, #8]
 8009186:	4613      	mov	r3, r2
 8009188:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009190:	2b20      	cmp	r3, #32
 8009192:	d168      	bne.n	8009266 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d002      	beq.n	80091a0 <HAL_UART_Transmit_DMA+0x24>
 800919a:	88fb      	ldrh	r3, [r7, #6]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d101      	bne.n	80091a4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80091a0:	2301      	movs	r3, #1
 80091a2:	e061      	b.n	8009268 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80091aa:	2b01      	cmp	r3, #1
 80091ac:	d101      	bne.n	80091b2 <HAL_UART_Transmit_DMA+0x36>
 80091ae:	2302      	movs	r3, #2
 80091b0:	e05a      	b.n	8009268 <HAL_UART_Transmit_DMA+0xec>
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2201      	movs	r2, #1
 80091b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	68ba      	ldr	r2, [r7, #8]
 80091be:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	88fa      	ldrh	r2, [r7, #6]
 80091c4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	88fa      	ldrh	r2, [r7, #6]
 80091cc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	2221      	movs	r2, #33	; 0x21
 80091dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d02c      	beq.n	8009242 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80091ec:	4a20      	ldr	r2, [pc, #128]	; (8009270 <HAL_UART_Transmit_DMA+0xf4>)
 80091ee:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80091f4:	4a1f      	ldr	r2, [pc, #124]	; (8009274 <HAL_UART_Transmit_DMA+0xf8>)
 80091f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80091fc:	4a1e      	ldr	r2, [pc, #120]	; (8009278 <HAL_UART_Transmit_DMA+0xfc>)
 80091fe:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009204:	2200      	movs	r2, #0
 8009206:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009210:	4619      	mov	r1, r3
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	3328      	adds	r3, #40	; 0x28
 8009218:	461a      	mov	r2, r3
 800921a:	88fb      	ldrh	r3, [r7, #6]
 800921c:	f7f8 ffee 	bl	80021fc <HAL_DMA_Start_IT>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d00d      	beq.n	8009242 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2210      	movs	r2, #16
 800922a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2200      	movs	r2, #0
 8009232:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2220      	movs	r2, #32
 800923a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e012      	b.n	8009268 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2240      	movs	r2, #64	; 0x40
 8009248:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2200      	movs	r2, #0
 800924e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	689a      	ldr	r2, [r3, #8]
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009260:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8009262:	2300      	movs	r3, #0
 8009264:	e000      	b.n	8009268 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 8009266:	2302      	movs	r3, #2
  }
}
 8009268:	4618      	mov	r0, r3
 800926a:	3710      	adds	r7, #16
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}
 8009270:	0800a681 	.word	0x0800a681
 8009274:	0800a6d1 	.word	0x0800a6d1
 8009278:	0800a6ed 	.word	0x0800a6ed

0800927c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b088      	sub	sp, #32
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	69db      	ldr	r3, [r3, #28]
 800928a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	689b      	ldr	r3, [r3, #8]
 800929a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800929c:	69fa      	ldr	r2, [r7, #28]
 800929e:	f640 030f 	movw	r3, #2063	; 0x80f
 80092a2:	4013      	ands	r3, r2
 80092a4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d118      	bne.n	80092de <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80092ac:	69fb      	ldr	r3, [r7, #28]
 80092ae:	f003 0320 	and.w	r3, r3, #32
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d013      	beq.n	80092de <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	f003 0320 	and.w	r3, r3, #32
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d104      	bne.n	80092ca <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80092c0:	697b      	ldr	r3, [r7, #20]
 80092c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d009      	beq.n	80092de <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	f000 8282 	beq.w	80097d8 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	4798      	blx	r3
      }
      return;
 80092dc:	e27c      	b.n	80097d8 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	f000 80ef 	beq.w	80094c4 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80092e6:	697a      	ldr	r2, [r7, #20]
 80092e8:	4b73      	ldr	r3, [pc, #460]	; (80094b8 <HAL_UART_IRQHandler+0x23c>)
 80092ea:	4013      	ands	r3, r2
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d105      	bne.n	80092fc <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80092f0:	69ba      	ldr	r2, [r7, #24]
 80092f2:	4b72      	ldr	r3, [pc, #456]	; (80094bc <HAL_UART_IRQHandler+0x240>)
 80092f4:	4013      	ands	r3, r2
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	f000 80e4 	beq.w	80094c4 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80092fc:	69fb      	ldr	r3, [r7, #28]
 80092fe:	f003 0301 	and.w	r3, r3, #1
 8009302:	2b00      	cmp	r3, #0
 8009304:	d010      	beq.n	8009328 <HAL_UART_IRQHandler+0xac>
 8009306:	69bb      	ldr	r3, [r7, #24]
 8009308:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800930c:	2b00      	cmp	r3, #0
 800930e:	d00b      	beq.n	8009328 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	2201      	movs	r2, #1
 8009316:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800931e:	f043 0201 	orr.w	r2, r3, #1
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009328:	69fb      	ldr	r3, [r7, #28]
 800932a:	f003 0302 	and.w	r3, r3, #2
 800932e:	2b00      	cmp	r3, #0
 8009330:	d010      	beq.n	8009354 <HAL_UART_IRQHandler+0xd8>
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	f003 0301 	and.w	r3, r3, #1
 8009338:	2b00      	cmp	r3, #0
 800933a:	d00b      	beq.n	8009354 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2202      	movs	r2, #2
 8009342:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800934a:	f043 0204 	orr.w	r2, r3, #4
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009354:	69fb      	ldr	r3, [r7, #28]
 8009356:	f003 0304 	and.w	r3, r3, #4
 800935a:	2b00      	cmp	r3, #0
 800935c:	d010      	beq.n	8009380 <HAL_UART_IRQHandler+0x104>
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	f003 0301 	and.w	r3, r3, #1
 8009364:	2b00      	cmp	r3, #0
 8009366:	d00b      	beq.n	8009380 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	2204      	movs	r2, #4
 800936e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009376:	f043 0202 	orr.w	r2, r3, #2
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	f003 0308 	and.w	r3, r3, #8
 8009386:	2b00      	cmp	r3, #0
 8009388:	d015      	beq.n	80093b6 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800938a:	69bb      	ldr	r3, [r7, #24]
 800938c:	f003 0320 	and.w	r3, r3, #32
 8009390:	2b00      	cmp	r3, #0
 8009392:	d104      	bne.n	800939e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009394:	697a      	ldr	r2, [r7, #20]
 8009396:	4b48      	ldr	r3, [pc, #288]	; (80094b8 <HAL_UART_IRQHandler+0x23c>)
 8009398:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800939a:	2b00      	cmp	r3, #0
 800939c:	d00b      	beq.n	80093b6 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	2208      	movs	r2, #8
 80093a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093ac:	f043 0208 	orr.w	r2, r3, #8
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80093b6:	69fb      	ldr	r3, [r7, #28]
 80093b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d011      	beq.n	80093e4 <HAL_UART_IRQHandler+0x168>
 80093c0:	69bb      	ldr	r3, [r7, #24]
 80093c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d00c      	beq.n	80093e4 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80093d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093da:	f043 0220 	orr.w	r2, r3, #32
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	f000 81f6 	beq.w	80097dc <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80093f0:	69fb      	ldr	r3, [r7, #28]
 80093f2:	f003 0320 	and.w	r3, r3, #32
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d011      	beq.n	800941e <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	f003 0320 	and.w	r3, r3, #32
 8009400:	2b00      	cmp	r3, #0
 8009402:	d104      	bne.n	800940e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800940a:	2b00      	cmp	r3, #0
 800940c:	d007      	beq.n	800941e <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009412:	2b00      	cmp	r3, #0
 8009414:	d003      	beq.n	800941e <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009424:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009430:	2b40      	cmp	r3, #64	; 0x40
 8009432:	d004      	beq.n	800943e <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800943a:	2b00      	cmp	r3, #0
 800943c:	d031      	beq.n	80094a2 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f001 f8ec 	bl	800a61c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800944e:	2b40      	cmp	r3, #64	; 0x40
 8009450:	d123      	bne.n	800949a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	689a      	ldr	r2, [r3, #8]
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009460:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009466:	2b00      	cmp	r3, #0
 8009468:	d013      	beq.n	8009492 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800946e:	4a14      	ldr	r2, [pc, #80]	; (80094c0 <HAL_UART_IRQHandler+0x244>)
 8009470:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009476:	4618      	mov	r0, r3
 8009478:	f7f9 fc48 	bl	8002d0c <HAL_DMA_Abort_IT>
 800947c:	4603      	mov	r3, r0
 800947e:	2b00      	cmp	r3, #0
 8009480:	d017      	beq.n	80094b2 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009486:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800948c:	4610      	mov	r0, r2
 800948e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009490:	e00f      	b.n	80094b2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009492:	6878      	ldr	r0, [r7, #4]
 8009494:	f000 f9c0 	bl	8009818 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009498:	e00b      	b.n	80094b2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 f9bc 	bl	8009818 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094a0:	e007      	b.n	80094b2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f000 f9b8 	bl	8009818 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80094b0:	e194      	b.n	80097dc <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094b2:	bf00      	nop
    return;
 80094b4:	e192      	b.n	80097dc <HAL_UART_IRQHandler+0x560>
 80094b6:	bf00      	nop
 80094b8:	10000001 	.word	0x10000001
 80094bc:	04000120 	.word	0x04000120
 80094c0:	0800a76d 	.word	0x0800a76d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	f040 810f 	bne.w	80096ec <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80094ce:	69fb      	ldr	r3, [r7, #28]
 80094d0:	f003 0310 	and.w	r3, r3, #16
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f000 8109 	beq.w	80096ec <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80094da:	69bb      	ldr	r3, [r7, #24]
 80094dc:	f003 0310 	and.w	r3, r3, #16
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	f000 8103 	beq.w	80096ec <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2210      	movs	r2, #16
 80094ec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094f8:	2b40      	cmp	r3, #64	; 0x40
 80094fa:	f040 80bb 	bne.w	8009674 <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a96      	ldr	r2, [pc, #600]	; (8009760 <HAL_UART_IRQHandler+0x4e4>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d059      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a94      	ldr	r2, [pc, #592]	; (8009764 <HAL_UART_IRQHandler+0x4e8>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d053      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a92      	ldr	r2, [pc, #584]	; (8009768 <HAL_UART_IRQHandler+0x4ec>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d04d      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a90      	ldr	r2, [pc, #576]	; (800976c <HAL_UART_IRQHandler+0x4f0>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d047      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a8e      	ldr	r2, [pc, #568]	; (8009770 <HAL_UART_IRQHandler+0x4f4>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d041      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a8c      	ldr	r2, [pc, #560]	; (8009774 <HAL_UART_IRQHandler+0x4f8>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d03b      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a8a      	ldr	r2, [pc, #552]	; (8009778 <HAL_UART_IRQHandler+0x4fc>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d035      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a88      	ldr	r2, [pc, #544]	; (800977c <HAL_UART_IRQHandler+0x500>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d02f      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a86      	ldr	r2, [pc, #536]	; (8009780 <HAL_UART_IRQHandler+0x504>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d029      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a84      	ldr	r2, [pc, #528]	; (8009784 <HAL_UART_IRQHandler+0x508>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d023      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4a82      	ldr	r2, [pc, #520]	; (8009788 <HAL_UART_IRQHandler+0x50c>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d01d      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a80      	ldr	r2, [pc, #512]	; (800978c <HAL_UART_IRQHandler+0x510>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d017      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a7e      	ldr	r2, [pc, #504]	; (8009790 <HAL_UART_IRQHandler+0x514>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d011      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a7c      	ldr	r2, [pc, #496]	; (8009794 <HAL_UART_IRQHandler+0x518>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d00b      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a7a      	ldr	r2, [pc, #488]	; (8009798 <HAL_UART_IRQHandler+0x51c>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d005      	beq.n	80095be <HAL_UART_IRQHandler+0x342>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a78      	ldr	r2, [pc, #480]	; (800979c <HAL_UART_IRQHandler+0x520>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d105      	bne.n	80095ca <HAL_UART_IRQHandler+0x34e>
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	685b      	ldr	r3, [r3, #4]
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	e004      	b.n	80095d4 <HAL_UART_IRQHandler+0x358>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	685b      	ldr	r3, [r3, #4]
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 80095d6:	893b      	ldrh	r3, [r7, #8]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	f000 8101 	beq.w	80097e0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80095e4:	893a      	ldrh	r2, [r7, #8]
 80095e6:	429a      	cmp	r2, r3
 80095e8:	f080 80fa 	bcs.w	80097e0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	893a      	ldrh	r2, [r7, #8]
 80095f0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095f8:	69db      	ldr	r3, [r3, #28]
 80095fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095fe:	d02b      	beq.n	8009658 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	681a      	ldr	r2, [r3, #0]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800960e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	689a      	ldr	r2, [r3, #8]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f022 0201 	bic.w	r2, r2, #1
 800961e:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	689a      	ldr	r2, [r3, #8]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800962e:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2220      	movs	r2, #32
 8009634:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	681a      	ldr	r2, [r3, #0]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	f022 0210 	bic.w	r2, r2, #16
 800964c:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009652:	4618      	mov	r0, r3
 8009654:	f7f9 f83c 	bl	80026d0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009664:	b29b      	uxth	r3, r3
 8009666:	1ad3      	subs	r3, r2, r3
 8009668:	b29b      	uxth	r3, r3
 800966a:	4619      	mov	r1, r3
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f000 f8dd 	bl	800982c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009672:	e0b5      	b.n	80097e0 <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009680:	b29b      	uxth	r3, r3
 8009682:	1ad3      	subs	r3, r2, r3
 8009684:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800968c:	b29b      	uxth	r3, r3
 800968e:	2b00      	cmp	r3, #0
 8009690:	f000 80a8 	beq.w	80097e4 <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 8009694:	897b      	ldrh	r3, [r7, #10]
 8009696:	2b00      	cmp	r3, #0
 8009698:	f000 80a4 	beq.w	80097e4 <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	681a      	ldr	r2, [r3, #0]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80096aa:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	6899      	ldr	r1, [r3, #8]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681a      	ldr	r2, [r3, #0]
 80096b6:	4b3a      	ldr	r3, [pc, #232]	; (80097a0 <HAL_UART_IRQHandler+0x524>)
 80096b8:	400b      	ands	r3, r1
 80096ba:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2220      	movs	r2, #32
 80096c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2200      	movs	r2, #0
 80096c8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2200      	movs	r2, #0
 80096ce:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	681a      	ldr	r2, [r3, #0]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f022 0210 	bic.w	r2, r2, #16
 80096de:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80096e0:	897b      	ldrh	r3, [r7, #10]
 80096e2:	4619      	mov	r1, r3
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f000 f8a1 	bl	800982c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80096ea:	e07b      	b.n	80097e4 <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80096ec:	69fb      	ldr	r3, [r7, #28]
 80096ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d00d      	beq.n	8009712 <HAL_UART_IRQHandler+0x496>
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d008      	beq.n	8009712 <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009708:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f001 f85e 	bl	800a7cc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009710:	e06b      	b.n	80097ea <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009712:	69fb      	ldr	r3, [r7, #28]
 8009714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009718:	2b00      	cmp	r3, #0
 800971a:	d012      	beq.n	8009742 <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800971c:	69bb      	ldr	r3, [r7, #24]
 800971e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009722:	2b00      	cmp	r3, #0
 8009724:	d104      	bne.n	8009730 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800972c:	2b00      	cmp	r3, #0
 800972e:	d008      	beq.n	8009742 <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009734:	2b00      	cmp	r3, #0
 8009736:	d057      	beq.n	80097e8 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	4798      	blx	r3
    }
    return;
 8009740:	e052      	b.n	80097e8 <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009748:	2b00      	cmp	r3, #0
 800974a:	d02b      	beq.n	80097a4 <HAL_UART_IRQHandler+0x528>
 800974c:	69bb      	ldr	r3, [r7, #24]
 800974e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009752:	2b00      	cmp	r3, #0
 8009754:	d026      	beq.n	80097a4 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f001 f81e 	bl	800a798 <UART_EndTransmit_IT>
    return;
 800975c:	e045      	b.n	80097ea <HAL_UART_IRQHandler+0x56e>
 800975e:	bf00      	nop
 8009760:	40020010 	.word	0x40020010
 8009764:	40020028 	.word	0x40020028
 8009768:	40020040 	.word	0x40020040
 800976c:	40020058 	.word	0x40020058
 8009770:	40020070 	.word	0x40020070
 8009774:	40020088 	.word	0x40020088
 8009778:	400200a0 	.word	0x400200a0
 800977c:	400200b8 	.word	0x400200b8
 8009780:	40020410 	.word	0x40020410
 8009784:	40020428 	.word	0x40020428
 8009788:	40020440 	.word	0x40020440
 800978c:	40020458 	.word	0x40020458
 8009790:	40020470 	.word	0x40020470
 8009794:	40020488 	.word	0x40020488
 8009798:	400204a0 	.word	0x400204a0
 800979c:	400204b8 	.word	0x400204b8
 80097a0:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80097a4:	69fb      	ldr	r3, [r7, #28]
 80097a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d008      	beq.n	80097c0 <HAL_UART_IRQHandler+0x544>
 80097ae:	69bb      	ldr	r3, [r7, #24]
 80097b0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d003      	beq.n	80097c0 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f001 f81b 	bl	800a7f4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80097be:	e014      	b.n	80097ea <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80097c0:	69fb      	ldr	r3, [r7, #28]
 80097c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d00f      	beq.n	80097ea <HAL_UART_IRQHandler+0x56e>
 80097ca:	69bb      	ldr	r3, [r7, #24]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	da0c      	bge.n	80097ea <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f001 f805 	bl	800a7e0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80097d6:	e008      	b.n	80097ea <HAL_UART_IRQHandler+0x56e>
      return;
 80097d8:	bf00      	nop
 80097da:	e006      	b.n	80097ea <HAL_UART_IRQHandler+0x56e>
    return;
 80097dc:	bf00      	nop
 80097de:	e004      	b.n	80097ea <HAL_UART_IRQHandler+0x56e>
      return;
 80097e0:	bf00      	nop
 80097e2:	e002      	b.n	80097ea <HAL_UART_IRQHandler+0x56e>
      return;
 80097e4:	bf00      	nop
 80097e6:	e000      	b.n	80097ea <HAL_UART_IRQHandler+0x56e>
    return;
 80097e8:	bf00      	nop
  }
}
 80097ea:	3720      	adds	r7, #32
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80097f0:	b480      	push	{r7}
 80097f2:	b083      	sub	sp, #12
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80097f8:	bf00      	nop
 80097fa:	370c      	adds	r7, #12
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009804:	b480      	push	{r7}
 8009806:	b083      	sub	sp, #12
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800980c:	bf00      	nop
 800980e:	370c      	adds	r7, #12
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr

08009818 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009820:	bf00      	nop
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr

0800982c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
 8009834:	460b      	mov	r3, r1
 8009836:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009838:	bf00      	nop
 800983a:	370c      	adds	r7, #12
 800983c:	46bd      	mov	sp, r7
 800983e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009842:	4770      	bx	lr

08009844 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009844:	b5b0      	push	{r4, r5, r7, lr}
 8009846:	b08e      	sub	sp, #56	; 0x38
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800984c:	2300      	movs	r3, #0
 800984e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	689a      	ldr	r2, [r3, #8]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	691b      	ldr	r3, [r3, #16]
 800985a:	431a      	orrs	r2, r3
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	695b      	ldr	r3, [r3, #20]
 8009860:	431a      	orrs	r2, r3
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	69db      	ldr	r3, [r3, #28]
 8009866:	4313      	orrs	r3, r2
 8009868:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	4bbf      	ldr	r3, [pc, #764]	; (8009b70 <UART_SetConfig+0x32c>)
 8009872:	4013      	ands	r3, r2
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	6812      	ldr	r2, [r2, #0]
 8009878:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800987a:	430b      	orrs	r3, r1
 800987c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	68da      	ldr	r2, [r3, #12]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	430a      	orrs	r2, r1
 8009892:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	699b      	ldr	r3, [r3, #24]
 8009898:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4ab5      	ldr	r2, [pc, #724]	; (8009b74 <UART_SetConfig+0x330>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d004      	beq.n	80098ae <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6a1b      	ldr	r3, [r3, #32]
 80098a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80098aa:	4313      	orrs	r3, r2
 80098ac:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	689a      	ldr	r2, [r3, #8]
 80098b4:	4bb0      	ldr	r3, [pc, #704]	; (8009b78 <UART_SetConfig+0x334>)
 80098b6:	4013      	ands	r3, r2
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	6812      	ldr	r2, [r2, #0]
 80098bc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80098be:	430b      	orrs	r3, r1
 80098c0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098c8:	f023 010f 	bic.w	r1, r3, #15
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	430a      	orrs	r2, r1
 80098d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4aa7      	ldr	r2, [pc, #668]	; (8009b7c <UART_SetConfig+0x338>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d176      	bne.n	80099d0 <UART_SetConfig+0x18c>
 80098e2:	4ba7      	ldr	r3, [pc, #668]	; (8009b80 <UART_SetConfig+0x33c>)
 80098e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80098ea:	2b28      	cmp	r3, #40	; 0x28
 80098ec:	d86c      	bhi.n	80099c8 <UART_SetConfig+0x184>
 80098ee:	a201      	add	r2, pc, #4	; (adr r2, 80098f4 <UART_SetConfig+0xb0>)
 80098f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098f4:	08009999 	.word	0x08009999
 80098f8:	080099c9 	.word	0x080099c9
 80098fc:	080099c9 	.word	0x080099c9
 8009900:	080099c9 	.word	0x080099c9
 8009904:	080099c9 	.word	0x080099c9
 8009908:	080099c9 	.word	0x080099c9
 800990c:	080099c9 	.word	0x080099c9
 8009910:	080099c9 	.word	0x080099c9
 8009914:	080099a1 	.word	0x080099a1
 8009918:	080099c9 	.word	0x080099c9
 800991c:	080099c9 	.word	0x080099c9
 8009920:	080099c9 	.word	0x080099c9
 8009924:	080099c9 	.word	0x080099c9
 8009928:	080099c9 	.word	0x080099c9
 800992c:	080099c9 	.word	0x080099c9
 8009930:	080099c9 	.word	0x080099c9
 8009934:	080099a9 	.word	0x080099a9
 8009938:	080099c9 	.word	0x080099c9
 800993c:	080099c9 	.word	0x080099c9
 8009940:	080099c9 	.word	0x080099c9
 8009944:	080099c9 	.word	0x080099c9
 8009948:	080099c9 	.word	0x080099c9
 800994c:	080099c9 	.word	0x080099c9
 8009950:	080099c9 	.word	0x080099c9
 8009954:	080099b1 	.word	0x080099b1
 8009958:	080099c9 	.word	0x080099c9
 800995c:	080099c9 	.word	0x080099c9
 8009960:	080099c9 	.word	0x080099c9
 8009964:	080099c9 	.word	0x080099c9
 8009968:	080099c9 	.word	0x080099c9
 800996c:	080099c9 	.word	0x080099c9
 8009970:	080099c9 	.word	0x080099c9
 8009974:	080099b9 	.word	0x080099b9
 8009978:	080099c9 	.word	0x080099c9
 800997c:	080099c9 	.word	0x080099c9
 8009980:	080099c9 	.word	0x080099c9
 8009984:	080099c9 	.word	0x080099c9
 8009988:	080099c9 	.word	0x080099c9
 800998c:	080099c9 	.word	0x080099c9
 8009990:	080099c9 	.word	0x080099c9
 8009994:	080099c1 	.word	0x080099c1
 8009998:	2301      	movs	r3, #1
 800999a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800999e:	e222      	b.n	8009de6 <UART_SetConfig+0x5a2>
 80099a0:	2304      	movs	r3, #4
 80099a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099a6:	e21e      	b.n	8009de6 <UART_SetConfig+0x5a2>
 80099a8:	2308      	movs	r3, #8
 80099aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099ae:	e21a      	b.n	8009de6 <UART_SetConfig+0x5a2>
 80099b0:	2310      	movs	r3, #16
 80099b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099b6:	e216      	b.n	8009de6 <UART_SetConfig+0x5a2>
 80099b8:	2320      	movs	r3, #32
 80099ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099be:	e212      	b.n	8009de6 <UART_SetConfig+0x5a2>
 80099c0:	2340      	movs	r3, #64	; 0x40
 80099c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099c6:	e20e      	b.n	8009de6 <UART_SetConfig+0x5a2>
 80099c8:	2380      	movs	r3, #128	; 0x80
 80099ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80099ce:	e20a      	b.n	8009de6 <UART_SetConfig+0x5a2>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a6b      	ldr	r2, [pc, #428]	; (8009b84 <UART_SetConfig+0x340>)
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d130      	bne.n	8009a3c <UART_SetConfig+0x1f8>
 80099da:	4b69      	ldr	r3, [pc, #420]	; (8009b80 <UART_SetConfig+0x33c>)
 80099dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099de:	f003 0307 	and.w	r3, r3, #7
 80099e2:	2b05      	cmp	r3, #5
 80099e4:	d826      	bhi.n	8009a34 <UART_SetConfig+0x1f0>
 80099e6:	a201      	add	r2, pc, #4	; (adr r2, 80099ec <UART_SetConfig+0x1a8>)
 80099e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ec:	08009a05 	.word	0x08009a05
 80099f0:	08009a0d 	.word	0x08009a0d
 80099f4:	08009a15 	.word	0x08009a15
 80099f8:	08009a1d 	.word	0x08009a1d
 80099fc:	08009a25 	.word	0x08009a25
 8009a00:	08009a2d 	.word	0x08009a2d
 8009a04:	2300      	movs	r3, #0
 8009a06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a0a:	e1ec      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a0c:	2304      	movs	r3, #4
 8009a0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a12:	e1e8      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a14:	2308      	movs	r3, #8
 8009a16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a1a:	e1e4      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a1c:	2310      	movs	r3, #16
 8009a1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a22:	e1e0      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a24:	2320      	movs	r3, #32
 8009a26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a2a:	e1dc      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a2c:	2340      	movs	r3, #64	; 0x40
 8009a2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a32:	e1d8      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a34:	2380      	movs	r3, #128	; 0x80
 8009a36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a3a:	e1d4      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4a51      	ldr	r2, [pc, #324]	; (8009b88 <UART_SetConfig+0x344>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d130      	bne.n	8009aa8 <UART_SetConfig+0x264>
 8009a46:	4b4e      	ldr	r3, [pc, #312]	; (8009b80 <UART_SetConfig+0x33c>)
 8009a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a4a:	f003 0307 	and.w	r3, r3, #7
 8009a4e:	2b05      	cmp	r3, #5
 8009a50:	d826      	bhi.n	8009aa0 <UART_SetConfig+0x25c>
 8009a52:	a201      	add	r2, pc, #4	; (adr r2, 8009a58 <UART_SetConfig+0x214>)
 8009a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a58:	08009a71 	.word	0x08009a71
 8009a5c:	08009a79 	.word	0x08009a79
 8009a60:	08009a81 	.word	0x08009a81
 8009a64:	08009a89 	.word	0x08009a89
 8009a68:	08009a91 	.word	0x08009a91
 8009a6c:	08009a99 	.word	0x08009a99
 8009a70:	2300      	movs	r3, #0
 8009a72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a76:	e1b6      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a78:	2304      	movs	r3, #4
 8009a7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a7e:	e1b2      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a80:	2308      	movs	r3, #8
 8009a82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a86:	e1ae      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a88:	2310      	movs	r3, #16
 8009a8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a8e:	e1aa      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a90:	2320      	movs	r3, #32
 8009a92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a96:	e1a6      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009a98:	2340      	movs	r3, #64	; 0x40
 8009a9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a9e:	e1a2      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009aa0:	2380      	movs	r3, #128	; 0x80
 8009aa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aa6:	e19e      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a37      	ldr	r2, [pc, #220]	; (8009b8c <UART_SetConfig+0x348>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d130      	bne.n	8009b14 <UART_SetConfig+0x2d0>
 8009ab2:	4b33      	ldr	r3, [pc, #204]	; (8009b80 <UART_SetConfig+0x33c>)
 8009ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ab6:	f003 0307 	and.w	r3, r3, #7
 8009aba:	2b05      	cmp	r3, #5
 8009abc:	d826      	bhi.n	8009b0c <UART_SetConfig+0x2c8>
 8009abe:	a201      	add	r2, pc, #4	; (adr r2, 8009ac4 <UART_SetConfig+0x280>)
 8009ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ac4:	08009add 	.word	0x08009add
 8009ac8:	08009ae5 	.word	0x08009ae5
 8009acc:	08009aed 	.word	0x08009aed
 8009ad0:	08009af5 	.word	0x08009af5
 8009ad4:	08009afd 	.word	0x08009afd
 8009ad8:	08009b05 	.word	0x08009b05
 8009adc:	2300      	movs	r3, #0
 8009ade:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ae2:	e180      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009ae4:	2304      	movs	r3, #4
 8009ae6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aea:	e17c      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009aec:	2308      	movs	r3, #8
 8009aee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009af2:	e178      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009af4:	2310      	movs	r3, #16
 8009af6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009afa:	e174      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009afc:	2320      	movs	r3, #32
 8009afe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b02:	e170      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009b04:	2340      	movs	r3, #64	; 0x40
 8009b06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b0a:	e16c      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009b0c:	2380      	movs	r3, #128	; 0x80
 8009b0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b12:	e168      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4a1d      	ldr	r2, [pc, #116]	; (8009b90 <UART_SetConfig+0x34c>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d142      	bne.n	8009ba4 <UART_SetConfig+0x360>
 8009b1e:	4b18      	ldr	r3, [pc, #96]	; (8009b80 <UART_SetConfig+0x33c>)
 8009b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b22:	f003 0307 	and.w	r3, r3, #7
 8009b26:	2b05      	cmp	r3, #5
 8009b28:	d838      	bhi.n	8009b9c <UART_SetConfig+0x358>
 8009b2a:	a201      	add	r2, pc, #4	; (adr r2, 8009b30 <UART_SetConfig+0x2ec>)
 8009b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b30:	08009b49 	.word	0x08009b49
 8009b34:	08009b51 	.word	0x08009b51
 8009b38:	08009b59 	.word	0x08009b59
 8009b3c:	08009b61 	.word	0x08009b61
 8009b40:	08009b69 	.word	0x08009b69
 8009b44:	08009b95 	.word	0x08009b95
 8009b48:	2300      	movs	r3, #0
 8009b4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b4e:	e14a      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009b50:	2304      	movs	r3, #4
 8009b52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b56:	e146      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009b58:	2308      	movs	r3, #8
 8009b5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b5e:	e142      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009b60:	2310      	movs	r3, #16
 8009b62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b66:	e13e      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009b68:	2320      	movs	r3, #32
 8009b6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b6e:	e13a      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009b70:	cfff69f3 	.word	0xcfff69f3
 8009b74:	58000c00 	.word	0x58000c00
 8009b78:	11fff4ff 	.word	0x11fff4ff
 8009b7c:	40011000 	.word	0x40011000
 8009b80:	58024400 	.word	0x58024400
 8009b84:	40004400 	.word	0x40004400
 8009b88:	40004800 	.word	0x40004800
 8009b8c:	40004c00 	.word	0x40004c00
 8009b90:	40005000 	.word	0x40005000
 8009b94:	2340      	movs	r3, #64	; 0x40
 8009b96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b9a:	e124      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009b9c:	2380      	movs	r3, #128	; 0x80
 8009b9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ba2:	e120      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4acc      	ldr	r2, [pc, #816]	; (8009edc <UART_SetConfig+0x698>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d176      	bne.n	8009c9c <UART_SetConfig+0x458>
 8009bae:	4bcc      	ldr	r3, [pc, #816]	; (8009ee0 <UART_SetConfig+0x69c>)
 8009bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bb2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009bb6:	2b28      	cmp	r3, #40	; 0x28
 8009bb8:	d86c      	bhi.n	8009c94 <UART_SetConfig+0x450>
 8009bba:	a201      	add	r2, pc, #4	; (adr r2, 8009bc0 <UART_SetConfig+0x37c>)
 8009bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bc0:	08009c65 	.word	0x08009c65
 8009bc4:	08009c95 	.word	0x08009c95
 8009bc8:	08009c95 	.word	0x08009c95
 8009bcc:	08009c95 	.word	0x08009c95
 8009bd0:	08009c95 	.word	0x08009c95
 8009bd4:	08009c95 	.word	0x08009c95
 8009bd8:	08009c95 	.word	0x08009c95
 8009bdc:	08009c95 	.word	0x08009c95
 8009be0:	08009c6d 	.word	0x08009c6d
 8009be4:	08009c95 	.word	0x08009c95
 8009be8:	08009c95 	.word	0x08009c95
 8009bec:	08009c95 	.word	0x08009c95
 8009bf0:	08009c95 	.word	0x08009c95
 8009bf4:	08009c95 	.word	0x08009c95
 8009bf8:	08009c95 	.word	0x08009c95
 8009bfc:	08009c95 	.word	0x08009c95
 8009c00:	08009c75 	.word	0x08009c75
 8009c04:	08009c95 	.word	0x08009c95
 8009c08:	08009c95 	.word	0x08009c95
 8009c0c:	08009c95 	.word	0x08009c95
 8009c10:	08009c95 	.word	0x08009c95
 8009c14:	08009c95 	.word	0x08009c95
 8009c18:	08009c95 	.word	0x08009c95
 8009c1c:	08009c95 	.word	0x08009c95
 8009c20:	08009c7d 	.word	0x08009c7d
 8009c24:	08009c95 	.word	0x08009c95
 8009c28:	08009c95 	.word	0x08009c95
 8009c2c:	08009c95 	.word	0x08009c95
 8009c30:	08009c95 	.word	0x08009c95
 8009c34:	08009c95 	.word	0x08009c95
 8009c38:	08009c95 	.word	0x08009c95
 8009c3c:	08009c95 	.word	0x08009c95
 8009c40:	08009c85 	.word	0x08009c85
 8009c44:	08009c95 	.word	0x08009c95
 8009c48:	08009c95 	.word	0x08009c95
 8009c4c:	08009c95 	.word	0x08009c95
 8009c50:	08009c95 	.word	0x08009c95
 8009c54:	08009c95 	.word	0x08009c95
 8009c58:	08009c95 	.word	0x08009c95
 8009c5c:	08009c95 	.word	0x08009c95
 8009c60:	08009c8d 	.word	0x08009c8d
 8009c64:	2301      	movs	r3, #1
 8009c66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c6a:	e0bc      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009c6c:	2304      	movs	r3, #4
 8009c6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c72:	e0b8      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009c74:	2308      	movs	r3, #8
 8009c76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c7a:	e0b4      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009c7c:	2310      	movs	r3, #16
 8009c7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c82:	e0b0      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009c84:	2320      	movs	r3, #32
 8009c86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c8a:	e0ac      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009c8c:	2340      	movs	r3, #64	; 0x40
 8009c8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c92:	e0a8      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009c94:	2380      	movs	r3, #128	; 0x80
 8009c96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c9a:	e0a4      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	4a90      	ldr	r2, [pc, #576]	; (8009ee4 <UART_SetConfig+0x6a0>)
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d130      	bne.n	8009d08 <UART_SetConfig+0x4c4>
 8009ca6:	4b8e      	ldr	r3, [pc, #568]	; (8009ee0 <UART_SetConfig+0x69c>)
 8009ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009caa:	f003 0307 	and.w	r3, r3, #7
 8009cae:	2b05      	cmp	r3, #5
 8009cb0:	d826      	bhi.n	8009d00 <UART_SetConfig+0x4bc>
 8009cb2:	a201      	add	r2, pc, #4	; (adr r2, 8009cb8 <UART_SetConfig+0x474>)
 8009cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cb8:	08009cd1 	.word	0x08009cd1
 8009cbc:	08009cd9 	.word	0x08009cd9
 8009cc0:	08009ce1 	.word	0x08009ce1
 8009cc4:	08009ce9 	.word	0x08009ce9
 8009cc8:	08009cf1 	.word	0x08009cf1
 8009ccc:	08009cf9 	.word	0x08009cf9
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cd6:	e086      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009cd8:	2304      	movs	r3, #4
 8009cda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cde:	e082      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009ce0:	2308      	movs	r3, #8
 8009ce2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ce6:	e07e      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009ce8:	2310      	movs	r3, #16
 8009cea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cee:	e07a      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009cf0:	2320      	movs	r3, #32
 8009cf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cf6:	e076      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009cf8:	2340      	movs	r3, #64	; 0x40
 8009cfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cfe:	e072      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009d00:	2380      	movs	r3, #128	; 0x80
 8009d02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d06:	e06e      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a76      	ldr	r2, [pc, #472]	; (8009ee8 <UART_SetConfig+0x6a4>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d130      	bne.n	8009d74 <UART_SetConfig+0x530>
 8009d12:	4b73      	ldr	r3, [pc, #460]	; (8009ee0 <UART_SetConfig+0x69c>)
 8009d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d16:	f003 0307 	and.w	r3, r3, #7
 8009d1a:	2b05      	cmp	r3, #5
 8009d1c:	d826      	bhi.n	8009d6c <UART_SetConfig+0x528>
 8009d1e:	a201      	add	r2, pc, #4	; (adr r2, 8009d24 <UART_SetConfig+0x4e0>)
 8009d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d24:	08009d3d 	.word	0x08009d3d
 8009d28:	08009d45 	.word	0x08009d45
 8009d2c:	08009d4d 	.word	0x08009d4d
 8009d30:	08009d55 	.word	0x08009d55
 8009d34:	08009d5d 	.word	0x08009d5d
 8009d38:	08009d65 	.word	0x08009d65
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d42:	e050      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009d44:	2304      	movs	r3, #4
 8009d46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d4a:	e04c      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009d4c:	2308      	movs	r3, #8
 8009d4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d52:	e048      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009d54:	2310      	movs	r3, #16
 8009d56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d5a:	e044      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009d5c:	2320      	movs	r3, #32
 8009d5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d62:	e040      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009d64:	2340      	movs	r3, #64	; 0x40
 8009d66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d6a:	e03c      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009d6c:	2380      	movs	r3, #128	; 0x80
 8009d6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d72:	e038      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4a5c      	ldr	r2, [pc, #368]	; (8009eec <UART_SetConfig+0x6a8>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d130      	bne.n	8009de0 <UART_SetConfig+0x59c>
 8009d7e:	4b58      	ldr	r3, [pc, #352]	; (8009ee0 <UART_SetConfig+0x69c>)
 8009d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d82:	f003 0307 	and.w	r3, r3, #7
 8009d86:	2b05      	cmp	r3, #5
 8009d88:	d826      	bhi.n	8009dd8 <UART_SetConfig+0x594>
 8009d8a:	a201      	add	r2, pc, #4	; (adr r2, 8009d90 <UART_SetConfig+0x54c>)
 8009d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d90:	08009da9 	.word	0x08009da9
 8009d94:	08009db1 	.word	0x08009db1
 8009d98:	08009db9 	.word	0x08009db9
 8009d9c:	08009dc1 	.word	0x08009dc1
 8009da0:	08009dc9 	.word	0x08009dc9
 8009da4:	08009dd1 	.word	0x08009dd1
 8009da8:	2302      	movs	r3, #2
 8009daa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dae:	e01a      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009db0:	2304      	movs	r3, #4
 8009db2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009db6:	e016      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009db8:	2308      	movs	r3, #8
 8009dba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dbe:	e012      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009dc0:	2310      	movs	r3, #16
 8009dc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dc6:	e00e      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009dc8:	2320      	movs	r3, #32
 8009dca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dce:	e00a      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009dd0:	2340      	movs	r3, #64	; 0x40
 8009dd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dd6:	e006      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009dd8:	2380      	movs	r3, #128	; 0x80
 8009dda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dde:	e002      	b.n	8009de6 <UART_SetConfig+0x5a2>
 8009de0:	2380      	movs	r3, #128	; 0x80
 8009de2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4a40      	ldr	r2, [pc, #256]	; (8009eec <UART_SetConfig+0x6a8>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	f040 80ef 	bne.w	8009fd0 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009df2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009df6:	2b20      	cmp	r3, #32
 8009df8:	dc46      	bgt.n	8009e88 <UART_SetConfig+0x644>
 8009dfa:	2b02      	cmp	r3, #2
 8009dfc:	f2c0 8081 	blt.w	8009f02 <UART_SetConfig+0x6be>
 8009e00:	3b02      	subs	r3, #2
 8009e02:	2b1e      	cmp	r3, #30
 8009e04:	d87d      	bhi.n	8009f02 <UART_SetConfig+0x6be>
 8009e06:	a201      	add	r2, pc, #4	; (adr r2, 8009e0c <UART_SetConfig+0x5c8>)
 8009e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e0c:	08009e8f 	.word	0x08009e8f
 8009e10:	08009f03 	.word	0x08009f03
 8009e14:	08009e97 	.word	0x08009e97
 8009e18:	08009f03 	.word	0x08009f03
 8009e1c:	08009f03 	.word	0x08009f03
 8009e20:	08009f03 	.word	0x08009f03
 8009e24:	08009ea7 	.word	0x08009ea7
 8009e28:	08009f03 	.word	0x08009f03
 8009e2c:	08009f03 	.word	0x08009f03
 8009e30:	08009f03 	.word	0x08009f03
 8009e34:	08009f03 	.word	0x08009f03
 8009e38:	08009f03 	.word	0x08009f03
 8009e3c:	08009f03 	.word	0x08009f03
 8009e40:	08009f03 	.word	0x08009f03
 8009e44:	08009eb7 	.word	0x08009eb7
 8009e48:	08009f03 	.word	0x08009f03
 8009e4c:	08009f03 	.word	0x08009f03
 8009e50:	08009f03 	.word	0x08009f03
 8009e54:	08009f03 	.word	0x08009f03
 8009e58:	08009f03 	.word	0x08009f03
 8009e5c:	08009f03 	.word	0x08009f03
 8009e60:	08009f03 	.word	0x08009f03
 8009e64:	08009f03 	.word	0x08009f03
 8009e68:	08009f03 	.word	0x08009f03
 8009e6c:	08009f03 	.word	0x08009f03
 8009e70:	08009f03 	.word	0x08009f03
 8009e74:	08009f03 	.word	0x08009f03
 8009e78:	08009f03 	.word	0x08009f03
 8009e7c:	08009f03 	.word	0x08009f03
 8009e80:	08009f03 	.word	0x08009f03
 8009e84:	08009ef5 	.word	0x08009ef5
 8009e88:	2b40      	cmp	r3, #64	; 0x40
 8009e8a:	d036      	beq.n	8009efa <UART_SetConfig+0x6b6>
 8009e8c:	e039      	b.n	8009f02 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009e8e:	f7fd fa85 	bl	800739c <HAL_RCCEx_GetD3PCLK1Freq>
 8009e92:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009e94:	e03b      	b.n	8009f0e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e96:	f107 0314 	add.w	r3, r7, #20
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f7fd fa94 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ea0:	69bb      	ldr	r3, [r7, #24]
 8009ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ea4:	e033      	b.n	8009f0e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ea6:	f107 0308 	add.w	r3, r7, #8
 8009eaa:	4618      	mov	r0, r3
 8009eac:	f7fd fbe0 	bl	8007670 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009eb4:	e02b      	b.n	8009f0e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009eb6:	4b0a      	ldr	r3, [pc, #40]	; (8009ee0 <UART_SetConfig+0x69c>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f003 0320 	and.w	r3, r3, #32
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d009      	beq.n	8009ed6 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009ec2:	4b07      	ldr	r3, [pc, #28]	; (8009ee0 <UART_SetConfig+0x69c>)
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	08db      	lsrs	r3, r3, #3
 8009ec8:	f003 0303 	and.w	r3, r3, #3
 8009ecc:	4a08      	ldr	r2, [pc, #32]	; (8009ef0 <UART_SetConfig+0x6ac>)
 8009ece:	fa22 f303 	lsr.w	r3, r2, r3
 8009ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009ed4:	e01b      	b.n	8009f0e <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8009ed6:	4b06      	ldr	r3, [pc, #24]	; (8009ef0 <UART_SetConfig+0x6ac>)
 8009ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009eda:	e018      	b.n	8009f0e <UART_SetConfig+0x6ca>
 8009edc:	40011400 	.word	0x40011400
 8009ee0:	58024400 	.word	0x58024400
 8009ee4:	40007800 	.word	0x40007800
 8009ee8:	40007c00 	.word	0x40007c00
 8009eec:	58000c00 	.word	0x58000c00
 8009ef0:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009ef4:	4bc4      	ldr	r3, [pc, #784]	; (800a208 <UART_SetConfig+0x9c4>)
 8009ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009ef8:	e009      	b.n	8009f0e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009efa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009efe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009f00:	e005      	b.n	8009f0e <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8009f02:	2300      	movs	r3, #0
 8009f04:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009f06:	2301      	movs	r3, #1
 8009f08:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009f0c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f000 81da 	beq.w	800a2ca <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f1a:	4abc      	ldr	r2, [pc, #752]	; (800a20c <UART_SetConfig+0x9c8>)
 8009f1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f20:	461a      	mov	r2, r3
 8009f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f24:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f28:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	685a      	ldr	r2, [r3, #4]
 8009f2e:	4613      	mov	r3, r2
 8009f30:	005b      	lsls	r3, r3, #1
 8009f32:	4413      	add	r3, r2
 8009f34:	6a3a      	ldr	r2, [r7, #32]
 8009f36:	429a      	cmp	r2, r3
 8009f38:	d305      	bcc.n	8009f46 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009f40:	6a3a      	ldr	r2, [r7, #32]
 8009f42:	429a      	cmp	r2, r3
 8009f44:	d903      	bls.n	8009f4e <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8009f46:	2301      	movs	r3, #1
 8009f48:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009f4c:	e1bd      	b.n	800a2ca <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f50:	4618      	mov	r0, r3
 8009f52:	f04f 0100 	mov.w	r1, #0
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f5a:	4aac      	ldr	r2, [pc, #688]	; (800a20c <UART_SetConfig+0x9c8>)
 8009f5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f60:	b29a      	uxth	r2, r3
 8009f62:	f04f 0300 	mov.w	r3, #0
 8009f66:	f7f6 f9b7 	bl	80002d8 <__aeabi_uldivmod>
 8009f6a:	4602      	mov	r2, r0
 8009f6c:	460b      	mov	r3, r1
 8009f6e:	4610      	mov	r0, r2
 8009f70:	4619      	mov	r1, r3
 8009f72:	f04f 0200 	mov.w	r2, #0
 8009f76:	f04f 0300 	mov.w	r3, #0
 8009f7a:	020b      	lsls	r3, r1, #8
 8009f7c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009f80:	0202      	lsls	r2, r0, #8
 8009f82:	6879      	ldr	r1, [r7, #4]
 8009f84:	6849      	ldr	r1, [r1, #4]
 8009f86:	0849      	lsrs	r1, r1, #1
 8009f88:	4608      	mov	r0, r1
 8009f8a:	f04f 0100 	mov.w	r1, #0
 8009f8e:	1814      	adds	r4, r2, r0
 8009f90:	eb43 0501 	adc.w	r5, r3, r1
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	685b      	ldr	r3, [r3, #4]
 8009f98:	461a      	mov	r2, r3
 8009f9a:	f04f 0300 	mov.w	r3, #0
 8009f9e:	4620      	mov	r0, r4
 8009fa0:	4629      	mov	r1, r5
 8009fa2:	f7f6 f999 	bl	80002d8 <__aeabi_uldivmod>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	460b      	mov	r3, r1
 8009faa:	4613      	mov	r3, r2
 8009fac:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fb0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009fb4:	d308      	bcc.n	8009fc8 <UART_SetConfig+0x784>
 8009fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009fbc:	d204      	bcs.n	8009fc8 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009fc4:	60da      	str	r2, [r3, #12]
 8009fc6:	e180      	b.n	800a2ca <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009fce:	e17c      	b.n	800a2ca <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	69db      	ldr	r3, [r3, #28]
 8009fd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009fd8:	f040 80bf 	bne.w	800a15a <UART_SetConfig+0x916>
  {
    switch (clocksource)
 8009fdc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009fe0:	2b20      	cmp	r3, #32
 8009fe2:	dc49      	bgt.n	800a078 <UART_SetConfig+0x834>
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	db7c      	blt.n	800a0e2 <UART_SetConfig+0x89e>
 8009fe8:	2b20      	cmp	r3, #32
 8009fea:	d87a      	bhi.n	800a0e2 <UART_SetConfig+0x89e>
 8009fec:	a201      	add	r2, pc, #4	; (adr r2, 8009ff4 <UART_SetConfig+0x7b0>)
 8009fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ff2:	bf00      	nop
 8009ff4:	0800a07f 	.word	0x0800a07f
 8009ff8:	0800a087 	.word	0x0800a087
 8009ffc:	0800a0e3 	.word	0x0800a0e3
 800a000:	0800a0e3 	.word	0x0800a0e3
 800a004:	0800a08f 	.word	0x0800a08f
 800a008:	0800a0e3 	.word	0x0800a0e3
 800a00c:	0800a0e3 	.word	0x0800a0e3
 800a010:	0800a0e3 	.word	0x0800a0e3
 800a014:	0800a09f 	.word	0x0800a09f
 800a018:	0800a0e3 	.word	0x0800a0e3
 800a01c:	0800a0e3 	.word	0x0800a0e3
 800a020:	0800a0e3 	.word	0x0800a0e3
 800a024:	0800a0e3 	.word	0x0800a0e3
 800a028:	0800a0e3 	.word	0x0800a0e3
 800a02c:	0800a0e3 	.word	0x0800a0e3
 800a030:	0800a0e3 	.word	0x0800a0e3
 800a034:	0800a0af 	.word	0x0800a0af
 800a038:	0800a0e3 	.word	0x0800a0e3
 800a03c:	0800a0e3 	.word	0x0800a0e3
 800a040:	0800a0e3 	.word	0x0800a0e3
 800a044:	0800a0e3 	.word	0x0800a0e3
 800a048:	0800a0e3 	.word	0x0800a0e3
 800a04c:	0800a0e3 	.word	0x0800a0e3
 800a050:	0800a0e3 	.word	0x0800a0e3
 800a054:	0800a0e3 	.word	0x0800a0e3
 800a058:	0800a0e3 	.word	0x0800a0e3
 800a05c:	0800a0e3 	.word	0x0800a0e3
 800a060:	0800a0e3 	.word	0x0800a0e3
 800a064:	0800a0e3 	.word	0x0800a0e3
 800a068:	0800a0e3 	.word	0x0800a0e3
 800a06c:	0800a0e3 	.word	0x0800a0e3
 800a070:	0800a0e3 	.word	0x0800a0e3
 800a074:	0800a0d5 	.word	0x0800a0d5
 800a078:	2b40      	cmp	r3, #64	; 0x40
 800a07a:	d02e      	beq.n	800a0da <UART_SetConfig+0x896>
 800a07c:	e031      	b.n	800a0e2 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a07e:	f7fb fd4f 	bl	8005b20 <HAL_RCC_GetPCLK1Freq>
 800a082:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a084:	e033      	b.n	800a0ee <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a086:	f7fb fd61 	bl	8005b4c <HAL_RCC_GetPCLK2Freq>
 800a08a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a08c:	e02f      	b.n	800a0ee <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a08e:	f107 0314 	add.w	r3, r7, #20
 800a092:	4618      	mov	r0, r3
 800a094:	f7fd f998 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a098:	69bb      	ldr	r3, [r7, #24]
 800a09a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a09c:	e027      	b.n	800a0ee <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a09e:	f107 0308 	add.w	r3, r7, #8
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	f7fd fae4 	bl	8007670 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a0ac:	e01f      	b.n	800a0ee <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a0ae:	4b58      	ldr	r3, [pc, #352]	; (800a210 <UART_SetConfig+0x9cc>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f003 0320 	and.w	r3, r3, #32
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d009      	beq.n	800a0ce <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a0ba:	4b55      	ldr	r3, [pc, #340]	; (800a210 <UART_SetConfig+0x9cc>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	08db      	lsrs	r3, r3, #3
 800a0c0:	f003 0303 	and.w	r3, r3, #3
 800a0c4:	4a53      	ldr	r2, [pc, #332]	; (800a214 <UART_SetConfig+0x9d0>)
 800a0c6:	fa22 f303 	lsr.w	r3, r2, r3
 800a0ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a0cc:	e00f      	b.n	800a0ee <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800a0ce:	4b51      	ldr	r3, [pc, #324]	; (800a214 <UART_SetConfig+0x9d0>)
 800a0d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a0d2:	e00c      	b.n	800a0ee <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a0d4:	4b4c      	ldr	r3, [pc, #304]	; (800a208 <UART_SetConfig+0x9c4>)
 800a0d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a0d8:	e009      	b.n	800a0ee <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a0da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a0de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a0e0:	e005      	b.n	800a0ee <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a0ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a0ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	f000 80ea 	beq.w	800a2ca <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0fa:	4a44      	ldr	r2, [pc, #272]	; (800a20c <UART_SetConfig+0x9c8>)
 800a0fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a100:	461a      	mov	r2, r3
 800a102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a104:	fbb3 f3f2 	udiv	r3, r3, r2
 800a108:	005a      	lsls	r2, r3, #1
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	685b      	ldr	r3, [r3, #4]
 800a10e:	085b      	lsrs	r3, r3, #1
 800a110:	441a      	add	r2, r3
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	685b      	ldr	r3, [r3, #4]
 800a116:	fbb2 f3f3 	udiv	r3, r2, r3
 800a11a:	b29b      	uxth	r3, r3
 800a11c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a11e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a120:	2b0f      	cmp	r3, #15
 800a122:	d916      	bls.n	800a152 <UART_SetConfig+0x90e>
 800a124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a126:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a12a:	d212      	bcs.n	800a152 <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a12c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a12e:	b29b      	uxth	r3, r3
 800a130:	f023 030f 	bic.w	r3, r3, #15
 800a134:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a138:	085b      	lsrs	r3, r3, #1
 800a13a:	b29b      	uxth	r3, r3
 800a13c:	f003 0307 	and.w	r3, r3, #7
 800a140:	b29a      	uxth	r2, r3
 800a142:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a144:	4313      	orrs	r3, r2
 800a146:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a14e:	60da      	str	r2, [r3, #12]
 800a150:	e0bb      	b.n	800a2ca <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a152:	2301      	movs	r3, #1
 800a154:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a158:	e0b7      	b.n	800a2ca <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a15a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a15e:	2b20      	cmp	r3, #32
 800a160:	dc4a      	bgt.n	800a1f8 <UART_SetConfig+0x9b4>
 800a162:	2b00      	cmp	r3, #0
 800a164:	f2c0 8086 	blt.w	800a274 <UART_SetConfig+0xa30>
 800a168:	2b20      	cmp	r3, #32
 800a16a:	f200 8083 	bhi.w	800a274 <UART_SetConfig+0xa30>
 800a16e:	a201      	add	r2, pc, #4	; (adr r2, 800a174 <UART_SetConfig+0x930>)
 800a170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a174:	0800a1ff 	.word	0x0800a1ff
 800a178:	0800a219 	.word	0x0800a219
 800a17c:	0800a275 	.word	0x0800a275
 800a180:	0800a275 	.word	0x0800a275
 800a184:	0800a221 	.word	0x0800a221
 800a188:	0800a275 	.word	0x0800a275
 800a18c:	0800a275 	.word	0x0800a275
 800a190:	0800a275 	.word	0x0800a275
 800a194:	0800a231 	.word	0x0800a231
 800a198:	0800a275 	.word	0x0800a275
 800a19c:	0800a275 	.word	0x0800a275
 800a1a0:	0800a275 	.word	0x0800a275
 800a1a4:	0800a275 	.word	0x0800a275
 800a1a8:	0800a275 	.word	0x0800a275
 800a1ac:	0800a275 	.word	0x0800a275
 800a1b0:	0800a275 	.word	0x0800a275
 800a1b4:	0800a241 	.word	0x0800a241
 800a1b8:	0800a275 	.word	0x0800a275
 800a1bc:	0800a275 	.word	0x0800a275
 800a1c0:	0800a275 	.word	0x0800a275
 800a1c4:	0800a275 	.word	0x0800a275
 800a1c8:	0800a275 	.word	0x0800a275
 800a1cc:	0800a275 	.word	0x0800a275
 800a1d0:	0800a275 	.word	0x0800a275
 800a1d4:	0800a275 	.word	0x0800a275
 800a1d8:	0800a275 	.word	0x0800a275
 800a1dc:	0800a275 	.word	0x0800a275
 800a1e0:	0800a275 	.word	0x0800a275
 800a1e4:	0800a275 	.word	0x0800a275
 800a1e8:	0800a275 	.word	0x0800a275
 800a1ec:	0800a275 	.word	0x0800a275
 800a1f0:	0800a275 	.word	0x0800a275
 800a1f4:	0800a267 	.word	0x0800a267
 800a1f8:	2b40      	cmp	r3, #64	; 0x40
 800a1fa:	d037      	beq.n	800a26c <UART_SetConfig+0xa28>
 800a1fc:	e03a      	b.n	800a274 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1fe:	f7fb fc8f 	bl	8005b20 <HAL_RCC_GetPCLK1Freq>
 800a202:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a204:	e03c      	b.n	800a280 <UART_SetConfig+0xa3c>
 800a206:	bf00      	nop
 800a208:	003d0900 	.word	0x003d0900
 800a20c:	0800cd68 	.word	0x0800cd68
 800a210:	58024400 	.word	0x58024400
 800a214:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a218:	f7fb fc98 	bl	8005b4c <HAL_RCC_GetPCLK2Freq>
 800a21c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a21e:	e02f      	b.n	800a280 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a220:	f107 0314 	add.w	r3, r7, #20
 800a224:	4618      	mov	r0, r3
 800a226:	f7fd f8cf 	bl	80073c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a22e:	e027      	b.n	800a280 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a230:	f107 0308 	add.w	r3, r7, #8
 800a234:	4618      	mov	r0, r3
 800a236:	f7fd fa1b 	bl	8007670 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a23e:	e01f      	b.n	800a280 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a240:	4b2c      	ldr	r3, [pc, #176]	; (800a2f4 <UART_SetConfig+0xab0>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f003 0320 	and.w	r3, r3, #32
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d009      	beq.n	800a260 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a24c:	4b29      	ldr	r3, [pc, #164]	; (800a2f4 <UART_SetConfig+0xab0>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	08db      	lsrs	r3, r3, #3
 800a252:	f003 0303 	and.w	r3, r3, #3
 800a256:	4a28      	ldr	r2, [pc, #160]	; (800a2f8 <UART_SetConfig+0xab4>)
 800a258:	fa22 f303 	lsr.w	r3, r2, r3
 800a25c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a25e:	e00f      	b.n	800a280 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800a260:	4b25      	ldr	r3, [pc, #148]	; (800a2f8 <UART_SetConfig+0xab4>)
 800a262:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a264:	e00c      	b.n	800a280 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a266:	4b25      	ldr	r3, [pc, #148]	; (800a2fc <UART_SetConfig+0xab8>)
 800a268:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a26a:	e009      	b.n	800a280 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a26c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a270:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a272:	e005      	b.n	800a280 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800a274:	2300      	movs	r3, #0
 800a276:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a278:	2301      	movs	r3, #1
 800a27a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a27e:	bf00      	nop
    }

    if (pclk != 0U)
 800a280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a282:	2b00      	cmp	r3, #0
 800a284:	d021      	beq.n	800a2ca <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a28a:	4a1d      	ldr	r2, [pc, #116]	; (800a300 <UART_SetConfig+0xabc>)
 800a28c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a290:	461a      	mov	r2, r3
 800a292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a294:	fbb3 f2f2 	udiv	r2, r3, r2
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	685b      	ldr	r3, [r3, #4]
 800a29c:	085b      	lsrs	r3, r3, #1
 800a29e:	441a      	add	r2, r3
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	685b      	ldr	r3, [r3, #4]
 800a2a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2a8:	b29b      	uxth	r3, r3
 800a2aa:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ae:	2b0f      	cmp	r3, #15
 800a2b0:	d908      	bls.n	800a2c4 <UART_SetConfig+0xa80>
 800a2b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a2b8:	d204      	bcs.n	800a2c4 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2c0:	60da      	str	r2, [r3, #12]
 800a2c2:	e002      	b.n	800a2ca <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2201      	movs	r2, #1
 800a2ce:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2201      	movs	r2, #1
 800a2d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2200      	movs	r2, #0
 800a2de:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a2e6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	3738      	adds	r7, #56	; 0x38
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	bdb0      	pop	{r4, r5, r7, pc}
 800a2f2:	bf00      	nop
 800a2f4:	58024400 	.word	0x58024400
 800a2f8:	03d09000 	.word	0x03d09000
 800a2fc:	003d0900 	.word	0x003d0900
 800a300:	0800cd68 	.word	0x0800cd68

0800a304 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a304:	b480      	push	{r7}
 800a306:	b083      	sub	sp, #12
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a310:	f003 0301 	and.w	r3, r3, #1
 800a314:	2b00      	cmp	r3, #0
 800a316:	d00a      	beq.n	800a32e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	685b      	ldr	r3, [r3, #4]
 800a31e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	430a      	orrs	r2, r1
 800a32c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a332:	f003 0302 	and.w	r3, r3, #2
 800a336:	2b00      	cmp	r3, #0
 800a338:	d00a      	beq.n	800a350 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	430a      	orrs	r2, r1
 800a34e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a354:	f003 0304 	and.w	r3, r3, #4
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d00a      	beq.n	800a372 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	685b      	ldr	r3, [r3, #4]
 800a362:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	430a      	orrs	r2, r1
 800a370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a376:	f003 0308 	and.w	r3, r3, #8
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d00a      	beq.n	800a394 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	685b      	ldr	r3, [r3, #4]
 800a384:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	430a      	orrs	r2, r1
 800a392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a398:	f003 0310 	and.w	r3, r3, #16
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d00a      	beq.n	800a3b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	689b      	ldr	r3, [r3, #8]
 800a3a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	430a      	orrs	r2, r1
 800a3b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ba:	f003 0320 	and.w	r3, r3, #32
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d00a      	beq.n	800a3d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	689b      	ldr	r3, [r3, #8]
 800a3c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	430a      	orrs	r2, r1
 800a3d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d01a      	beq.n	800a41a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	685b      	ldr	r3, [r3, #4]
 800a3ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	430a      	orrs	r2, r1
 800a3f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a402:	d10a      	bne.n	800a41a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	685b      	ldr	r3, [r3, #4]
 800a40a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	430a      	orrs	r2, r1
 800a418:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a41e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a422:	2b00      	cmp	r3, #0
 800a424:	d00a      	beq.n	800a43c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	430a      	orrs	r2, r1
 800a43a:	605a      	str	r2, [r3, #4]
  }
}
 800a43c:	bf00      	nop
 800a43e:	370c      	adds	r7, #12
 800a440:	46bd      	mov	sp, r7
 800a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a446:	4770      	bx	lr

0800a448 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b086      	sub	sp, #24
 800a44c:	af02      	add	r7, sp, #8
 800a44e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2200      	movs	r2, #0
 800a454:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a458:	f7f7 f93e 	bl	80016d8 <HAL_GetTick>
 800a45c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f003 0308 	and.w	r3, r3, #8
 800a468:	2b08      	cmp	r3, #8
 800a46a:	d10e      	bne.n	800a48a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a46c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a470:	9300      	str	r3, [sp, #0]
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	2200      	movs	r2, #0
 800a476:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 f82f 	bl	800a4de <UART_WaitOnFlagUntilTimeout>
 800a480:	4603      	mov	r3, r0
 800a482:	2b00      	cmp	r3, #0
 800a484:	d001      	beq.n	800a48a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a486:	2303      	movs	r3, #3
 800a488:	e025      	b.n	800a4d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f003 0304 	and.w	r3, r3, #4
 800a494:	2b04      	cmp	r3, #4
 800a496:	d10e      	bne.n	800a4b6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a498:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a49c:	9300      	str	r3, [sp, #0]
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f000 f819 	bl	800a4de <UART_WaitOnFlagUntilTimeout>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d001      	beq.n	800a4b6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a4b2:	2303      	movs	r3, #3
 800a4b4:	e00f      	b.n	800a4d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2220      	movs	r2, #32
 800a4ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2220      	movs	r2, #32
 800a4c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a4d4:	2300      	movs	r3, #0
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	3710      	adds	r7, #16
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bd80      	pop	{r7, pc}

0800a4de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a4de:	b580      	push	{r7, lr}
 800a4e0:	b084      	sub	sp, #16
 800a4e2:	af00      	add	r7, sp, #0
 800a4e4:	60f8      	str	r0, [r7, #12]
 800a4e6:	60b9      	str	r1, [r7, #8]
 800a4e8:	603b      	str	r3, [r7, #0]
 800a4ea:	4613      	mov	r3, r2
 800a4ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a4ee:	e062      	b.n	800a5b6 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a4f0:	69bb      	ldr	r3, [r7, #24]
 800a4f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4f6:	d05e      	beq.n	800a5b6 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a4f8:	f7f7 f8ee 	bl	80016d8 <HAL_GetTick>
 800a4fc:	4602      	mov	r2, r0
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	1ad3      	subs	r3, r2, r3
 800a502:	69ba      	ldr	r2, [r7, #24]
 800a504:	429a      	cmp	r2, r3
 800a506:	d302      	bcc.n	800a50e <UART_WaitOnFlagUntilTimeout+0x30>
 800a508:	69bb      	ldr	r3, [r7, #24]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d11d      	bne.n	800a54a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	681a      	ldr	r2, [r3, #0]
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a51c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	689a      	ldr	r2, [r3, #8]
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f022 0201 	bic.w	r2, r2, #1
 800a52c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	2220      	movs	r2, #32
 800a532:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	2220      	movs	r2, #32
 800a53a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	2200      	movs	r2, #0
 800a542:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a546:	2303      	movs	r3, #3
 800a548:	e045      	b.n	800a5d6 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f003 0304 	and.w	r3, r3, #4
 800a554:	2b00      	cmp	r3, #0
 800a556:	d02e      	beq.n	800a5b6 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	69db      	ldr	r3, [r3, #28]
 800a55e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a562:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a566:	d126      	bne.n	800a5b6 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a570:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	681a      	ldr	r2, [r3, #0]
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a580:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	689a      	ldr	r2, [r3, #8]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f022 0201 	bic.w	r2, r2, #1
 800a590:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	2220      	movs	r2, #32
 800a596:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	2220      	movs	r2, #32
 800a59e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2220      	movs	r2, #32
 800a5a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a5b2:	2303      	movs	r3, #3
 800a5b4:	e00f      	b.n	800a5d6 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	69da      	ldr	r2, [r3, #28]
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	4013      	ands	r3, r2
 800a5c0:	68ba      	ldr	r2, [r7, #8]
 800a5c2:	429a      	cmp	r2, r3
 800a5c4:	bf0c      	ite	eq
 800a5c6:	2301      	moveq	r3, #1
 800a5c8:	2300      	movne	r3, #0
 800a5ca:	b2db      	uxtb	r3, r3
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	79fb      	ldrb	r3, [r7, #7]
 800a5d0:	429a      	cmp	r2, r3
 800a5d2:	d08d      	beq.n	800a4f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a5d4:	2300      	movs	r3, #0
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	3710      	adds	r7, #16
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}

0800a5de <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a5de:	b480      	push	{r7}
 800a5e0:	b083      	sub	sp, #12
 800a5e2:	af00      	add	r7, sp, #0
 800a5e4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	681a      	ldr	r2, [r3, #0]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a5f4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	689a      	ldr	r2, [r3, #8]
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800a604:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2220      	movs	r2, #32
 800a60a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800a60e:	bf00      	nop
 800a610:	370c      	adds	r7, #12
 800a612:	46bd      	mov	sp, r7
 800a614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a618:	4770      	bx	lr
	...

0800a61c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a61c:	b480      	push	{r7}
 800a61e:	b083      	sub	sp, #12
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	681a      	ldr	r2, [r3, #0]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a632:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	6899      	ldr	r1, [r3, #8]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681a      	ldr	r2, [r3, #0]
 800a63e:	4b0f      	ldr	r3, [pc, #60]	; (800a67c <UART_EndRxTransfer+0x60>)
 800a640:	400b      	ands	r3, r1
 800a642:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a648:	2b01      	cmp	r3, #1
 800a64a:	d107      	bne.n	800a65c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	681a      	ldr	r2, [r3, #0]
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	f022 0210 	bic.w	r2, r2, #16
 800a65a:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2220      	movs	r2, #32
 800a660:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2200      	movs	r2, #0
 800a668:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2200      	movs	r2, #0
 800a66e:	671a      	str	r2, [r3, #112]	; 0x70
}
 800a670:	bf00      	nop
 800a672:	370c      	adds	r7, #12
 800a674:	46bd      	mov	sp, r7
 800a676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67a:	4770      	bx	lr
 800a67c:	effffffe 	.word	0xeffffffe

0800a680 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b084      	sub	sp, #16
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a68c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	69db      	ldr	r3, [r3, #28]
 800a692:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a696:	d014      	beq.n	800a6c2 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	2200      	movs	r2, #0
 800a69c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	689a      	ldr	r2, [r3, #8]
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a6ae:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	681a      	ldr	r2, [r3, #0]
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a6be:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a6c0:	e002      	b.n	800a6c8 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 800a6c2:	68f8      	ldr	r0, [r7, #12]
 800a6c4:	f7ff f894 	bl	80097f0 <HAL_UART_TxCpltCallback>
}
 800a6c8:	bf00      	nop
 800a6ca:	3710      	adds	r7, #16
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd80      	pop	{r7, pc}

0800a6d0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6dc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a6de:	68f8      	ldr	r0, [r7, #12]
 800a6e0:	f7ff f890 	bl	8009804 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a6e4:	bf00      	nop
 800a6e6:	3710      	adds	r7, #16
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	bd80      	pop	{r7, pc}

0800a6ec <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b086      	sub	sp, #24
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6f8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a700:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a708:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	689b      	ldr	r3, [r3, #8]
 800a710:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a714:	2b80      	cmp	r3, #128	; 0x80
 800a716:	d109      	bne.n	800a72c <UART_DMAError+0x40>
 800a718:	693b      	ldr	r3, [r7, #16]
 800a71a:	2b21      	cmp	r3, #33	; 0x21
 800a71c:	d106      	bne.n	800a72c <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	2200      	movs	r2, #0
 800a722:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800a726:	6978      	ldr	r0, [r7, #20]
 800a728:	f7ff ff59 	bl	800a5de <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	689b      	ldr	r3, [r3, #8]
 800a732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a736:	2b40      	cmp	r3, #64	; 0x40
 800a738:	d109      	bne.n	800a74e <UART_DMAError+0x62>
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	2b22      	cmp	r3, #34	; 0x22
 800a73e:	d106      	bne.n	800a74e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	2200      	movs	r2, #0
 800a744:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800a748:	6978      	ldr	r0, [r7, #20]
 800a74a:	f7ff ff67 	bl	800a61c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a74e:	697b      	ldr	r3, [r7, #20]
 800a750:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a754:	f043 0210 	orr.w	r2, r3, #16
 800a758:	697b      	ldr	r3, [r7, #20]
 800a75a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a75e:	6978      	ldr	r0, [r7, #20]
 800a760:	f7ff f85a 	bl	8009818 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a764:	bf00      	nop
 800a766:	3718      	adds	r7, #24
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b084      	sub	sp, #16
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a778:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	2200      	movs	r2, #0
 800a77e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	2200      	movs	r2, #0
 800a786:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a78a:	68f8      	ldr	r0, [r7, #12]
 800a78c:	f7ff f844 	bl	8009818 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a790:	bf00      	nop
 800a792:	3710      	adds	r7, #16
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}

0800a798 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b082      	sub	sp, #8
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	681a      	ldr	r2, [r3, #0]
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7ae:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2220      	movs	r2, #32
 800a7b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f7ff f816 	bl	80097f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a7c4:	bf00      	nop
 800a7c6:	3708      	adds	r7, #8
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b083      	sub	sp, #12
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a7d4:	bf00      	nop
 800a7d6:	370c      	adds	r7, #12
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7de:	4770      	bx	lr

0800a7e0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b083      	sub	sp, #12
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a7e8:	bf00      	nop
 800a7ea:	370c      	adds	r7, #12
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr

0800a7f4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b083      	sub	sp, #12
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a7fc:	bf00      	nop
 800a7fe:	370c      	adds	r7, #12
 800a800:	46bd      	mov	sp, r7
 800a802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a806:	4770      	bx	lr

0800a808 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a808:	b480      	push	{r7}
 800a80a:	b085      	sub	sp, #20
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a816:	2b01      	cmp	r3, #1
 800a818:	d101      	bne.n	800a81e <HAL_UARTEx_DisableFifoMode+0x16>
 800a81a:	2302      	movs	r3, #2
 800a81c:	e027      	b.n	800a86e <HAL_UARTEx_DisableFifoMode+0x66>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2201      	movs	r2, #1
 800a822:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2224      	movs	r2, #36	; 0x24
 800a82a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	681a      	ldr	r2, [r3, #0]
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f022 0201 	bic.w	r2, r2, #1
 800a844:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a84c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2200      	movs	r2, #0
 800a852:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	68fa      	ldr	r2, [r7, #12]
 800a85a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2220      	movs	r2, #32
 800a860:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2200      	movs	r2, #0
 800a868:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a86c:	2300      	movs	r3, #0
}
 800a86e:	4618      	mov	r0, r3
 800a870:	3714      	adds	r7, #20
 800a872:	46bd      	mov	sp, r7
 800a874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a878:	4770      	bx	lr

0800a87a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a87a:	b580      	push	{r7, lr}
 800a87c:	b084      	sub	sp, #16
 800a87e:	af00      	add	r7, sp, #0
 800a880:	6078      	str	r0, [r7, #4]
 800a882:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a88a:	2b01      	cmp	r3, #1
 800a88c:	d101      	bne.n	800a892 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a88e:	2302      	movs	r3, #2
 800a890:	e02d      	b.n	800a8ee <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2201      	movs	r2, #1
 800a896:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2224      	movs	r2, #36	; 0x24
 800a89e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	681a      	ldr	r2, [r3, #0]
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	f022 0201 	bic.w	r2, r2, #1
 800a8b8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	683a      	ldr	r2, [r7, #0]
 800a8ca:	430a      	orrs	r2, r1
 800a8cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f000 f850 	bl	800a974 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2220      	movs	r2, #32
 800a8e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a8ec:	2300      	movs	r3, #0
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3710      	adds	r7, #16
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}

0800a8f6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a8f6:	b580      	push	{r7, lr}
 800a8f8:	b084      	sub	sp, #16
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	6078      	str	r0, [r7, #4]
 800a8fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a906:	2b01      	cmp	r3, #1
 800a908:	d101      	bne.n	800a90e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a90a:	2302      	movs	r3, #2
 800a90c:	e02d      	b.n	800a96a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2201      	movs	r2, #1
 800a912:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2224      	movs	r2, #36	; 0x24
 800a91a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	681a      	ldr	r2, [r3, #0]
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f022 0201 	bic.w	r2, r2, #1
 800a934:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	689b      	ldr	r3, [r3, #8]
 800a93c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	683a      	ldr	r2, [r7, #0]
 800a946:	430a      	orrs	r2, r1
 800a948:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f000 f812 	bl	800a974 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	68fa      	ldr	r2, [r7, #12]
 800a956:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2220      	movs	r2, #32
 800a95c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	2200      	movs	r2, #0
 800a964:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a968:	2300      	movs	r3, #0
}
 800a96a:	4618      	mov	r0, r3
 800a96c:	3710      	adds	r7, #16
 800a96e:	46bd      	mov	sp, r7
 800a970:	bd80      	pop	{r7, pc}
	...

0800a974 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a974:	b480      	push	{r7}
 800a976:	b085      	sub	sp, #20
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a980:	2b00      	cmp	r3, #0
 800a982:	d108      	bne.n	800a996 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2201      	movs	r2, #1
 800a988:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2201      	movs	r2, #1
 800a990:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a994:	e031      	b.n	800a9fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a996:	2310      	movs	r3, #16
 800a998:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a99a:	2310      	movs	r3, #16
 800a99c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	689b      	ldr	r3, [r3, #8]
 800a9a4:	0e5b      	lsrs	r3, r3, #25
 800a9a6:	b2db      	uxtb	r3, r3
 800a9a8:	f003 0307 	and.w	r3, r3, #7
 800a9ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	0f5b      	lsrs	r3, r3, #29
 800a9b6:	b2db      	uxtb	r3, r3
 800a9b8:	f003 0307 	and.w	r3, r3, #7
 800a9bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9be:	7bbb      	ldrb	r3, [r7, #14]
 800a9c0:	7b3a      	ldrb	r2, [r7, #12]
 800a9c2:	4911      	ldr	r1, [pc, #68]	; (800aa08 <UARTEx_SetNbDataToProcess+0x94>)
 800a9c4:	5c8a      	ldrb	r2, [r1, r2]
 800a9c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a9ca:	7b3a      	ldrb	r2, [r7, #12]
 800a9cc:	490f      	ldr	r1, [pc, #60]	; (800aa0c <UARTEx_SetNbDataToProcess+0x98>)
 800a9ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9d0:	fb93 f3f2 	sdiv	r3, r3, r2
 800a9d4:	b29a      	uxth	r2, r3
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9dc:	7bfb      	ldrb	r3, [r7, #15]
 800a9de:	7b7a      	ldrb	r2, [r7, #13]
 800a9e0:	4909      	ldr	r1, [pc, #36]	; (800aa08 <UARTEx_SetNbDataToProcess+0x94>)
 800a9e2:	5c8a      	ldrb	r2, [r1, r2]
 800a9e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a9e8:	7b7a      	ldrb	r2, [r7, #13]
 800a9ea:	4908      	ldr	r1, [pc, #32]	; (800aa0c <UARTEx_SetNbDataToProcess+0x98>)
 800a9ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9ee:	fb93 f3f2 	sdiv	r3, r3, r2
 800a9f2:	b29a      	uxth	r2, r3
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a9fa:	bf00      	nop
 800a9fc:	3714      	adds	r7, #20
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa04:	4770      	bx	lr
 800aa06:	bf00      	nop
 800aa08:	0800cd80 	.word	0x0800cd80
 800aa0c:	0800cd88 	.word	0x0800cd88

0800aa10 <arm_fir_f32>:
void arm_fir_f32(
  const arm_fir_instance_f32 * S,
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 800aa10:	b480      	push	{r7}
 800aa12:	b08f      	sub	sp, #60	; 0x3c
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	60f8      	str	r0, [r7, #12]
 800aa18:	60b9      	str	r1, [r7, #8]
 800aa1a:	607a      	str	r2, [r7, #4]
 800aa1c:	603b      	str	r3, [r7, #0]
        float32_t *pState = S->pState;                 /* State pointer */
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	685b      	ldr	r3, [r3, #4]
 800aa22:	637b      	str	r3, [r7, #52]	; 0x34
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	689b      	ldr	r3, [r3, #8]
 800aa28:	617b      	str	r3, [r7, #20]
        float32_t *pStateCurnt;                        /* Points to the current sample of the state */
        float32_t *px;                                 /* Temporary pointer for state buffer */
  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
        float32_t acc0;                                /* Accumulator */
        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	881b      	ldrh	r3, [r3, #0]
 800aa2e:	613b      	str	r3, [r7, #16]
        float32_t c0;                                           /* Temporary variable to hold coefficient value */
#endif

  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
  /* pStateCurnt points to the location where the new input data should be written */
  pStateCurnt = &(S->pState[(numTaps - 1U)]);
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	685a      	ldr	r2, [r3, #4]
 800aa34:	6939      	ldr	r1, [r7, #16]
 800aa36:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800aa3a:	440b      	add	r3, r1
 800aa3c:	009b      	lsls	r3, r3, #2
 800aa3e:	4413      	add	r3, r2
 800aa40:	633b      	str	r3, [r7, #48]	; 0x30
  blkCnt = blockSize % 0x8U;

#else

  /* Initialize blkCnt with number of taps */
  blkCnt = blockSize;
 800aa42:	683b      	ldr	r3, [r7, #0]
 800aa44:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 800aa46:	e034      	b.n	800aab2 <arm_fir_f32+0xa2>
  {
    /* Copy one sample at a time into state buffer */
    *pStateCurnt++ = *pSrc++;
 800aa48:	68ba      	ldr	r2, [r7, #8]
 800aa4a:	1d13      	adds	r3, r2, #4
 800aa4c:	60bb      	str	r3, [r7, #8]
 800aa4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa50:	1d19      	adds	r1, r3, #4
 800aa52:	6339      	str	r1, [r7, #48]	; 0x30
 800aa54:	6812      	ldr	r2, [r2, #0]
 800aa56:	601a      	str	r2, [r3, #0]

    /* Set the accumulator to zero */
    acc0 = 0.0f;
 800aa58:	f04f 0300 	mov.w	r3, #0
 800aa5c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Initialize state pointer */
    px = pState;
 800aa5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa60:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Initialize Coefficient pointer */
    pb = pCoeffs;
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	62bb      	str	r3, [r7, #40]	; 0x28

    i = numTaps;
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	623b      	str	r3, [r7, #32]

    /* Perform the multiply-accumulates */
    while (i > 0U)
 800aa6a:	e014      	b.n	800aa96 <arm_fir_f32+0x86>
    {
      /* acc =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0] */
      acc0 += *px++ * *pb++;
 800aa6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa6e:	1d1a      	adds	r2, r3, #4
 800aa70:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aa72:	ed93 7a00 	vldr	s14, [r3]
 800aa76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa78:	1d1a      	adds	r2, r3, #4
 800aa7a:	62ba      	str	r2, [r7, #40]	; 0x28
 800aa7c:	edd3 7a00 	vldr	s15, [r3]
 800aa80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa84:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800aa88:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aa8c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

      i--;
 800aa90:	6a3b      	ldr	r3, [r7, #32]
 800aa92:	3b01      	subs	r3, #1
 800aa94:	623b      	str	r3, [r7, #32]
    while (i > 0U)
 800aa96:	6a3b      	ldr	r3, [r7, #32]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d1e7      	bne.n	800aa6c <arm_fir_f32+0x5c>
    }

    /* Store result in destination buffer. */
    *pDst++ = acc0;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	1d1a      	adds	r2, r3, #4
 800aaa0:	607a      	str	r2, [r7, #4]
 800aaa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaa4:	601a      	str	r2, [r3, #0]

    /* Advance state pointer by 1 for the next sample */
    pState = pState + 1U;
 800aaa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aaa8:	3304      	adds	r3, #4
 800aaaa:	637b      	str	r3, [r7, #52]	; 0x34

    /* Decrement loop counter */
    blkCnt--;
 800aaac:	69bb      	ldr	r3, [r7, #24]
 800aaae:	3b01      	subs	r3, #1
 800aab0:	61bb      	str	r3, [r7, #24]
  while (blkCnt > 0U)
 800aab2:	69bb      	ldr	r3, [r7, #24]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d1c7      	bne.n	800aa48 <arm_fir_f32+0x38>
  /* Processing is complete.
     Now copy the last numTaps - 1 samples to the start of the state buffer.
     This prepares the state buffer for the next function call. */

  /* Points to the start of the state buffer */
  pStateCurnt = S->pState;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	685b      	ldr	r3, [r3, #4]
 800aabc:	633b      	str	r3, [r7, #48]	; 0x30
  tapCnt = (numTaps - 1U) % 0x4U;

#else

  /* Initialize tapCnt with number of taps */
  tapCnt = (numTaps - 1U);
 800aabe:	693b      	ldr	r3, [r7, #16]
 800aac0:	3b01      	subs	r3, #1
 800aac2:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  /* Copy remaining data */
  while (tapCnt > 0U)
 800aac4:	e00a      	b.n	800aadc <arm_fir_f32+0xcc>
  {
    *pStateCurnt++ = *pState++;
 800aac6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aac8:	1d13      	adds	r3, r2, #4
 800aaca:	637b      	str	r3, [r7, #52]	; 0x34
 800aacc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aace:	1d19      	adds	r1, r3, #4
 800aad0:	6339      	str	r1, [r7, #48]	; 0x30
 800aad2:	6812      	ldr	r2, [r2, #0]
 800aad4:	601a      	str	r2, [r3, #0]

    /* Decrement loop counter */
    tapCnt--;
 800aad6:	69fb      	ldr	r3, [r7, #28]
 800aad8:	3b01      	subs	r3, #1
 800aada:	61fb      	str	r3, [r7, #28]
  while (tapCnt > 0U)
 800aadc:	69fb      	ldr	r3, [r7, #28]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d1f1      	bne.n	800aac6 <arm_fir_f32+0xb6>
  }

}
 800aae2:	bf00      	nop
 800aae4:	bf00      	nop
 800aae6:	373c      	adds	r7, #60	; 0x3c
 800aae8:	46bd      	mov	sp, r7
 800aaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaee:	4770      	bx	lr

0800aaf0 <arm_fir_init_f32>:
        arm_fir_instance_f32 * S,
        uint16_t numTaps,
  const float32_t * pCoeffs,
        float32_t * pState,
        uint32_t blockSize)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b084      	sub	sp, #16
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	60f8      	str	r0, [r7, #12]
 800aaf8:	607a      	str	r2, [r7, #4]
 800aafa:	603b      	str	r3, [r7, #0]
 800aafc:	460b      	mov	r3, r1
 800aafe:	817b      	strh	r3, [r7, #10]
  /* Assign filter taps */
  S->numTaps = numTaps;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	897a      	ldrh	r2, [r7, #10]
 800ab04:	801a      	strh	r2, [r3, #0]

  /* Assign coefficient pointer */
  S->pCoeffs = pCoeffs;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	687a      	ldr	r2, [r7, #4]
 800ab0a:	609a      	str	r2, [r3, #8]

  /* Clear state buffer. The size is always (blockSize + numTaps - 1) */
#if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  memset(pState, 0, (numTaps + (blockSize - 1U) + blockSize) * sizeof(float32_t));
#else
  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 800ab0c:	897a      	ldrh	r2, [r7, #10]
 800ab0e:	69bb      	ldr	r3, [r7, #24]
 800ab10:	4413      	add	r3, r2
 800ab12:	3b01      	subs	r3, #1
 800ab14:	009b      	lsls	r3, r3, #2
 800ab16:	461a      	mov	r2, r3
 800ab18:	2100      	movs	r1, #0
 800ab1a:	6838      	ldr	r0, [r7, #0]
 800ab1c:	f001 ff24 	bl	800c968 <memset>
#endif
  /* Assign state pointer */
  S->pState = pState;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	683a      	ldr	r2, [r7, #0]
 800ab24:	605a      	str	r2, [r3, #4]
}
 800ab26:	bf00      	nop
 800ab28:	3710      	adds	r7, #16
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}
	...

0800ab30 <arm_q15_to_float>:
#else
void arm_q15_to_float(
  const q15_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 800ab30:	b480      	push	{r7}
 800ab32:	b087      	sub	sp, #28
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	60f8      	str	r0, [r7, #12]
 800ab38:	60b9      	str	r1, [r7, #8]
 800ab3a:	607a      	str	r2, [r7, #4]
        uint32_t blkCnt;                               /* Loop counter */
  const q15_t *pIn = pSrc;                             /* Source pointer */
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	613b      	str	r3, [r7, #16]
  blkCnt = blockSize % 0x4U;

#else

  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	617b      	str	r3, [r7, #20]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 800ab44:	e014      	b.n	800ab70 <arm_q15_to_float+0x40>
  {
    /* C = (float32_t) A / 32768 */

    /* Convert from q15 to float and store result in destination buffer */
    *pDst++ = ((float32_t) *pIn++ / 32768.0f);
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	1c9a      	adds	r2, r3, #2
 800ab4a:	613a      	str	r2, [r7, #16]
 800ab4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ab50:	ee07 3a90 	vmov	s15, r3
 800ab54:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ab58:	68bb      	ldr	r3, [r7, #8]
 800ab5a:	1d1a      	adds	r2, r3, #4
 800ab5c:	60ba      	str	r2, [r7, #8]
 800ab5e:	eddf 6a09 	vldr	s13, [pc, #36]	; 800ab84 <arm_q15_to_float+0x54>
 800ab62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ab66:	edc3 7a00 	vstr	s15, [r3]

    /* Decrement loop counter */
    blkCnt--;
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	3b01      	subs	r3, #1
 800ab6e:	617b      	str	r3, [r7, #20]
  while (blkCnt > 0U)
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d1e7      	bne.n	800ab46 <arm_q15_to_float+0x16>
  }

}
 800ab76:	bf00      	nop
 800ab78:	bf00      	nop
 800ab7a:	371c      	adds	r7, #28
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab82:	4770      	bx	lr
 800ab84:	47000000 	.word	0x47000000

0800ab88 <D16_GENERIC>:
 800ab88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab8c:	b089      	sub	sp, #36	; 0x24
 800ab8e:	6993      	ldr	r3, [r2, #24]
 800ab90:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800ab92:	9103      	str	r1, [sp, #12]
 800ab94:	9307      	str	r3, [sp, #28]
 800ab96:	69d3      	ldr	r3, [r2, #28]
 800ab98:	e9d2 c102 	ldrd	ip, r1, [r2, #8]
 800ab9c:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 800aba0:	9106      	str	r1, [sp, #24]
 800aba2:	e9d2 810c 	ldrd	r8, r1, [r2, #48]	; 0x30
 800aba6:	2d00      	cmp	r5, #0
 800aba8:	d063      	beq.n	800ac72 <D16_GENERIC+0xea>
 800abaa:	f001 0520 	and.w	r5, r1, #32
 800abae:	f001 0110 	and.w	r1, r1, #16
 800abb2:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 800ac94 <D16_GENERIC+0x10c>
 800abb6:	46c1      	mov	r9, r8
 800abb8:	9104      	str	r1, [sp, #16]
 800abba:	2100      	movs	r1, #0
 800abbc:	9505      	str	r5, [sp, #20]
 800abbe:	e04d      	b.n	800ac5c <D16_GENERIC+0xd4>
 800abc0:	5d87      	ldrb	r7, [r0, r6]
 800abc2:	7805      	ldrb	r5, [r0, #0]
 800abc4:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800abc8:	eb05 2707 	add.w	r7, r5, r7, lsl #8
 800abcc:	b2fe      	uxtb	r6, r7
 800abce:	f3c7 2707 	ubfx	r7, r7, #8, #8
 800abd2:	f85e 5026 	ldr.w	r5, [lr, r6, lsl #2]
 800abd6:	f85e 6027 	ldr.w	r6, [lr, r7, lsl #2]
 800abda:	441d      	add	r5, r3
 800abdc:	eb06 2395 	add.w	r3, r6, r5, lsr #10
 800abe0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800abe4:	f3c3 0609 	ubfx	r6, r3, #0, #10
 800abe8:	0a9b      	lsrs	r3, r3, #10
 800abea:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 800abee:	4d27      	ldr	r5, [pc, #156]	; (800ac8c <D16_GENERIC+0x104>)
 800abf0:	fb26 c505 	smlad	r5, r6, r5, ip
 800abf4:	4f26      	ldr	r7, [pc, #152]	; (800ac90 <D16_GENERIC+0x108>)
 800abf6:	fb26 fc07 	smuad	ip, r6, r7
 800abfa:	9e04      	ldr	r6, [sp, #16]
 800abfc:	f101 0801 	add.w	r8, r1, #1
 800ac00:	f5a5 6500 	sub.w	r5, r5, #2048	; 0x800
 800ac04:	b1ae      	cbz	r6, 800ac32 <D16_GENERIC+0xaa>
 800ac06:	442c      	add	r4, r5
 800ac08:	f8d2 b020 	ldr.w	fp, [r2, #32]
 800ac0c:	eba4 040a 	sub.w	r4, r4, sl
 800ac10:	46aa      	mov	sl, r5
 800ac12:	17e7      	asrs	r7, r4, #31
 800ac14:	fba4 450b 	umull	r4, r5, r4, fp
 800ac18:	e9cd 4500 	strd	r4, r5, [sp]
 800ac1c:	fb0b 5407 	mla	r4, fp, r7, r5
 800ac20:	9401      	str	r4, [sp, #4]
 800ac22:	e9dd 4500 	ldrd	r4, r5, [sp]
 800ac26:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800ac2a:	f145 0500 	adc.w	r5, r5, #0
 800ac2e:	006c      	lsls	r4, r5, #1
 800ac30:	4625      	mov	r5, r4
 800ac32:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800ac36:	042d      	lsls	r5, r5, #16
 800ac38:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ac3c:	2700      	movs	r7, #0
 800ac3e:	fb01 fb0b 	mul.w	fp, r1, fp
 800ac42:	fa1f f188 	uxth.w	r1, r8
 800ac46:	fbc9 6705 	smlal	r6, r7, r9, r5
 800ac4a:	9e03      	ldr	r6, [sp, #12]
 800ac4c:	10bd      	asrs	r5, r7, #2
 800ac4e:	f305 050f 	ssat	r5, #16, r5
 800ac52:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800ac56:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800ac58:	428d      	cmp	r5, r1
 800ac5a:	d90a      	bls.n	800ac72 <D16_GENERIC+0xea>
 800ac5c:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800ac5e:	2d01      	cmp	r5, #1
 800ac60:	b2ee      	uxtb	r6, r5
 800ac62:	d1ad      	bne.n	800abc0 <D16_GENERIC+0x38>
 800ac64:	9d05      	ldr	r5, [sp, #20]
 800ac66:	f850 7b02 	ldr.w	r7, [r0], #2
 800ac6a:	2d00      	cmp	r5, #0
 800ac6c:	d0ae      	beq.n	800abcc <D16_GENERIC+0x44>
 800ac6e:	ba7f      	rev16	r7, r7
 800ac70:	e7ac      	b.n	800abcc <D16_GENERIC+0x44>
 800ac72:	2000      	movs	r0, #0
 800ac74:	9906      	ldr	r1, [sp, #24]
 800ac76:	61d3      	str	r3, [r2, #28]
 800ac78:	9b07      	ldr	r3, [sp, #28]
 800ac7a:	f8c2 c008 	str.w	ip, [r2, #8]
 800ac7e:	60d1      	str	r1, [r2, #12]
 800ac80:	6193      	str	r3, [r2, #24]
 800ac82:	e9c2 4a04 	strd	r4, sl, [r2, #16]
 800ac86:	b009      	add	sp, #36	; 0x24
 800ac88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac8c:	00030001 	.word	0x00030001
 800ac90:	00010003 	.word	0x00010003
 800ac94:	24000000 	.word	0x24000000

0800ac98 <D24_GENERIC>:
 800ac98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac9c:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 800aca0:	b089      	sub	sp, #36	; 0x24
 800aca2:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800aca4:	9303      	str	r3, [sp, #12]
 800aca6:	6993      	ldr	r3, [r2, #24]
 800aca8:	9104      	str	r1, [sp, #16]
 800acaa:	9307      	str	r3, [sp, #28]
 800acac:	69d1      	ldr	r1, [r2, #28]
 800acae:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800acb2:	e9d2 a50c 	ldrd	sl, r5, [r2, #48]	; 0x30
 800acb6:	2e00      	cmp	r6, #0
 800acb8:	f000 8088 	beq.w	800adcc <D24_GENERIC+0x134>
 800acbc:	f005 0620 	and.w	r6, r5, #32
 800acc0:	f005 0510 	and.w	r5, r5, #16
 800acc4:	f04f 0c00 	mov.w	ip, #0
 800acc8:	f8df e140 	ldr.w	lr, [pc, #320]	; 800ae0c <D24_GENERIC+0x174>
 800accc:	9606      	str	r6, [sp, #24]
 800acce:	9505      	str	r5, [sp, #20]
 800acd0:	e064      	b.n	800ad9c <D24_GENERIC+0x104>
 800acd2:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 800acd6:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 800acda:	f810 b007 	ldrb.w	fp, [r0, r7]
 800acde:	042d      	lsls	r5, r5, #16
 800ace0:	19f0      	adds	r0, r6, r7
 800ace2:	eb05 250b 	add.w	r5, r5, fp, lsl #8
 800ace6:	44a9      	add	r9, r5
 800ace8:	fa5f f689 	uxtb.w	r6, r9
 800acec:	f3c9 2707 	ubfx	r7, r9, #8, #8
 800acf0:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800acf4:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
 800acf8:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 800acfc:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 800ad00:	f85e 1029 	ldr.w	r1, [lr, r9, lsl #2]
 800ad04:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800ad08:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ad0c:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800ad10:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800ad14:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800ad18:	4d3a      	ldr	r5, [pc, #232]	; (800ae04 <D24_GENERIC+0x16c>)
 800ad1a:	fb26 8705 	smlad	r7, r6, r5, r8
 800ad1e:	4d3a      	ldr	r5, [pc, #232]	; (800ae08 <D24_GENERIC+0x170>)
 800ad20:	fb26 3805 	smlad	r8, r6, r5, r3
 800ad24:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800ad28:	eb03 0b43 	add.w	fp, r3, r3, lsl #1
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	eb08 084b 	add.w	r8, r8, fp, lsl #1
 800ad32:	fb26 f603 	smuad	r6, r6, r3
 800ad36:	eb0c 0903 	add.w	r9, ip, r3
 800ad3a:	eb0b 0306 	add.w	r3, fp, r6
 800ad3e:	9e05      	ldr	r6, [sp, #20]
 800ad40:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800ad44:	b1ae      	cbz	r6, 800ad72 <D24_GENERIC+0xda>
 800ad46:	442c      	add	r4, r5
 800ad48:	9e03      	ldr	r6, [sp, #12]
 800ad4a:	f8d2 b020 	ldr.w	fp, [r2, #32]
 800ad4e:	1ba4      	subs	r4, r4, r6
 800ad50:	9503      	str	r5, [sp, #12]
 800ad52:	17e7      	asrs	r7, r4, #31
 800ad54:	fba4 450b 	umull	r4, r5, r4, fp
 800ad58:	e9cd 4500 	strd	r4, r5, [sp]
 800ad5c:	fb0b 5407 	mla	r4, fp, r7, r5
 800ad60:	9401      	str	r4, [sp, #4]
 800ad62:	e9dd 4500 	ldrd	r4, r5, [sp]
 800ad66:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800ad6a:	f145 0500 	adc.w	r5, r5, #0
 800ad6e:	006c      	lsls	r4, r5, #1
 800ad70:	4625      	mov	r5, r4
 800ad72:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 800ad76:	03ad      	lsls	r5, r5, #14
 800ad78:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ad7c:	2700      	movs	r7, #0
 800ad7e:	fb0c fb0b 	mul.w	fp, ip, fp
 800ad82:	fa1f fc89 	uxth.w	ip, r9
 800ad86:	fbca 6705 	smlal	r6, r7, sl, r5
 800ad8a:	9e04      	ldr	r6, [sp, #16]
 800ad8c:	10bd      	asrs	r5, r7, #2
 800ad8e:	f305 050f 	ssat	r5, #16, r5
 800ad92:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800ad96:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800ad98:	4565      	cmp	r5, ip
 800ad9a:	d917      	bls.n	800adcc <D24_GENERIC+0x134>
 800ad9c:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800ad9e:	f890 9000 	ldrb.w	r9, [r0]
 800ada2:	b2ef      	uxtb	r7, r5
 800ada4:	2d01      	cmp	r5, #1
 800ada6:	b23e      	sxth	r6, r7
 800ada8:	d193      	bne.n	800acd2 <D24_GENERIC+0x3a>
 800adaa:	9d06      	ldr	r5, [sp, #24]
 800adac:	b1dd      	cbz	r5, 800ade6 <D24_GENERIC+0x14e>
 800adae:	78c7      	ldrb	r7, [r0, #3]
 800adb0:	ea4f 2609 	mov.w	r6, r9, lsl #8
 800adb4:	f01c 0f01 	tst.w	ip, #1
 800adb8:	ea4f 2507 	mov.w	r5, r7, lsl #8
 800adbc:	eb06 4607 	add.w	r6, r6, r7, lsl #16
 800adc0:	d11a      	bne.n	800adf8 <D24_GENERIC+0x160>
 800adc2:	f890 9001 	ldrb.w	r9, [r0, #1]
 800adc6:	3002      	adds	r0, #2
 800adc8:	44b1      	add	r9, r6
 800adca:	e78d      	b.n	800ace8 <D24_GENERIC+0x50>
 800adcc:	6093      	str	r3, [r2, #8]
 800adce:	2000      	movs	r0, #0
 800add0:	9b03      	ldr	r3, [sp, #12]
 800add2:	f8c2 800c 	str.w	r8, [r2, #12]
 800add6:	6153      	str	r3, [r2, #20]
 800add8:	9b07      	ldr	r3, [sp, #28]
 800adda:	61d1      	str	r1, [r2, #28]
 800addc:	6114      	str	r4, [r2, #16]
 800adde:	6193      	str	r3, [r2, #24]
 800ade0:	b009      	add	sp, #36	; 0x24
 800ade2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ade6:	7845      	ldrb	r5, [r0, #1]
 800ade8:	3003      	adds	r0, #3
 800adea:	f810 6c01 	ldrb.w	r6, [r0, #-1]
 800adee:	022d      	lsls	r5, r5, #8
 800adf0:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 800adf4:	44a9      	add	r9, r5
 800adf6:	e777      	b.n	800ace8 <D24_GENERIC+0x50>
 800adf8:	7886      	ldrb	r6, [r0, #2]
 800adfa:	3004      	adds	r0, #4
 800adfc:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 800ae00:	44a9      	add	r9, r5
 800ae02:	e771      	b.n	800ace8 <D24_GENERIC+0x50>
 800ae04:	00030001 	.word	0x00030001
 800ae08:	00060007 	.word	0x00060007
 800ae0c:	24000000 	.word	0x24000000

0800ae10 <D32_GENERIC>:
 800ae10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae14:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 800ae18:	b089      	sub	sp, #36	; 0x24
 800ae1a:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800ae1c:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800ae1e:	9302      	str	r3, [sp, #8]
 800ae20:	6993      	ldr	r3, [r2, #24]
 800ae22:	9104      	str	r1, [sp, #16]
 800ae24:	9307      	str	r3, [sp, #28]
 800ae26:	9503      	str	r5, [sp, #12]
 800ae28:	69d1      	ldr	r1, [r2, #28]
 800ae2a:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800ae2c:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800ae30:	2e00      	cmp	r6, #0
 800ae32:	f000 8097 	beq.w	800af64 <D32_GENERIC+0x154>
 800ae36:	f005 0620 	and.w	r6, r5, #32
 800ae3a:	f005 0510 	and.w	r5, r5, #16
 800ae3e:	f04f 0e00 	mov.w	lr, #0
 800ae42:	f8df c150 	ldr.w	ip, [pc, #336]	; 800af94 <D32_GENERIC+0x184>
 800ae46:	9606      	str	r6, [sp, #24]
 800ae48:	9505      	str	r5, [sp, #20]
 800ae4a:	e079      	b.n	800af40 <D32_GENERIC+0x130>
 800ae4c:	783d      	ldrb	r5, [r7, #0]
 800ae4e:	f810 b009 	ldrb.w	fp, [r0, r9]
 800ae52:	042d      	lsls	r5, r5, #16
 800ae54:	f810 a006 	ldrb.w	sl, [r0, r6]
 800ae58:	f890 9000 	ldrb.w	r9, [r0]
 800ae5c:	eb07 0046 	add.w	r0, r7, r6, lsl #1
 800ae60:	eb05 650b 	add.w	r5, r5, fp, lsl #24
 800ae64:	eb05 250a 	add.w	r5, r5, sl, lsl #8
 800ae68:	44a9      	add	r9, r5
 800ae6a:	fa5f f789 	uxtb.w	r7, r9
 800ae6e:	f3c9 2507 	ubfx	r5, r9, #8, #8
 800ae72:	f3c9 4607 	ubfx	r6, r9, #16, #8
 800ae76:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800ae7a:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800ae7e:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800ae82:	eb07 2191 	add.w	r1, r7, r1, lsr #10
 800ae86:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 800ae8a:	f85c 7029 	ldr.w	r7, [ip, r9, lsl #2]
 800ae8e:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800ae92:	f3c1 0909 	ubfx	r9, r1, #0, #10
 800ae96:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800ae9a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800ae9e:	eb07 2196 	add.w	r1, r7, r6, lsr #10
 800aea2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800aea6:	ea45 4909 	orr.w	r9, r5, r9, lsl #16
 800aeaa:	f3c1 0509 	ubfx	r5, r1, #0, #10
 800aeae:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800aeb2:	4d34      	ldr	r5, [pc, #208]	; (800af84 <D32_GENERIC+0x174>)
 800aeb4:	fb29 8805 	smlad	r8, r9, r5, r8
 800aeb8:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 800aebc:	fb26 8705 	smlad	r7, r6, r5, r8
 800aec0:	4d31      	ldr	r5, [pc, #196]	; (800af88 <D32_GENERIC+0x178>)
 800aec2:	fb29 3305 	smlad	r3, r9, r5, r3
 800aec6:	4d31      	ldr	r5, [pc, #196]	; (800af8c <D32_GENERIC+0x17c>)
 800aec8:	fb26 3805 	smlad	r8, r6, r5, r3
 800aecc:	2301      	movs	r3, #1
 800aece:	fb29 f903 	smuad	r9, r9, r3
 800aed2:	4b2f      	ldr	r3, [pc, #188]	; (800af90 <D32_GENERIC+0x180>)
 800aed4:	fb26 9303 	smlad	r3, r6, r3, r9
 800aed8:	9e05      	ldr	r6, [sp, #20]
 800aeda:	f10e 0901 	add.w	r9, lr, #1
 800aede:	f5a7 4580 	sub.w	r5, r7, #16384	; 0x4000
 800aee2:	b1ae      	cbz	r6, 800af10 <D32_GENERIC+0x100>
 800aee4:	442c      	add	r4, r5
 800aee6:	9e02      	ldr	r6, [sp, #8]
 800aee8:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800aeec:	1ba4      	subs	r4, r4, r6
 800aeee:	9502      	str	r5, [sp, #8]
 800aef0:	17e7      	asrs	r7, r4, #31
 800aef2:	fba4 450a 	umull	r4, r5, r4, sl
 800aef6:	e9cd 4500 	strd	r4, r5, [sp]
 800aefa:	fb0a 5407 	mla	r4, sl, r7, r5
 800aefe:	9401      	str	r4, [sp, #4]
 800af00:	e9dd 4500 	ldrd	r4, r5, [sp]
 800af04:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800af08:	f145 0500 	adc.w	r5, r5, #0
 800af0c:	006c      	lsls	r4, r5, #1
 800af0e:	4625      	mov	r5, r4
 800af10:	f8b2 a028 	ldrh.w	sl, [r2, #40]	; 0x28
 800af14:	036d      	lsls	r5, r5, #13
 800af16:	9f03      	ldr	r7, [sp, #12]
 800af18:	fb0e fb0a 	mul.w	fp, lr, sl
 800af1c:	fa1f fe89 	uxth.w	lr, r9
 800af20:	f04f 0a00 	mov.w	sl, #0
 800af24:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800af28:	9e04      	ldr	r6, [sp, #16]
 800af2a:	fbc7 9a05 	smlal	r9, sl, r7, r5
 800af2e:	4657      	mov	r7, sl
 800af30:	10bd      	asrs	r5, r7, #2
 800af32:	f305 050f 	ssat	r5, #16, r5
 800af36:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 800af3a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800af3c:	4575      	cmp	r5, lr
 800af3e:	d911      	bls.n	800af64 <D32_GENERIC+0x154>
 800af40:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800af42:	b2ee      	uxtb	r6, r5
 800af44:	2d01      	cmp	r5, #1
 800af46:	eb00 0746 	add.w	r7, r0, r6, lsl #1
 800af4a:	eb06 0946 	add.w	r9, r6, r6, lsl #1
 800af4e:	f47f af7d 	bne.w	800ae4c <D32_GENERIC+0x3c>
 800af52:	1d05      	adds	r5, r0, #4
 800af54:	f8d0 9000 	ldr.w	r9, [r0]
 800af58:	9806      	ldr	r0, [sp, #24]
 800af5a:	b180      	cbz	r0, 800af7e <D32_GENERIC+0x16e>
 800af5c:	fa99 f999 	rev16.w	r9, r9
 800af60:	4628      	mov	r0, r5
 800af62:	e782      	b.n	800ae6a <D32_GENERIC+0x5a>
 800af64:	6093      	str	r3, [r2, #8]
 800af66:	2000      	movs	r0, #0
 800af68:	9b02      	ldr	r3, [sp, #8]
 800af6a:	f8c2 800c 	str.w	r8, [r2, #12]
 800af6e:	6153      	str	r3, [r2, #20]
 800af70:	9b07      	ldr	r3, [sp, #28]
 800af72:	61d1      	str	r1, [r2, #28]
 800af74:	6114      	str	r4, [r2, #16]
 800af76:	6193      	str	r3, [r2, #24]
 800af78:	b009      	add	sp, #36	; 0x24
 800af7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af7e:	4628      	mov	r0, r5
 800af80:	e773      	b.n	800ae6a <D32_GENERIC+0x5a>
 800af82:	bf00      	nop
 800af84:	00060003 	.word	0x00060003
 800af88:	000a000c 	.word	0x000a000c
 800af8c:	000c000a 	.word	0x000c000a
 800af90:	00030006 	.word	0x00030006
 800af94:	24000000 	.word	0x24000000

0800af98 <D48_GENERIC>:
 800af98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af9c:	6913      	ldr	r3, [r2, #16]
 800af9e:	b089      	sub	sp, #36	; 0x24
 800afa0:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800afa2:	9301      	str	r3, [sp, #4]
 800afa4:	6953      	ldr	r3, [r2, #20]
 800afa6:	9104      	str	r1, [sp, #16]
 800afa8:	9302      	str	r3, [sp, #8]
 800afaa:	6993      	ldr	r3, [r2, #24]
 800afac:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800afb0:	9307      	str	r3, [sp, #28]
 800afb2:	e9d2 3102 	ldrd	r3, r1, [r2, #8]
 800afb6:	9100      	str	r1, [sp, #0]
 800afb8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800afba:	9103      	str	r1, [sp, #12]
 800afbc:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800afbe:	2c00      	cmp	r4, #0
 800afc0:	f000 80be 	beq.w	800b140 <D48_GENERIC+0x1a8>
 800afc4:	f001 0420 	and.w	r4, r1, #32
 800afc8:	f001 0110 	and.w	r1, r1, #16
 800afcc:	f04f 0e00 	mov.w	lr, #0
 800afd0:	9105      	str	r1, [sp, #20]
 800afd2:	9406      	str	r4, [sp, #24]
 800afd4:	4962      	ldr	r1, [pc, #392]	; (800b160 <D48_GENERIC+0x1c8>)
 800afd6:	e0a0      	b.n	800b11a <D48_GENERIC+0x182>
 800afd8:	eb00 0608 	add.w	r6, r0, r8
 800afdc:	f810 a008 	ldrb.w	sl, [r0, r8]
 800afe0:	f810 9005 	ldrb.w	r9, [r0, r5]
 800afe4:	5df4      	ldrb	r4, [r6, r7]
 800afe6:	443e      	add	r6, r7
 800afe8:	f890 b000 	ldrb.w	fp, [r0]
 800afec:	0420      	lsls	r0, r4, #16
 800afee:	eb06 0408 	add.w	r4, r6, r8
 800aff2:	f816 6008 	ldrb.w	r6, [r6, r8]
 800aff6:	eb00 6a0a 	add.w	sl, r0, sl, lsl #24
 800affa:	f814 8007 	ldrb.w	r8, [r4, r7]
 800affe:	4427      	add	r7, r4
 800b000:	eb0a 2a09 	add.w	sl, sl, r9, lsl #8
 800b004:	eb08 2606 	add.w	r6, r8, r6, lsl #8
 800b008:	eb0a 040b 	add.w	r4, sl, fp
 800b00c:	eb07 0045 	add.w	r0, r7, r5, lsl #1
 800b010:	f3c6 2807 	ubfx	r8, r6, #8, #8
 800b014:	b2f7      	uxtb	r7, r6
 800b016:	b2e6      	uxtb	r6, r4
 800b018:	f3c4 2507 	ubfx	r5, r4, #8, #8
 800b01c:	f3c4 4907 	ubfx	r9, r4, #16, #8
 800b020:	ea4f 6b14 	mov.w	fp, r4, lsr #24
 800b024:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800b028:	f851 5025 	ldr.w	r5, [r1, r5, lsl #2]
 800b02c:	eb06 269c 	add.w	r6, r6, ip, lsr #10
 800b030:	f851 9029 	ldr.w	r9, [r1, r9, lsl #2]
 800b034:	f851 402b 	ldr.w	r4, [r1, fp, lsl #2]
 800b038:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800b03c:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800b040:	f851 c028 	ldr.w	ip, [r1, r8, lsl #2]
 800b044:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b048:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800b04c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b050:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 800b054:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800b058:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800b05c:	9d00      	ldr	r5, [sp, #0]
 800b05e:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800b062:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b066:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 800b06a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b06e:	ea44 4909 	orr.w	r9, r4, r9, lsl #16
 800b072:	f3cc 0409 	ubfx	r4, ip, #0, #10
 800b076:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800b07a:	4c3a      	ldr	r4, [pc, #232]	; (800b164 <D48_GENERIC+0x1cc>)
 800b07c:	fb26 5a04 	smlad	sl, r6, r4, r5
 800b080:	4c39      	ldr	r4, [pc, #228]	; (800b168 <D48_GENERIC+0x1d0>)
 800b082:	fb29 aa04 	smlad	sl, r9, r4, sl
 800b086:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800b08a:	fb27 aa04 	smlad	sl, r7, r4, sl
 800b08e:	4c37      	ldr	r4, [pc, #220]	; (800b16c <D48_GENERIC+0x1d4>)
 800b090:	fb26 3304 	smlad	r3, r6, r4, r3
 800b094:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 800b098:	fb29 3304 	smlad	r3, r9, r4, r3
 800b09c:	4c34      	ldr	r4, [pc, #208]	; (800b170 <D48_GENERIC+0x1d8>)
 800b09e:	fb27 3304 	smlad	r3, r7, r4, r3
 800b0a2:	2501      	movs	r5, #1
 800b0a4:	9300      	str	r3, [sp, #0]
 800b0a6:	fb26 f605 	smuad	r6, r6, r5
 800b0aa:	4b32      	ldr	r3, [pc, #200]	; (800b174 <D48_GENERIC+0x1dc>)
 800b0ac:	fb29 6903 	smlad	r9, r9, r3, r6
 800b0b0:	4b31      	ldr	r3, [pc, #196]	; (800b178 <D48_GENERIC+0x1e0>)
 800b0b2:	fb27 9303 	smlad	r3, r7, r3, r9
 800b0b6:	9c05      	ldr	r4, [sp, #20]
 800b0b8:	eb0e 0805 	add.w	r8, lr, r5
 800b0bc:	f5aa 4a58 	sub.w	sl, sl, #55296	; 0xd800
 800b0c0:	b19c      	cbz	r4, 800b0ea <D48_GENERIC+0x152>
 800b0c2:	9c01      	ldr	r4, [sp, #4]
 800b0c4:	9d02      	ldr	r5, [sp, #8]
 800b0c6:	4454      	add	r4, sl
 800b0c8:	f8d2 9020 	ldr.w	r9, [r2, #32]
 800b0cc:	f8cd a008 	str.w	sl, [sp, #8]
 800b0d0:	1b64      	subs	r4, r4, r5
 800b0d2:	fba4 ab09 	umull	sl, fp, r4, r9
 800b0d6:	17e7      	asrs	r7, r4, #31
 800b0d8:	f11a 4400 	adds.w	r4, sl, #2147483648	; 0x80000000
 800b0dc:	fb09 bb07 	mla	fp, r9, r7, fp
 800b0e0:	f14b 0500 	adc.w	r5, fp, #0
 800b0e4:	006c      	lsls	r4, r5, #1
 800b0e6:	46a2      	mov	sl, r4
 800b0e8:	9401      	str	r4, [sp, #4]
 800b0ea:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800b0ec:	ea4f 2aca 	mov.w	sl, sl, lsl #11
 800b0f0:	9d03      	ldr	r5, [sp, #12]
 800b0f2:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800b0f6:	fb0e f606 	mul.w	r6, lr, r6
 800b0fa:	fa1f fe88 	uxth.w	lr, r8
 800b0fe:	f04f 0800 	mov.w	r8, #0
 800b102:	fbc5 780a 	smlal	r7, r8, r5, sl
 800b106:	4645      	mov	r5, r8
 800b108:	10ac      	asrs	r4, r5, #2
 800b10a:	9d04      	ldr	r5, [sp, #16]
 800b10c:	f304 040f 	ssat	r4, #16, r4
 800b110:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 800b114:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800b116:	4574      	cmp	r4, lr
 800b118:	d912      	bls.n	800b140 <D48_GENERIC+0x1a8>
 800b11a:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800b11c:	b2e5      	uxtb	r5, r4
 800b11e:	2c01      	cmp	r4, #1
 800b120:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 800b124:	f1c5 0700 	rsb	r7, r5, #0
 800b128:	f47f af56 	bne.w	800afd8 <D48_GENERIC+0x40>
 800b12c:	9d06      	ldr	r5, [sp, #24]
 800b12e:	e9d0 4600 	ldrd	r4, r6, [r0]
 800b132:	3006      	adds	r0, #6
 800b134:	2d00      	cmp	r5, #0
 800b136:	f43f af6b 	beq.w	800b010 <D48_GENERIC+0x78>
 800b13a:	ba64      	rev16	r4, r4
 800b13c:	ba76      	rev16	r6, r6
 800b13e:	e767      	b.n	800b010 <D48_GENERIC+0x78>
 800b140:	6093      	str	r3, [r2, #8]
 800b142:	2000      	movs	r0, #0
 800b144:	9b00      	ldr	r3, [sp, #0]
 800b146:	f8c2 c01c 	str.w	ip, [r2, #28]
 800b14a:	60d3      	str	r3, [r2, #12]
 800b14c:	9b01      	ldr	r3, [sp, #4]
 800b14e:	6113      	str	r3, [r2, #16]
 800b150:	9b02      	ldr	r3, [sp, #8]
 800b152:	6153      	str	r3, [r2, #20]
 800b154:	9b07      	ldr	r3, [sp, #28]
 800b156:	6193      	str	r3, [r2, #24]
 800b158:	b009      	add	sp, #36	; 0x24
 800b15a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b15e:	bf00      	nop
 800b160:	24000000 	.word	0x24000000
 800b164:	000f000a 	.word	0x000f000a
 800b168:	00060003 	.word	0x00060003
 800b16c:	00150019 	.word	0x00150019
 800b170:	00190015 	.word	0x00190015
 800b174:	00030006 	.word	0x00030006
 800b178:	000a000f 	.word	0x000a000f

0800b17c <D64_GENERIC>:
 800b17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b180:	6913      	ldr	r3, [r2, #16]
 800b182:	b089      	sub	sp, #36	; 0x24
 800b184:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800b186:	9300      	str	r3, [sp, #0]
 800b188:	6953      	ldr	r3, [r2, #20]
 800b18a:	9105      	str	r1, [sp, #20]
 800b18c:	9303      	str	r3, [sp, #12]
 800b18e:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800b190:	6993      	ldr	r3, [r2, #24]
 800b192:	69d4      	ldr	r4, [r2, #28]
 800b194:	9307      	str	r3, [sp, #28]
 800b196:	9504      	str	r5, [sp, #16]
 800b198:	e9d2 3602 	ldrd	r3, r6, [r2, #8]
 800b19c:	2900      	cmp	r1, #0
 800b19e:	f000 80e8 	beq.w	800b372 <D64_GENERIC+0x1f6>
 800b1a2:	6a11      	ldr	r1, [r2, #32]
 800b1a4:	2500      	movs	r5, #0
 800b1a6:	46b3      	mov	fp, r6
 800b1a8:	9302      	str	r3, [sp, #8]
 800b1aa:	9106      	str	r1, [sp, #24]
 800b1ac:	4978      	ldr	r1, [pc, #480]	; (800b390 <D64_GENERIC+0x214>)
 800b1ae:	e0cc      	b.n	800b34a <D64_GENERIC+0x1ce>
 800b1b0:	eb0e 084e 	add.w	r8, lr, lr, lsl #1
 800b1b4:	f1ce 0c00 	rsb	ip, lr, #0
 800b1b8:	f890 9000 	ldrb.w	r9, [r0]
 800b1bc:	eb00 0708 	add.w	r7, r0, r8
 800b1c0:	f810 6008 	ldrb.w	r6, [r0, r8]
 800b1c4:	eb07 0a4c 	add.w	sl, r7, ip, lsl #1
 800b1c8:	f817 000c 	ldrb.w	r0, [r7, ip]
 800b1cc:	f817 301c 	ldrb.w	r3, [r7, ip, lsl #1]
 800b1d0:	eb0a 0748 	add.w	r7, sl, r8, lsl #1
 800b1d4:	f81a a018 	ldrb.w	sl, [sl, r8, lsl #1]
 800b1d8:	ea4f 4800 	mov.w	r8, r0, lsl #16
 800b1dc:	f817 000c 	ldrb.w	r0, [r7, ip]
 800b1e0:	eb08 6606 	add.w	r6, r8, r6, lsl #24
 800b1e4:	f817 801c 	ldrb.w	r8, [r7, ip, lsl #1]
 800b1e8:	0400      	lsls	r0, r0, #16
 800b1ea:	4467      	add	r7, ip
 800b1ec:	eb06 2603 	add.w	r6, r6, r3, lsl #8
 800b1f0:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 800b1f4:	f817 a01c 	ldrb.w	sl, [r7, ip, lsl #1]
 800b1f8:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 800b1fc:	444e      	add	r6, r9
 800b1fe:	eb00 2808 	add.w	r8, r0, r8, lsl #8
 800b202:	eb07 008e 	add.w	r0, r7, lr, lsl #2
 800b206:	44c2      	add	sl, r8
 800b208:	b2f7      	uxtb	r7, r6
 800b20a:	f3c6 2807 	ubfx	r8, r6, #8, #8
 800b20e:	f3c6 4e07 	ubfx	lr, r6, #16, #8
 800b212:	0e36      	lsrs	r6, r6, #24
 800b214:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 800b218:	fa5f fc8a 	uxtb.w	ip, sl
 800b21c:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 800b220:	f3ca 2907 	ubfx	r9, sl, #8, #8
 800b224:	443c      	add	r4, r7
 800b226:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
 800b22a:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800b22e:	eb08 2894 	add.w	r8, r8, r4, lsr #10
 800b232:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
 800b236:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b23a:	4b56      	ldr	r3, [pc, #344]	; (800b394 <D64_GENERIC+0x218>)
 800b23c:	eb07 2e98 	add.w	lr, r7, r8, lsr #10
 800b240:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b244:	f851 7029 	ldr.w	r7, [r1, r9, lsl #2]
 800b248:	eb06 269e 	add.w	r6, r6, lr, lsr #10
 800b24c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b250:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
 800b254:	f3ca 4407 	ubfx	r4, sl, #16, #8
 800b258:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800b25c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b260:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800b264:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800b268:	eb07 279c 	add.w	r7, r7, ip, lsr #10
 800b26c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b270:	f851 902a 	ldr.w	r9, [r1, sl, lsl #2]
 800b274:	ea46 460e 	orr.w	r6, r6, lr, lsl #16
 800b278:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 800b27c:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b280:	eb09 299a 	add.w	r9, r9, sl, lsr #10
 800b284:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800b288:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
 800b28c:	f3c9 0709 	ubfx	r7, r9, #0, #10
 800b290:	ea4f 2499 	mov.w	r4, r9, lsr #10
 800b294:	ea47 4a0a 	orr.w	sl, r7, sl, lsl #16
 800b298:	fb28 b903 	smlad	r9, r8, r3, fp
 800b29c:	4b3e      	ldr	r3, [pc, #248]	; (800b398 <D64_GENERIC+0x21c>)
 800b29e:	fb26 9903 	smlad	r9, r6, r3, r9
 800b2a2:	4b3e      	ldr	r3, [pc, #248]	; (800b39c <D64_GENERIC+0x220>)
 800b2a4:	fb2c 9703 	smlad	r7, ip, r3, r9
 800b2a8:	f44f 3980 	mov.w	r9, #65536	; 0x10000
 800b2ac:	fb2a 7909 	smlad	r9, sl, r9, r7
 800b2b0:	4f3b      	ldr	r7, [pc, #236]	; (800b3a0 <D64_GENERIC+0x224>)
 800b2b2:	9b02      	ldr	r3, [sp, #8]
 800b2b4:	fb28 3307 	smlad	r3, r8, r7, r3
 800b2b8:	fb2a 3317 	smladx	r3, sl, r7, r3
 800b2bc:	4f39      	ldr	r7, [pc, #228]	; (800b3a4 <D64_GENERIC+0x228>)
 800b2be:	fb26 3307 	smlad	r3, r6, r7, r3
 800b2c2:	fb2c 3b17 	smladx	fp, ip, r7, r3
 800b2c6:	f04f 0e01 	mov.w	lr, #1
 800b2ca:	fb28 f80e 	smuad	r8, r8, lr
 800b2ce:	4b36      	ldr	r3, [pc, #216]	; (800b3a8 <D64_GENERIC+0x22c>)
 800b2d0:	fb26 8603 	smlad	r6, r6, r3, r8
 800b2d4:	4b35      	ldr	r3, [pc, #212]	; (800b3ac <D64_GENERIC+0x230>)
 800b2d6:	fb2c 6c03 	smlad	ip, ip, r3, r6
 800b2da:	4b35      	ldr	r3, [pc, #212]	; (800b3b0 <D64_GENERIC+0x234>)
 800b2dc:	fb2a c303 	smlad	r3, sl, r3, ip
 800b2e0:	9f06      	ldr	r7, [sp, #24]
 800b2e2:	f5a9 3900 	sub.w	r9, r9, #131072	; 0x20000
 800b2e6:	9302      	str	r3, [sp, #8]
 800b2e8:	b1cf      	cbz	r7, 800b31e <D64_GENERIC+0x1a2>
 800b2ea:	9b00      	ldr	r3, [sp, #0]
 800b2ec:	444b      	add	r3, r9
 800b2ee:	461e      	mov	r6, r3
 800b2f0:	9b03      	ldr	r3, [sp, #12]
 800b2f2:	f8cd 900c 	str.w	r9, [sp, #12]
 800b2f6:	1af6      	subs	r6, r6, r3
 800b2f8:	46b0      	mov	r8, r6
 800b2fa:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800b2fe:	e9cd 8900 	strd	r8, r9, [sp]
 800b302:	fba6 8907 	umull	r8, r9, r6, r7
 800b306:	9e01      	ldr	r6, [sp, #4]
 800b308:	fb07 9306 	mla	r3, r7, r6, r9
 800b30c:	4646      	mov	r6, r8
 800b30e:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 800b312:	f143 0700 	adc.w	r7, r3, #0
 800b316:	fa07 f30e 	lsl.w	r3, r7, lr
 800b31a:	4699      	mov	r9, r3
 800b31c:	9300      	str	r3, [sp, #0]
 800b31e:	f8b2 c028 	ldrh.w	ip, [r2, #40]	; 0x28
 800b322:	ea4f 2989 	mov.w	r9, r9, lsl #10
 800b326:	9b04      	ldr	r3, [sp, #16]
 800b328:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b32c:	2700      	movs	r7, #0
 800b32e:	fb05 fc0c 	mul.w	ip, r5, ip
 800b332:	3501      	adds	r5, #1
 800b334:	fbc3 6709 	smlal	r6, r7, r3, r9
 800b338:	9b05      	ldr	r3, [sp, #20]
 800b33a:	10be      	asrs	r6, r7, #2
 800b33c:	f306 060f 	ssat	r6, #16, r6
 800b340:	f823 601c 	strh.w	r6, [r3, ip, lsl #1]
 800b344:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800b346:	42ae      	cmp	r6, r5
 800b348:	dd11      	ble.n	800b36e <D64_GENERIC+0x1f2>
 800b34a:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	; 0x2a
 800b34e:	f1be 0f01 	cmp.w	lr, #1
 800b352:	f47f af2d 	bne.w	800b1b0 <D64_GENERIC+0x34>
 800b356:	6b57      	ldr	r7, [r2, #52]	; 0x34
 800b358:	f100 0c08 	add.w	ip, r0, #8
 800b35c:	06bb      	lsls	r3, r7, #26
 800b35e:	e9d0 6a00 	ldrd	r6, sl, [r0]
 800b362:	d513      	bpl.n	800b38c <D64_GENERIC+0x210>
 800b364:	ba76      	rev16	r6, r6
 800b366:	fa9a fa9a 	rev16.w	sl, sl
 800b36a:	4660      	mov	r0, ip
 800b36c:	e74c      	b.n	800b208 <D64_GENERIC+0x8c>
 800b36e:	465e      	mov	r6, fp
 800b370:	9b02      	ldr	r3, [sp, #8]
 800b372:	6093      	str	r3, [r2, #8]
 800b374:	2000      	movs	r0, #0
 800b376:	9b00      	ldr	r3, [sp, #0]
 800b378:	60d6      	str	r6, [r2, #12]
 800b37a:	6113      	str	r3, [r2, #16]
 800b37c:	9b03      	ldr	r3, [sp, #12]
 800b37e:	61d4      	str	r4, [r2, #28]
 800b380:	6153      	str	r3, [r2, #20]
 800b382:	9b07      	ldr	r3, [sp, #28]
 800b384:	6193      	str	r3, [r2, #24]
 800b386:	b009      	add	sp, #36	; 0x24
 800b388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b38c:	4660      	mov	r0, ip
 800b38e:	e73b      	b.n	800b208 <D64_GENERIC+0x8c>
 800b390:	24000000 	.word	0x24000000
 800b394:	001c0015 	.word	0x001c0015
 800b398:	000f000a 	.word	0x000f000a
 800b39c:	00060003 	.word	0x00060003
 800b3a0:	0024002a 	.word	0x0024002a
 800b3a4:	002e0030 	.word	0x002e0030
 800b3a8:	00030006 	.word	0x00030006
 800b3ac:	000a000f 	.word	0x000a000f
 800b3b0:	0015001c 	.word	0x0015001c

0800b3b4 <D80_GENERIC>:
 800b3b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b8:	b08b      	sub	sp, #44	; 0x2c
 800b3ba:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800b3bc:	9107      	str	r1, [sp, #28]
 800b3be:	6911      	ldr	r1, [r2, #16]
 800b3c0:	9104      	str	r1, [sp, #16]
 800b3c2:	6951      	ldr	r1, [r2, #20]
 800b3c4:	9105      	str	r1, [sp, #20]
 800b3c6:	6991      	ldr	r1, [r2, #24]
 800b3c8:	9109      	str	r1, [sp, #36]	; 0x24
 800b3ca:	69d1      	ldr	r1, [r2, #28]
 800b3cc:	9102      	str	r1, [sp, #8]
 800b3ce:	6891      	ldr	r1, [r2, #8]
 800b3d0:	9103      	str	r1, [sp, #12]
 800b3d2:	68d1      	ldr	r1, [r2, #12]
 800b3d4:	9101      	str	r1, [sp, #4]
 800b3d6:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800b3d8:	9106      	str	r1, [sp, #24]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	f000 810b 	beq.w	800b5f6 <D80_GENERIC+0x242>
 800b3e0:	6a13      	ldr	r3, [r2, #32]
 800b3e2:	f04f 0800 	mov.w	r8, #0
 800b3e6:	f8df c260 	ldr.w	ip, [pc, #608]	; 800b648 <D80_GENERIC+0x294>
 800b3ea:	9308      	str	r3, [sp, #32]
 800b3ec:	9200      	str	r2, [sp, #0]
 800b3ee:	e0ee      	b.n	800b5ce <D80_GENERIC+0x21a>
 800b3f0:	b2db      	uxtb	r3, r3
 800b3f2:	f890 e000 	ldrb.w	lr, [r0]
 800b3f6:	b219      	sxth	r1, r3
 800b3f8:	425c      	negs	r4, r3
 800b3fa:	f810 9003 	ldrb.w	r9, [r0, r3]
 800b3fe:	004e      	lsls	r6, r1, #1
 800b400:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800b404:	4431      	add	r1, r6
 800b406:	1843      	adds	r3, r0, r1
 800b408:	f810 b001 	ldrb.w	fp, [r0, r1]
 800b40c:	1919      	adds	r1, r3, r4
 800b40e:	5d1b      	ldrb	r3, [r3, r4]
 800b410:	1948      	adds	r0, r1, r5
 800b412:	f811 a005 	ldrb.w	sl, [r1, r5]
 800b416:	041b      	lsls	r3, r3, #16
 800b418:	1907      	adds	r7, r0, r4
 800b41a:	5d01      	ldrb	r1, [r0, r4]
 800b41c:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800b420:	f810 0014 	ldrb.w	r0, [r0, r4, lsl #1]
 800b424:	eb07 0b44 	add.w	fp, r7, r4, lsl #1
 800b428:	f817 7014 	ldrb.w	r7, [r7, r4, lsl #1]
 800b42c:	0409      	lsls	r1, r1, #16
 800b42e:	eb03 2309 	add.w	r3, r3, r9, lsl #8
 800b432:	eb0b 0905 	add.w	r9, fp, r5
 800b436:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800b43a:	f81b 5005 	ldrb.w	r5, [fp, r5]
 800b43e:	eb09 0b04 	add.w	fp, r9, r4
 800b442:	f819 4004 	ldrb.w	r4, [r9, r4]
 800b446:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800b44a:	4473      	add	r3, lr
 800b44c:	eb0b 0006 	add.w	r0, fp, r6
 800b450:	eb04 2505 	add.w	r5, r4, r5, lsl #8
 800b454:	4439      	add	r1, r7
 800b456:	f3c3 2407 	ubfx	r4, r3, #8, #8
 800b45a:	b2df      	uxtb	r7, r3
 800b45c:	f3c3 4607 	ubfx	r6, r3, #16, #8
 800b460:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 800b464:	f85c 3027 	ldr.w	r3, [ip, r7, lsl #2]
 800b468:	fa5f fa81 	uxtb.w	sl, r1
 800b46c:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 800b470:	9c02      	ldr	r4, [sp, #8]
 800b472:	f85c 9026 	ldr.w	r9, [ip, r6, lsl #2]
 800b476:	441c      	add	r4, r3
 800b478:	f85c 602e 	ldr.w	r6, [ip, lr, lsl #2]
 800b47c:	f85c e02a 	ldr.w	lr, [ip, sl, lsl #2]
 800b480:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 800b484:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800b488:	f3c4 0309 	ubfx	r3, r4, #0, #10
 800b48c:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800b490:	b2ed      	uxtb	r5, r5
 800b492:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 800b496:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b49a:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800b49e:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800b4a2:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 800b4a6:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800b4aa:	f3c1 4707 	ubfx	r7, r1, #16, #8
 800b4ae:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800b4b2:	f85c a02a 	ldr.w	sl, [ip, sl, lsl #2]
 800b4b6:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 800b4ba:	0e09      	lsrs	r1, r1, #24
 800b4bc:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800b4c0:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800b4c4:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800b4c8:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b4cc:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800b4d0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b4d4:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b4d8:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800b4dc:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b4e0:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 800b4e4:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800b4e8:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b4ec:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800b4f0:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800b4f4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b4f8:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800b4fc:	ea4f 229a 	mov.w	r2, sl, lsr #10
 800b500:	f3ca 0709 	ubfx	r7, sl, #0, #10
 800b504:	9202      	str	r2, [sp, #8]
 800b506:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800b50a:	4a43      	ldr	r2, [pc, #268]	; (800b618 <D80_GENERIC+0x264>)
 800b50c:	9f01      	ldr	r7, [sp, #4]
 800b50e:	fb23 7a02 	smlad	sl, r3, r2, r7
 800b512:	4a42      	ldr	r2, [pc, #264]	; (800b61c <D80_GENERIC+0x268>)
 800b514:	fb26 aa02 	smlad	sl, r6, r2, sl
 800b518:	4a41      	ldr	r2, [pc, #260]	; (800b620 <D80_GENERIC+0x26c>)
 800b51a:	fb24 aa02 	smlad	sl, r4, r2, sl
 800b51e:	4a41      	ldr	r2, [pc, #260]	; (800b624 <D80_GENERIC+0x270>)
 800b520:	fb21 a702 	smlad	r7, r1, r2, sl
 800b524:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800b528:	fb25 7a0a 	smlad	sl, r5, sl, r7
 800b52c:	4a3e      	ldr	r2, [pc, #248]	; (800b628 <D80_GENERIC+0x274>)
 800b52e:	9f03      	ldr	r7, [sp, #12]
 800b530:	fb23 7e02 	smlad	lr, r3, r2, r7
 800b534:	4a3d      	ldr	r2, [pc, #244]	; (800b62c <D80_GENERIC+0x278>)
 800b536:	fb26 ee02 	smlad	lr, r6, r2, lr
 800b53a:	f04f 174b 	mov.w	r7, #4915275	; 0x4b004b
 800b53e:	fb24 e707 	smlad	r7, r4, r7, lr
 800b542:	4a3b      	ldr	r2, [pc, #236]	; (800b630 <D80_GENERIC+0x27c>)
 800b544:	fb21 7702 	smlad	r7, r1, r2, r7
 800b548:	4a3a      	ldr	r2, [pc, #232]	; (800b634 <D80_GENERIC+0x280>)
 800b54a:	fb25 7202 	smlad	r2, r5, r2, r7
 800b54e:	f04f 0901 	mov.w	r9, #1
 800b552:	9201      	str	r2, [sp, #4]
 800b554:	fb23 f909 	smuad	r9, r3, r9
 800b558:	4b37      	ldr	r3, [pc, #220]	; (800b638 <D80_GENERIC+0x284>)
 800b55a:	fb26 9603 	smlad	r6, r6, r3, r9
 800b55e:	4f37      	ldr	r7, [pc, #220]	; (800b63c <D80_GENERIC+0x288>)
 800b560:	fb24 6407 	smlad	r4, r4, r7, r6
 800b564:	4f36      	ldr	r7, [pc, #216]	; (800b640 <D80_GENERIC+0x28c>)
 800b566:	fb21 4707 	smlad	r7, r1, r7, r4
 800b56a:	4936      	ldr	r1, [pc, #216]	; (800b644 <D80_GENERIC+0x290>)
 800b56c:	fb25 7301 	smlad	r3, r5, r1, r7
 800b570:	9303      	str	r3, [sp, #12]
 800b572:	f5aa 3a7a 	sub.w	sl, sl, #256000	; 0x3e800
 800b576:	9b08      	ldr	r3, [sp, #32]
 800b578:	b193      	cbz	r3, 800b5a0 <D80_GENERIC+0x1ec>
 800b57a:	9a04      	ldr	r2, [sp, #16]
 800b57c:	4452      	add	r2, sl
 800b57e:	4614      	mov	r4, r2
 800b580:	9a05      	ldr	r2, [sp, #20]
 800b582:	f8cd a014 	str.w	sl, [sp, #20]
 800b586:	1aa4      	subs	r4, r4, r2
 800b588:	fba4 1203 	umull	r1, r2, r4, r3
 800b58c:	17e7      	asrs	r7, r4, #31
 800b58e:	f111 4400 	adds.w	r4, r1, #2147483648	; 0x80000000
 800b592:	fb03 2207 	mla	r2, r3, r7, r2
 800b596:	f142 0500 	adc.w	r5, r2, #0
 800b59a:	006b      	lsls	r3, r5, #1
 800b59c:	469a      	mov	sl, r3
 800b59e:	9304      	str	r3, [sp, #16]
 800b5a0:	9e00      	ldr	r6, [sp, #0]
 800b5a2:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
 800b5a6:	9a06      	ldr	r2, [sp, #24]
 800b5a8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800b5ac:	8d33      	ldrh	r3, [r6, #40]	; 0x28
 800b5ae:	2500      	movs	r5, #0
 800b5b0:	fb08 f303 	mul.w	r3, r8, r3
 800b5b4:	fbc2 450a 	smlal	r4, r5, r2, sl
 800b5b8:	9a07      	ldr	r2, [sp, #28]
 800b5ba:	f108 0801 	add.w	r8, r8, #1
 800b5be:	10a9      	asrs	r1, r5, #2
 800b5c0:	f301 010f 	ssat	r1, #16, r1
 800b5c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800b5c8:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 800b5ca:	4543      	cmp	r3, r8
 800b5cc:	dd12      	ble.n	800b5f4 <D80_GENERIC+0x240>
 800b5ce:	9b00      	ldr	r3, [sp, #0]
 800b5d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b5d2:	2b01      	cmp	r3, #1
 800b5d4:	f47f af0c 	bne.w	800b3f0 <D80_GENERIC+0x3c>
 800b5d8:	9b00      	ldr	r3, [sp, #0]
 800b5da:	6885      	ldr	r5, [r0, #8]
 800b5dc:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800b5de:	06b2      	lsls	r2, r6, #26
 800b5e0:	e9d0 3100 	ldrd	r3, r1, [r0]
 800b5e4:	f100 000a 	add.w	r0, r0, #10
 800b5e8:	f57f af35 	bpl.w	800b456 <D80_GENERIC+0xa2>
 800b5ec:	ba5b      	rev16	r3, r3
 800b5ee:	ba49      	rev16	r1, r1
 800b5f0:	ba6d      	rev16	r5, r5
 800b5f2:	e730      	b.n	800b456 <D80_GENERIC+0xa2>
 800b5f4:	4632      	mov	r2, r6
 800b5f6:	9b03      	ldr	r3, [sp, #12]
 800b5f8:	2000      	movs	r0, #0
 800b5fa:	6093      	str	r3, [r2, #8]
 800b5fc:	9b01      	ldr	r3, [sp, #4]
 800b5fe:	60d3      	str	r3, [r2, #12]
 800b600:	9b02      	ldr	r3, [sp, #8]
 800b602:	61d3      	str	r3, [r2, #28]
 800b604:	9b04      	ldr	r3, [sp, #16]
 800b606:	6113      	str	r3, [r2, #16]
 800b608:	9b05      	ldr	r3, [sp, #20]
 800b60a:	6153      	str	r3, [r2, #20]
 800b60c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b60e:	6193      	str	r3, [r2, #24]
 800b610:	b00b      	add	sp, #44	; 0x2c
 800b612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b616:	bf00      	nop
 800b618:	002d0024 	.word	0x002d0024
 800b61c:	001c0015 	.word	0x001c0015
 800b620:	000f000a 	.word	0x000f000a
 800b624:	00060003 	.word	0x00060003
 800b628:	0037003f 	.word	0x0037003f
 800b62c:	00450049 	.word	0x00450049
 800b630:	00490045 	.word	0x00490045
 800b634:	003f0037 	.word	0x003f0037
 800b638:	00030006 	.word	0x00030006
 800b63c:	000a000f 	.word	0x000a000f
 800b640:	0015001c 	.word	0x0015001c
 800b644:	0024002d 	.word	0x0024002d
 800b648:	24000000 	.word	0x24000000

0800b64c <D128_GENERIC>:
 800b64c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b650:	b08d      	sub	sp, #52	; 0x34
 800b652:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800b654:	f8d2 a01c 	ldr.w	sl, [r2, #28]
 800b658:	9109      	str	r1, [sp, #36]	; 0x24
 800b65a:	6911      	ldr	r1, [r2, #16]
 800b65c:	9201      	str	r2, [sp, #4]
 800b65e:	9106      	str	r1, [sp, #24]
 800b660:	6951      	ldr	r1, [r2, #20]
 800b662:	9107      	str	r1, [sp, #28]
 800b664:	6991      	ldr	r1, [r2, #24]
 800b666:	910b      	str	r1, [sp, #44]	; 0x2c
 800b668:	6891      	ldr	r1, [r2, #8]
 800b66a:	9103      	str	r1, [sp, #12]
 800b66c:	68d1      	ldr	r1, [r2, #12]
 800b66e:	9102      	str	r1, [sp, #8]
 800b670:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800b672:	9108      	str	r1, [sp, #32]
 800b674:	2b00      	cmp	r3, #0
 800b676:	f000 8183 	beq.w	800b980 <D128_GENERIC+0x334>
 800b67a:	2300      	movs	r3, #0
 800b67c:	6a12      	ldr	r2, [r2, #32]
 800b67e:	4681      	mov	r9, r0
 800b680:	920a      	str	r2, [sp, #40]	; 0x28
 800b682:	e9cd a304 	strd	sl, r3, [sp, #16]
 800b686:	e165      	b.n	800b954 <D128_GENERIC+0x308>
 800b688:	b2d2      	uxtb	r2, r2
 800b68a:	f899 b000 	ldrb.w	fp, [r9]
 800b68e:	b213      	sxth	r3, r2
 800b690:	4255      	negs	r5, r2
 800b692:	f819 0002 	ldrb.w	r0, [r9, r2]
 800b696:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800b69a:	009f      	lsls	r7, r3, #2
 800b69c:	eb09 0402 	add.w	r4, r9, r2
 800b6a0:	ebc3 06c3 	rsb	r6, r3, r3, lsl #3
 800b6a4:	f819 8002 	ldrb.w	r8, [r9, r2]
 800b6a8:	443b      	add	r3, r7
 800b6aa:	1962      	adds	r2, r4, r5
 800b6ac:	5d64      	ldrb	r4, [r4, r5]
 800b6ae:	eb02 0c03 	add.w	ip, r2, r3
 800b6b2:	0424      	lsls	r4, r4, #16
 800b6b4:	5cd3      	ldrb	r3, [r2, r3]
 800b6b6:	eb0c 0e05 	add.w	lr, ip, r5
 800b6ba:	f81c 9015 	ldrb.w	r9, [ip, r5, lsl #1]
 800b6be:	f81c 2005 	ldrb.w	r2, [ip, r5]
 800b6c2:	eb04 6408 	add.w	r4, r4, r8, lsl #24
 800b6c6:	eb0e 0c45 	add.w	ip, lr, r5, lsl #1
 800b6ca:	f81e 8015 	ldrb.w	r8, [lr, r5, lsl #1]
 800b6ce:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 800b6d2:	eb0c 0e06 	add.w	lr, ip, r6
 800b6d6:	f81c a006 	ldrb.w	sl, [ip, r6]
 800b6da:	0412      	lsls	r2, r2, #16
 800b6dc:	445c      	add	r4, fp
 800b6de:	eb0e 0c05 	add.w	ip, lr, r5
 800b6e2:	eb02 6203 	add.w	r2, r2, r3, lsl #24
 800b6e6:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800b6ea:	eb0c 0045 	add.w	r0, ip, r5, lsl #1
 800b6ee:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800b6f2:	041b      	lsls	r3, r3, #16
 800b6f4:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 800b6f8:	eb00 0b06 	add.w	fp, r0, r6
 800b6fc:	5d80      	ldrb	r0, [r0, r6]
 800b6fe:	eb03 630a 	add.w	r3, r3, sl, lsl #24
 800b702:	f81b 6005 	ldrb.w	r6, [fp, r5]
 800b706:	eb0b 0a05 	add.w	sl, fp, r5
 800b70a:	eb02 2209 	add.w	r2, r2, r9, lsl #8
 800b70e:	f81b b015 	ldrb.w	fp, [fp, r5, lsl #1]
 800b712:	0436      	lsls	r6, r6, #16
 800b714:	eb0a 0945 	add.w	r9, sl, r5, lsl #1
 800b718:	4442      	add	r2, r8
 800b71a:	eb06 6600 	add.w	r6, r6, r0, lsl #24
 800b71e:	f81a 8015 	ldrb.w	r8, [sl, r5, lsl #1]
 800b722:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800b726:	44b9      	add	r9, r7
 800b728:	eb06 260b 	add.w	r6, r6, fp, lsl #8
 800b72c:	4463      	add	r3, ip
 800b72e:	eb06 0508 	add.w	r5, r6, r8
 800b732:	b2e7      	uxtb	r7, r4
 800b734:	f3c4 2607 	ubfx	r6, r4, #8, #8
 800b738:	499b      	ldr	r1, [pc, #620]	; (800b9a8 <D128_GENERIC+0x35c>)
 800b73a:	f3c4 4007 	ubfx	r0, r4, #16, #8
 800b73e:	0e24      	lsrs	r4, r4, #24
 800b740:	f851 c027 	ldr.w	ip, [r1, r7, lsl #2]
 800b744:	b2d7      	uxtb	r7, r2
 800b746:	f851 b026 	ldr.w	fp, [r1, r6, lsl #2]
 800b74a:	f3c2 2607 	ubfx	r6, r2, #8, #8
 800b74e:	9904      	ldr	r1, [sp, #16]
 800b750:	4461      	add	r1, ip
 800b752:	468c      	mov	ip, r1
 800b754:	4994      	ldr	r1, [pc, #592]	; (800b9a8 <D128_GENERIC+0x35c>)
 800b756:	eb0b 2b9c 	add.w	fp, fp, ip, lsr #10
 800b75a:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800b75e:	f851 8024 	ldr.w	r8, [r1, r4, lsl #2]
 800b762:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800b766:	eb00 209b 	add.w	r0, r0, fp, lsr #10
 800b76a:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
 800b76e:	f851 7026 	ldr.w	r7, [r1, r6, lsl #2]
 800b772:	0e12      	lsrs	r2, r2, #24
 800b774:	eb08 2890 	add.w	r8, r8, r0, lsr #10
 800b778:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800b77c:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 800b780:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b784:	eb0e 2e98 	add.w	lr, lr, r8, lsr #10
 800b788:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800b78c:	b2da      	uxtb	r2, r3
 800b78e:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b792:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 800b796:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800b79a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b79e:	ea48 4800 	orr.w	r8, r8, r0, lsl #16
 800b7a2:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 800b7a6:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800b7aa:	ea4b 4b0c 	orr.w	fp, fp, ip, lsl #16
 800b7ae:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b7b2:	eb06 269a 	add.w	r6, r6, sl, lsr #10
 800b7b6:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
 800b7ba:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800b7be:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b7c2:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800b7c6:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800b7ca:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
 800b7ce:	0e1b      	lsrs	r3, r3, #24
 800b7d0:	eb0c 2c92 	add.w	ip, ip, r2, lsr #10
 800b7d4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b7d8:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 800b7dc:	ea47 470e 	orr.w	r7, r7, lr, lsl #16
 800b7e0:	b2eb      	uxtb	r3, r5
 800b7e2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b7e6:	eb04 2e9c 	add.w	lr, r4, ip, lsr #10
 800b7ea:	f3cc 0409 	ubfx	r4, ip, #0, #10
 800b7ee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800b7f2:	ea46 460a 	orr.w	r6, r6, sl, lsl #16
 800b7f6:	eb00 209e 	add.w	r0, r0, lr, lsr #10
 800b7fa:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 800b7fe:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b802:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b806:	eb03 2c90 	add.w	ip, r3, r0, lsr #10
 800b80a:	f851 202a 	ldr.w	r2, [r1, sl, lsl #2]
 800b80e:	f3c5 4307 	ubfx	r3, r5, #16, #8
 800b812:	ea4f 6a15 	mov.w	sl, r5, lsr #24
 800b816:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 800b81a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b81e:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 800b822:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b826:	f851 302a 	ldr.w	r3, [r1, sl, lsl #2]
 800b82a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800b82e:	eb05 2592 	add.w	r5, r5, r2, lsr #10
 800b832:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b836:	eb03 2e95 	add.w	lr, r3, r5, lsr #10
 800b83a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b83e:	ea42 430c 	orr.w	r3, r2, ip, lsl #16
 800b842:	ea4f 219e 	mov.w	r1, lr, lsr #10
 800b846:	f3ce 0209 	ubfx	r2, lr, #0, #10
 800b84a:	9104      	str	r1, [sp, #16]
 800b84c:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800b850:	9902      	ldr	r1, [sp, #8]
 800b852:	4a56      	ldr	r2, [pc, #344]	; (800b9ac <D128_GENERIC+0x360>)
 800b854:	fb2b 1202 	smlad	r2, fp, r2, r1
 800b858:	4955      	ldr	r1, [pc, #340]	; (800b9b0 <D128_GENERIC+0x364>)
 800b85a:	fb28 2201 	smlad	r2, r8, r1, r2
 800b85e:	4955      	ldr	r1, [pc, #340]	; (800b9b4 <D128_GENERIC+0x368>)
 800b860:	fb27 2201 	smlad	r2, r7, r1, r2
 800b864:	4954      	ldr	r1, [pc, #336]	; (800b9b8 <D128_GENERIC+0x36c>)
 800b866:	fb26 2201 	smlad	r2, r6, r1, r2
 800b86a:	4954      	ldr	r1, [pc, #336]	; (800b9bc <D128_GENERIC+0x370>)
 800b86c:	fb24 2201 	smlad	r2, r4, r1, r2
 800b870:	4953      	ldr	r1, [pc, #332]	; (800b9c0 <D128_GENERIC+0x374>)
 800b872:	fb20 2201 	smlad	r2, r0, r1, r2
 800b876:	4953      	ldr	r1, [pc, #332]	; (800b9c4 <D128_GENERIC+0x378>)
 800b878:	fb23 2201 	smlad	r2, r3, r1, r2
 800b87c:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
 800b880:	fb25 2a0c 	smlad	sl, r5, ip, r2
 800b884:	4950      	ldr	r1, [pc, #320]	; (800b9c8 <D128_GENERIC+0x37c>)
 800b886:	9a03      	ldr	r2, [sp, #12]
 800b888:	fb2b 2c01 	smlad	ip, fp, r1, r2
 800b88c:	4a4f      	ldr	r2, [pc, #316]	; (800b9cc <D128_GENERIC+0x380>)
 800b88e:	fb28 ce02 	smlad	lr, r8, r2, ip
 800b892:	f8df c150 	ldr.w	ip, [pc, #336]	; 800b9e4 <D128_GENERIC+0x398>
 800b896:	fb27 ec0c 	smlad	ip, r7, ip, lr
 800b89a:	f8df e14c 	ldr.w	lr, [pc, #332]	; 800b9e8 <D128_GENERIC+0x39c>
 800b89e:	fb26 cc0e 	smlad	ip, r6, lr, ip
 800b8a2:	f8df e148 	ldr.w	lr, [pc, #328]	; 800b9ec <D128_GENERIC+0x3a0>
 800b8a6:	fb24 ce0e 	smlad	lr, r4, lr, ip
 800b8aa:	f8df c144 	ldr.w	ip, [pc, #324]	; 800b9f0 <D128_GENERIC+0x3a4>
 800b8ae:	fb20 ee0c 	smlad	lr, r0, ip, lr
 800b8b2:	f8df c140 	ldr.w	ip, [pc, #320]	; 800b9f4 <D128_GENERIC+0x3a8>
 800b8b6:	fb23 ec0c 	smlad	ip, r3, ip, lr
 800b8ba:	f8df e13c 	ldr.w	lr, [pc, #316]	; 800b9f8 <D128_GENERIC+0x3ac>
 800b8be:	fb25 c20e 	smlad	r2, r5, lr, ip
 800b8c2:	f04f 0c01 	mov.w	ip, #1
 800b8c6:	9202      	str	r2, [sp, #8]
 800b8c8:	fb2b fb0c 	smuad	fp, fp, ip
 800b8cc:	f8df c12c 	ldr.w	ip, [pc, #300]	; 800b9fc <D128_GENERIC+0x3b0>
 800b8d0:	fb28 bb0c 	smlad	fp, r8, ip, fp
 800b8d4:	f8df c128 	ldr.w	ip, [pc, #296]	; 800ba00 <D128_GENERIC+0x3b4>
 800b8d8:	fb27 bb0c 	smlad	fp, r7, ip, fp
 800b8dc:	4f3c      	ldr	r7, [pc, #240]	; (800b9d0 <D128_GENERIC+0x384>)
 800b8de:	fb26 bb07 	smlad	fp, r6, r7, fp
 800b8e2:	4f3c      	ldr	r7, [pc, #240]	; (800b9d4 <D128_GENERIC+0x388>)
 800b8e4:	fb24 bb07 	smlad	fp, r4, r7, fp
 800b8e8:	4f3b      	ldr	r7, [pc, #236]	; (800b9d8 <D128_GENERIC+0x38c>)
 800b8ea:	fb20 bb07 	smlad	fp, r0, r7, fp
 800b8ee:	4f3b      	ldr	r7, [pc, #236]	; (800b9dc <D128_GENERIC+0x390>)
 800b8f0:	fb23 bb07 	smlad	fp, r3, r7, fp
 800b8f4:	4b3a      	ldr	r3, [pc, #232]	; (800b9e0 <D128_GENERIC+0x394>)
 800b8f6:	fb25 b303 	smlad	r3, r5, r3, fp
 800b8fa:	9303      	str	r3, [sp, #12]
 800b8fc:	f5aa 1480 	sub.w	r4, sl, #1048576	; 0x100000
 800b900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b902:	b183      	cbz	r3, 800b926 <D128_GENERIC+0x2da>
 800b904:	9a06      	ldr	r2, [sp, #24]
 800b906:	9907      	ldr	r1, [sp, #28]
 800b908:	4422      	add	r2, r4
 800b90a:	9407      	str	r4, [sp, #28]
 800b90c:	1a52      	subs	r2, r2, r1
 800b90e:	fba2 0103 	umull	r0, r1, r2, r3
 800b912:	17d5      	asrs	r5, r2, #31
 800b914:	f110 4200 	adds.w	r2, r0, #2147483648	; 0x80000000
 800b918:	fb03 1105 	mla	r1, r3, r5, r1
 800b91c:	f141 0300 	adc.w	r3, r1, #0
 800b920:	005b      	lsls	r3, r3, #1
 800b922:	461c      	mov	r4, r3
 800b924:	9306      	str	r3, [sp, #24]
 800b926:	9d01      	ldr	r5, [sp, #4]
 800b928:	01e4      	lsls	r4, r4, #7
 800b92a:	9e05      	ldr	r6, [sp, #20]
 800b92c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b930:	8d28      	ldrh	r0, [r5, #40]	; 0x28
 800b932:	2300      	movs	r3, #0
 800b934:	9908      	ldr	r1, [sp, #32]
 800b936:	fb06 f000 	mul.w	r0, r6, r0
 800b93a:	3601      	adds	r6, #1
 800b93c:	fbc1 2304 	smlal	r2, r3, r1, r4
 800b940:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b942:	109b      	asrs	r3, r3, #2
 800b944:	9605      	str	r6, [sp, #20]
 800b946:	f303 030f 	ssat	r3, #16, r3
 800b94a:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
 800b94e:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 800b950:	42b3      	cmp	r3, r6
 800b952:	dd13      	ble.n	800b97c <D128_GENERIC+0x330>
 800b954:	9b01      	ldr	r3, [sp, #4]
 800b956:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800b958:	2a01      	cmp	r2, #1
 800b95a:	f47f ae95 	bne.w	800b688 <D128_GENERIC+0x3c>
 800b95e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800b960:	f109 0610 	add.w	r6, r9, #16
 800b964:	0681      	lsls	r1, r0, #26
 800b966:	e9d9 4200 	ldrd	r4, r2, [r9]
 800b96a:	e9d9 3502 	ldrd	r3, r5, [r9, #8]
 800b96e:	d518      	bpl.n	800b9a2 <D128_GENERIC+0x356>
 800b970:	ba64      	rev16	r4, r4
 800b972:	ba52      	rev16	r2, r2
 800b974:	ba5b      	rev16	r3, r3
 800b976:	ba6d      	rev16	r5, r5
 800b978:	46b1      	mov	r9, r6
 800b97a:	e6da      	b.n	800b732 <D128_GENERIC+0xe6>
 800b97c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b980:	9b01      	ldr	r3, [sp, #4]
 800b982:	2000      	movs	r0, #0
 800b984:	9903      	ldr	r1, [sp, #12]
 800b986:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b988:	6099      	str	r1, [r3, #8]
 800b98a:	9902      	ldr	r1, [sp, #8]
 800b98c:	f8c3 a01c 	str.w	sl, [r3, #28]
 800b990:	60d9      	str	r1, [r3, #12]
 800b992:	9906      	ldr	r1, [sp, #24]
 800b994:	619a      	str	r2, [r3, #24]
 800b996:	6119      	str	r1, [r3, #16]
 800b998:	9907      	ldr	r1, [sp, #28]
 800b99a:	6159      	str	r1, [r3, #20]
 800b99c:	b00d      	add	sp, #52	; 0x34
 800b99e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9a2:	46b1      	mov	r9, r6
 800b9a4:	e6c5      	b.n	800b732 <D128_GENERIC+0xe6>
 800b9a6:	bf00      	nop
 800b9a8:	24000000 	.word	0x24000000
 800b9ac:	00780069 	.word	0x00780069
 800b9b0:	005b004e 	.word	0x005b004e
 800b9b4:	00420037 	.word	0x00420037
 800b9b8:	002d0024 	.word	0x002d0024
 800b9bc:	001c0015 	.word	0x001c0015
 800b9c0:	000f000a 	.word	0x000f000a
 800b9c4:	00060003 	.word	0x00060003
 800b9c8:	00880096 	.word	0x00880096
 800b9cc:	00a200ac 	.word	0x00a200ac
 800b9d0:	0015001c 	.word	0x0015001c
 800b9d4:	0024002d 	.word	0x0024002d
 800b9d8:	00370042 	.word	0x00370042
 800b9dc:	004e005b 	.word	0x004e005b
 800b9e0:	00690078 	.word	0x00690078
 800b9e4:	00b400ba 	.word	0x00b400ba
 800b9e8:	00be00c0 	.word	0x00be00c0
 800b9ec:	00c000be 	.word	0x00c000be
 800b9f0:	00ba00b4 	.word	0x00ba00b4
 800b9f4:	00ac00a2 	.word	0x00ac00a2
 800b9f8:	00960088 	.word	0x00960088
 800b9fc:	00030006 	.word	0x00030006
 800ba00:	000a000f 	.word	0x000a000f

0800ba04 <D16_1CH_HTONS_VOL_HP>:
 800ba04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba08:	6993      	ldr	r3, [r2, #24]
 800ba0a:	b087      	sub	sp, #28
 800ba0c:	4682      	mov	sl, r0
 800ba0e:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800ba10:	9304      	str	r3, [sp, #16]
 800ba12:	f8d2 b030 	ldr.w	fp, [r2, #48]	; 0x30
 800ba16:	69d3      	ldr	r3, [r2, #28]
 800ba18:	f8d2 e020 	ldr.w	lr, [r2, #32]
 800ba1c:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 800ba20:	e9d2 6c04 	ldrd	r6, ip, [r2, #16]
 800ba24:	9403      	str	r4, [sp, #12]
 800ba26:	2800      	cmp	r0, #0
 800ba28:	d054      	beq.n	800bad4 <D16_1CH_HTONS_VOL_HP+0xd0>
 800ba2a:	f1a1 0902 	sub.w	r9, r1, #2
 800ba2e:	eb0a 0140 	add.w	r1, sl, r0, lsl #1
 800ba32:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 800bae0 <D16_1CH_HTONS_VOL_HP+0xdc>
 800ba36:	4650      	mov	r0, sl
 800ba38:	9101      	str	r1, [sp, #4]
 800ba3a:	4619      	mov	r1, r3
 800ba3c:	f8cd b008 	str.w	fp, [sp, #8]
 800ba40:	9205      	str	r2, [sp, #20]
 800ba42:	f850 3b02 	ldr.w	r3, [r0], #2
 800ba46:	ba5b      	rev16	r3, r3
 800ba48:	b2dc      	uxtb	r4, r3
 800ba4a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800ba4e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ba52:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800ba56:	4419      	add	r1, r3
 800ba58:	eb04 2491 	add.w	r4, r4, r1, lsr #10
 800ba5c:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800ba60:	f3c4 0209 	ubfx	r2, r4, #0, #10
 800ba64:	0aa1      	lsrs	r1, r4, #10
 800ba66:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800ba6a:	4a1b      	ldr	r2, [pc, #108]	; (800bad8 <D16_1CH_HTONS_VOL_HP+0xd4>)
 800ba6c:	fb23 5402 	smlad	r4, r3, r2, r5
 800ba70:	4a1a      	ldr	r2, [pc, #104]	; (800badc <D16_1CH_HTONS_VOL_HP+0xd8>)
 800ba72:	fb23 f502 	smuad	r5, r3, r2
 800ba76:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 800ba7a:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
 800ba7e:	f04f 0b00 	mov.w	fp, #0
 800ba82:	19a2      	adds	r2, r4, r6
 800ba84:	eba2 020c 	sub.w	r2, r2, ip
 800ba88:	46a4      	mov	ip, r4
 800ba8a:	17d7      	asrs	r7, r2, #31
 800ba8c:	fba2 230e 	umull	r2, r3, r2, lr
 800ba90:	f112 4600 	adds.w	r6, r2, #2147483648	; 0x80000000
 800ba94:	fb0e 3307 	mla	r3, lr, r7, r3
 800ba98:	f143 0700 	adc.w	r7, r3, #0
 800ba9c:	9b02      	ldr	r3, [sp, #8]
 800ba9e:	047a      	lsls	r2, r7, #17
 800baa0:	007e      	lsls	r6, r7, #1
 800baa2:	fbc3 ab02 	smlal	sl, fp, r3, r2
 800baa6:	ea4f 03ab 	mov.w	r3, fp, asr #2
 800baaa:	f303 030f 	ssat	r3, #16, r3
 800baae:	f829 3f02 	strh.w	r3, [r9, #2]!
 800bab2:	9b01      	ldr	r3, [sp, #4]
 800bab4:	4298      	cmp	r0, r3
 800bab6:	d1c4      	bne.n	800ba42 <D16_1CH_HTONS_VOL_HP+0x3e>
 800bab8:	460b      	mov	r3, r1
 800baba:	9a05      	ldr	r2, [sp, #20]
 800babc:	2000      	movs	r0, #0
 800babe:	9903      	ldr	r1, [sp, #12]
 800bac0:	61d3      	str	r3, [r2, #28]
 800bac2:	9b04      	ldr	r3, [sp, #16]
 800bac4:	6095      	str	r5, [r2, #8]
 800bac6:	60d1      	str	r1, [r2, #12]
 800bac8:	6193      	str	r3, [r2, #24]
 800baca:	e9c2 6404 	strd	r6, r4, [r2, #16]
 800bace:	b007      	add	sp, #28
 800bad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bad4:	4664      	mov	r4, ip
 800bad6:	e7f1      	b.n	800babc <D16_1CH_HTONS_VOL_HP+0xb8>
 800bad8:	00030001 	.word	0x00030001
 800badc:	00010003 	.word	0x00010003
 800bae0:	24000000 	.word	0x24000000

0800bae4 <D24_1CH_HTONS_VOL_HP>:
 800bae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bae8:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800baea:	b089      	sub	sp, #36	; 0x24
 800baec:	6993      	ldr	r3, [r2, #24]
 800baee:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800baf0:	9604      	str	r6, [sp, #16]
 800baf2:	6a16      	ldr	r6, [r2, #32]
 800baf4:	9306      	str	r3, [sp, #24]
 800baf6:	9505      	str	r5, [sp, #20]
 800baf8:	69d3      	ldr	r3, [r2, #28]
 800bafa:	9600      	str	r6, [sp, #0]
 800bafc:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 800bb00:	e9d2 ce02 	ldrd	ip, lr, [r2, #8]
 800bb04:	2d00      	cmp	r5, #0
 800bb06:	f000 8083 	beq.w	800bc10 <D24_1CH_HTONS_VOL_HP+0x12c>
 800bb0a:	9207      	str	r2, [sp, #28]
 800bb0c:	2600      	movs	r6, #0
 800bb0e:	4622      	mov	r2, r4
 800bb10:	f1a1 0b02 	sub.w	fp, r1, #2
 800bb14:	4f3f      	ldr	r7, [pc, #252]	; (800bc14 <D24_1CH_HTONS_VOL_HP+0x130>)
 800bb16:	461d      	mov	r5, r3
 800bb18:	f8cd a00c 	str.w	sl, [sp, #12]
 800bb1c:	9c00      	ldr	r4, [sp, #0]
 800bb1e:	e056      	b.n	800bbce <D24_1CH_HTONS_VOL_HP+0xea>
 800bb20:	7841      	ldrb	r1, [r0, #1]
 800bb22:	eb08 4809 	add.w	r8, r8, r9, lsl #16
 800bb26:	3002      	adds	r0, #2
 800bb28:	4488      	add	r8, r1
 800bb2a:	fa5f f388 	uxtb.w	r3, r8
 800bb2e:	f3c8 2907 	ubfx	r9, r8, #8, #8
 800bb32:	ea4f 4818 	mov.w	r8, r8, lsr #16
 800bb36:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 800bb3a:	f857 3029 	ldr.w	r3, [r7, r9, lsl #2]
 800bb3e:	eb01 2195 	add.w	r1, r1, r5, lsr #10
 800bb42:	f857 5028 	ldr.w	r5, [r7, r8, lsl #2]
 800bb46:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800bb4a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800bb4e:	f3c8 0309 	ubfx	r3, r8, #0, #10
 800bb52:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800bb56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800bb5a:	492f      	ldr	r1, [pc, #188]	; (800bc18 <D24_1CH_HTONS_VOL_HP+0x134>)
 800bb5c:	fb23 e901 	smlad	r9, r3, r1, lr
 800bb60:	492e      	ldr	r1, [pc, #184]	; (800bc1c <D24_1CH_HTONS_VOL_HP+0x138>)
 800bb62:	fb23 ce01 	smlad	lr, r3, r1, ip
 800bb66:	f3c5 0c09 	ubfx	ip, r5, #0, #10
 800bb6a:	2101      	movs	r1, #1
 800bb6c:	eb0c 084c 	add.w	r8, ip, ip, lsl #1
 800bb70:	eb0e 0e48 	add.w	lr, lr, r8, lsl #1
 800bb74:	fb23 f301 	smuad	r3, r3, r1
 800bb78:	f5a9 51d8 	sub.w	r1, r9, #6912	; 0x1b00
 800bb7c:	eb08 0c03 	add.w	ip, r8, r3
 800bb80:	9b03      	ldr	r3, [sp, #12]
 800bb82:	f04f 0a00 	mov.w	sl, #0
 800bb86:	440a      	add	r2, r1
 800bb88:	3601      	adds	r6, #1
 800bb8a:	9103      	str	r1, [sp, #12]
 800bb8c:	1ad2      	subs	r2, r2, r3
 800bb8e:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800bb92:	fba2 2304 	umull	r2, r3, r2, r4
 800bb96:	e9cd 2300 	strd	r2, r3, [sp]
 800bb9a:	fb04 3309 	mla	r3, r4, r9, r3
 800bb9e:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800bba2:	9301      	str	r3, [sp, #4]
 800bba4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bba8:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800bbac:	f143 0300 	adc.w	r3, r3, #0
 800bbb0:	ea4f 38c3 	mov.w	r8, r3, lsl #15
 800bbb4:	005a      	lsls	r2, r3, #1
 800bbb6:	9b04      	ldr	r3, [sp, #16]
 800bbb8:	fbc3 9a08 	smlal	r9, sl, r3, r8
 800bbbc:	ea4f 03aa 	mov.w	r3, sl, asr #2
 800bbc0:	f303 030f 	ssat	r3, #16, r3
 800bbc4:	f82b 3f02 	strh.w	r3, [fp, #2]!
 800bbc8:	9b05      	ldr	r3, [sp, #20]
 800bbca:	429e      	cmp	r6, r3
 800bbcc:	d010      	beq.n	800bbf0 <D24_1CH_HTONS_VOL_HP+0x10c>
 800bbce:	f890 9003 	ldrb.w	r9, [r0, #3]
 800bbd2:	f016 0f01 	tst.w	r6, #1
 800bbd6:	7801      	ldrb	r1, [r0, #0]
 800bbd8:	ea4f 2309 	mov.w	r3, r9, lsl #8
 800bbdc:	ea4f 2801 	mov.w	r8, r1, lsl #8
 800bbe0:	d09e      	beq.n	800bb20 <D24_1CH_HTONS_VOL_HP+0x3c>
 800bbe2:	f890 8002 	ldrb.w	r8, [r0, #2]
 800bbe6:	3004      	adds	r0, #4
 800bbe8:	eb03 4808 	add.w	r8, r3, r8, lsl #16
 800bbec:	4488      	add	r8, r1
 800bbee:	e79c      	b.n	800bb2a <D24_1CH_HTONS_VOL_HP+0x46>
 800bbf0:	4614      	mov	r4, r2
 800bbf2:	462b      	mov	r3, r5
 800bbf4:	9a07      	ldr	r2, [sp, #28]
 800bbf6:	2000      	movs	r0, #0
 800bbf8:	61d3      	str	r3, [r2, #28]
 800bbfa:	9b06      	ldr	r3, [sp, #24]
 800bbfc:	f8c2 c008 	str.w	ip, [r2, #8]
 800bc00:	f8c2 e00c 	str.w	lr, [r2, #12]
 800bc04:	6193      	str	r3, [r2, #24]
 800bc06:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800bc0a:	b009      	add	sp, #36	; 0x24
 800bc0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc10:	4651      	mov	r1, sl
 800bc12:	e7f0      	b.n	800bbf6 <D24_1CH_HTONS_VOL_HP+0x112>
 800bc14:	24000000 	.word	0x24000000
 800bc18:	00030001 	.word	0x00030001
 800bc1c:	00060007 	.word	0x00060007

0800bc20 <D32_1CH_HTONS_VOL_HP>:
 800bc20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc24:	6993      	ldr	r3, [r2, #24]
 800bc26:	b087      	sub	sp, #28
 800bc28:	4683      	mov	fp, r0
 800bc2a:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800bc2c:	9304      	str	r3, [sp, #16]
 800bc2e:	69d5      	ldr	r5, [r2, #28]
 800bc30:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800bc32:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800bc36:	e9d2 8e04 	ldrd	r8, lr, [r2, #16]
 800bc3a:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800bc3e:	2800      	cmp	r0, #0
 800bc40:	d077      	beq.n	800bd32 <D32_1CH_HTONS_VOL_HP+0x112>
 800bc42:	460f      	mov	r7, r1
 800bc44:	46f1      	mov	r9, lr
 800bc46:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800bc4a:	f8cd 8000 	str.w	r8, [sp]
 800bc4e:	4e3a      	ldr	r6, [pc, #232]	; (800bd38 <D32_1CH_HTONS_VOL_HP+0x118>)
 800bc50:	469e      	mov	lr, r3
 800bc52:	46a0      	mov	r8, r4
 800bc54:	9103      	str	r1, [sp, #12]
 800bc56:	9205      	str	r2, [sp, #20]
 800bc58:	f85b 4b04 	ldr.w	r4, [fp], #4
 800bc5c:	ba64      	rev16	r4, r4
 800bc5e:	b2e0      	uxtb	r0, r4
 800bc60:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800bc64:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800bc68:	0e24      	lsrs	r4, r4, #24
 800bc6a:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 800bc6e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800bc72:	eb00 2095 	add.w	r0, r0, r5, lsr #10
 800bc76:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800bc7a:	f856 5024 	ldr.w	r5, [r6, r4, lsl #2]
 800bc7e:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800bc82:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800bc86:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 800bc8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bc8e:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800bc92:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800bc96:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bc9a:	f3c5 0009 	ubfx	r0, r5, #0, #10
 800bc9e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800bca2:	4826      	ldr	r0, [pc, #152]	; (800bd3c <D32_1CH_HTONS_VOL_HP+0x11c>)
 800bca4:	fb23 c400 	smlad	r4, r3, r0, ip
 800bca8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800bcac:	fb21 4402 	smlad	r4, r1, r2, r4
 800bcb0:	4823      	ldr	r0, [pc, #140]	; (800bd40 <D32_1CH_HTONS_VOL_HP+0x120>)
 800bcb2:	fb23 ec00 	smlad	ip, r3, r0, lr
 800bcb6:	4823      	ldr	r0, [pc, #140]	; (800bd44 <D32_1CH_HTONS_VOL_HP+0x124>)
 800bcb8:	fb21 cc00 	smlad	ip, r1, r0, ip
 800bcbc:	2201      	movs	r2, #1
 800bcbe:	fb23 f302 	smuad	r3, r3, r2
 800bcc2:	4821      	ldr	r0, [pc, #132]	; (800bd48 <D32_1CH_HTONS_VOL_HP+0x128>)
 800bcc4:	fb21 3e00 	smlad	lr, r1, r0, r3
 800bcc8:	9b00      	ldr	r3, [sp, #0]
 800bcca:	f5a4 4480 	sub.w	r4, r4, #16384	; 0x4000
 800bcce:	4423      	add	r3, r4
 800bcd0:	eba3 0209 	sub.w	r2, r3, r9
 800bcd4:	46a1      	mov	r9, r4
 800bcd6:	17d1      	asrs	r1, r2, #31
 800bcd8:	fba2 230a 	umull	r2, r3, r2, sl
 800bcdc:	e9cd 2300 	strd	r2, r3, [sp]
 800bce0:	fb0a 3301 	mla	r3, sl, r1, r3
 800bce4:	9301      	str	r3, [sp, #4]
 800bce6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bcea:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800bcee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bcf2:	f143 0300 	adc.w	r3, r3, #0
 800bcf6:	0399      	lsls	r1, r3, #14
 800bcf8:	005b      	lsls	r3, r3, #1
 800bcfa:	9300      	str	r3, [sp, #0]
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	fbc8 2301 	smlal	r2, r3, r8, r1
 800bd02:	109b      	asrs	r3, r3, #2
 800bd04:	f303 030f 	ssat	r3, #16, r3
 800bd08:	f827 3b02 	strh.w	r3, [r7], #2
 800bd0c:	9b03      	ldr	r3, [sp, #12]
 800bd0e:	429f      	cmp	r7, r3
 800bd10:	d1a2      	bne.n	800bc58 <D32_1CH_HTONS_VOL_HP+0x38>
 800bd12:	4673      	mov	r3, lr
 800bd14:	f8dd 8000 	ldr.w	r8, [sp]
 800bd18:	9a05      	ldr	r2, [sp, #20]
 800bd1a:	6093      	str	r3, [r2, #8]
 800bd1c:	2000      	movs	r0, #0
 800bd1e:	9b04      	ldr	r3, [sp, #16]
 800bd20:	f8c2 c00c 	str.w	ip, [r2, #12]
 800bd24:	61d5      	str	r5, [r2, #28]
 800bd26:	6193      	str	r3, [r2, #24]
 800bd28:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800bd2c:	b007      	add	sp, #28
 800bd2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd32:	4674      	mov	r4, lr
 800bd34:	e7f1      	b.n	800bd1a <D32_1CH_HTONS_VOL_HP+0xfa>
 800bd36:	bf00      	nop
 800bd38:	24000000 	.word	0x24000000
 800bd3c:	00060003 	.word	0x00060003
 800bd40:	000a000c 	.word	0x000a000c
 800bd44:	000c000a 	.word	0x000c000a
 800bd48:	00030006 	.word	0x00030006

0800bd4c <D48_1CH_HTONS_VOL_HP>:
 800bd4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd50:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800bd52:	b087      	sub	sp, #28
 800bd54:	6993      	ldr	r3, [r2, #24]
 800bd56:	9701      	str	r7, [sp, #4]
 800bd58:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800bd5a:	6a17      	ldr	r7, [r2, #32]
 800bd5c:	9304      	str	r3, [sp, #16]
 800bd5e:	69d6      	ldr	r6, [r2, #28]
 800bd60:	9702      	str	r7, [sp, #8]
 800bd62:	e9d2 4e04 	ldrd	r4, lr, [r2, #16]
 800bd66:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800bd6a:	2d00      	cmp	r5, #0
 800bd6c:	f000 8093 	beq.w	800be96 <D48_1CH_HTONS_VOL_HP+0x14a>
 800bd70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd74:	f1a1 0b02 	sub.w	fp, r1, #2
 800bd78:	46f2      	mov	sl, lr
 800bd7a:	4f48      	ldr	r7, [pc, #288]	; (800be9c <D48_1CH_HTONS_VOL_HP+0x150>)
 800bd7c:	eb00 0145 	add.w	r1, r0, r5, lsl #1
 800bd80:	469e      	mov	lr, r3
 800bd82:	9205      	str	r2, [sp, #20]
 800bd84:	9103      	str	r1, [sp, #12]
 800bd86:	e9d0 3200 	ldrd	r3, r2, [r0]
 800bd8a:	3006      	adds	r0, #6
 800bd8c:	ba5b      	rev16	r3, r3
 800bd8e:	fa92 f992 	rev16.w	r9, r2
 800bd92:	b2dd      	uxtb	r5, r3
 800bd94:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800bd98:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800bd9c:	0e1b      	lsrs	r3, r3, #24
 800bd9e:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800bda2:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800bda6:	eb05 2696 	add.w	r6, r5, r6, lsr #10
 800bdaa:	f857 5022 	ldr.w	r5, [r7, r2, lsl #2]
 800bdae:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800bdb2:	fa5f f289 	uxtb.w	r2, r9
 800bdb6:	eb01 2196 	add.w	r1, r1, r6, lsr #10
 800bdba:	f3c9 2907 	ubfx	r9, r9, #8, #8
 800bdbe:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800bdc2:	f3c6 0809 	ubfx	r8, r6, #0, #10
 800bdc6:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800bdca:	f857 6029 	ldr.w	r6, [r7, r9, lsl #2]
 800bdce:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800bdd2:	eb03 2395 	add.w	r3, r3, r5, lsr #10
 800bdd6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800bdda:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800bdde:	eb02 2293 	add.w	r2, r2, r3, lsr #10
 800bde2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bde6:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800bdea:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800bdee:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 800bdf2:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800bdf6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800bdfa:	4b29      	ldr	r3, [pc, #164]	; (800bea0 <D48_1CH_HTONS_VOL_HP+0x154>)
 800bdfc:	fb28 c103 	smlad	r1, r8, r3, ip
 800be00:	4b28      	ldr	r3, [pc, #160]	; (800bea4 <D48_1CH_HTONS_VOL_HP+0x158>)
 800be02:	fb25 1103 	smlad	r1, r5, r3, r1
 800be06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800be0a:	fb22 1903 	smlad	r9, r2, r3, r1
 800be0e:	4b26      	ldr	r3, [pc, #152]	; (800bea8 <D48_1CH_HTONS_VOL_HP+0x15c>)
 800be10:	fb28 ec03 	smlad	ip, r8, r3, lr
 800be14:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800be18:	fb25 cc03 	smlad	ip, r5, r3, ip
 800be1c:	4b23      	ldr	r3, [pc, #140]	; (800beac <D48_1CH_HTONS_VOL_HP+0x160>)
 800be1e:	fb22 cc03 	smlad	ip, r2, r3, ip
 800be22:	2101      	movs	r1, #1
 800be24:	fb28 f801 	smuad	r8, r8, r1
 800be28:	4b21      	ldr	r3, [pc, #132]	; (800beb0 <D48_1CH_HTONS_VOL_HP+0x164>)
 800be2a:	fb25 8503 	smlad	r5, r5, r3, r8
 800be2e:	4b21      	ldr	r3, [pc, #132]	; (800beb4 <D48_1CH_HTONS_VOL_HP+0x168>)
 800be30:	fb22 5e03 	smlad	lr, r2, r3, r5
 800be34:	f5a9 4158 	sub.w	r1, r9, #55296	; 0xd800
 800be38:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800be3c:	190a      	adds	r2, r1, r4
 800be3e:	9c02      	ldr	r4, [sp, #8]
 800be40:	eba2 020a 	sub.w	r2, r2, sl
 800be44:	468a      	mov	sl, r1
 800be46:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800be4a:	fba2 2304 	umull	r2, r3, r2, r4
 800be4e:	fb04 3309 	mla	r3, r4, r9, r3
 800be52:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800be56:	f04f 0900 	mov.w	r9, #0
 800be5a:	f143 0500 	adc.w	r5, r3, #0
 800be5e:	9b01      	ldr	r3, [sp, #4]
 800be60:	032a      	lsls	r2, r5, #12
 800be62:	006c      	lsls	r4, r5, #1
 800be64:	fbc3 8902 	smlal	r8, r9, r3, r2
 800be68:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800be6c:	f303 030f 	ssat	r3, #16, r3
 800be70:	f82b 3f02 	strh.w	r3, [fp, #2]!
 800be74:	9b03      	ldr	r3, [sp, #12]
 800be76:	4283      	cmp	r3, r0
 800be78:	d185      	bne.n	800bd86 <D48_1CH_HTONS_VOL_HP+0x3a>
 800be7a:	4673      	mov	r3, lr
 800be7c:	9a05      	ldr	r2, [sp, #20]
 800be7e:	6093      	str	r3, [r2, #8]
 800be80:	2000      	movs	r0, #0
 800be82:	9b04      	ldr	r3, [sp, #16]
 800be84:	f8c2 c00c 	str.w	ip, [r2, #12]
 800be88:	61d6      	str	r6, [r2, #28]
 800be8a:	6193      	str	r3, [r2, #24]
 800be8c:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800be90:	b007      	add	sp, #28
 800be92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be96:	4671      	mov	r1, lr
 800be98:	e7f1      	b.n	800be7e <D48_1CH_HTONS_VOL_HP+0x132>
 800be9a:	bf00      	nop
 800be9c:	24000000 	.word	0x24000000
 800bea0:	000f000a 	.word	0x000f000a
 800bea4:	00060003 	.word	0x00060003
 800bea8:	00150019 	.word	0x00150019
 800beac:	00190015 	.word	0x00190015
 800beb0:	00030006 	.word	0x00030006
 800beb4:	000a000f 	.word	0x000a000f

0800beb8 <D64_1CH_HTONS_VOL_HP>:
 800beb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bebc:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800bebe:	b089      	sub	sp, #36	; 0x24
 800bec0:	6993      	ldr	r3, [r2, #24]
 800bec2:	4686      	mov	lr, r0
 800bec4:	9503      	str	r5, [sp, #12]
 800bec6:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800bec8:	6a15      	ldr	r5, [r2, #32]
 800beca:	9306      	str	r3, [sp, #24]
 800becc:	69d6      	ldr	r6, [r2, #28]
 800bece:	9504      	str	r5, [sp, #16]
 800bed0:	e9d2 8404 	ldrd	r8, r4, [r2, #16]
 800bed4:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800bed8:	2800      	cmp	r0, #0
 800beda:	f000 80a4 	beq.w	800c026 <D64_1CH_HTONS_VOL_HP+0x16e>
 800bede:	460f      	mov	r7, r1
 800bee0:	46f1      	mov	r9, lr
 800bee2:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800bee6:	4d56      	ldr	r5, [pc, #344]	; (800c040 <D64_1CH_HTONS_VOL_HP+0x188>)
 800bee8:	46a2      	mov	sl, r4
 800beea:	469e      	mov	lr, r3
 800beec:	9105      	str	r1, [sp, #20]
 800beee:	9207      	str	r2, [sp, #28]
 800bef0:	f859 1b08 	ldr.w	r1, [r9], #8
 800bef4:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800bef8:	ba49      	rev16	r1, r1
 800befa:	fa93 fb93 	rev16.w	fp, r3
 800befe:	b2cb      	uxtb	r3, r1
 800bf00:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800bf04:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800bf08:	0e09      	lsrs	r1, r1, #24
 800bf0a:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800bf0e:	fa5f f38b 	uxtb.w	r3, fp
 800bf12:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800bf16:	4426      	add	r6, r4
 800bf18:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 800bf1c:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800bf20:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800bf24:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
 800bf28:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800bf2c:	f3cb 2307 	ubfx	r3, fp, #8, #8
 800bf30:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800bf34:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800bf38:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800bf3c:	eb01 2194 	add.w	r1, r1, r4, lsr #10
 800bf40:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800bf44:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800bf48:	f3cb 4607 	ubfx	r6, fp, #16, #8
 800bf4c:	eb00 2091 	add.w	r0, r0, r1, lsr #10
 800bf50:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800bf54:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
 800bf58:	ea4f 6b1b 	mov.w	fp, fp, lsr #24
 800bf5c:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800bf60:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800bf64:	f855 b02b 	ldr.w	fp, [r5, fp, lsl #2]
 800bf68:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bf6c:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800bf70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf74:	eb0b 2b96 	add.w	fp, fp, r6, lsr #10
 800bf78:	f3c6 0409 	ubfx	r4, r6, #0, #10
 800bf7c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bf80:	f3cb 0009 	ubfx	r0, fp, #0, #10
 800bf84:	ea4f 269b 	mov.w	r6, fp, lsr #10
 800bf88:	ea40 4b04 	orr.w	fp, r0, r4, lsl #16
 800bf8c:	482d      	ldr	r0, [pc, #180]	; (800c044 <D64_1CH_HTONS_VOL_HP+0x18c>)
 800bf8e:	fb22 cc00 	smlad	ip, r2, r0, ip
 800bf92:	482d      	ldr	r0, [pc, #180]	; (800c048 <D64_1CH_HTONS_VOL_HP+0x190>)
 800bf94:	fb21 cc00 	smlad	ip, r1, r0, ip
 800bf98:	482c      	ldr	r0, [pc, #176]	; (800c04c <D64_1CH_HTONS_VOL_HP+0x194>)
 800bf9a:	fb23 cc00 	smlad	ip, r3, r0, ip
 800bf9e:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800bfa2:	fb2b c404 	smlad	r4, fp, r4, ip
 800bfa6:	482a      	ldr	r0, [pc, #168]	; (800c050 <D64_1CH_HTONS_VOL_HP+0x198>)
 800bfa8:	fb22 ec00 	smlad	ip, r2, r0, lr
 800bfac:	fb2b cc10 	smladx	ip, fp, r0, ip
 800bfb0:	4828      	ldr	r0, [pc, #160]	; (800c054 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800bfb2:	fb21 cc00 	smlad	ip, r1, r0, ip
 800bfb6:	fb23 cc10 	smladx	ip, r3, r0, ip
 800bfba:	f04f 0e01 	mov.w	lr, #1
 800bfbe:	fb22 f20e 	smuad	r2, r2, lr
 800bfc2:	4825      	ldr	r0, [pc, #148]	; (800c058 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800bfc4:	fb21 2100 	smlad	r1, r1, r0, r2
 800bfc8:	4a24      	ldr	r2, [pc, #144]	; (800c05c <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800bfca:	fb23 1302 	smlad	r3, r3, r2, r1
 800bfce:	4a24      	ldr	r2, [pc, #144]	; (800c060 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800bfd0:	fb2b 3e02 	smlad	lr, fp, r2, r3
 800bfd4:	f5a4 3400 	sub.w	r4, r4, #131072	; 0x20000
 800bfd8:	eb04 0208 	add.w	r2, r4, r8
 800bfdc:	eba2 020a 	sub.w	r2, r2, sl
 800bfe0:	46a2      	mov	sl, r4
 800bfe2:	4610      	mov	r0, r2
 800bfe4:	17d1      	asrs	r1, r2, #31
 800bfe6:	e9cd 0100 	strd	r0, r1, [sp]
 800bfea:	9904      	ldr	r1, [sp, #16]
 800bfec:	9801      	ldr	r0, [sp, #4]
 800bfee:	fba2 2301 	umull	r2, r3, r2, r1
 800bff2:	fb01 3300 	mla	r3, r1, r0, r3
 800bff6:	f112 4000 	adds.w	r0, r2, #2147483648	; 0x80000000
 800bffa:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800bffe:	f143 0100 	adc.w	r1, r3, #0
 800c002:	9b03      	ldr	r3, [sp, #12]
 800c004:	02ca      	lsls	r2, r1, #11
 800c006:	ea4f 0841 	mov.w	r8, r1, lsl #1
 800c00a:	2100      	movs	r1, #0
 800c00c:	fbc3 0102 	smlal	r0, r1, r3, r2
 800c010:	108b      	asrs	r3, r1, #2
 800c012:	f303 030f 	ssat	r3, #16, r3
 800c016:	f827 3b02 	strh.w	r3, [r7], #2
 800c01a:	9b05      	ldr	r3, [sp, #20]
 800c01c:	429f      	cmp	r7, r3
 800c01e:	f47f af67 	bne.w	800bef0 <D64_1CH_HTONS_VOL_HP+0x38>
 800c022:	4673      	mov	r3, lr
 800c024:	9a07      	ldr	r2, [sp, #28]
 800c026:	6093      	str	r3, [r2, #8]
 800c028:	2000      	movs	r0, #0
 800c02a:	9b06      	ldr	r3, [sp, #24]
 800c02c:	f8c2 c00c 	str.w	ip, [r2, #12]
 800c030:	61d6      	str	r6, [r2, #28]
 800c032:	6193      	str	r3, [r2, #24]
 800c034:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800c038:	b009      	add	sp, #36	; 0x24
 800c03a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c03e:	bf00      	nop
 800c040:	24000000 	.word	0x24000000
 800c044:	001c0015 	.word	0x001c0015
 800c048:	000f000a 	.word	0x000f000a
 800c04c:	00060003 	.word	0x00060003
 800c050:	0024002a 	.word	0x0024002a
 800c054:	002e0030 	.word	0x002e0030
 800c058:	00030006 	.word	0x00030006
 800c05c:	000a000f 	.word	0x000a000f
 800c060:	0015001c 	.word	0x0015001c

0800c064 <D80_1CH_HTONS_VOL_HP>:
 800c064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c068:	6913      	ldr	r3, [r2, #16]
 800c06a:	b089      	sub	sp, #36	; 0x24
 800c06c:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800c06e:	9301      	str	r3, [sp, #4]
 800c070:	9603      	str	r6, [sp, #12]
 800c072:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800c074:	6a16      	ldr	r6, [r2, #32]
 800c076:	e9d2 5305 	ldrd	r5, r3, [r2, #20]
 800c07a:	e9d2 7c02 	ldrd	r7, ip, [r2, #8]
 800c07e:	9306      	str	r3, [sp, #24]
 800c080:	9604      	str	r6, [sp, #16]
 800c082:	69d3      	ldr	r3, [r2, #28]
 800c084:	2c00      	cmp	r4, #0
 800c086:	f000 80ce 	beq.w	800c226 <D80_1CH_HTONS_VOL_HP+0x1c2>
 800c08a:	3902      	subs	r1, #2
 800c08c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800c090:	4e66      	ldr	r6, [pc, #408]	; (800c22c <D80_1CH_HTONS_VOL_HP+0x1c8>)
 800c092:	469e      	mov	lr, r3
 800c094:	9102      	str	r1, [sp, #8]
 800c096:	46aa      	mov	sl, r5
 800c098:	eb00 0144 	add.w	r1, r0, r4, lsl #1
 800c09c:	9207      	str	r2, [sp, #28]
 800c09e:	9105      	str	r1, [sp, #20]
 800c0a0:	6883      	ldr	r3, [r0, #8]
 800c0a2:	e9d0 4200 	ldrd	r4, r2, [r0]
 800c0a6:	300a      	adds	r0, #10
 800c0a8:	ba64      	rev16	r4, r4
 800c0aa:	ba52      	rev16	r2, r2
 800c0ac:	fa93 fb93 	rev16.w	fp, r3
 800c0b0:	b2e5      	uxtb	r5, r4
 800c0b2:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800c0b6:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800c0ba:	0e24      	lsrs	r4, r4, #24
 800c0bc:	f856 8025 	ldr.w	r8, [r6, r5, lsl #2]
 800c0c0:	b2d5      	uxtb	r5, r2
 800c0c2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800c0c6:	44c6      	add	lr, r8
 800c0c8:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800c0cc:	f856 4024 	ldr.w	r4, [r6, r4, lsl #2]
 800c0d0:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 800c0d4:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800c0d8:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800c0dc:	eb01 2993 	add.w	r9, r1, r3, lsr #10
 800c0e0:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800c0e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c0e8:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 800c0ec:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800c0f0:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800c0f4:	f3cb 2e07 	ubfx	lr, fp, #8, #8
 800c0f8:	eb05 2894 	add.w	r8, r5, r4, lsr #10
 800c0fc:	f3c2 4507 	ubfx	r5, r2, #16, #8
 800c100:	0e12      	lsrs	r2, r2, #24
 800c102:	f856 e02e 	ldr.w	lr, [r6, lr, lsl #2]
 800c106:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800c10a:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800c10e:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800c112:	fa5f fb8b 	uxtb.w	fp, fp
 800c116:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800c11a:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800c11e:	f856 b02b 	ldr.w	fp, [r6, fp, lsl #2]
 800c122:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c126:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 800c12a:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800c12e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c132:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800c136:	eb0b 2b92 	add.w	fp, fp, r2, lsr #10
 800c13a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c13e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c142:	eb0e 2e9b 	add.w	lr, lr, fp, lsr #10
 800c146:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800c14a:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 800c14e:	f3ce 0109 	ubfx	r1, lr, #0, #10
 800c152:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 800c156:	ea4f 2e9e 	mov.w	lr, lr, lsr #10
 800c15a:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800c15e:	4934      	ldr	r1, [pc, #208]	; (800c230 <D80_1CH_HTONS_VOL_HP+0x1cc>)
 800c160:	fb23 cc01 	smlad	ip, r3, r1, ip
 800c164:	4933      	ldr	r1, [pc, #204]	; (800c234 <D80_1CH_HTONS_VOL_HP+0x1d0>)
 800c166:	fb24 cc01 	smlad	ip, r4, r1, ip
 800c16a:	4933      	ldr	r1, [pc, #204]	; (800c238 <D80_1CH_HTONS_VOL_HP+0x1d4>)
 800c16c:	fb28 cc01 	smlad	ip, r8, r1, ip
 800c170:	4932      	ldr	r1, [pc, #200]	; (800c23c <D80_1CH_HTONS_VOL_HP+0x1d8>)
 800c172:	fb22 cc01 	smlad	ip, r2, r1, ip
 800c176:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800c17a:	fb2b c901 	smlad	r9, fp, r1, ip
 800c17e:	4930      	ldr	r1, [pc, #192]	; (800c240 <D80_1CH_HTONS_VOL_HP+0x1dc>)
 800c180:	fb23 7701 	smlad	r7, r3, r1, r7
 800c184:	492f      	ldr	r1, [pc, #188]	; (800c244 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800c186:	fb24 7701 	smlad	r7, r4, r1, r7
 800c18a:	f04f 1c4b 	mov.w	ip, #4915275	; 0x4b004b
 800c18e:	fb28 7c0c 	smlad	ip, r8, ip, r7
 800c192:	492d      	ldr	r1, [pc, #180]	; (800c248 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800c194:	fb22 cc01 	smlad	ip, r2, r1, ip
 800c198:	492c      	ldr	r1, [pc, #176]	; (800c24c <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800c19a:	fb2b cc01 	smlad	ip, fp, r1, ip
 800c19e:	2101      	movs	r1, #1
 800c1a0:	fb23 f301 	smuad	r3, r3, r1
 800c1a4:	492a      	ldr	r1, [pc, #168]	; (800c250 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800c1a6:	fb24 3401 	smlad	r4, r4, r1, r3
 800c1aa:	492a      	ldr	r1, [pc, #168]	; (800c254 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800c1ac:	fb28 4101 	smlad	r1, r8, r1, r4
 800c1b0:	4f29      	ldr	r7, [pc, #164]	; (800c258 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800c1b2:	fb22 1207 	smlad	r2, r2, r7, r1
 800c1b6:	4f29      	ldr	r7, [pc, #164]	; (800c25c <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800c1b8:	fb2b 2707 	smlad	r7, fp, r7, r2
 800c1bc:	f5a9 317a 	sub.w	r1, r9, #256000	; 0x3e800
 800c1c0:	9b01      	ldr	r3, [sp, #4]
 800c1c2:	9c04      	ldr	r4, [sp, #16]
 800c1c4:	440b      	add	r3, r1
 800c1c6:	eba3 020a 	sub.w	r2, r3, sl
 800c1ca:	468a      	mov	sl, r1
 800c1cc:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800c1d0:	fba2 2304 	umull	r2, r3, r2, r4
 800c1d4:	fb04 3309 	mla	r3, r4, r9, r3
 800c1d8:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800c1dc:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c1e0:	f143 0500 	adc.w	r5, r3, #0
 800c1e4:	006b      	lsls	r3, r5, #1
 800c1e6:	02aa      	lsls	r2, r5, #10
 800c1e8:	2500      	movs	r5, #0
 800c1ea:	9301      	str	r3, [sp, #4]
 800c1ec:	9b03      	ldr	r3, [sp, #12]
 800c1ee:	fbc3 4502 	smlal	r4, r5, r3, r2
 800c1f2:	9a02      	ldr	r2, [sp, #8]
 800c1f4:	10ab      	asrs	r3, r5, #2
 800c1f6:	f303 030f 	ssat	r3, #16, r3
 800c1fa:	f822 3f02 	strh.w	r3, [r2, #2]!
 800c1fe:	9b05      	ldr	r3, [sp, #20]
 800c200:	9202      	str	r2, [sp, #8]
 800c202:	4298      	cmp	r0, r3
 800c204:	f47f af4c 	bne.w	800c0a0 <D80_1CH_HTONS_VOL_HP+0x3c>
 800c208:	4673      	mov	r3, lr
 800c20a:	9a07      	ldr	r2, [sp, #28]
 800c20c:	61d3      	str	r3, [r2, #28]
 800c20e:	2000      	movs	r0, #0
 800c210:	9b01      	ldr	r3, [sp, #4]
 800c212:	6097      	str	r7, [r2, #8]
 800c214:	f8c2 c00c 	str.w	ip, [r2, #12]
 800c218:	e9c2 3104 	strd	r3, r1, [r2, #16]
 800c21c:	9b06      	ldr	r3, [sp, #24]
 800c21e:	6193      	str	r3, [r2, #24]
 800c220:	b009      	add	sp, #36	; 0x24
 800c222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c226:	4629      	mov	r1, r5
 800c228:	e7f0      	b.n	800c20c <D80_1CH_HTONS_VOL_HP+0x1a8>
 800c22a:	bf00      	nop
 800c22c:	24000000 	.word	0x24000000
 800c230:	002d0024 	.word	0x002d0024
 800c234:	001c0015 	.word	0x001c0015
 800c238:	000f000a 	.word	0x000f000a
 800c23c:	00060003 	.word	0x00060003
 800c240:	0037003f 	.word	0x0037003f
 800c244:	00450049 	.word	0x00450049
 800c248:	00490045 	.word	0x00490045
 800c24c:	003f0037 	.word	0x003f0037
 800c250:	00030006 	.word	0x00030006
 800c254:	000a000f 	.word	0x000a000f
 800c258:	0015001c 	.word	0x0015001c
 800c25c:	0024002d 	.word	0x0024002d

0800c260 <D128_1CH_HTONS_VOL_HP>:
 800c260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c264:	6914      	ldr	r4, [r2, #16]
 800c266:	b08d      	sub	sp, #52	; 0x34
 800c268:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800c26a:	9404      	str	r4, [sp, #16]
 800c26c:	6954      	ldr	r4, [r2, #20]
 800c26e:	920b      	str	r2, [sp, #44]	; 0x2c
 800c270:	9405      	str	r4, [sp, #20]
 800c272:	6994      	ldr	r4, [r2, #24]
 800c274:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800c278:	940a      	str	r4, [sp, #40]	; 0x28
 800c27a:	6894      	ldr	r4, [r2, #8]
 800c27c:	9403      	str	r4, [sp, #12]
 800c27e:	68d4      	ldr	r4, [r2, #12]
 800c280:	9402      	str	r4, [sp, #8]
 800c282:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800c284:	6a12      	ldr	r2, [r2, #32]
 800c286:	9407      	str	r4, [sp, #28]
 800c288:	9208      	str	r2, [sp, #32]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	f000 812e 	beq.w	800c4ec <D128_1CH_HTONS_VOL_HP+0x28c>
 800c290:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800c294:	f100 0b10 	add.w	fp, r0, #16
 800c298:	f8df 9290 	ldr.w	r9, [pc, #656]	; 800c52c <D128_1CH_HTONS_VOL_HP+0x2cc>
 800c29c:	9106      	str	r1, [sp, #24]
 800c29e:	9309      	str	r3, [sp, #36]	; 0x24
 800c2a0:	e95b 0204 	ldrd	r0, r2, [fp, #-16]
 800c2a4:	e95b 3602 	ldrd	r3, r6, [fp, #-8]
 800c2a8:	ba40      	rev16	r0, r0
 800c2aa:	ba52      	rev16	r2, r2
 800c2ac:	ba5b      	rev16	r3, r3
 800c2ae:	ba76      	rev16	r6, r6
 800c2b0:	b2c5      	uxtb	r5, r0
 800c2b2:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800c2b6:	f3c0 4107 	ubfx	r1, r0, #16, #8
 800c2ba:	0e00      	lsrs	r0, r0, #24
 800c2bc:	f859 7025 	ldr.w	r7, [r9, r5, lsl #2]
 800c2c0:	b2d5      	uxtb	r5, r2
 800c2c2:	f859 e024 	ldr.w	lr, [r9, r4, lsl #2]
 800c2c6:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800c2ca:	44bc      	add	ip, r7
 800c2cc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c2d0:	f859 7020 	ldr.w	r7, [r9, r0, lsl #2]
 800c2d4:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800c2d8:	eb0e 2e9c 	add.w	lr, lr, ip, lsr #10
 800c2dc:	f859 a025 	ldr.w	sl, [r9, r5, lsl #2]
 800c2e0:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800c2e4:	0e12      	lsrs	r2, r2, #24
 800c2e6:	eb01 219e 	add.w	r1, r1, lr, lsr #10
 800c2ea:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800c2ee:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800c2f2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800c2f6:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800c2fa:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800c2fe:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c302:	b2da      	uxtb	r2, r3
 800c304:	eb0a 2a97 	add.w	sl, sl, r7, lsr #10
 800c308:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800c30c:	ea4e 4e0c 	orr.w	lr, lr, ip, lsl #16
 800c310:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800c314:	eb05 259a 	add.w	r5, r5, sl, lsr #10
 800c318:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c31c:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800c320:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800c324:	eb00 2c95 	add.w	ip, r0, r5, lsr #10
 800c328:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800c32c:	f859 8021 	ldr.w	r8, [r9, r1, lsl #2]
 800c330:	f3c3 4107 	ubfx	r1, r3, #16, #8
 800c334:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800c338:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800c33c:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 800c340:	0e1b      	lsrs	r3, r3, #24
 800c342:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800c346:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800c34a:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 800c34e:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 800c352:	eb08 2892 	add.w	r8, r8, r2, lsr #10
 800c356:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800c35a:	b2f3      	uxtb	r3, r6
 800c35c:	eb00 2a98 	add.w	sl, r0, r8, lsr #10
 800c360:	f3c8 0009 	ubfx	r0, r8, #0, #10
 800c364:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c368:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800c36c:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800c370:	f3c6 2c07 	ubfx	ip, r6, #8, #8
 800c374:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800c378:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800c37c:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800c380:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 800c384:	f3c6 4c07 	ubfx	ip, r6, #16, #8
 800c388:	0e36      	lsrs	r6, r6, #24
 800c38a:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800c38e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800c392:	f859 302c 	ldr.w	r3, [r9, ip, lsl #2]
 800c396:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800c39a:	f859 c026 	ldr.w	ip, [r9, r6, lsl #2]
 800c39e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c3a2:	eb03 2692 	add.w	r6, r3, r2, lsr #10
 800c3a6:	f3c2 0309 	ubfx	r3, r2, #0, #10
 800c3aa:	9101      	str	r1, [sp, #4]
 800c3ac:	ea43 4208 	orr.w	r2, r3, r8, lsl #16
 800c3b0:	9b02      	ldr	r3, [sp, #8]
 800c3b2:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800c3b6:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800c3ba:	4611      	mov	r1, r2
 800c3bc:	f3cc 0209 	ubfx	r2, ip, #0, #10
 800c3c0:	ea4f 2c9c 	mov.w	ip, ip, lsr #10
 800c3c4:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800c3c8:	4a49      	ldr	r2, [pc, #292]	; (800c4f0 <D128_1CH_HTONS_VOL_HP+0x290>)
 800c3ca:	fb2e 3202 	smlad	r2, lr, r2, r3
 800c3ce:	4b49      	ldr	r3, [pc, #292]	; (800c4f4 <D128_1CH_HTONS_VOL_HP+0x294>)
 800c3d0:	fb27 2203 	smlad	r2, r7, r3, r2
 800c3d4:	4b48      	ldr	r3, [pc, #288]	; (800c4f8 <D128_1CH_HTONS_VOL_HP+0x298>)
 800c3d6:	fb25 2203 	smlad	r2, r5, r3, r2
 800c3da:	4b48      	ldr	r3, [pc, #288]	; (800c4fc <D128_1CH_HTONS_VOL_HP+0x29c>)
 800c3dc:	fb24 2203 	smlad	r2, r4, r3, r2
 800c3e0:	4b47      	ldr	r3, [pc, #284]	; (800c500 <D128_1CH_HTONS_VOL_HP+0x2a0>)
 800c3e2:	fb20 2803 	smlad	r8, r0, r3, r2
 800c3e6:	4b47      	ldr	r3, [pc, #284]	; (800c504 <D128_1CH_HTONS_VOL_HP+0x2a4>)
 800c3e8:	9a01      	ldr	r2, [sp, #4]
 800c3ea:	fb22 8203 	smlad	r2, r2, r3, r8
 800c3ee:	4b46      	ldr	r3, [pc, #280]	; (800c508 <D128_1CH_HTONS_VOL_HP+0x2a8>)
 800c3f0:	9102      	str	r1, [sp, #8]
 800c3f2:	fb21 2203 	smlad	r2, r1, r3, r2
 800c3f6:	f44f 3880 	mov.w	r8, #65536	; 0x10000
 800c3fa:	fb26 2308 	smlad	r3, r6, r8, r2
 800c3fe:	4619      	mov	r1, r3
 800c400:	9a03      	ldr	r2, [sp, #12]
 800c402:	4b42      	ldr	r3, [pc, #264]	; (800c50c <D128_1CH_HTONS_VOL_HP+0x2ac>)
 800c404:	fb2e 2803 	smlad	r8, lr, r3, r2
 800c408:	4b41      	ldr	r3, [pc, #260]	; (800c510 <D128_1CH_HTONS_VOL_HP+0x2b0>)
 800c40a:	fb27 8a03 	smlad	sl, r7, r3, r8
 800c40e:	f8df 8120 	ldr.w	r8, [pc, #288]	; 800c530 <D128_1CH_HTONS_VOL_HP+0x2d0>
 800c412:	fb25 a808 	smlad	r8, r5, r8, sl
 800c416:	f8df a11c 	ldr.w	sl, [pc, #284]	; 800c534 <D128_1CH_HTONS_VOL_HP+0x2d4>
 800c41a:	fb24 880a 	smlad	r8, r4, sl, r8
 800c41e:	f8df a118 	ldr.w	sl, [pc, #280]	; 800c538 <D128_1CH_HTONS_VOL_HP+0x2d8>
 800c422:	fb20 8a0a 	smlad	sl, r0, sl, r8
 800c426:	f8df 8114 	ldr.w	r8, [pc, #276]	; 800c53c <D128_1CH_HTONS_VOL_HP+0x2dc>
 800c42a:	9b01      	ldr	r3, [sp, #4]
 800c42c:	fb23 aa08 	smlad	sl, r3, r8, sl
 800c430:	f8df 810c 	ldr.w	r8, [pc, #268]	; 800c540 <D128_1CH_HTONS_VOL_HP+0x2e0>
 800c434:	9a02      	ldr	r2, [sp, #8]
 800c436:	fb22 a808 	smlad	r8, r2, r8, sl
 800c43a:	f8df a108 	ldr.w	sl, [pc, #264]	; 800c544 <D128_1CH_HTONS_VOL_HP+0x2e4>
 800c43e:	fb26 830a 	smlad	r3, r6, sl, r8
 800c442:	f04f 0801 	mov.w	r8, #1
 800c446:	9302      	str	r3, [sp, #8]
 800c448:	fb2e fe08 	smuad	lr, lr, r8
 800c44c:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 800c548 <D128_1CH_HTONS_VOL_HP+0x2e8>
 800c450:	fb27 ee08 	smlad	lr, r7, r8, lr
 800c454:	4f2f      	ldr	r7, [pc, #188]	; (800c514 <D128_1CH_HTONS_VOL_HP+0x2b4>)
 800c456:	fb25 ee07 	smlad	lr, r5, r7, lr
 800c45a:	4f2f      	ldr	r7, [pc, #188]	; (800c518 <D128_1CH_HTONS_VOL_HP+0x2b8>)
 800c45c:	fb24 ee07 	smlad	lr, r4, r7, lr
 800c460:	4f2e      	ldr	r7, [pc, #184]	; (800c51c <D128_1CH_HTONS_VOL_HP+0x2bc>)
 800c462:	fb20 ee07 	smlad	lr, r0, r7, lr
 800c466:	4f2e      	ldr	r7, [pc, #184]	; (800c520 <D128_1CH_HTONS_VOL_HP+0x2c0>)
 800c468:	9b01      	ldr	r3, [sp, #4]
 800c46a:	fb23 ee07 	smlad	lr, r3, r7, lr
 800c46e:	4f2d      	ldr	r7, [pc, #180]	; (800c524 <D128_1CH_HTONS_VOL_HP+0x2c4>)
 800c470:	fb22 e707 	smlad	r7, r2, r7, lr
 800c474:	4b2c      	ldr	r3, [pc, #176]	; (800c528 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800c476:	fb26 7303 	smlad	r3, r6, r3, r7
 800c47a:	f5a1 1680 	sub.w	r6, r1, #1048576	; 0x100000
 800c47e:	9303      	str	r3, [sp, #12]
 800c480:	9b04      	ldr	r3, [sp, #16]
 800c482:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800c486:	9f08      	ldr	r7, [sp, #32]
 800c488:	2100      	movs	r1, #0
 800c48a:	4433      	add	r3, r6
 800c48c:	f10b 0b10 	add.w	fp, fp, #16
 800c490:	461a      	mov	r2, r3
 800c492:	9b05      	ldr	r3, [sp, #20]
 800c494:	9605      	str	r6, [sp, #20]
 800c496:	1ad2      	subs	r2, r2, r3
 800c498:	17d5      	asrs	r5, r2, #31
 800c49a:	fba2 2307 	umull	r2, r3, r2, r7
 800c49e:	1814      	adds	r4, r2, r0
 800c4a0:	fb07 3305 	mla	r3, r7, r5, r3
 800c4a4:	eb43 0501 	adc.w	r5, r3, r1
 800c4a8:	006b      	lsls	r3, r5, #1
 800c4aa:	022a      	lsls	r2, r5, #8
 800c4ac:	9304      	str	r3, [sp, #16]
 800c4ae:	9b07      	ldr	r3, [sp, #28]
 800c4b0:	fbc3 0102 	smlal	r0, r1, r3, r2
 800c4b4:	9a06      	ldr	r2, [sp, #24]
 800c4b6:	108b      	asrs	r3, r1, #2
 800c4b8:	f303 030f 	ssat	r3, #16, r3
 800c4bc:	f822 3b02 	strh.w	r3, [r2], #2
 800c4c0:	4613      	mov	r3, r2
 800c4c2:	9206      	str	r2, [sp, #24]
 800c4c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4c6:	4293      	cmp	r3, r2
 800c4c8:	f47f aeea 	bne.w	800c2a0 <D128_1CH_HTONS_VOL_HP+0x40>
 800c4cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c4ce:	2000      	movs	r0, #0
 800c4d0:	9903      	ldr	r1, [sp, #12]
 800c4d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c4d4:	6099      	str	r1, [r3, #8]
 800c4d6:	9902      	ldr	r1, [sp, #8]
 800c4d8:	f8c3 c01c 	str.w	ip, [r3, #28]
 800c4dc:	60d9      	str	r1, [r3, #12]
 800c4de:	9904      	ldr	r1, [sp, #16]
 800c4e0:	619a      	str	r2, [r3, #24]
 800c4e2:	e9c3 1604 	strd	r1, r6, [r3, #16]
 800c4e6:	b00d      	add	sp, #52	; 0x34
 800c4e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4ec:	9e05      	ldr	r6, [sp, #20]
 800c4ee:	e7ed      	b.n	800c4cc <D128_1CH_HTONS_VOL_HP+0x26c>
 800c4f0:	00780069 	.word	0x00780069
 800c4f4:	005b004e 	.word	0x005b004e
 800c4f8:	00420037 	.word	0x00420037
 800c4fc:	002d0024 	.word	0x002d0024
 800c500:	001c0015 	.word	0x001c0015
 800c504:	000f000a 	.word	0x000f000a
 800c508:	00060003 	.word	0x00060003
 800c50c:	00880096 	.word	0x00880096
 800c510:	00a200ac 	.word	0x00a200ac
 800c514:	000a000f 	.word	0x000a000f
 800c518:	0015001c 	.word	0x0015001c
 800c51c:	0024002d 	.word	0x0024002d
 800c520:	00370042 	.word	0x00370042
 800c524:	004e005b 	.word	0x004e005b
 800c528:	00690078 	.word	0x00690078
 800c52c:	24000000 	.word	0x24000000
 800c530:	00b400ba 	.word	0x00b400ba
 800c534:	00be00c0 	.word	0x00be00c0
 800c538:	00c000be 	.word	0x00c000be
 800c53c:	00ba00b4 	.word	0x00ba00b4
 800c540:	00ac00a2 	.word	0x00ac00a2
 800c544:	00960088 	.word	0x00960088
 800c548:	00030006 	.word	0x00030006

0800c54c <PDM_Filter_Init>:
 800c54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c54e:	2240      	movs	r2, #64	; 0x40
 800c550:	2100      	movs	r1, #0
 800c552:	4604      	mov	r4, r0
 800c554:	300c      	adds	r0, #12
 800c556:	f000 fa07 	bl	800c968 <memset>
 800c55a:	4a56      	ldr	r2, [pc, #344]	; (800c6b4 <PDM_Filter_Init+0x168>)
 800c55c:	4856      	ldr	r0, [pc, #344]	; (800c6b8 <PDM_Filter_Init+0x16c>)
 800c55e:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 800c562:	6813      	ldr	r3, [r2, #0]
 800c564:	f24c 2540 	movw	r5, #49728	; 0xc240
 800c568:	f023 0301 	bic.w	r3, r3, #1
 800c56c:	6013      	str	r3, [r2, #0]
 800c56e:	6803      	ldr	r3, [r0, #0]
 800c570:	400b      	ands	r3, r1
 800c572:	42ab      	cmp	r3, r5
 800c574:	d040      	beq.n	800c5f8 <PDM_Filter_Init+0xac>
 800c576:	6803      	ldr	r3, [r0, #0]
 800c578:	f24c 2270 	movw	r2, #49776	; 0xc270
 800c57c:	4019      	ands	r1, r3
 800c57e:	4291      	cmp	r1, r2
 800c580:	d03a      	beq.n	800c5f8 <PDM_Filter_Init+0xac>
 800c582:	4b4e      	ldr	r3, [pc, #312]	; (800c6bc <PDM_Filter_Init+0x170>)
 800c584:	2101      	movs	r1, #1
 800c586:	461a      	mov	r2, r3
 800c588:	6019      	str	r1, [r3, #0]
 800c58a:	6813      	ldr	r3, [r2, #0]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d1fc      	bne.n	800c58a <PDM_Filter_Init+0x3e>
 800c590:	4b4b      	ldr	r3, [pc, #300]	; (800c6c0 <PDM_Filter_Init+0x174>)
 800c592:	494c      	ldr	r1, [pc, #304]	; (800c6c4 <PDM_Filter_Init+0x178>)
 800c594:	4a4c      	ldr	r2, [pc, #304]	; (800c6c8 <PDM_Filter_Init+0x17c>)
 800c596:	6019      	str	r1, [r3, #0]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	8820      	ldrh	r0, [r4, #0]
 800c59c:	4293      	cmp	r3, r2
 800c59e:	8961      	ldrh	r1, [r4, #10]
 800c5a0:	f04f 0300 	mov.w	r3, #0
 800c5a4:	8922      	ldrh	r2, [r4, #8]
 800c5a6:	bf14      	ite	ne
 800c5a8:	2500      	movne	r5, #0
 800c5aa:	4d47      	ldreq	r5, [pc, #284]	; (800c6c8 <PDM_Filter_Init+0x17c>)
 800c5ac:	2801      	cmp	r0, #1
 800c5ae:	61a3      	str	r3, [r4, #24]
 800c5b0:	6465      	str	r5, [r4, #68]	; 0x44
 800c5b2:	60e3      	str	r3, [r4, #12]
 800c5b4:	6263      	str	r3, [r4, #36]	; 0x24
 800c5b6:	6423      	str	r3, [r4, #64]	; 0x40
 800c5b8:	86a1      	strh	r1, [r4, #52]	; 0x34
 800c5ba:	86e2      	strh	r2, [r4, #54]	; 0x36
 800c5bc:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800c5c0:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800c5c4:	d936      	bls.n	800c634 <PDM_Filter_Init+0xe8>
 800c5c6:	2003      	movs	r0, #3
 800c5c8:	2302      	movs	r3, #2
 800c5ca:	8862      	ldrh	r2, [r4, #2]
 800c5cc:	2a01      	cmp	r2, #1
 800c5ce:	d92e      	bls.n	800c62e <PDM_Filter_Init+0xe2>
 800c5d0:	2140      	movs	r1, #64	; 0x40
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800c5d6:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800c5da:	d101      	bne.n	800c5e0 <PDM_Filter_Init+0x94>
 800c5dc:	460b      	mov	r3, r1
 800c5de:	6421      	str	r1, [r4, #64]	; 0x40
 800c5e0:	6862      	ldr	r2, [r4, #4]
 800c5e2:	b11a      	cbz	r2, 800c5ec <PDM_Filter_Init+0xa0>
 800c5e4:	f043 0310 	orr.w	r3, r3, #16
 800c5e8:	62e2      	str	r2, [r4, #44]	; 0x2c
 800c5ea:	6423      	str	r3, [r4, #64]	; 0x40
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	8722      	strh	r2, [r4, #56]	; 0x38
 800c5f0:	b908      	cbnz	r0, 800c5f6 <PDM_Filter_Init+0xaa>
 800c5f2:	3380      	adds	r3, #128	; 0x80
 800c5f4:	6423      	str	r3, [r4, #64]	; 0x40
 800c5f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5f8:	4b34      	ldr	r3, [pc, #208]	; (800c6cc <PDM_Filter_Init+0x180>)
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d1c0      	bne.n	800c582 <PDM_Filter_Init+0x36>
 800c600:	4a33      	ldr	r2, [pc, #204]	; (800c6d0 <PDM_Filter_Init+0x184>)
 800c602:	6813      	ldr	r3, [r2, #0]
 800c604:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c608:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800c60c:	d006      	beq.n	800c61c <PDM_Filter_Init+0xd0>
 800c60e:	6813      	ldr	r3, [r2, #0]
 800c610:	f240 4283 	movw	r2, #1155	; 0x483
 800c614:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c618:	4293      	cmp	r3, r2
 800c61a:	d1b2      	bne.n	800c582 <PDM_Filter_Init+0x36>
 800c61c:	4b2d      	ldr	r3, [pc, #180]	; (800c6d4 <PDM_Filter_Init+0x188>)
 800c61e:	2101      	movs	r1, #1
 800c620:	461a      	mov	r2, r3
 800c622:	6019      	str	r1, [r3, #0]
 800c624:	6813      	ldr	r3, [r2, #0]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d1fc      	bne.n	800c624 <PDM_Filter_Init+0xd8>
 800c62a:	4b2b      	ldr	r3, [pc, #172]	; (800c6d8 <PDM_Filter_Init+0x18c>)
 800c62c:	e7b1      	b.n	800c592 <PDM_Filter_Init+0x46>
 800c62e:	d03a      	beq.n	800c6a6 <PDM_Filter_Init+0x15a>
 800c630:	4618      	mov	r0, r3
 800c632:	e7cd      	b.n	800c5d0 <PDM_Filter_Init+0x84>
 800c634:	4d29      	ldr	r5, [pc, #164]	; (800c6dc <PDM_Filter_Init+0x190>)
 800c636:	782a      	ldrb	r2, [r5, #0]
 800c638:	d01b      	beq.n	800c672 <PDM_Filter_Init+0x126>
 800c63a:	2a01      	cmp	r2, #1
 800c63c:	d001      	beq.n	800c642 <PDM_Filter_Init+0xf6>
 800c63e:	2001      	movs	r0, #1
 800c640:	e7c3      	b.n	800c5ca <PDM_Filter_Init+0x7e>
 800c642:	4927      	ldr	r1, [pc, #156]	; (800c6e0 <PDM_Filter_Init+0x194>)
 800c644:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 800c6e8 <PDM_Filter_Init+0x19c>
 800c648:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800c64c:	4e25      	ldr	r6, [pc, #148]	; (800c6e4 <PDM_Filter_Init+0x198>)
 800c64e:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800c652:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800c656:	ea02 0006 	and.w	r0, r2, r6
 800c65a:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800c65e:	428f      	cmp	r7, r1
 800c660:	ea43 0300 	orr.w	r3, r3, r0
 800c664:	4413      	add	r3, r2
 800c666:	600b      	str	r3, [r1, #0]
 800c668:	d1f1      	bne.n	800c64e <PDM_Filter_Init+0x102>
 800c66a:	2300      	movs	r3, #0
 800c66c:	2001      	movs	r0, #1
 800c66e:	702b      	strb	r3, [r5, #0]
 800c670:	e7ab      	b.n	800c5ca <PDM_Filter_Init+0x7e>
 800c672:	2a00      	cmp	r2, #0
 800c674:	d1a9      	bne.n	800c5ca <PDM_Filter_Init+0x7e>
 800c676:	491a      	ldr	r1, [pc, #104]	; (800c6e0 <PDM_Filter_Init+0x194>)
 800c678:	f8df c06c 	ldr.w	ip, [pc, #108]	; 800c6e8 <PDM_Filter_Init+0x19c>
 800c67c:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800c680:	4e18      	ldr	r6, [pc, #96]	; (800c6e4 <PDM_Filter_Init+0x198>)
 800c682:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800c686:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800c68a:	ea02 0006 	and.w	r0, r2, r6
 800c68e:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800c692:	428f      	cmp	r7, r1
 800c694:	ea43 0300 	orr.w	r3, r3, r0
 800c698:	4413      	add	r3, r2
 800c69a:	600b      	str	r3, [r1, #0]
 800c69c:	d1f1      	bne.n	800c682 <PDM_Filter_Init+0x136>
 800c69e:	2001      	movs	r0, #1
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	7028      	strb	r0, [r5, #0]
 800c6a4:	e791      	b.n	800c5ca <PDM_Filter_Init+0x7e>
 800c6a6:	2220      	movs	r2, #32
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	2160      	movs	r1, #96	; 0x60
 800c6ac:	6422      	str	r2, [r4, #64]	; 0x40
 800c6ae:	4613      	mov	r3, r2
 800c6b0:	e790      	b.n	800c5d4 <PDM_Filter_Init+0x88>
 800c6b2:	bf00      	nop
 800c6b4:	e0002000 	.word	0xe0002000
 800c6b8:	e000ed00 	.word	0xe000ed00
 800c6bc:	40023008 	.word	0x40023008
 800c6c0:	40023000 	.word	0x40023000
 800c6c4:	f407a5c2 	.word	0xf407a5c2
 800c6c8:	b5e8b5cd 	.word	0xb5e8b5cd
 800c6cc:	e0042000 	.word	0xe0042000
 800c6d0:	5c001000 	.word	0x5c001000
 800c6d4:	58024c08 	.word	0x58024c08
 800c6d8:	58024c00 	.word	0x58024c00
 800c6dc:	24000944 	.word	0x24000944
 800c6e0:	23fffffc 	.word	0x23fffffc
 800c6e4:	000ffc00 	.word	0x000ffc00
 800c6e8:	3ff00000 	.word	0x3ff00000

0800c6ec <PDM_Filter_setConfig>:
 800c6ec:	4b67      	ldr	r3, [pc, #412]	; (800c88c <PDM_Filter_setConfig+0x1a0>)
 800c6ee:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d128      	bne.n	800c746 <PDM_Filter_setConfig+0x5a>
 800c6f4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800c6f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6f8:	880e      	ldrh	r6, [r1, #0]
 800c6fa:	460d      	mov	r5, r1
 800c6fc:	4604      	mov	r4, r0
 800c6fe:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 800c702:	1e73      	subs	r3, r6, #1
 800c704:	f9b5 7004 	ldrsh.w	r7, [r5, #4]
 800c708:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	; 0x38
 800c70c:	2b06      	cmp	r3, #6
 800c70e:	ed2d 8b02 	vpush	{d8}
 800c712:	6421      	str	r1, [r4, #64]	; 0x40
 800c714:	b083      	sub	sp, #12
 800c716:	d820      	bhi.n	800c75a <PDM_Filter_setConfig+0x6e>
 800c718:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800c71a:	42b3      	cmp	r3, r6
 800c71c:	d03d      	beq.n	800c79a <PDM_Filter_setConfig+0xae>
 800c71e:	4b5c      	ldr	r3, [pc, #368]	; (800c890 <PDM_Filter_setConfig+0x1a4>)
 800c720:	4013      	ands	r3, r2
 800c722:	4333      	orrs	r3, r6
 800c724:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c728:	6423      	str	r3, [r4, #64]	; 0x40
 800c72a:	f003 030f 	and.w	r3, r3, #15
 800c72e:	2a70      	cmp	r2, #112	; 0x70
 800c730:	f103 33ff 	add.w	r3, r3, #4294967295
 800c734:	d009      	beq.n	800c74a <PDM_Filter_setConfig+0x5e>
 800c736:	2b06      	cmp	r3, #6
 800c738:	d824      	bhi.n	800c784 <PDM_Filter_setConfig+0x98>
 800c73a:	e8df f003 	tbb	[pc, r3]
 800c73e:	878a      	.short	0x878a
 800c740:	7b7e8184 	.word	0x7b7e8184
 800c744:	78          	.byte	0x78
 800c745:	00          	.byte	0x00
 800c746:	2004      	movs	r0, #4
 800c748:	4770      	bx	lr
 800c74a:	2b06      	cmp	r3, #6
 800c74c:	d81a      	bhi.n	800c784 <PDM_Filter_setConfig+0x98>
 800c74e:	e8df f003 	tbb	[pc, r3]
 800c752:	8f92      	.short	0x8f92
 800c754:	8617898c 	.word	0x8617898c
 800c758:	83          	.byte	0x83
 800c759:	00          	.byte	0x00
 800c75a:	4287      	cmp	r7, r0
 800c75c:	f000 808e 	beq.w	800c87c <PDM_Filter_setConfig+0x190>
 800c760:	f117 0f0c 	cmn.w	r7, #12
 800c764:	f04f 0008 	mov.w	r0, #8
 800c768:	da11      	bge.n	800c78e <PDM_Filter_setConfig+0xa2>
 800c76a:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800c76e:	3040      	adds	r0, #64	; 0x40
 800c770:	80ab      	strh	r3, [r5, #4]
 800c772:	886b      	ldrh	r3, [r5, #2]
 800c774:	8626      	strh	r6, [r4, #48]	; 0x30
 800c776:	8663      	strh	r3, [r4, #50]	; 0x32
 800c778:	b003      	add	sp, #12
 800c77a:	ecbd 8b02 	vpop	{d8}
 800c77e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c780:	4b44      	ldr	r3, [pc, #272]	; (800c894 <PDM_Filter_setConfig+0x1a8>)
 800c782:	64a3      	str	r3, [r4, #72]	; 0x48
 800c784:	f117 0f0c 	cmn.w	r7, #12
 800c788:	f04f 0000 	mov.w	r0, #0
 800c78c:	dbed      	blt.n	800c76a <PDM_Filter_setConfig+0x7e>
 800c78e:	2f33      	cmp	r7, #51	; 0x33
 800c790:	dd10      	ble.n	800c7b4 <PDM_Filter_setConfig+0xc8>
 800c792:	2333      	movs	r3, #51	; 0x33
 800c794:	3040      	adds	r0, #64	; 0x40
 800c796:	80ab      	strh	r3, [r5, #4]
 800c798:	e7eb      	b.n	800c772 <PDM_Filter_setConfig+0x86>
 800c79a:	4287      	cmp	r7, r0
 800c79c:	d1f2      	bne.n	800c784 <PDM_Filter_setConfig+0x98>
 800c79e:	886b      	ldrh	r3, [r5, #2]
 800c7a0:	8663      	strh	r3, [r4, #50]	; 0x32
 800c7a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c7a4:	2000      	movs	r0, #0
 800c7a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c7aa:	6423      	str	r3, [r4, #64]	; 0x40
 800c7ac:	b003      	add	sp, #12
 800c7ae:	ecbd 8b02 	vpop	{d8}
 800c7b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c7b6:	f003 030f 	and.w	r3, r3, #15
 800c7ba:	3b01      	subs	r3, #1
 800c7bc:	2b06      	cmp	r3, #6
 800c7be:	d831      	bhi.n	800c824 <PDM_Filter_setConfig+0x138>
 800c7c0:	4a35      	ldr	r2, [pc, #212]	; (800c898 <PDM_Filter_setConfig+0x1ac>)
 800c7c2:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800c7c6:	eddf 0a35 	vldr	s1, [pc, #212]	; 800c89c <PDM_Filter_setConfig+0x1b0>
 800c7ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c7ce:	9001      	str	r0, [sp, #4]
 800c7d0:	edd3 7a07 	vldr	s15, [r3, #28]
 800c7d4:	ed93 8a00 	vldr	s16, [r3]
 800c7d8:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c7dc:	f000 f8e4 	bl	800c9a8 <powf>
 800c7e0:	eef0 8a40 	vmov.f32	s17, s0
 800c7e4:	9801      	ldr	r0, [sp, #4]
 800c7e6:	ee07 7a90 	vmov	s15, r7
 800c7ea:	ee28 8a28 	vmul.f32	s16, s16, s17
 800c7ee:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800c7f2:	9001      	str	r0, [sp, #4]
 800c7f4:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 800c7f8:	eddf 7a29 	vldr	s15, [pc, #164]	; 800c8a0 <PDM_Filter_setConfig+0x1b4>
 800c7fc:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800c800:	f000 f8d2 	bl	800c9a8 <powf>
 800c804:	ee28 8a00 	vmul.f32	s16, s16, s0
 800c808:	886b      	ldrh	r3, [r5, #2]
 800c80a:	9801      	ldr	r0, [sp, #4]
 800c80c:	feb8 8a48 	vrinta.f32	s16, s16
 800c810:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 800c814:	8727      	strh	r7, [r4, #56]	; 0x38
 800c816:	8663      	strh	r3, [r4, #50]	; 0x32
 800c818:	8626      	strh	r6, [r4, #48]	; 0x30
 800c81a:	ed84 8a0f 	vstr	s16, [r4, #60]	; 0x3c
 800c81e:	2800      	cmp	r0, #0
 800c820:	d0bf      	beq.n	800c7a2 <PDM_Filter_setConfig+0xb6>
 800c822:	e7a9      	b.n	800c778 <PDM_Filter_setConfig+0x8c>
 800c824:	eddf 8a1f 	vldr	s17, [pc, #124]	; 800c8a4 <PDM_Filter_setConfig+0x1b8>
 800c828:	ed9f 8a1f 	vldr	s16, [pc, #124]	; 800c8a8 <PDM_Filter_setConfig+0x1bc>
 800c82c:	e7db      	b.n	800c7e6 <PDM_Filter_setConfig+0xfa>
 800c82e:	4b1f      	ldr	r3, [pc, #124]	; (800c8ac <PDM_Filter_setConfig+0x1c0>)
 800c830:	64a3      	str	r3, [r4, #72]	; 0x48
 800c832:	e7a7      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c834:	4b1e      	ldr	r3, [pc, #120]	; (800c8b0 <PDM_Filter_setConfig+0x1c4>)
 800c836:	64a3      	str	r3, [r4, #72]	; 0x48
 800c838:	e7a4      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c83a:	4b1e      	ldr	r3, [pc, #120]	; (800c8b4 <PDM_Filter_setConfig+0x1c8>)
 800c83c:	64a3      	str	r3, [r4, #72]	; 0x48
 800c83e:	e7a1      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c840:	4b1d      	ldr	r3, [pc, #116]	; (800c8b8 <PDM_Filter_setConfig+0x1cc>)
 800c842:	64a3      	str	r3, [r4, #72]	; 0x48
 800c844:	e79e      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c846:	4b1d      	ldr	r3, [pc, #116]	; (800c8bc <PDM_Filter_setConfig+0x1d0>)
 800c848:	64a3      	str	r3, [r4, #72]	; 0x48
 800c84a:	e79b      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c84c:	4b1c      	ldr	r3, [pc, #112]	; (800c8c0 <PDM_Filter_setConfig+0x1d4>)
 800c84e:	64a3      	str	r3, [r4, #72]	; 0x48
 800c850:	e798      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c852:	4b1c      	ldr	r3, [pc, #112]	; (800c8c4 <PDM_Filter_setConfig+0x1d8>)
 800c854:	64a3      	str	r3, [r4, #72]	; 0x48
 800c856:	e795      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c858:	4b1b      	ldr	r3, [pc, #108]	; (800c8c8 <PDM_Filter_setConfig+0x1dc>)
 800c85a:	64a3      	str	r3, [r4, #72]	; 0x48
 800c85c:	e792      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c85e:	4b1b      	ldr	r3, [pc, #108]	; (800c8cc <PDM_Filter_setConfig+0x1e0>)
 800c860:	64a3      	str	r3, [r4, #72]	; 0x48
 800c862:	e78f      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c864:	4b1a      	ldr	r3, [pc, #104]	; (800c8d0 <PDM_Filter_setConfig+0x1e4>)
 800c866:	64a3      	str	r3, [r4, #72]	; 0x48
 800c868:	e78c      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c86a:	4b1a      	ldr	r3, [pc, #104]	; (800c8d4 <PDM_Filter_setConfig+0x1e8>)
 800c86c:	64a3      	str	r3, [r4, #72]	; 0x48
 800c86e:	e789      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c870:	4b19      	ldr	r3, [pc, #100]	; (800c8d8 <PDM_Filter_setConfig+0x1ec>)
 800c872:	64a3      	str	r3, [r4, #72]	; 0x48
 800c874:	e786      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c876:	4b19      	ldr	r3, [pc, #100]	; (800c8dc <PDM_Filter_setConfig+0x1f0>)
 800c878:	64a3      	str	r3, [r4, #72]	; 0x48
 800c87a:	e783      	b.n	800c784 <PDM_Filter_setConfig+0x98>
 800c87c:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800c87e:	42b3      	cmp	r3, r6
 800c880:	f47f af6e 	bne.w	800c760 <PDM_Filter_setConfig+0x74>
 800c884:	886b      	ldrh	r3, [r5, #2]
 800c886:	2008      	movs	r0, #8
 800c888:	8663      	strh	r3, [r4, #50]	; 0x32
 800c88a:	e775      	b.n	800c778 <PDM_Filter_setConfig+0x8c>
 800c88c:	b5e8b5cd 	.word	0xb5e8b5cd
 800c890:	fffffef0 	.word	0xfffffef0
 800c894:	0800ba05 	.word	0x0800ba05
 800c898:	0800cd18 	.word	0x0800cd18
 800c89c:	42000000 	.word	0x42000000
 800c8a0:	3d4ccccd 	.word	0x3d4ccccd
 800c8a4:	4f800000 	.word	0x4f800000
 800c8a8:	00000000 	.word	0x00000000
 800c8ac:	0800ae11 	.word	0x0800ae11
 800c8b0:	0800ac99 	.word	0x0800ac99
 800c8b4:	0800ab89 	.word	0x0800ab89
 800c8b8:	0800b64d 	.word	0x0800b64d
 800c8bc:	0800b3b5 	.word	0x0800b3b5
 800c8c0:	0800b17d 	.word	0x0800b17d
 800c8c4:	0800af99 	.word	0x0800af99
 800c8c8:	0800bc21 	.word	0x0800bc21
 800c8cc:	0800bae5 	.word	0x0800bae5
 800c8d0:	0800c261 	.word	0x0800c261
 800c8d4:	0800c065 	.word	0x0800c065
 800c8d8:	0800beb9 	.word	0x0800beb9
 800c8dc:	0800bd4d 	.word	0x0800bd4d

0800c8e0 <PDM_Filter>:
 800c8e0:	b410      	push	{r4}
 800c8e2:	4b0b      	ldr	r3, [pc, #44]	; (800c910 <PDM_Filter+0x30>)
 800c8e4:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800c8e6:	429c      	cmp	r4, r3
 800c8e8:	d107      	bne.n	800c8fa <PDM_Filter+0x1a>
 800c8ea:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c8ec:	05dc      	lsls	r4, r3, #23
 800c8ee:	d508      	bpl.n	800c902 <PDM_Filter+0x22>
 800c8f0:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800c8f2:	320c      	adds	r2, #12
 800c8f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8f8:	4718      	bx	r3
 800c8fa:	2004      	movs	r0, #4
 800c8fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c900:	4770      	bx	lr
 800c902:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c906:	bf14      	ite	ne
 800c908:	2020      	movne	r0, #32
 800c90a:	2030      	moveq	r0, #48	; 0x30
 800c90c:	e7f6      	b.n	800c8fc <PDM_Filter+0x1c>
 800c90e:	bf00      	nop
 800c910:	b5e8b5cd 	.word	0xb5e8b5cd

0800c914 <__errno>:
 800c914:	4b01      	ldr	r3, [pc, #4]	; (800c91c <__errno+0x8>)
 800c916:	6818      	ldr	r0, [r3, #0]
 800c918:	4770      	bx	lr
 800c91a:	bf00      	nop
 800c91c:	240008c4 	.word	0x240008c4

0800c920 <__libc_init_array>:
 800c920:	b570      	push	{r4, r5, r6, lr}
 800c922:	4d0d      	ldr	r5, [pc, #52]	; (800c958 <__libc_init_array+0x38>)
 800c924:	4c0d      	ldr	r4, [pc, #52]	; (800c95c <__libc_init_array+0x3c>)
 800c926:	1b64      	subs	r4, r4, r5
 800c928:	10a4      	asrs	r4, r4, #2
 800c92a:	2600      	movs	r6, #0
 800c92c:	42a6      	cmp	r6, r4
 800c92e:	d109      	bne.n	800c944 <__libc_init_array+0x24>
 800c930:	4d0b      	ldr	r5, [pc, #44]	; (800c960 <__libc_init_array+0x40>)
 800c932:	4c0c      	ldr	r4, [pc, #48]	; (800c964 <__libc_init_array+0x44>)
 800c934:	f000 f9e4 	bl	800cd00 <_init>
 800c938:	1b64      	subs	r4, r4, r5
 800c93a:	10a4      	asrs	r4, r4, #2
 800c93c:	2600      	movs	r6, #0
 800c93e:	42a6      	cmp	r6, r4
 800c940:	d105      	bne.n	800c94e <__libc_init_array+0x2e>
 800c942:	bd70      	pop	{r4, r5, r6, pc}
 800c944:	f855 3b04 	ldr.w	r3, [r5], #4
 800c948:	4798      	blx	r3
 800c94a:	3601      	adds	r6, #1
 800c94c:	e7ee      	b.n	800c92c <__libc_init_array+0xc>
 800c94e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c952:	4798      	blx	r3
 800c954:	3601      	adds	r6, #1
 800c956:	e7f2      	b.n	800c93e <__libc_init_array+0x1e>
 800c958:	0800d008 	.word	0x0800d008
 800c95c:	0800d008 	.word	0x0800d008
 800c960:	0800d008 	.word	0x0800d008
 800c964:	0800d00c 	.word	0x0800d00c

0800c968 <memset>:
 800c968:	4402      	add	r2, r0
 800c96a:	4603      	mov	r3, r0
 800c96c:	4293      	cmp	r3, r2
 800c96e:	d100      	bne.n	800c972 <memset+0xa>
 800c970:	4770      	bx	lr
 800c972:	f803 1b01 	strb.w	r1, [r3], #1
 800c976:	e7f9      	b.n	800c96c <memset+0x4>

0800c978 <checkint>:
 800c978:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c97c:	2b7e      	cmp	r3, #126	; 0x7e
 800c97e:	dd10      	ble.n	800c9a2 <checkint+0x2a>
 800c980:	2b96      	cmp	r3, #150	; 0x96
 800c982:	dc0c      	bgt.n	800c99e <checkint+0x26>
 800c984:	2201      	movs	r2, #1
 800c986:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800c98a:	fa02 f303 	lsl.w	r3, r2, r3
 800c98e:	1e5a      	subs	r2, r3, #1
 800c990:	4202      	tst	r2, r0
 800c992:	d106      	bne.n	800c9a2 <checkint+0x2a>
 800c994:	4203      	tst	r3, r0
 800c996:	bf0c      	ite	eq
 800c998:	2002      	moveq	r0, #2
 800c99a:	2001      	movne	r0, #1
 800c99c:	4770      	bx	lr
 800c99e:	2002      	movs	r0, #2
 800c9a0:	4770      	bx	lr
 800c9a2:	2000      	movs	r0, #0
 800c9a4:	4770      	bx	lr
	...

0800c9a8 <powf>:
 800c9a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9aa:	ee10 1a10 	vmov	r1, s0
 800c9ae:	ee10 6a90 	vmov	r6, s1
 800c9b2:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 800c9b6:	0072      	lsls	r2, r6, #1
 800c9b8:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800c9bc:	b085      	sub	sp, #20
 800c9be:	f102 30ff 	add.w	r0, r2, #4294967295
 800c9c2:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 800c9c6:	d256      	bcs.n	800ca76 <powf+0xce>
 800c9c8:	4298      	cmp	r0, r3
 800c9ca:	d256      	bcs.n	800ca7a <powf+0xd2>
 800c9cc:	2000      	movs	r0, #0
 800c9ce:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 800c9d2:	4ea3      	ldr	r6, [pc, #652]	; (800cc60 <powf+0x2b8>)
 800c9d4:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800c9d8:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 800c9dc:	f3c2 47c3 	ubfx	r7, r2, #19, #4
 800c9e0:	0dd2      	lsrs	r2, r2, #23
 800c9e2:	eb06 1707 	add.w	r7, r6, r7, lsl #4
 800c9e6:	05d2      	lsls	r2, r2, #23
 800c9e8:	1a8b      	subs	r3, r1, r2
 800c9ea:	ed97 5b00 	vldr	d5, [r7]
 800c9ee:	ee07 3a90 	vmov	s15, r3
 800c9f2:	15d2      	asrs	r2, r2, #23
 800c9f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800c9f8:	eea5 6b07 	vfma.f64	d6, d5, d7
 800c9fc:	ed97 5b02 	vldr	d5, [r7, #8]
 800ca00:	ee26 2b06 	vmul.f64	d2, d6, d6
 800ca04:	ee22 1b02 	vmul.f64	d1, d2, d2
 800ca08:	ee07 2a90 	vmov	s15, r2
 800ca0c:	ed96 4b40 	vldr	d4, [r6, #256]	; 0x100
 800ca10:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ca14:	ee37 7b05 	vadd.f64	d7, d7, d5
 800ca18:	ed96 5b42 	vldr	d5, [r6, #264]	; 0x108
 800ca1c:	ed96 3b44 	vldr	d3, [r6, #272]	; 0x110
 800ca20:	eea6 5b04 	vfma.f64	d5, d6, d4
 800ca24:	ed96 4b46 	vldr	d4, [r6, #280]	; 0x118
 800ca28:	eea6 4b03 	vfma.f64	d4, d6, d3
 800ca2c:	ed96 3b48 	vldr	d3, [r6, #288]	; 0x120
 800ca30:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 800ca34:	eea6 7b03 	vfma.f64	d7, d6, d3
 800ca38:	eea2 7b04 	vfma.f64	d7, d2, d4
 800ca3c:	eea5 7b01 	vfma.f64	d7, d5, d1
 800ca40:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ca44:	ee10 1a90 	vmov	r1, s1
 800ca48:	2300      	movs	r3, #0
 800ca4a:	2700      	movs	r7, #0
 800ca4c:	f3c1 32cf 	ubfx	r2, r1, #15, #16
 800ca50:	f248 06be 	movw	r6, #32958	; 0x80be
 800ca54:	429f      	cmp	r7, r3
 800ca56:	bf08      	it	eq
 800ca58:	4296      	cmpeq	r6, r2
 800ca5a:	f080 80b1 	bcs.w	800cbc0 <powf+0x218>
 800ca5e:	ed9f 7b78 	vldr	d7, [pc, #480]	; 800cc40 <powf+0x298>
 800ca62:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ca66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca6a:	dd79      	ble.n	800cb60 <powf+0x1b8>
 800ca6c:	b005      	add	sp, #20
 800ca6e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ca72:	f000 b91f 	b.w	800ccb4 <__math_oflowf>
 800ca76:	4298      	cmp	r0, r3
 800ca78:	d32d      	bcc.n	800cad6 <powf+0x12e>
 800ca7a:	b952      	cbnz	r2, 800ca92 <powf+0xea>
 800ca7c:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 800ca80:	005b      	lsls	r3, r3, #1
 800ca82:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 800ca86:	f240 80cd 	bls.w	800cc24 <powf+0x27c>
 800ca8a:	ee30 0a20 	vadd.f32	s0, s0, s1
 800ca8e:	b005      	add	sp, #20
 800ca90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca92:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800ca96:	d105      	bne.n	800caa4 <powf+0xfc>
 800ca98:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800ca9c:	0076      	lsls	r6, r6, #1
 800ca9e:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 800caa2:	e7f0      	b.n	800ca86 <powf+0xde>
 800caa4:	004b      	lsls	r3, r1, #1
 800caa6:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 800caaa:	d8ee      	bhi.n	800ca8a <powf+0xe2>
 800caac:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800cab0:	d1eb      	bne.n	800ca8a <powf+0xe2>
 800cab2:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800cab6:	f000 80b5 	beq.w	800cc24 <powf+0x27c>
 800caba:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800cabe:	ea6f 0606 	mvn.w	r6, r6
 800cac2:	bf34      	ite	cc
 800cac4:	2300      	movcc	r3, #0
 800cac6:	2301      	movcs	r3, #1
 800cac8:	0ff6      	lsrs	r6, r6, #31
 800caca:	42b3      	cmp	r3, r6
 800cacc:	f040 80ad 	bne.w	800cc2a <powf+0x282>
 800cad0:	ee20 0aa0 	vmul.f32	s0, s1, s1
 800cad4:	e7db      	b.n	800ca8e <powf+0xe6>
 800cad6:	004f      	lsls	r7, r1, #1
 800cad8:	1e7a      	subs	r2, r7, #1
 800cada:	429a      	cmp	r2, r3
 800cadc:	d31c      	bcc.n	800cb18 <powf+0x170>
 800cade:	2900      	cmp	r1, #0
 800cae0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800cae4:	da0f      	bge.n	800cb06 <powf+0x15e>
 800cae6:	ee10 0a90 	vmov	r0, s1
 800caea:	f7ff ff45 	bl	800c978 <checkint>
 800caee:	2801      	cmp	r0, #1
 800caf0:	d109      	bne.n	800cb06 <powf+0x15e>
 800caf2:	eeb1 0a40 	vneg.f32	s0, s0
 800caf6:	b947      	cbnz	r7, 800cb0a <powf+0x162>
 800caf8:	2e00      	cmp	r6, #0
 800cafa:	dac8      	bge.n	800ca8e <powf+0xe6>
 800cafc:	b005      	add	sp, #20
 800cafe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cb02:	f000 b8dd 	b.w	800ccc0 <__math_divzerof>
 800cb06:	2000      	movs	r0, #0
 800cb08:	e7f5      	b.n	800caf6 <powf+0x14e>
 800cb0a:	2e00      	cmp	r6, #0
 800cb0c:	dabf      	bge.n	800ca8e <powf+0xe6>
 800cb0e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800cb12:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800cb16:	e7ba      	b.n	800ca8e <powf+0xe6>
 800cb18:	2900      	cmp	r1, #0
 800cb1a:	da1f      	bge.n	800cb5c <powf+0x1b4>
 800cb1c:	ee10 0a90 	vmov	r0, s1
 800cb20:	f7ff ff2a 	bl	800c978 <checkint>
 800cb24:	b920      	cbnz	r0, 800cb30 <powf+0x188>
 800cb26:	b005      	add	sp, #20
 800cb28:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cb2c:	f000 b8d8 	b.w	800cce0 <__math_invalidf>
 800cb30:	2801      	cmp	r0, #1
 800cb32:	bf14      	ite	ne
 800cb34:	2000      	movne	r0, #0
 800cb36:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800cb3a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cb3e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800cb42:	f4bf af44 	bcs.w	800c9ce <powf+0x26>
 800cb46:	eddf 7a47 	vldr	s15, [pc, #284]	; 800cc64 <powf+0x2bc>
 800cb4a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cb4e:	ee10 3a10 	vmov	r3, s0
 800cb52:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cb56:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 800cb5a:	e738      	b.n	800c9ce <powf+0x26>
 800cb5c:	2000      	movs	r0, #0
 800cb5e:	e7ee      	b.n	800cb3e <powf+0x196>
 800cb60:	ed9f 7b39 	vldr	d7, [pc, #228]	; 800cc48 <powf+0x2a0>
 800cb64:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800cb68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb6c:	dd10      	ble.n	800cb90 <powf+0x1e8>
 800cb6e:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 800cb72:	2800      	cmp	r0, #0
 800cb74:	d15c      	bne.n	800cc30 <powf+0x288>
 800cb76:	9302      	str	r3, [sp, #8]
 800cb78:	eddd 7a02 	vldr	s15, [sp, #8]
 800cb7c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cb80:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb84:	eef4 7a47 	vcmp.f32	s15, s14
 800cb88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb8c:	f47f af6e 	bne.w	800ca6c <powf+0xc4>
 800cb90:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800cc50 <powf+0x2a8>
 800cb94:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800cb98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb9c:	d804      	bhi.n	800cba8 <powf+0x200>
 800cb9e:	b005      	add	sp, #20
 800cba0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cba4:	f000 b87a 	b.w	800cc9c <__math_uflowf>
 800cba8:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 800cc58 <powf+0x2b0>
 800cbac:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800cbb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbb4:	d504      	bpl.n	800cbc0 <powf+0x218>
 800cbb6:	b005      	add	sp, #20
 800cbb8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800cbbc:	f000 b874 	b.w	800cca8 <__math_may_uflowf>
 800cbc0:	4b29      	ldr	r3, [pc, #164]	; (800cc68 <powf+0x2c0>)
 800cbc2:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 800cbc6:	ee30 6b07 	vadd.f64	d6, d0, d7
 800cbca:	ed8d 6b00 	vstr	d6, [sp]
 800cbce:	ee36 7b47 	vsub.f64	d7, d6, d7
 800cbd2:	ee30 7b47 	vsub.f64	d7, d0, d7
 800cbd6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cbda:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800cbde:	f006 011f 	and.w	r1, r6, #31
 800cbe2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800cbe6:	e9d1 ce00 	ldrd	ip, lr, [r1]
 800cbea:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 800cbee:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 800cbf2:	ed93 4b46 	vldr	d4, [r3, #280]	; 0x118
 800cbf6:	eea7 6b05 	vfma.f64	d6, d7, d5
 800cbfa:	ee27 5b07 	vmul.f64	d5, d7, d7
 800cbfe:	1836      	adds	r6, r6, r0
 800cc00:	2300      	movs	r3, #0
 800cc02:	eb13 040c 	adds.w	r4, r3, ip
 800cc06:	ea4f 31c6 	mov.w	r1, r6, lsl #15
 800cc0a:	eb41 050e 	adc.w	r5, r1, lr
 800cc0e:	eea7 0b04 	vfma.f64	d0, d7, d4
 800cc12:	ec45 4b17 	vmov	d7, r4, r5
 800cc16:	eea6 0b05 	vfma.f64	d0, d6, d5
 800cc1a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800cc1e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800cc22:	e734      	b.n	800ca8e <powf+0xe6>
 800cc24:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800cc28:	e731      	b.n	800ca8e <powf+0xe6>
 800cc2a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800cc6c <powf+0x2c4>
 800cc2e:	e72e      	b.n	800ca8e <powf+0xe6>
 800cc30:	9303      	str	r3, [sp, #12]
 800cc32:	eddd 7a03 	vldr	s15, [sp, #12]
 800cc36:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800cc3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc3e:	e7a1      	b.n	800cb84 <powf+0x1dc>
 800cc40:	ffd1d571 	.word	0xffd1d571
 800cc44:	405fffff 	.word	0x405fffff
 800cc48:	ffa3aae2 	.word	0xffa3aae2
 800cc4c:	405fffff 	.word	0x405fffff
 800cc50:	00000000 	.word	0x00000000
 800cc54:	c062c000 	.word	0xc062c000
 800cc58:	00000000 	.word	0x00000000
 800cc5c:	c062a000 	.word	0xc062a000
 800cc60:	0800ced8 	.word	0x0800ced8
 800cc64:	4b000000 	.word	0x4b000000
 800cc68:	0800cd90 	.word	0x0800cd90
 800cc6c:	00000000 	.word	0x00000000

0800cc70 <with_errnof>:
 800cc70:	b513      	push	{r0, r1, r4, lr}
 800cc72:	4604      	mov	r4, r0
 800cc74:	ed8d 0a01 	vstr	s0, [sp, #4]
 800cc78:	f7ff fe4c 	bl	800c914 <__errno>
 800cc7c:	ed9d 0a01 	vldr	s0, [sp, #4]
 800cc80:	6004      	str	r4, [r0, #0]
 800cc82:	b002      	add	sp, #8
 800cc84:	bd10      	pop	{r4, pc}

0800cc86 <xflowf>:
 800cc86:	b130      	cbz	r0, 800cc96 <xflowf+0x10>
 800cc88:	eef1 7a40 	vneg.f32	s15, s0
 800cc8c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800cc90:	2022      	movs	r0, #34	; 0x22
 800cc92:	f7ff bfed 	b.w	800cc70 <with_errnof>
 800cc96:	eef0 7a40 	vmov.f32	s15, s0
 800cc9a:	e7f7      	b.n	800cc8c <xflowf+0x6>

0800cc9c <__math_uflowf>:
 800cc9c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800cca4 <__math_uflowf+0x8>
 800cca0:	f7ff bff1 	b.w	800cc86 <xflowf>
 800cca4:	10000000 	.word	0x10000000

0800cca8 <__math_may_uflowf>:
 800cca8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ccb0 <__math_may_uflowf+0x8>
 800ccac:	f7ff bfeb 	b.w	800cc86 <xflowf>
 800ccb0:	1a200000 	.word	0x1a200000

0800ccb4 <__math_oflowf>:
 800ccb4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ccbc <__math_oflowf+0x8>
 800ccb8:	f7ff bfe5 	b.w	800cc86 <xflowf>
 800ccbc:	70000000 	.word	0x70000000

0800ccc0 <__math_divzerof>:
 800ccc0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ccc4:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800ccc8:	2800      	cmp	r0, #0
 800ccca:	fe40 7a27 	vseleq.f32	s15, s0, s15
 800ccce:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800ccdc <__math_divzerof+0x1c>
 800ccd2:	2022      	movs	r0, #34	; 0x22
 800ccd4:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800ccd8:	f7ff bfca 	b.w	800cc70 <with_errnof>
 800ccdc:	00000000 	.word	0x00000000

0800cce0 <__math_invalidf>:
 800cce0:	eef0 7a40 	vmov.f32	s15, s0
 800cce4:	ee30 7a40 	vsub.f32	s14, s0, s0
 800cce8:	eef4 7a67 	vcmp.f32	s15, s15
 800ccec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccf0:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800ccf4:	d602      	bvs.n	800ccfc <__math_invalidf+0x1c>
 800ccf6:	2021      	movs	r0, #33	; 0x21
 800ccf8:	f7ff bfba 	b.w	800cc70 <with_errnof>
 800ccfc:	4770      	bx	lr
	...

0800cd00 <_init>:
 800cd00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd02:	bf00      	nop
 800cd04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd06:	bc08      	pop	{r3}
 800cd08:	469e      	mov	lr, r3
 800cd0a:	4770      	bx	lr

0800cd0c <_fini>:
 800cd0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd0e:	bf00      	nop
 800cd10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd12:	bc08      	pop	{r3}
 800cd14:	469e      	mov	lr, r3
 800cd16:	4770      	bx	lr
